Analysis & Synthesis report for final_project
Tue May 05 10:31:08 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |final_project|rsa_encrypt:rsa_decrypt0|state
 11. State Machine - |final_project|rsa_encrypt:rsa_decrypt0|modular:mod0|state
 12. State Machine - |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|state
 13. State Machine - |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|multiplier_sm:mult0|state
 14. State Machine - |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|modular:modular0|state
 15. State Machine - |final_project|rsa_encrypt:rsa_encrypt0|state
 16. State Machine - |final_project|rsa_encrypt:rsa_encrypt0|modular:mod0|state
 17. State Machine - |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|state
 18. State Machine - |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|multiplier_sm:mult0|state
 19. State Machine - |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|modular:modular0|state
 20. State Machine - |final_project|generate_d:generate_d0|state
 21. State Machine - |final_project|generate_d:generate_d0|modular_multiplication:mm0|state
 22. State Machine - |final_project|generate_d:generate_d0|modular_multiplication:mm0|multiplier_sm:mult0|state
 23. State Machine - |final_project|generate_d:generate_d0|modular_multiplication:mm0|modular:modular0|state
 24. State Machine - |final_project|n_gen:n_gen0|state
 25. State Machine - |final_project|n_gen:n_gen0|multiplier_sm:n_multiplier|state
 26. State Machine - |final_project|phi_gen:phi_gen0|state
 27. State Machine - |final_project|phi_gen:phi_gen0|multiplier_sm:phi_multiplier|state
 28. State Machine - |final_project|prime_checker_sv:prime_checker_sv1|state
 29. State Machine - |final_project|prime_checker_sv:prime_checker_sv0|state
 30. State Machine - |final_project|io_module:io_module0|state
 31. State Machine - |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|m_next
 32. State Machine - |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|m_state
 33. State Machine - |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|i_next
 34. State Machine - |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|i_state
 35. State Machine - |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize
 36. Registers Protected by Synthesis
 37. Registers Removed During Synthesis
 38. Removed Registers Triggering Further Register Optimizations
 39. General Register Statistics
 40. Inverted Register Statistics
 41. Multiplexer Restructuring Statistics (Restructuring Performed)
 42. Source assignments for final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 43. Source assignments for final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 44. Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_61i1:auto_generated
 45. Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_71i1:auto_generated
 46. Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 47. Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p7a1:auto_generated
 48. Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 49. Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 50. Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 51. Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 52. Source assignments for final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated
 53. Source assignments for final_project_soc:NiosII|final_project_soc_sdram:sdram
 54. Source assignments for final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll
 55. Source assignments for final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3
 56. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux
 57. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 58. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux
 59. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_001
 60. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_002
 61. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003
 62. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 63. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_005
 64. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_006
 65. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_007
 66. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_008
 67. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_009
 68. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_010
 69. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 70. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 71. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 72. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 73. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 74. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 75. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 76. Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 77. Source assignments for final_project_soc:NiosII|altera_reset_controller:rst_controller
 78. Source assignments for final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 79. Source assignments for final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 80. Source assignments for final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 81. Source assignments for final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 82. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo
 83. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo
 84. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a
 85. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram
 86. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b
 87. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram
 88. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 89. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram
 90. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram
 91. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 92. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 93. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 94. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 95. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy
 96. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0
 97. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 98. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
 99. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
100. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
101. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator
102. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator
103. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
104. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator
105. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
106. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator
107. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator
108. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator
109. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator
110. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
111. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent
112. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent
113. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
114. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
115. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
116. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent
117. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent
120. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
121. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo
122. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
123. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent
126. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
129. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
132. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_port_s1_agent
133. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent
136. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_port_s1_agent
139. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent
142. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo
144. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
145. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
146. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
147. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode
148. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode
149. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
150. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_003|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
151. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_004|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
152. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_005|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode
153. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_006|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_007:router_007|final_project_soc_mm_interconnect_0_router_007_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_008|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_009|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_010|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_011|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_012|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
161. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1
162. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1
163. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
164. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
165. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
166. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
167. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
168. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
169. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
170. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
171. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
172. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
173. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
174. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
175. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
176. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
177. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
178. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
179. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
180. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
181. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
182. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
183. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
184. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
185. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
186. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
187. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
188. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
189. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
190. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
191. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
192. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
193. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
194. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
195. Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
196. Parameter Settings for User Entity Instance: final_project_soc:NiosII|altera_reset_controller:rst_controller
197. Parameter Settings for User Entity Instance: final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
198. Parameter Settings for User Entity Instance: final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
199. Parameter Settings for User Entity Instance: final_project_soc:NiosII|altera_reset_controller:rst_controller_001
200. Parameter Settings for User Entity Instance: final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
201. Parameter Settings for User Entity Instance: final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
202. Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv1|lpm_divide:Mod0
203. Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv1|lpm_divide:Mod1
204. Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv1|lpm_divide:Mod2
205. Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv1|lpm_divide:Mod3
206. Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv1|lpm_divide:Mod4
207. Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv1|lpm_divide:Mod5
208. Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv1|lpm_divide:Mod6
209. Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv0|lpm_divide:Mod0
210. Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv0|lpm_divide:Mod1
211. Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv0|lpm_divide:Mod2
212. Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv0|lpm_divide:Mod3
213. Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv0|lpm_divide:Mod4
214. Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv0|lpm_divide:Mod5
215. Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv0|lpm_divide:Mod6
216. scfifo Parameter Settings by Entity Instance
217. altsyncram Parameter Settings by Entity Instance
218. Port Connectivity Checks: "io_module:io_module0"
219. Port Connectivity Checks: "final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
220. Port Connectivity Checks: "final_project_soc:NiosII|altera_reset_controller:rst_controller_001"
221. Port Connectivity Checks: "final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
222. Port Connectivity Checks: "final_project_soc:NiosII|altera_reset_controller:rst_controller"
223. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
224. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
225. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
226. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
227. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
228. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
229. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
230. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
231. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
232. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
233. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_007:router_007|final_project_soc_mm_interconnect_0_router_007_default_decode:the_default_decode"
234. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_006|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode"
235. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
236. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
237. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode"
238. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
239. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
240. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo"
241. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent"
242. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo"
243. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_port_s1_agent"
244. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo"
245. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent"
246. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo"
247. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_port_s1_agent"
248. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
249. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
250. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
251. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo"
252. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent"
253. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
254. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
255. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo"
256. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent"
257. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo"
258. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent"
259. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
260. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
261. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
262. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
263. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
264. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator"
265. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator"
266. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator"
267. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator"
268. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
269. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
270. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
271. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
272. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
273. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
274. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
275. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
276. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_lqa2:sd1"
277. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll"
278. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module"
279. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy"
280. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
281. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
282. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_nios2_oci_pib"
283. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo|final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
284. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_nios2_oci_dtrace|final_project_soc_nios2_qsys_0_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
285. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_nios2_oci_itrace"
286. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk"
287. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_xbrk"
288. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug"
289. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci"
290. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_test_bench:the_final_project_soc_nios2_qsys_0_test_bench"
291. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0"
292. Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0"
293. Port Connectivity Checks: "final_project_soc:NiosII"
294. Post-Synthesis Netlist Statistics for Top Partition
295. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
296. Elapsed Time Per Partition
297. Analysis & Synthesis Messages
298. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue May 05 10:31:06 2015      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; final_project                              ;
; Top-level Entity Name              ; final_project                              ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 12,107                                     ;
;     Total combinational functions  ; 11,162                                     ;
;     Dedicated logic registers      ; 4,298                                      ;
; Total registers                    ; 4298                                       ;
; Total pins                         ; 142                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 11,392                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; final_project      ; final_project      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                     ; Library           ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; multiplier_sm.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/multiplier_sm.sv                                                                                  ;                   ;
; testbench.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/testbench.sv                                                                                      ;                   ;
; final_project_soc/synthesis/final_project_soc.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/final_project_soc.v                                                   ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_reset_controller.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_reset_controller.v                                  ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_reset_synchronizer.v                                ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_reset_synchronizer.v                                ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv                            ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v                      ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                 ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                           ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv                             ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                        ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv             ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_004.sv       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_004.sv       ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv           ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_004.sv         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_004.sv         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv             ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv       ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv           ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                        ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                             ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv          ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv          ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv          ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv          ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv              ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                    ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv                               ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv                              ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv                          ; final_project_soc ;
; final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv                         ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_to_sw_sig.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_to_sw_sig.v                              ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_to_sw_port.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_to_sw_port.v                             ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_to_hw_sig.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_to_hw_sig.v                              ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_to_hw_port.v                             ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_to_hw_port.v                             ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v                           ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v                              ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_sdram.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_sdram.v                                  ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.hex                     ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.hex                     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v                       ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v                       ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v                           ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v                           ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk.v  ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk.v  ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_tck.v     ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_tck.v     ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_ociram_default_contents.mif ; yes             ; User Memory Initialization File              ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_ociram_default_contents.mif ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_oci_test_bench.v            ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_oci_test_bench.v            ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_rf_ram_a.mif                ; yes             ; User Memory Initialization File              ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_rf_ram_a.mif                ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_rf_ram_b.mif                ; yes             ; User Memory Initialization File              ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_rf_ram_b.mif                ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_test_bench.v                ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_test_bench.v                ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_led.v                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_led.v                                    ; final_project_soc ;
; final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v                            ; yes             ; User Verilog HDL File                        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v                            ; final_project_soc ;
; HexDriver.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/HexDriver.sv                                                                                      ;                   ;
; final_project.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/final_project.sv                                                                                  ;                   ;
; io_module.sv                                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/io_module.sv                                                                                      ;                   ;
; prime_checker_sv.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/prime_checker_sv.sv                                                                               ;                   ;
; modular_exponentiation.sv                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/modular_exponentiation.sv                                                                         ;                   ;
; rsa_encrypt.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/rsa_encrypt.sv                                                                                    ;                   ;
; modular.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/modular.sv                                                                                        ;                   ;
; generate_d.sv                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/generate_d.sv                                                                                     ;                   ;
; phi_gen.sv                                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/phi_gen.sv                                                                                        ;                   ;
; n_gen.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/n_gen.sv                                                                                          ;                   ;
; modular_multiplication.sv                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/modular_multiplication.sv                                                                         ;                   ;
; scfifo.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                                        ;                   ;
; a_regfifo.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                                     ;                   ;
; a_dpfifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                                      ;                   ;
; a_i2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                                      ;                   ;
; a_fffifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                                      ;                   ;
; a_f2fifo.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                                      ;                   ;
; aglobal141.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                                                                                                                    ;                   ;
; db/scfifo_jr21.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/scfifo_jr21.tdf                                                                                ;                   ;
; db/a_dpfifo_q131.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/a_dpfifo_q131.tdf                                                                              ;                   ;
; db/a_fefifo_7cf.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/a_fefifo_7cf.tdf                                                                               ;                   ;
; db/cntr_do7.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/cntr_do7.tdf                                                                                   ;                   ;
; db/dpram_nl21.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/dpram_nl21.tdf                                                                                 ;                   ;
; db/altsyncram_r1m1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/altsyncram_r1m1.tdf                                                                            ;                   ;
; db/cntr_1ob.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/cntr_1ob.tdf                                                                                   ;                   ;
; alt_jtag_atlantic.v                                                                               ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                               ;                   ;
; altera_sld_agent_endpoint.vhd                                                                     ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                                                                                     ;                   ;
; altera_fabric_endpoint.vhd                                                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                                                                                        ;                   ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                    ;                   ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                             ;                   ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                       ;                   ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                    ;                   ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                     ;                   ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                                        ;                   ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altram.inc                                                                                                                                        ;                   ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                      ;                   ;
; db/altsyncram_61i1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/altsyncram_61i1.tdf                                                                            ;                   ;
; db/altsyncram_71i1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/altsyncram_71i1.tdf                                                                            ;                   ;
; altera_std_synchronizer.v                                                                         ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                         ;                   ;
; db/altsyncram_p7a1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/altsyncram_p7a1.tdf                                                                            ;                   ;
; sld_virtual_jtag_basic.v                                                                          ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                          ;                   ;
; sld_jtag_endpoint_adapter.sv                                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.sv                                                                                                                      ;                   ;
; db/altsyncram_fod1.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/altsyncram_fod1.tdf                                                                            ;                   ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                       ; work              ;
; db/ip/slde12e9b63/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/ip/slde12e9b63/alt_sld_fab.v                                                                   ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_ident.sv                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/ip/slde12e9b63/submodules/alt_sld_fab_ident.sv                                                 ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_presplit.sv                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/ip/slde12e9b63/submodules/alt_sld_fab_presplit.sv                                              ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd                                            ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd                                            ; alt_sld_fab       ;
; db/ip/slde12e9b63/submodules/alt_sld_fab_splitter.sv                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/ip/slde12e9b63/submodules/alt_sld_fab_splitter.sv                                              ; alt_sld_fab       ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                                  ;                   ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                                    ;                   ;
; lpm_divide.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                                                    ;                   ;
; abs_divider.inc                                                                                   ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                                                                   ;                   ;
; sign_div_unsign.inc                                                                               ; yes             ; Megafunction                                 ; c:/altera/14.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                                               ;                   ;
; db/lpm_divide_1bm.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/lpm_divide_1bm.tdf                                                                             ;                   ;
; db/sign_div_unsign_mlh.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/sign_div_unsign_mlh.tdf                                                                        ;                   ;
; db/alt_u_div_07f.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/alt_u_div_07f.tdf                                                                              ;                   ;
; db/add_sub_7pc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/add_sub_7pc.tdf                                                                                ;                   ;
; db/add_sub_8pc.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/add_sub_8pc.tdf                                                                                ;                   ;
; db/lpm_divide_2bm.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/lpm_divide_2bm.tdf                                                                             ;                   ;
; db/sign_div_unsign_nlh.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/sign_div_unsign_nlh.tdf                                                                        ;                   ;
; db/alt_u_div_27f.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/alt_u_div_27f.tdf                                                                              ;                   ;
; db/lpm_divide_3bm.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/lpm_divide_3bm.tdf                                                                             ;                   ;
; db/sign_div_unsign_olh.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/sign_div_unsign_olh.tdf                                                                        ;                   ;
; db/alt_u_div_47f.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/alt_u_div_47f.tdf                                                                              ;                   ;
; db/lpm_divide_4bm.tdf                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/lpm_divide_4bm.tdf                                                                             ;                   ;
; db/sign_div_unsign_plh.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/sign_div_unsign_plh.tdf                                                                        ;                   ;
; db/alt_u_div_67f.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/db/alt_u_div_67f.tdf                                                                              ;                   ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 12,107         ;
;                                             ;                ;
; Total combinational functions               ; 11162          ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 3187           ;
;     -- 3 input functions                    ; 2941           ;
;     -- <=2 input functions                  ; 5034           ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 7959           ;
;     -- arithmetic mode                      ; 3203           ;
;                                             ;                ;
; Total registers                             ; 4298           ;
;     -- Dedicated logic registers            ; 4298           ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 142            ;
; Total memory bits                           ; 11392          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3527           ;
; Total fan-out                               ; 46930          ;
; Average fan-out                             ; 2.95           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Library Name      ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; |final_project                                                                                                                       ; 11162 (1)         ; 4298 (0)     ; 11392       ; 0            ; 0       ; 0         ; 142  ; 0            ; |final_project                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; work              ;
;    |HexDriver:Hex0|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|HexDriver:Hex0                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;    |HexDriver:Hex1|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|HexDriver:Hex1                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;    |HexDriver:Hex2|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|HexDriver:Hex2                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;    |HexDriver:Hex3|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|HexDriver:Hex3                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;    |HexDriver:Hex4|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|HexDriver:Hex4                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;    |HexDriver:Hex5|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|HexDriver:Hex5                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;    |HexDriver:Hex6|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|HexDriver:Hex6                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;    |HexDriver:Hex7|                                                                                                                  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|HexDriver:Hex7                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work              ;
;    |final_project_soc:NiosII|                                                                                                        ; 2261 (0)          ; 1955 (0)     ; 11392       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII                                                                                                                                                                                                                                                                                                                                                                                                                                  ; final_project_soc ;
;       |altera_reset_controller:rst_controller_001|                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                            ; final_project_soc ;
;       |altera_reset_controller:rst_controller|                                                                                       ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                            ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                            ; final_project_soc ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;       |final_project_soc_jtag_uart_0:jtag_uart_0|                                                                                    ; 141 (35)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;          |alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|                                                         ; 55 (55)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                      ; work              ;
;          |final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                      ; final_project_soc ;
;             |scfifo:rfifo|                                                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                         ; work              ;
;                |scfifo_jr21:auto_generated|                                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                              ; work              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                                         ; work              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                       ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                 ; work              ;
;                         |cntr_do7:count_usedw|                                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                            ; work              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                   ; work              ;
;                      |cntr_1ob:wr_ptr|                                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                         ; work              ;
;                      |dpram_nl21:FIFOram|                                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                                      ; work              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                                          ; work              ;
;          |final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                      ; final_project_soc ;
;             |scfifo:wfifo|                                                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                         ; work              ;
;                |scfifo_jr21:auto_generated|                                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                              ; work              ;
;                   |a_dpfifo_q131:dpfifo|                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                                                                                         ; work              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                       ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                 ; work              ;
;                         |cntr_do7:count_usedw|                                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                            ; work              ;
;                      |cntr_1ob:rd_ptr_count|                                                                                         ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                   ; work              ;
;                      |cntr_1ob:wr_ptr|                                                                                               ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                         ; work              ;
;                      |dpram_nl21:FIFOram|                                                                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                                                                                      ; work              ;
;                         |altsyncram_r1m1:altsyncram1|                                                                                ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                                                                                          ; work              ;
;       |final_project_soc_led:led|                                                                                                    ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_led:led                                                                                                                                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;       |final_project_soc_mm_interconnect_0:mm_interconnect_0|                                                                        ; 816 (0)           ; 914 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                            ; final_project_soc ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                        ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;          |altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|                                                                               ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;          |altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|                                                       ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                  ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|                                                                  ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                           ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                            ; final_project_soc ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                             ; 90 (90)           ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                           ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; final_project_soc ;
;          |altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|                                                                        ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;          |altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|                                                                         ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|                                                                        ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; final_project_soc ;
;          |altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|                                                                         ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                      ; 6 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 6 (6)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                              ; final_project_soc ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                               ; work              ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                               ; work              ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                      ; 3 (0)             ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 3 (3)             ; 72 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                              ; final_project_soc ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                               ; work              ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                               ; work              ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                      ; 4 (0)             ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 4 (4)             ; 72 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                              ; final_project_soc ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                               ; work              ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                               ; work              ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                          ; 4 (0)             ; 136 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                               ; 4 (4)             ; 136 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                  ; final_project_soc ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                   ; work              ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                   ; work              ;
;          |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                                                                                                  ; final_project_soc ;
;          |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;          |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                       ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;          |altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|                                                ; 7 (7)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;          |altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent                                                                                                                                                                                                                                                                                                             ; final_project_soc ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                  ; 14 (5)            ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                          ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                   ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                                          ; 5 (5)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;          |altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|                                                  ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator                                                                                                                                                                                                                                                                                                   ; final_project_soc ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |altera_merlin_slave_translator:sdram_pll_pll_slave_translator|                                                             ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                      ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |altera_merlin_slave_translator:to_hw_port_s1_translator|                                                                   ; 6 (6)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;          |altera_merlin_slave_translator:to_hw_sig_s1_translator|                                                                    ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_merlin_slave_translator:to_sw_port_s1_translator|                                                                   ; 5 (5)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;          |altera_merlin_slave_translator:to_sw_sig_s1_translator|                                                                    ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                    ; 47 (47)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                    ; 53 (53)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                     ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                            ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                   ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                   ; 11 (7)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                   ; 46 (42)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                   ; 54 (50)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                       ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                       ; 11 (7)            ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;             |altera_merlin_arbitrator:arb|                                                                                           ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_router:router|                                                                         ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_router_001:router_001|                                                                 ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                  ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                       ; 115 (115)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                        ; final_project_soc ;
;          |final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;       |final_project_soc_nios2_qsys_0:nios2_qsys_0|                                                                                  ; 938 (648)         ; 582 (314)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                                                                                                      ; final_project_soc ;
;          |final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|                                     ; 290 (35)          ; 268 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;             |final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|  ; 93 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper                                                                                                                                                                          ; final_project_soc ;
;                |final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk| ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk                                                      ; final_project_soc ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work              ;
;                |final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|       ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck                                                            ; final_project_soc ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work              ;
;                |sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy|                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy                                                                                              ; work              ;
;             |final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|                    ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg                                                                                                                                                                                            ; final_project_soc ;
;             |final_project_soc_nios2_qsys_0_nios2_oci_break:the_final_project_soc_nios2_qsys_0_nios2_oci_break|                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_break:the_final_project_soc_nios2_qsys_0_nios2_oci_break                                                                                                                                                                                              ; final_project_soc ;
;             |final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug|                      ; 8 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug                                                                                                                                                                                              ; final_project_soc ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                          ; work              ;
;             |final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|                            ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem                                                                                                                                                                                                    ; final_project_soc ;
;                |final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram                                                                                                   ; final_project_soc ;
;                   |altsyncram:the_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work              ;
;                      |altsyncram_p7a1:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p7a1:auto_generated                                          ; work              ;
;          |final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;             |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; work              ;
;                |altsyncram_61i1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_61i1:auto_generated                                                                                                                                                                                                                        ; work              ;
;          |final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b|                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b                                                                                                                                                                                                                                                                                 ; final_project_soc ;
;             |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                       ; work              ;
;                |altsyncram_71i1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_71i1:auto_generated                                                                                                                                                                                                                        ; work              ;
;       |final_project_soc_onchip_memory2_0:onchip_memory2_0|                                                                          ; 1 (1)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                              ; final_project_soc ;
;          |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                    ; work              ;
;             |altsyncram_fod1:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated                                                                                                                                                                                                                                                                                                                     ; work              ;
;       |final_project_soc_sdram:sdram|                                                                                                ; 265 (213)         ; 242 (154)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                    ; final_project_soc ;
;          |final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module|                                 ; 52 (52)           ; 88 (88)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;       |final_project_soc_sdram_pll:sdram_pll|                                                                                        ; 7 (6)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll                                                                                                                                                                                                                                                                                                                                                                                            ; final_project_soc ;
;          |final_project_soc_sdram_pll_altpll_lqa2:sd1|                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_lqa2:sd1                                                                                                                                                                                                                                                                                                                                                ; final_project_soc ;
;          |final_project_soc_sdram_pll_stdsync_sv6:stdsync2|                                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                           ; final_project_soc ;
;             |final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3|                                                                       ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;       |final_project_soc_to_hw_port:to_hw_port|                                                                                      ; 35 (35)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_to_hw_port:to_hw_port                                                                                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;       |final_project_soc_to_hw_sig:to_hw_sig|                                                                                        ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_to_hw_sig:to_hw_sig                                                                                                                                                                                                                                                                                                                                                                                            ; final_project_soc ;
;       |final_project_soc_to_sw_port:to_sw_port|                                                                                      ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_to_sw_port:to_sw_port                                                                                                                                                                                                                                                                                                                                                                                          ; final_project_soc ;
;       |final_project_soc_to_sw_sig:to_sw_sig|                                                                                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig                                                                                                                                                                                                                                                                                                                                                                                            ; final_project_soc ;
;    |generate_d:generate_d0|                                                                                                          ; 758 (191)         ; 482 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|generate_d:generate_d0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work              ;
;       |modular_multiplication:mm0|                                                                                                   ; 567 (143)         ; 372 (137)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|generate_d:generate_d0|modular_multiplication:mm0                                                                                                                                                                                                                                                                                                                                                                                                         ; work              ;
;          |modular:modular0|                                                                                                          ; 199 (199)         ; 134 (134)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|generate_d:generate_d0|modular_multiplication:mm0|modular:modular0                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |multiplier_sm:mult0|                                                                                                       ; 225 (225)         ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|generate_d:generate_d0|modular_multiplication:mm0|multiplier_sm:mult0                                                                                                                                                                                                                                                                                                                                                                                     ; work              ;
;    |io_module:io_module0|                                                                                                            ; 198 (198)         ; 208 (208)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|io_module:io_module0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work              ;
;    |n_gen:n_gen0|                                                                                                                    ; 328 (103)         ; 202 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|n_gen:n_gen0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work              ;
;       |multiplier_sm:n_multiplier|                                                                                                   ; 225 (225)         ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|n_gen:n_gen0|multiplier_sm:n_multiplier                                                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;    |phi_gen:phi_gen0|                                                                                                                ; 392 (167)         ; 202 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|phi_gen:phi_gen0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;       |multiplier_sm:phi_multiplier|                                                                                                 ; 225 (225)         ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|phi_gen:phi_gen0|multiplier_sm:phi_multiplier                                                                                                                                                                                                                                                                                                                                                                                                             ; work              ;
;    |prime_checker_sv:prime_checker_sv0|                                                                                              ; 2635 (27)         ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0                                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;       |lpm_divide:Mod0|                                                                                                              ; 238 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |lpm_divide_1bm:auto_generated|                                                                                             ; 238 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod0|lpm_divide_1bm:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;             |sign_div_unsign_mlh:divider|                                                                                            ; 238 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |alt_u_div_07f:divider|                                                                                               ; 238 (238)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                                                                                                                                                                                                                                                                        ; work              ;
;       |lpm_divide:Mod1|                                                                                                              ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |lpm_divide_2bm:auto_generated|                                                                                             ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod1|lpm_divide_2bm:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;             |sign_div_unsign_nlh:divider|                                                                                            ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |alt_u_div_27f:divider|                                                                                               ; 323 (323)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                                                                                                                                                                                                                                        ; work              ;
;       |lpm_divide:Mod2|                                                                                                              ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |lpm_divide_2bm:auto_generated|                                                                                             ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod2|lpm_divide_2bm:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;             |sign_div_unsign_nlh:divider|                                                                                            ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod2|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |alt_u_div_27f:divider|                                                                                               ; 323 (323)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod2|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                                                                                                                                                                                                                                        ; work              ;
;       |lpm_divide:Mod3|                                                                                                              ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |lpm_divide_3bm:auto_generated|                                                                                             ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod3|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;             |sign_div_unsign_olh:divider|                                                                                            ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |alt_u_div_47f:divider|                                                                                               ; 397 (397)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                                                        ; work              ;
;       |lpm_divide:Mod4|                                                                                                              ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |lpm_divide_3bm:auto_generated|                                                                                             ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod4|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;             |sign_div_unsign_olh:divider|                                                                                            ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |alt_u_div_47f:divider|                                                                                               ; 397 (397)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                                                        ; work              ;
;       |lpm_divide:Mod5|                                                                                                              ; 465 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod5                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |lpm_divide_4bm:auto_generated|                                                                                             ; 465 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod5|lpm_divide_4bm:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;             |sign_div_unsign_plh:divider|                                                                                            ; 465 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |alt_u_div_67f:divider|                                                                                               ; 465 (465)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                                                                                                                                                                                                                                                                                                                        ; work              ;
;       |lpm_divide:Mod6|                                                                                                              ; 465 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod6                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |lpm_divide_4bm:auto_generated|                                                                                             ; 465 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod6|lpm_divide_4bm:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;             |sign_div_unsign_plh:divider|                                                                                            ; 465 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod6|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |alt_u_div_67f:divider|                                                                                               ; 465 (465)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv0|lpm_divide:Mod6|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                                                                                                                                                                                                                                                                                                                        ; work              ;
;    |prime_checker_sv:prime_checker_sv1|                                                                                              ; 2635 (27)         ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1                                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;       |lpm_divide:Mod0|                                                                                                              ; 238 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |lpm_divide_1bm:auto_generated|                                                                                             ; 238 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod0|lpm_divide_1bm:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;             |sign_div_unsign_mlh:divider|                                                                                            ; 238 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |alt_u_div_07f:divider|                                                                                               ; 238 (238)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod0|lpm_divide_1bm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                                                                                                                                                                                                                                                                        ; work              ;
;       |lpm_divide:Mod1|                                                                                                              ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |lpm_divide_2bm:auto_generated|                                                                                             ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod1|lpm_divide_2bm:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;             |sign_div_unsign_nlh:divider|                                                                                            ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |alt_u_div_27f:divider|                                                                                               ; 323 (323)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod1|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                                                                                                                                                                                                                                        ; work              ;
;       |lpm_divide:Mod2|                                                                                                              ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |lpm_divide_2bm:auto_generated|                                                                                             ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod2|lpm_divide_2bm:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;             |sign_div_unsign_nlh:divider|                                                                                            ; 323 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod2|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |alt_u_div_27f:divider|                                                                                               ; 323 (323)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod2|lpm_divide_2bm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_27f:divider                                                                                                                                                                                                                                                                                                                        ; work              ;
;       |lpm_divide:Mod3|                                                                                                              ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod3                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |lpm_divide_3bm:auto_generated|                                                                                             ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod3|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;             |sign_div_unsign_olh:divider|                                                                                            ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |alt_u_div_47f:divider|                                                                                               ; 397 (397)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod3|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                                                        ; work              ;
;       |lpm_divide:Mod4|                                                                                                              ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |lpm_divide_3bm:auto_generated|                                                                                             ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod4|lpm_divide_3bm:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;             |sign_div_unsign_olh:divider|                                                                                            ; 397 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |alt_u_div_47f:divider|                                                                                               ; 397 (397)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod4|lpm_divide_3bm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                                                                                        ; work              ;
;       |lpm_divide:Mod5|                                                                                                              ; 465 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod5                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |lpm_divide_4bm:auto_generated|                                                                                             ; 465 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;             |sign_div_unsign_plh:divider|                                                                                            ; 465 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |alt_u_div_67f:divider|                                                                                               ; 465 (465)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod5|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                                                                                                                                                                                                                                                                                                                        ; work              ;
;       |lpm_divide:Mod6|                                                                                                              ; 465 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod6                                                                                                                                                                                                                                                                                                                                                                                                        ; work              ;
;          |lpm_divide_4bm:auto_generated|                                                                                             ; 465 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod6|lpm_divide_4bm:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;             |sign_div_unsign_plh:divider|                                                                                            ; 465 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod6|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                                                                                                                                                                              ; work              ;
;                |alt_u_div_67f:divider|                                                                                               ; 465 (465)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|prime_checker_sv:prime_checker_sv1|lpm_divide:Mod6|lpm_divide_4bm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                                                                                                                                                                                                                                                                                                                        ; work              ;
;    |rsa_encrypt:rsa_decrypt0|                                                                                                        ; 876 (44)          ; 578 (39)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|rsa_encrypt:rsa_decrypt0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |modular:mod0|                                                                                                                 ; 199 (199)         ; 133 (133)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|rsa_encrypt:rsa_decrypt0|modular:mod0                                                                                                                                                                                                                                                                                                                                                                                                                     ; work              ;
;       |modular_exponentiation:me0|                                                                                                   ; 633 (209)         ; 406 (171)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0                                                                                                                                                                                                                                                                                                                                                                                                       ; work              ;
;          |modular:modular0|                                                                                                          ; 199 (199)         ; 134 (134)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|modular:modular0                                                                                                                                                                                                                                                                                                                                                                                      ; work              ;
;          |multiplier_sm:mult0|                                                                                                       ; 225 (225)         ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|multiplier_sm:mult0                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;    |rsa_encrypt:rsa_encrypt0|                                                                                                        ; 876 (44)          ; 578 (39)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|rsa_encrypt:rsa_encrypt0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work              ;
;       |modular:mod0|                                                                                                                 ; 199 (199)         ; 133 (133)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|rsa_encrypt:rsa_encrypt0|modular:mod0                                                                                                                                                                                                                                                                                                                                                                                                                     ; work              ;
;       |modular_exponentiation:me0|                                                                                                   ; 633 (209)         ; 406 (171)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0                                                                                                                                                                                                                                                                                                                                                                                                       ; work              ;
;          |modular:modular0|                                                                                                          ; 199 (199)         ; 134 (134)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|modular:modular0                                                                                                                                                                                                                                                                                                                                                                                      ; work              ;
;          |multiplier_sm:mult0|                                                                                                       ; 225 (225)         ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|multiplier_sm:mult0                                                                                                                                                                                                                                                                                                                                                                                   ; work              ;
;    |sld_hub:auto_hub|                                                                                                                ; 146 (1)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work              ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                                  ; 145 (1)           ; 83 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                              ; alt_sld_fab       ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                                                           ; 144 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                                              ; alt_sld_fab       ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                           ; 144 (103)         ; 77 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                                 ; work              ;
;                |sld_rom_sr:hub_info_reg|                                                                                             ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                         ; work              ;
;                |sld_shadow_jsm:shadow_jsm|                                                                                           ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                       ; work              ;
+--------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------+
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                                       ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                                                       ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p7a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; final_project_soc_nios2_qsys_0_ociram_default_contents.mif ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_61i1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; final_project_soc_nios2_qsys_0_rf_ram_a.mif                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_71i1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; final_project_soc_nios2_qsys_0_rf_ram_b.mif                ;
; final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                            ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128  ; final_project_soc_onchip_memory2_0.hex                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                          ; IP Include File        ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; N/A    ; Qsys                                     ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII                                                                                                                                  ; final_project_soc.qsys ;
; Altera ; altera_irq_mapper                        ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_irq_mapper:irq_mapper                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0                                                                                        ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_led:led                                                                                                        ; final_project_soc.qsys ;
; Altera ; altera_mm_interconnect                   ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0                                                                            ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001            ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux                        ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004                ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_004:cmd_mux_006                ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_004:cmd_mux_007                ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_004:cmd_mux_008                ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_004:cmd_mux_009                ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_004:cmd_mux_010                ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                           ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                       ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                       ; final_project_soc.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                       ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent              ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo         ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator    ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent                                     ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo                                ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator                           ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator        ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_agent               ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent           ; final_project_soc.qsys ;
; Altera ; altera_merlin_master_translator          ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent             ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo        ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator   ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                        ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator              ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router                          ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_003                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_004                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_005                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_006                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_007:router_007                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_008                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_009                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_010                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_011                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_router                     ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_012                  ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_001                ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_002                ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003                ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_004            ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_005                ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_006            ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_007            ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_008            ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_009            ; final_project_soc.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_010            ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux                        ; final_project_soc.qsys ;
; Altera ; altera_merlin_multiplexer                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent                        ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo                   ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator              ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                   ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                            ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                              ; final_project_soc.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_width_adapter              ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                 ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo            ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator       ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_port_s1_agent                              ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent                               ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo                          ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator                     ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_port_s1_agent                              ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo                         ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator                    ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_agent                ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent                               ; final_project_soc.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo                          ; final_project_soc.qsys ;
; Altera ; altera_merlin_slave_translator           ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator                     ; final_project_soc.qsys ;
; Altera ; altera_nios2_qsys                        ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0                                                                                      ; final_project_soc.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0                                                                              ; final_project_soc.qsys ;
; Altera ; altera_reset_controller                  ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|altera_reset_controller:rst_controller                                                                                           ; final_project_soc.qsys ;
; Altera ; altera_reset_controller                  ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|altera_reset_controller:rst_controller_001                                                                                       ; final_project_soc.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram                                                                                                    ; final_project_soc.qsys ;
; Altera ; altpll                                   ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_sysid_qsys_0:sysid_qsys_0                                                                                      ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_to_hw_port:to_hw_port                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_to_hw_sig:to_hw_sig                                                                                            ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_to_sw_port:to_sw_port                                                                                          ; final_project_soc.qsys ;
; Altera ; altera_avalon_pio                        ; 14.0    ; N/A          ; N/A          ; |final_project|final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig                                                                                            ; final_project_soc.qsys ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                              ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit                ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric              ;                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter                ;                        ;
+--------+------------------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |final_project|rsa_encrypt:rsa_decrypt0|state                                       ;
+--------------------+---------------+--------------------+------------+-------------+----------------+
; Name               ; state.MODULAR ; state.MOD_EXP_LOOP ; state.WAIT ; state.RESET ; state.FINISHED ;
+--------------------+---------------+--------------------+------------+-------------+----------------+
; state.RESET        ; 0             ; 0                  ; 0          ; 0           ; 0              ;
; state.WAIT         ; 0             ; 0                  ; 1          ; 1           ; 0              ;
; state.MOD_EXP_LOOP ; 0             ; 1                  ; 0          ; 1           ; 0              ;
; state.MODULAR      ; 1             ; 0                  ; 0          ; 1           ; 0              ;
; state.FINISHED     ; 0             ; 0                  ; 0          ; 1           ; 1              ;
+--------------------+---------------+--------------------+------------+-------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |final_project|rsa_encrypt:rsa_decrypt0|modular:mod0|state                       ;
+------------------+------------------+----------------+------------+-------------+----------------+
; Name             ; state.MOD_ASSIGN ; state.MOD_INIT ; state.WAIT ; state.RESET ; state.MOD_DONE ;
+------------------+------------------+----------------+------------+-------------+----------------+
; state.RESET      ; 0                ; 0              ; 0          ; 0           ; 0              ;
; state.WAIT       ; 0                ; 0              ; 1          ; 1           ; 0              ;
; state.MOD_INIT   ; 0                ; 1              ; 0          ; 1           ; 0              ;
; state.MOD_ASSIGN ; 1                ; 0              ; 0          ; 1           ; 0              ;
; state.MOD_DONE   ; 0                ; 0              ; 0          ; 1           ; 1              ;
+------------------+------------------+----------------+------------+-------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|state                                                                           ;
+---------------------+-------------------+---------------------+--------------+----------------+--------------------+--------------------+------------+-------------+
; Name                ; state.MODEXP_DONE ; state.CHECK_COUNTER ; state.MODULO ; state.MULTIPLY ; state.INIT_RESET_1 ; state.INIT_RESET_0 ; state.WAIT ; state.RESET ;
+---------------------+-------------------+---------------------+--------------+----------------+--------------------+--------------------+------------+-------------+
; state.RESET         ; 0                 ; 0                   ; 0            ; 0              ; 0                  ; 0                  ; 0          ; 0           ;
; state.WAIT          ; 0                 ; 0                   ; 0            ; 0              ; 0                  ; 0                  ; 1          ; 1           ;
; state.INIT_RESET_0  ; 0                 ; 0                   ; 0            ; 0              ; 0                  ; 1                  ; 0          ; 1           ;
; state.INIT_RESET_1  ; 0                 ; 0                   ; 0            ; 0              ; 1                  ; 0                  ; 0          ; 1           ;
; state.MULTIPLY      ; 0                 ; 0                   ; 0            ; 1              ; 0                  ; 0                  ; 0          ; 1           ;
; state.MODULO        ; 0                 ; 0                   ; 1            ; 0              ; 0                  ; 0                  ; 0          ; 1           ;
; state.CHECK_COUNTER ; 0                 ; 1                   ; 0            ; 0              ; 0                  ; 0                  ; 0          ; 1           ;
; state.MODEXP_DONE   ; 1                 ; 0                   ; 0            ; 0              ; 0                  ; 0                  ; 0          ; 1           ;
+---------------------+-------------------+---------------------+--------------+----------------+--------------------+--------------------+------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|multiplier_sm:mult0|state           ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+
; Name                  ; state.MULTIPLY_LOOP_1 ; state.MULTIPLY_LOOP_0 ; state.WAIT ; state.RESET ; state.MULTIPLY_DONE ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+
; state.RESET           ; 0                     ; 0                     ; 0          ; 0           ; 0                   ;
; state.WAIT            ; 0                     ; 0                     ; 1          ; 1           ; 0                   ;
; state.MULTIPLY_LOOP_0 ; 0                     ; 1                     ; 0          ; 1           ; 0                   ;
; state.MULTIPLY_LOOP_1 ; 1                     ; 0                     ; 0          ; 1           ; 0                   ;
; state.MULTIPLY_DONE   ; 0                     ; 0                     ; 0          ; 1           ; 1                   ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|modular:modular0|state ;
+------------------+------------------+----------------+------------+-------------+-------------------------+
; Name             ; state.MOD_ASSIGN ; state.MOD_INIT ; state.WAIT ; state.RESET ; state.MOD_DONE          ;
+------------------+------------------+----------------+------------+-------------+-------------------------+
; state.RESET      ; 0                ; 0              ; 0          ; 0           ; 0                       ;
; state.WAIT       ; 0                ; 0              ; 1          ; 1           ; 0                       ;
; state.MOD_INIT   ; 0                ; 1              ; 0          ; 1           ; 0                       ;
; state.MOD_ASSIGN ; 1                ; 0              ; 0          ; 1           ; 0                       ;
; state.MOD_DONE   ; 0                ; 0              ; 0          ; 1           ; 1                       ;
+------------------+------------------+----------------+------------+-------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |final_project|rsa_encrypt:rsa_encrypt0|state                                       ;
+--------------------+---------------+--------------------+------------+-------------+----------------+
; Name               ; state.MODULAR ; state.MOD_EXP_LOOP ; state.WAIT ; state.RESET ; state.FINISHED ;
+--------------------+---------------+--------------------+------------+-------------+----------------+
; state.RESET        ; 0             ; 0                  ; 0          ; 0           ; 0              ;
; state.WAIT         ; 0             ; 0                  ; 1          ; 1           ; 0              ;
; state.MOD_EXP_LOOP ; 0             ; 1                  ; 0          ; 1           ; 0              ;
; state.MODULAR      ; 1             ; 0                  ; 0          ; 1           ; 0              ;
; state.FINISHED     ; 0             ; 0                  ; 0          ; 1           ; 1              ;
+--------------------+---------------+--------------------+------------+-------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |final_project|rsa_encrypt:rsa_encrypt0|modular:mod0|state                       ;
+------------------+------------------+----------------+------------+-------------+----------------+
; Name             ; state.MOD_ASSIGN ; state.MOD_INIT ; state.WAIT ; state.RESET ; state.MOD_DONE ;
+------------------+------------------+----------------+------------+-------------+----------------+
; state.RESET      ; 0                ; 0              ; 0          ; 0           ; 0              ;
; state.WAIT       ; 0                ; 0              ; 1          ; 1           ; 0              ;
; state.MOD_INIT   ; 0                ; 1              ; 0          ; 1           ; 0              ;
; state.MOD_ASSIGN ; 1                ; 0              ; 0          ; 1           ; 0              ;
; state.MOD_DONE   ; 0                ; 0              ; 0          ; 1           ; 1              ;
+------------------+------------------+----------------+------------+-------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|state                                                                           ;
+---------------------+-------------------+---------------------+--------------+----------------+--------------------+--------------------+------------+-------------+
; Name                ; state.MODEXP_DONE ; state.CHECK_COUNTER ; state.MODULO ; state.MULTIPLY ; state.INIT_RESET_1 ; state.INIT_RESET_0 ; state.WAIT ; state.RESET ;
+---------------------+-------------------+---------------------+--------------+----------------+--------------------+--------------------+------------+-------------+
; state.RESET         ; 0                 ; 0                   ; 0            ; 0              ; 0                  ; 0                  ; 0          ; 0           ;
; state.WAIT          ; 0                 ; 0                   ; 0            ; 0              ; 0                  ; 0                  ; 1          ; 1           ;
; state.INIT_RESET_0  ; 0                 ; 0                   ; 0            ; 0              ; 0                  ; 1                  ; 0          ; 1           ;
; state.INIT_RESET_1  ; 0                 ; 0                   ; 0            ; 0              ; 1                  ; 0                  ; 0          ; 1           ;
; state.MULTIPLY      ; 0                 ; 0                   ; 0            ; 1              ; 0                  ; 0                  ; 0          ; 1           ;
; state.MODULO        ; 0                 ; 0                   ; 1            ; 0              ; 0                  ; 0                  ; 0          ; 1           ;
; state.CHECK_COUNTER ; 0                 ; 1                   ; 0            ; 0              ; 0                  ; 0                  ; 0          ; 1           ;
; state.MODEXP_DONE   ; 1                 ; 0                   ; 0            ; 0              ; 0                  ; 0                  ; 0          ; 1           ;
+---------------------+-------------------+---------------------+--------------+----------------+--------------------+--------------------+------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|multiplier_sm:mult0|state           ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+
; Name                  ; state.MULTIPLY_LOOP_1 ; state.MULTIPLY_LOOP_0 ; state.WAIT ; state.RESET ; state.MULTIPLY_DONE ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+
; state.RESET           ; 0                     ; 0                     ; 0          ; 0           ; 0                   ;
; state.WAIT            ; 0                     ; 0                     ; 1          ; 1           ; 0                   ;
; state.MULTIPLY_LOOP_0 ; 0                     ; 1                     ; 0          ; 1           ; 0                   ;
; state.MULTIPLY_LOOP_1 ; 1                     ; 0                     ; 0          ; 1           ; 0                   ;
; state.MULTIPLY_DONE   ; 0                     ; 0                     ; 0          ; 1           ; 1                   ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|modular:modular0|state ;
+------------------+------------------+----------------+------------+-------------+-------------------------+
; Name             ; state.MOD_ASSIGN ; state.MOD_INIT ; state.WAIT ; state.RESET ; state.MOD_DONE          ;
+------------------+------------------+----------------+------------+-------------+-------------------------+
; state.RESET      ; 0                ; 0              ; 0          ; 0           ; 0                       ;
; state.WAIT       ; 0                ; 0              ; 1          ; 1           ; 0                       ;
; state.MOD_INIT   ; 0                ; 1              ; 0          ; 1           ; 0                       ;
; state.MOD_ASSIGN ; 1                ; 0              ; 0          ; 1           ; 0                       ;
; state.MOD_DONE   ; 0                ; 0              ; 0          ; 1           ; 1                       ;
+------------------+------------------+----------------+------------+-------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|generate_d:generate_d0|state                                                                                                                                                                         ;
+-----------------------+----------------+-----------------+---------------+----------------------+----------------------+-----------------------+------------------+-----------------+--------------------+------------+-------------+
; Name                  ; state.FINISHED ; state.DECREMENT ; state.COMPARE ; state.MODMULT_LOOP_1 ; state.MODMULT_LOOP_0 ; state.INIT_RESET_DONE ; state.INIT_RESET ; state.INIT_DONE ; state.INIT_MODMULT ; state.WAIT ; state.RESET ;
+-----------------------+----------------+-----------------+---------------+----------------------+----------------------+-----------------------+------------------+-----------------+--------------------+------------+-------------+
; state.RESET           ; 0              ; 0               ; 0             ; 0                    ; 0                    ; 0                     ; 0                ; 0               ; 0                  ; 0          ; 0           ;
; state.WAIT            ; 0              ; 0               ; 0             ; 0                    ; 0                    ; 0                     ; 0                ; 0               ; 0                  ; 1          ; 1           ;
; state.INIT_MODMULT    ; 0              ; 0               ; 0             ; 0                    ; 0                    ; 0                     ; 0                ; 0               ; 1                  ; 0          ; 1           ;
; state.INIT_DONE       ; 0              ; 0               ; 0             ; 0                    ; 0                    ; 0                     ; 0                ; 1               ; 0                  ; 0          ; 1           ;
; state.INIT_RESET      ; 0              ; 0               ; 0             ; 0                    ; 0                    ; 0                     ; 1                ; 0               ; 0                  ; 0          ; 1           ;
; state.INIT_RESET_DONE ; 0              ; 0               ; 0             ; 0                    ; 0                    ; 1                     ; 0                ; 0               ; 0                  ; 0          ; 1           ;
; state.MODMULT_LOOP_0  ; 0              ; 0               ; 0             ; 0                    ; 1                    ; 0                     ; 0                ; 0               ; 0                  ; 0          ; 1           ;
; state.MODMULT_LOOP_1  ; 0              ; 0               ; 0             ; 1                    ; 0                    ; 0                     ; 0                ; 0               ; 0                  ; 0          ; 1           ;
; state.COMPARE         ; 0              ; 0               ; 1             ; 0                    ; 0                    ; 0                     ; 0                ; 0               ; 0                  ; 0          ; 1           ;
; state.DECREMENT       ; 0              ; 1               ; 0             ; 0                    ; 0                    ; 0                     ; 0                ; 0               ; 0                  ; 0          ; 1           ;
; state.FINISHED        ; 1              ; 0               ; 0             ; 0                    ; 0                    ; 0                     ; 0                ; 0               ; 0                  ; 0          ; 1           ;
+-----------------------+----------------+-----------------+---------------+----------------------+----------------------+-----------------------+------------------+-----------------+--------------------+------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|generate_d:generate_d0|modular_multiplication:mm0|state                                                        ;
+---------------------+--------------------+-------------------+--------------+---------------------+----------------+------------+-------------+
; Name                ; state.MODMULT_DONE ; state.MODULO_DONE ; state.MODULO ; state.MULTIPLY_DONE ; state.MULTIPLY ; state.WAIT ; state.RESET ;
+---------------------+--------------------+-------------------+--------------+---------------------+----------------+------------+-------------+
; state.RESET         ; 0                  ; 0                 ; 0            ; 0                   ; 0              ; 0          ; 0           ;
; state.WAIT          ; 0                  ; 0                 ; 0            ; 0                   ; 0              ; 1          ; 1           ;
; state.MULTIPLY      ; 0                  ; 0                 ; 0            ; 0                   ; 1              ; 0          ; 1           ;
; state.MULTIPLY_DONE ; 0                  ; 0                 ; 0            ; 1                   ; 0              ; 0          ; 1           ;
; state.MODULO        ; 0                  ; 0                 ; 1            ; 0                   ; 0              ; 0          ; 1           ;
; state.MODULO_DONE   ; 0                  ; 1                 ; 0            ; 0                   ; 0              ; 0          ; 1           ;
; state.MODMULT_DONE  ; 1                  ; 0                 ; 0            ; 0                   ; 0              ; 0          ; 1           ;
+---------------------+--------------------+-------------------+--------------+---------------------+----------------+------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|generate_d:generate_d0|modular_multiplication:mm0|multiplier_sm:mult0|state             ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+
; Name                  ; state.MULTIPLY_LOOP_1 ; state.MULTIPLY_LOOP_0 ; state.WAIT ; state.RESET ; state.MULTIPLY_DONE ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+
; state.RESET           ; 0                     ; 0                     ; 0          ; 0           ; 0                   ;
; state.WAIT            ; 0                     ; 0                     ; 1          ; 1           ; 0                   ;
; state.MULTIPLY_LOOP_0 ; 0                     ; 1                     ; 0          ; 1           ; 0                   ;
; state.MULTIPLY_LOOP_1 ; 1                     ; 0                     ; 0          ; 1           ; 0                   ;
; state.MULTIPLY_DONE   ; 0                     ; 0                     ; 0          ; 1           ; 1                   ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|generate_d:generate_d0|modular_multiplication:mm0|modular:modular0|state ;
+------------------+------------------+----------------+------------+-------------+-----------------------+
; Name             ; state.MOD_ASSIGN ; state.MOD_INIT ; state.WAIT ; state.RESET ; state.MOD_DONE        ;
+------------------+------------------+----------------+------------+-------------+-----------------------+
; state.RESET      ; 0                ; 0              ; 0          ; 0           ; 0                     ;
; state.WAIT       ; 0                ; 0              ; 1          ; 1           ; 0                     ;
; state.MOD_INIT   ; 0                ; 1              ; 0          ; 1           ; 0                     ;
; state.MOD_ASSIGN ; 1                ; 0              ; 0          ; 1           ; 0                     ;
; state.MOD_DONE   ; 0                ; 0              ; 0          ; 1           ; 1                     ;
+------------------+------------------+----------------+------------+-------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |final_project|n_gen:n_gen0|state                          ;
+----------------+----------------+---------------+------------+-------------+
; Name           ; state.FINISHED ; state.COMPUTE ; state.WAIT ; state.RESET ;
+----------------+----------------+---------------+------------+-------------+
; state.RESET    ; 0              ; 0             ; 0          ; 0           ;
; state.WAIT     ; 0              ; 0             ; 1          ; 1           ;
; state.COMPUTE  ; 0              ; 1             ; 0          ; 1           ;
; state.FINISHED ; 1              ; 0             ; 0          ; 1           ;
+----------------+----------------+---------------+------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|n_gen:n_gen0|multiplier_sm:n_multiplier|state                                           ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+
; Name                  ; state.MULTIPLY_LOOP_1 ; state.MULTIPLY_LOOP_0 ; state.WAIT ; state.RESET ; state.MULTIPLY_DONE ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+
; state.RESET           ; 0                     ; 0                     ; 0          ; 0           ; 0                   ;
; state.WAIT            ; 0                     ; 0                     ; 1          ; 1           ; 0                   ;
; state.MULTIPLY_LOOP_0 ; 0                     ; 1                     ; 0          ; 1           ; 0                   ;
; state.MULTIPLY_LOOP_1 ; 1                     ; 0                     ; 0          ; 1           ; 0                   ;
; state.MULTIPLY_DONE   ; 0                     ; 0                     ; 0          ; 1           ; 1                   ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |final_project|phi_gen:phi_gen0|state                      ;
+----------------+----------------+---------------+------------+-------------+
; Name           ; state.FINISHED ; state.COMPUTE ; state.WAIT ; state.RESET ;
+----------------+----------------+---------------+------------+-------------+
; state.RESET    ; 0              ; 0             ; 0          ; 0           ;
; state.WAIT     ; 0              ; 0             ; 1          ; 1           ;
; state.COMPUTE  ; 0              ; 1             ; 0          ; 1           ;
; state.FINISHED ; 1              ; 0             ; 0          ; 1           ;
+----------------+----------------+---------------+------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|phi_gen:phi_gen0|multiplier_sm:phi_multiplier|state                                     ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+
; Name                  ; state.MULTIPLY_LOOP_1 ; state.MULTIPLY_LOOP_0 ; state.WAIT ; state.RESET ; state.MULTIPLY_DONE ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+
; state.RESET           ; 0                     ; 0                     ; 0          ; 0           ; 0                   ;
; state.WAIT            ; 0                     ; 0                     ; 1          ; 1           ; 0                   ;
; state.MULTIPLY_LOOP_0 ; 0                     ; 1                     ; 0          ; 1           ; 0                   ;
; state.MULTIPLY_LOOP_1 ; 1                     ; 0                     ; 0          ; 1           ; 0                   ;
; state.MULTIPLY_DONE   ; 0                     ; 0                     ; 0          ; 1           ; 1                   ;
+-----------------------+-----------------------+-----------------------+------------+-------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |final_project|prime_checker_sv:prime_checker_sv1|state    ;
+----------------+----------------+---------------+------------+-------------+
; Name           ; state.FINISHED ; state.COMPUTE ; state.WAIT ; state.RESET ;
+----------------+----------------+---------------+------------+-------------+
; state.RESET    ; 0              ; 0             ; 0          ; 0           ;
; state.WAIT     ; 0              ; 0             ; 1          ; 1           ;
; state.COMPUTE  ; 0              ; 1             ; 0          ; 1           ;
; state.FINISHED ; 1              ; 0             ; 0          ; 1           ;
+----------------+----------------+---------------+------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |final_project|prime_checker_sv:prime_checker_sv0|state    ;
+----------------+----------------+---------------+------------+-------------+
; Name           ; state.FINISHED ; state.COMPUTE ; state.WAIT ; state.RESET ;
+----------------+----------------+---------------+------------+-------------+
; state.RESET    ; 0              ; 0             ; 0          ; 0           ;
; state.WAIT     ; 0              ; 0             ; 1          ; 1           ;
; state.COMPUTE  ; 0              ; 1             ; 0          ; 1           ;
; state.FINISHED ; 1              ; 0             ; 0          ; 1           ;
+----------------+----------------+---------------+------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|io_module:io_module0|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------+-------------------------+---------------------------+----------------------------+---------------------------+-------------------------+---------------------------+----------------------------+---------------------------+--------------------+----------------------+-------------------------+------------------------+---------------------+----------------------+-------------+--------------+-----------------+-------------------+----------------------+---------------------+-------------------+---------------------+------------------------+-----------------------+-----------------------+-------------------------+--------------------------------+-------------------------------+----------------+-----------------+-----------------------+-------------------------+--------------------------------+-------------------------------+----------------+-----------------+------------+-------------+
; Name                           ; state.GOT_ACK_DECRYPTED ; state.SEND_BACK_DECRYPTED ; state.GET_FROM_RSA_DECRYPT ; state.SEND_TO_RSA_DECRYPT ; state.GOT_ACK_ENCRYPTED ; state.SEND_BACK_ENCRYPTED ; state.GET_FROM_RSA_ENCRYPT ; state.SEND_TO_RSA_ENCRYPT ; state.GOT_ACK_GEND ; state.SEND_BACK_GEND ; state.GET_FROM_RSA_GEND ; state.SEND_TO_RSA_GEND ; state.ACK_PLAINTEXT ; state.READ_PLAINTEXT ; state.ACK_E ; state.READ_E ; state.GOT_ACK_N ; state.SEND_BACK_N ; state.GET_FROM_RSA_N ; state.SEND_TO_RSA_N ; state.GOT_ACK_PHI ; state.SEND_BACK_PHI ; state.GET_FROM_RSA_PHI ; state.SEND_TO_RSA_PHI ; state.GOT_ACK_PRIME_2 ; state.SEND_BACK_PRIME_2 ; state.GET_FROM_PRIME_CHECKER_2 ; state.SEND_TO_PRIME_CHECKER_2 ; state.ACK_PRM2 ; state.READ_PRM2 ; state.GOT_ACK_PRIME_1 ; state.SEND_BACK_PRIME_1 ; state.GET_FROM_PRIME_CHECKER_1 ; state.SEND_TO_PRIME_CHECKER_1 ; state.ACK_PRM1 ; state.READ_PRM1 ; state.WAIT ; state.RESET ;
+--------------------------------+-------------------------+---------------------------+----------------------------+---------------------------+-------------------------+---------------------------+----------------------------+---------------------------+--------------------+----------------------+-------------------------+------------------------+---------------------+----------------------+-------------+--------------+-----------------+-------------------+----------------------+---------------------+-------------------+---------------------+------------------------+-----------------------+-----------------------+-------------------------+--------------------------------+-------------------------------+----------------+-----------------+-----------------------+-------------------------+--------------------------------+-------------------------------+----------------+-----------------+------------+-------------+
; state.RESET                    ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 0           ;
; state.WAIT                     ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 1          ; 1           ;
; state.READ_PRM1                ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 1               ; 0          ; 1           ;
; state.ACK_PRM1                 ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 1              ; 0               ; 0          ; 1           ;
; state.SEND_TO_PRIME_CHECKER_1  ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 1                             ; 0              ; 0               ; 0          ; 1           ;
; state.GET_FROM_PRIME_CHECKER_1 ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 1                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.SEND_BACK_PRIME_1        ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 1                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.GOT_ACK_PRIME_1          ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 1                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.READ_PRM2                ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 1               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.ACK_PRM2                 ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 1              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.SEND_TO_PRIME_CHECKER_2  ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 1                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.GET_FROM_PRIME_CHECKER_2 ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 1                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.SEND_BACK_PRIME_2        ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 1                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.GOT_ACK_PRIME_2          ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 1                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.SEND_TO_RSA_PHI          ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 1                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.GET_FROM_RSA_PHI         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 1                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.SEND_BACK_PHI            ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 1                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.GOT_ACK_PHI              ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 1                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.SEND_TO_RSA_N            ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 1                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.GET_FROM_RSA_N           ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 1                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.SEND_BACK_N              ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 1                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.GOT_ACK_N                ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 1               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.READ_E                   ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 1            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.ACK_E                    ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 1           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.READ_PLAINTEXT           ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 1                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.ACK_PLAINTEXT            ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 1                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.SEND_TO_RSA_GEND         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 1                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.GET_FROM_RSA_GEND        ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 1                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.SEND_BACK_GEND           ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 1                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.GOT_ACK_GEND             ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 1                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.SEND_TO_RSA_ENCRYPT      ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 1                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.GET_FROM_RSA_ENCRYPT     ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 1                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.SEND_BACK_ENCRYPTED      ; 0                       ; 0                         ; 0                          ; 0                         ; 0                       ; 1                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.GOT_ACK_ENCRYPTED        ; 0                       ; 0                         ; 0                          ; 0                         ; 1                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.SEND_TO_RSA_DECRYPT      ; 0                       ; 0                         ; 0                          ; 1                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.GET_FROM_RSA_DECRYPT     ; 0                       ; 0                         ; 1                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.SEND_BACK_DECRYPTED      ; 0                       ; 1                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
; state.GOT_ACK_DECRYPTED        ; 1                       ; 0                         ; 0                          ; 0                         ; 0                       ; 0                         ; 0                          ; 0                         ; 0                  ; 0                    ; 0                       ; 0                      ; 0                   ; 0                    ; 0           ; 0            ; 0               ; 0                 ; 0                    ; 0                   ; 0                 ; 0                   ; 0                      ; 0                     ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0                     ; 0                       ; 0                              ; 0                             ; 0              ; 0               ; 0          ; 1           ;
+--------------------------------+-------------------------+---------------------------+----------------------------+---------------------------+-------------------------+---------------------------+----------------------------+---------------------------+--------------------+----------------------+-------------------------+------------------------+---------------------+----------------------+-------------+--------------+-----------------+-------------------+----------------------+---------------------+-------------------+---------------------+------------------------+-----------------------+-----------------------+-------------------------+--------------------------------+-------------------------------+----------------+-----------------+-----------------------+-------------------------+--------------------------------+-------------------------------+----------------+-----------------+------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|m_next ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|m_state                                                                                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|i_next ;
+------------+------------+------------+------------+------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                               ;
+------------+------------+------------+------------+------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                        ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                        ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                        ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                        ;
+------------+------------+------------+------------+------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|i_state   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                      ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                          ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                           ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; io_module:io_module0|to_sw_sig[3]                                                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31,36,37,62,64,66,73,74,76,84..86,101,103]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31,36,37,62,64,66,73,74,76,84..86,101,103]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,62,66,74,76,83..86,101,103]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,62,66,74,76,83..86,101,103]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2,6,8..10,16,18..21,23,25,27,29,31]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[3..31]                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[0..4,6..31]                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ipending_reg[0..4,6..31]                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|R_ctrl_custom                                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_im:the_final_project_soc_nios2_qsys_0_nios2_oci_im|trc_im_addr[0..6]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_im:the_final_project_soc_nios2_qsys_0_nios2_oci_im|trc_wrap                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto0                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_xbrk|xbrk_break                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[3..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1..4,6..31]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_last_field[28]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_decrypt0|Cin[0]                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; rsa_encrypt:rsa_decrypt0|Cin[1..31]                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; rsa_encrypt:rsa_encrypt0|Cin[0]                                                                                                                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; rsa_encrypt:rsa_encrypt0|Cin[1..31]                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[19]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[20]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[21]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[22]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[23]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[24]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[25]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[8]                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[27]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[28]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[29]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[30]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[31]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[0]                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[1]                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[2]                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[3]                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[4]                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[6]                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[9]                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[10]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[11]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[12]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[26]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[13]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[14]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[15]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[16]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[17]                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[18]                                                                                                                            ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                       ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                       ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                              ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                              ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                              ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                              ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                              ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                              ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][83]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,3..5,7,11..15,17,22,24,26,28]                                                                                                                                                                                                       ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII|final_project_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                                         ;
; rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|multiplier_reset                                                                                                                                                                                                                                                                                                                                      ; Merged with rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|modulo_reset                                                                                                                                                                                                                                                                                                                                          ;
; rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|multiplier_reset                                                                                                                                                                                                                                                                                                                                      ; Merged with rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|modulo_reset                                                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                                ; Merged with final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                            ; Merged with final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                          ; Merged with final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                 ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                             ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                             ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                        ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                              ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                              ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                     ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                              ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                              ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                               ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                              ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][83]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][83]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][83]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][83]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][83]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_break:the_final_project_soc_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk|dbrk_break                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_break:the_final_project_soc_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                                                                                                   ; Merged with final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; rsa_encrypt:rsa_decrypt0|state~4                                                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_decrypt0|state~5                                                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_decrypt0|modular:mod0|state~4                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_decrypt0|modular:mod0|state~5                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|state~4                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|state~5                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|state~6                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|multiplier_sm:mult0|state~4                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|multiplier_sm:mult0|state~5                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|modular:modular0|state~4                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|modular:modular0|state~5                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_encrypt0|state~4                                                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_encrypt0|state~5                                                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_encrypt0|modular:mod0|state~4                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_encrypt0|modular:mod0|state~5                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|state~4                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|state~5                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|state~6                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|multiplier_sm:mult0|state~4                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|multiplier_sm:mult0|state~5                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|modular:modular0|state~4                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|modular:modular0|state~5                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; generate_d:generate_d0|state~4                                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; generate_d:generate_d0|state~5                                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; generate_d:generate_d0|state~6                                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; generate_d:generate_d0|state~7                                                                                                                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; generate_d:generate_d0|modular_multiplication:mm0|state~4                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; generate_d:generate_d0|modular_multiplication:mm0|state~5                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; generate_d:generate_d0|modular_multiplication:mm0|state~6                                                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; generate_d:generate_d0|modular_multiplication:mm0|multiplier_sm:mult0|state~4                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; generate_d:generate_d0|modular_multiplication:mm0|multiplier_sm:mult0|state~5                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; generate_d:generate_d0|modular_multiplication:mm0|modular:modular0|state~4                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; generate_d:generate_d0|modular_multiplication:mm0|modular:modular0|state~5                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; n_gen:n_gen0|state~4                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; n_gen:n_gen0|state~5                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; n_gen:n_gen0|state~6                                                                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; n_gen:n_gen0|multiplier_sm:n_multiplier|state~4                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; n_gen:n_gen0|multiplier_sm:n_multiplier|state~5                                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; phi_gen:phi_gen0|state~4                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; phi_gen:phi_gen0|state~5                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; phi_gen:phi_gen0|state~6                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; phi_gen:phi_gen0|multiplier_sm:phi_multiplier|state~4                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; phi_gen:phi_gen0|multiplier_sm:phi_multiplier|state~5                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; prime_checker_sv:prime_checker_sv1|state~4                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; prime_checker_sv:prime_checker_sv1|state~5                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; prime_checker_sv:prime_checker_sv1|state~6                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; prime_checker_sv:prime_checker_sv0|state~4                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; prime_checker_sv:prime_checker_sv0|state~5                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; prime_checker_sv:prime_checker_sv0|state~6                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; io_module:io_module0|state~4                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; io_module:io_module0|state~5                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; io_module:io_module0|state~6                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; io_module:io_module0|state~7                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; io_module:io_module0|state~8                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; io_module:io_module0|state~9                                                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; io_module:io_module0|state~10                                                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; n_gen:n_gen0|multiplier_sm:n_multiplier|state.RESET                                                                                                                                                                                                                                                                                                                                                       ; Merged with generate_d:generate_d0|state.RESET                                                                                                                                                                                                                                                                                                                                                                        ;
; n_gen:n_gen0|state.RESET                                                                                                                                                                                                                                                                                                                                                                                  ; Merged with generate_d:generate_d0|state.RESET                                                                                                                                                                                                                                                                                                                                                                        ;
; phi_gen:phi_gen0|multiplier_sm:phi_multiplier|state.RESET                                                                                                                                                                                                                                                                                                                                                 ; Merged with generate_d:generate_d0|state.RESET                                                                                                                                                                                                                                                                                                                                                                        ;
; phi_gen:phi_gen0|state.RESET                                                                                                                                                                                                                                                                                                                                                                              ; Merged with generate_d:generate_d0|state.RESET                                                                                                                                                                                                                                                                                                                                                                        ;
; prime_checker_sv:prime_checker_sv0|state.RESET                                                                                                                                                                                                                                                                                                                                                            ; Merged with generate_d:generate_d0|state.RESET                                                                                                                                                                                                                                                                                                                                                                        ;
; prime_checker_sv:prime_checker_sv1|state.RESET                                                                                                                                                                                                                                                                                                                                                            ; Merged with generate_d:generate_d0|state.RESET                                                                                                                                                                                                                                                                                                                                                                        ;
; rsa_encrypt:rsa_decrypt0|modular:mod0|state.RESET                                                                                                                                                                                                                                                                                                                                                         ; Merged with generate_d:generate_d0|state.RESET                                                                                                                                                                                                                                                                                                                                                                        ;
; rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|state.RESET                                                                                                                                                                                                                                                                                                                                           ; Merged with generate_d:generate_d0|state.RESET                                                                                                                                                                                                                                                                                                                                                                        ;
; rsa_encrypt:rsa_decrypt0|state.RESET                                                                                                                                                                                                                                                                                                                                                                      ; Merged with generate_d:generate_d0|state.RESET                                                                                                                                                                                                                                                                                                                                                                        ;
; rsa_encrypt:rsa_encrypt0|modular:mod0|state.RESET                                                                                                                                                                                                                                                                                                                                                         ; Merged with generate_d:generate_d0|state.RESET                                                                                                                                                                                                                                                                                                                                                                        ;
; rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|state.RESET                                                                                                                                                                                                                                                                                                                                           ; Merged with generate_d:generate_d0|state.RESET                                                                                                                                                                                                                                                                                                                                                                        ;
; rsa_encrypt:rsa_encrypt0|state.RESET                                                                                                                                                                                                                                                                                                                                                                      ; Merged with generate_d:generate_d0|state.RESET                                                                                                                                                                                                                                                                                                                                                                        ;
; generate_d:generate_d0|modular_multiplication:mm0|multiplier_sm:mult0|state.RESET                                                                                                                                                                                                                                                                                                                         ; Merged with generate_d:generate_d0|modular_multiplication:mm0|modular:modular0|state.RESET                                                                                                                                                                                                                                                                                                                            ;
; generate_d:generate_d0|modular_multiplication:mm0|state.RESET                                                                                                                                                                                                                                                                                                                                             ; Merged with generate_d:generate_d0|modular_multiplication:mm0|modular:modular0|state.RESET                                                                                                                                                                                                                                                                                                                            ;
; rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|multiplier_sm:mult0|state.RESET                                                                                                                                                                                                                                                                                                                       ; Merged with rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|modular:modular0|state.RESET                                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.011 ; Merged with final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ;
; rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|multiplier_sm:mult0|state.RESET                                                                                                                                                                                                                                                                                                                       ; Merged with rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|modular:modular0|state.RESET                                                                                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 1219                                                                                                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[24],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60],                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                        ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_last_field[28],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag,                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                               ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                                 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                      ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                         ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                         ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                               ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][62],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                  ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18],                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                               ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port clock_enable ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[1],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                     ;
; io_module:io_module0|to_sw_sig[3]                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[3],                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                  ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                                        ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103],                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                                                                                   ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0]                                                                                                                                                                                                                                                          ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk|dbrk_break,                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_break:the_final_project_soc_nios2_qsys_0_nios2_oci_break|trigbrktype                                                                                                                                  ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                                                                                                                                                          ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                                                                                                                                                          ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                                                                                                                                                          ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                                                                                                                                                          ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                                                                                                                                                          ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                                                                                                                                                          ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                          ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                                                                                                                                                          ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                                                                                                                                                          ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                          ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[103]                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[103]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[101]                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[31]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[30]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[29]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[28]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[27]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[26]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[25]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[24]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[23]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[22]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[21]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[20]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[19]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[18]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[17]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[16]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[15]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[14]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[13]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[12]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[11]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[10]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[9]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[8]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[7]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[6]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[4]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[31]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[31]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[30]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[30]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[29]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[29]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[28]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[28]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[27]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[27]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[26]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[26]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[25]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[25]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[24]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[24]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[23]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[23]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[22]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[22]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[21]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[21]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[20]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[20]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[19]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[19]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[18]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[18]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[17]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[17]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[16]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[16]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[15]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[15]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[14]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[14]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[13]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[13]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[12]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[12]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[11]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[11]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[10]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[10]                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[9]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[9]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[8]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[8]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[7]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[7]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[6]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[6]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[4]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[4]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[3]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[3]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[2]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[2]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_ienable_reg[1]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_control_rd_data[1]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk|dbrk_goto1                                                                                                                                   ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_break:the_final_project_soc_nios2_qsys_0_nios2_oci_break|trigger_state                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[101]                                                                                                                                                                                                        ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[101]                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                            ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                            ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                            ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                            ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                               ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                              ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                                                                                                                                   ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                                                                                                                                     ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig|readdata[5]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                         ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                           ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                              ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                          ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][104]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][104]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                ; Stuck at VCC                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                            ; Stuck at VCC                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                            ; Stuck at VCC                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                            ; Stuck at VCC                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                           ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|DRsize.101 ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4298  ;
; Number of registers using Synchronous Clear  ; 83    ;
; Number of registers using Synchronous Load   ; 515   ;
; Number of registers using Asynchronous Clear ; 1950  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2518  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; final_project_soc:NiosII|final_project_soc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                               ; 2       ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                               ; 1       ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                               ; 2       ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                               ; 2       ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|i_addr[12]                                                                                                                                                                                                             ; 11      ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                        ; 474     ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                               ; 2       ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                               ; 2       ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                               ; 2       ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                               ; 2       ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                           ; 1       ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                     ; 27      ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                             ; 8       ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|F_pc[23]                                                                                                                                                                                                 ; 3       ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|i_read                                                                                                                                                                                                   ; 9       ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                         ; 1       ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                    ; 2       ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                    ; 2       ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                     ; 2       ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                     ; 2       ;
; final_project_soc:NiosII|final_project_soc_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                     ; 2       ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                 ; 11      ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                        ; 1       ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                        ; 4       ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                           ; 2       ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                       ; 2       ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                       ; 2       ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                       ; 2       ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                           ; 2       ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                           ; 9       ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                       ; 2       ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                         ; 1       ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                      ; 3       ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                        ; 1       ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                           ; 1       ;
; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg|oci_ienable[5] ; 2       ;
; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                     ; 3       ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                        ; 1       ;
; final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                     ; 2       ;
; final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                          ; 2       ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                            ; 1       ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                             ; 1       ;
; final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                      ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                      ; 3       ;
; Total number of inverted registers = 46                                                                                                                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[1]                                                                                                                                                                                                                                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[2]                                                                                                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|E_src2[11]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|E_src1[1]                                                                                                                                                                                                                                                                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|E_src1[21]                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[19]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|D_iw[18]                                                                                                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[4]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|av_ld_byte1_data[4]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|readdata[3]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|d_byteenable[0]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |final_project|generate_d:generate_d0|d[0]                                                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                      ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|E_src2[16]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|MonDReg[7]                                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|MonDReg[9]                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|d_writedata[27]                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|rsa_encrypt:rsa_decrypt0|modular:mod0|numerator_hold[23]                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|modular:modular0|numerator_hold[9]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|rsa_encrypt:rsa_encrypt0|modular:mod0|numerator_hold[27]                                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|modular:modular0|numerator_hold[31]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |final_project|generate_d:generate_d0|modular_multiplication:mm0|modular:modular0|numerator_hold[23]                                                                                                                                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|sr[4]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|sr[24] ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|MonAReg[10]                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_break:the_final_project_soc_nios2_qsys_0_nios2_oci_break|break_readreg[9]                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|d_byteenable[2]                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                     ;
; 7:1                ; 31 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; Yes        ; |final_project|io_module:io_module0|to_sw_port[4]                                                                                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                      ;
; 12:1               ; 42 bits   ; 336 LEs       ; 0 LEs                ; 336 LEs                ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|active_data[4]                                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|m_data[14]                                                                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|prime_checker_sv:prime_checker_sv1|next_state.COMPUTE                                                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|prime_checker_sv:prime_checker_sv0|next_state.RESET                                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|E_logic_result[16]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|W_rf_wr_data[29]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |final_project|final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[4]                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_decrypt0|modular:mod0|Selector3                                                                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|modular:modular0|Selector4                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_encrypt0|modular:mod0|Selector3                                                                                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|modular:modular0|Selector4                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |final_project|generate_d:generate_d0|modular_multiplication:mm0|modular:modular0|Selector3                                                                                                                                                                                                                                                                                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_decrypt0|Selector2                                                                                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_encrypt0|Selector3                                                                                                                                                                                                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |final_project|generate_d:generate_d0|Selector2                                                                                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_decrypt0|Selector4                                                                                                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_encrypt0|Selector4                                                                                                                                                                                                                                                                                                                                                                    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |final_project|generate_d:generate_d0|Selector3                                                                                                                                                                                                                                                                                                                                                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|multiplier_sm:mult0|Selector4                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|multiplier_sm:mult0|Selector3                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |final_project|generate_d:generate_d0|modular_multiplication:mm0|multiplier_sm:mult0|Selector3                                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |final_project|n_gen:n_gen0|multiplier_sm:n_multiplier|Selector0                                                                                                                                                                                                                                                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |final_project|phi_gen:phi_gen0|multiplier_sm:phi_multiplier|Selector3                                                                                                                                                                                                                                                                                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|multiplier_sm:mult0|Selector2                                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|multiplier_sm:mult0|Selector2                                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |final_project|generate_d:generate_d0|modular_multiplication:mm0|Selector0                                                                                                                                                                                                                                                                                                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |final_project|generate_d:generate_d0|modular_multiplication:mm0|multiplier_sm:mult0|Selector2                                                                                                                                                                                                                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |final_project|n_gen:n_gen0|multiplier_sm:n_multiplier|Selector1                                                                                                                                                                                                                                                                                                                                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |final_project|phi_gen:phi_gen0|multiplier_sm:phi_multiplier|Selector2                                                                                                                                                                                                                                                                                                                                               ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |final_project|final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                                       ;
; 10:1               ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|Selector5                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_decrypt0|modular_exponentiation:me0|Selector7                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|Selector0                                                                                                                                                                                                                                                                                                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |final_project|rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0|Selector7                                                                                                                                                                                                                                                                                                                                         ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |final_project|final_project_soc:NiosII|final_project_soc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                                                     ;
; 39:1               ; 19 bits   ; 494 LEs       ; 266 LEs              ; 228 LEs                ; No         ; |final_project|io_module:io_module0|Selector40                                                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                                                        ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                          ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |final_project|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_61i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_71i1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p7a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_sdram:sdram ;
+-----------------------------+-------+------+----------------------------------+
; Assignment                  ; Value ; From ; To                               ;
+-----------------------------+-------+------+----------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                  ;
+-----------------------------+-------+------+----------------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll ;
+----------------+-------+------+-------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                    ;
+----------------+-------+------+-------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                            ;
+----------------+-------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                           ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                               ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                            ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_006 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_007 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_008 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_009 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_010 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                               ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------------------+
; Assignment        ; Value ; From ; To                                                  ;
+-------------------+-------+------+-----------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]              ;
+-------------------+-------+------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                                  ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                                                               ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a ;
+----------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                       ; Type                                                                                                                                                    ;
+----------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; final_project_soc_nios2_qsys_0_rf_ram_a.mif ; String                                                                                                                                                  ;
+----------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                       ; Type                                                                                                                                                          ;
+------------------------------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                   ; Untyped                                                                                                                                                       ;
; WIDTH_A                            ; 32                                          ; Signed Integer                                                                                                                                                ;
; WIDTHAD_A                          ; 5                                           ; Signed Integer                                                                                                                                                ;
; NUMWORDS_A                         ; 32                                          ; Signed Integer                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                                                                                                                                                       ;
; WIDTH_B                            ; 32                                          ; Signed Integer                                                                                                                                                ;
; WIDTHAD_B                          ; 5                                           ; Signed Integer                                                                                                                                                ;
; NUMWORDS_B                         ; 32                                          ; Signed Integer                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0                                      ; Untyped                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                      ; Untyped                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                                           ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                                                                                       ;
; INIT_FILE                          ; final_project_soc_nios2_qsys_0_rf_ram_a.mif ; Untyped                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                           ; Signed Integer                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_61i1                             ; Untyped                                                                                                                                                       ;
+------------------------------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b ;
+----------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                       ; Type                                                                                                                                                    ;
+----------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; final_project_soc_nios2_qsys_0_rf_ram_b.mif ; String                                                                                                                                                  ;
+----------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                       ; Type                                                                                                                                                          ;
+------------------------------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT                                   ; Untyped                                                                                                                                                       ;
; WIDTH_A                            ; 32                                          ; Signed Integer                                                                                                                                                ;
; WIDTHAD_A                          ; 5                                           ; Signed Integer                                                                                                                                                ;
; NUMWORDS_A                         ; 32                                          ; Signed Integer                                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                                                                                                                                                       ;
; WIDTH_B                            ; 32                                          ; Signed Integer                                                                                                                                                ;
; WIDTHAD_B                          ; 5                                           ; Signed Integer                                                                                                                                                ;
; NUMWORDS_B                         ; 32                                          ; Signed Integer                                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK0                                      ; Untyped                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0                                      ; Untyped                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Untyped                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                                           ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                                                                                                                                       ;
; INIT_FILE                          ; final_project_soc_nios2_qsys_0_rf_ram_b.mif ; Untyped                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                                           ; Signed Integer                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_71i1                             ; Untyped                                                                                                                                                       ;
+------------------------------------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram ;
+----------------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                      ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; final_project_soc_nios2_qsys_0_ociram_default_contents.mif ; String                                                                                                                                                                                                                                                                                                                 ;
+----------------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                                      ; Type                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                          ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                         ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                        ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                         ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                        ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                                                          ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT                                                ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                                                         ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_A                          ; 8                                                          ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_A                         ; 256                                                        ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED                                               ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                                                       ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                                                       ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                                       ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                                                       ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                                                       ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_B                            ; 1                                                          ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; WIDTHAD_B                          ; 1                                                          ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; NUMWORDS_B                         ; 1                                                          ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1                                                     ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                     ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                                     ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                                     ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                               ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                                     ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                                                       ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                                                       ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                                                       ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                                       ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                                                       ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                                                          ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                                                          ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                                       ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                                                          ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                       ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; INIT_FILE                          ; final_project_soc_nios2_qsys_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                     ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                                                          ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                     ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                     ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                     ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                     ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                            ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                            ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                                                      ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                      ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                          ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                                               ; Untyped                                                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_p7a1                                            ; Untyped                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                                 ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                                 ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                                 ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------------------+-----------------------------------------------------------------+
; Parameter Name ; Value                                  ; Type                                                            ;
+----------------+----------------------------------------+-----------------------------------------------------------------+
; INIT_FILE      ; final_project_soc_onchip_memory2_0.hex ; String                                                          ;
+----------------+----------------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                  ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT                            ; Untyped                                                               ;
; WIDTH_A                            ; 32                                     ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 2                                      ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 4                                      ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                               ;
; WIDTH_B                            ; 1                                      ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 4                                      ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                                      ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                               ;
; INIT_FILE                          ; final_project_soc_onchip_memory2_0.hex ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 4                                      ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_fod1                        ; Untyped                                                               ;
+------------------------------------+----------------------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                            ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                   ;
; UAV_ADDRESS_W               ; 26    ; Signed Integer                                                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                   ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                          ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                              ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 23    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W                  ; 26    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                                                    ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                    ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 82    ; Signed Integer                                                                                                                                           ;
; PKT_QOS_L                 ; 82    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                                           ;
; PKT_CACHE_H               ; 98    ; Signed Integer                                                                                                                                           ;
; PKT_CACHE_L               ; 95    ; Signed Integer                                                                                                                                           ;
; PKT_THREAD_ID_H           ; 91    ; Signed Integer                                                                                                                                           ;
; PKT_THREAD_ID_L           ; 91    ; Signed Integer                                                                                                                                           ;
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_W                ; 26    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                     ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                     ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                         ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                         ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                              ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                              ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                              ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                         ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 48    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 45    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 65    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_port_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_port_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_port_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 81    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 63    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 64    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 65    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 83    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 26    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_003|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_004|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_005|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_006|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_007:router_007|final_project_soc_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_008|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_009|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_010|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_011|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_012|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                             ;
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1 ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 63    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 53    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 46    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_TRANS_READ            ; 47    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                                                                                                                  ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                                                                                                                  ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                                                                                                                  ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                                                                                                                  ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; ADAPTER_VERSION           ; 13_1  ; String                                                                                                                                                                                                                          ;
; OUT_BYTE_CNT_H            ; 51    ; Signed Integer                                                                                                                                                                                                                  ;
; OUT_BURSTWRAP_H           ; 55    ; Signed Integer                                                                                                                                                                                                                  ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 52    ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; PKT_BYTE_CNT_L ; 50    ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ST_DATA_W      ; 86    ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ST_CHANNEL_W   ; 11    ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                          ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                              ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 11     ; Signed Integer                                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 22    ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                             ;
; IN_PKT_ADDR_H                 ; 43    ; Signed Integer                                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                             ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 44    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 50    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 52    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 53    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 55    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 56    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 58    ; Signed Integer                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 81    ; Signed Integer                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 82    ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 49    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 59    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 60    ; Signed Integer                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 83    ; Signed Integer                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 85    ; Signed Integer                                                                                                                             ;
; IN_ST_DATA_W                  ; 86    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ADDR_H                ; 61    ; Signed Integer                                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 62    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 68    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 70    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 74    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 76    ; Signed Integer                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 67    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 77    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 78    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                                             ;
; OUT_ST_DATA_W                 ; 104   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W                  ; 11    ; Signed Integer                                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 26    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                             ;
; IN_PKT_ADDR_H                 ; 61    ; Signed Integer                                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 62    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 68    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 70    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 71    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 73    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 74    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 76    ; Signed Integer                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 99    ; Signed Integer                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 100   ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 67    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 77    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 78    ; Signed Integer                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 101   ; Signed Integer                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 103   ; Signed Integer                                                                                                                             ;
; IN_ST_DATA_W                  ; 104   ; Signed Integer                                                                                                                             ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ADDR_H                ; 43    ; Signed Integer                                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 44    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 50    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 56    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 58    ; Signed Integer                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 49    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 59    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 60    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                             ;
; OUT_ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W                  ; 11    ; Signed Integer                                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                  ;
+---------------------------+----------+-----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                        ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                      ;
+---------------------------+----------+---------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                            ;
+---------------------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv1|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 2              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv1|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 3              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv1|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 3              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv1|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv1|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv1|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 5              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv1|lpm_divide:Mod6 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 5              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv0|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 2              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_1bm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv0|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 3              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv0|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 3              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_2bm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv0|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv0|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 4              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_3bm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv0|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 5              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: prime_checker_sv:prime_checker_sv0|lpm_divide:Mod6 ;
+------------------------+----------------+-----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                      ;
+------------------------+----------------+-----------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                   ;
; LPM_WIDTHD             ; 5              ; Untyped                                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                   ;
; CBXI_PARAMETER         ; lpm_divide_4bm ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                            ;
+------------------------+----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                   ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                             ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                 ;
; Entity Instance            ; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                                ;
; Entity Instance            ; final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                      ;
;     -- lpm_width           ; 8                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                                 ;
; Entity Instance                           ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                           ; final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "io_module:io_module0"                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; n_hold     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ciphertext ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                          ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                    ;
+----------------+--------+----------+------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                               ;
+----------------+--------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                 ;
+----------------+-------+----------+---------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                            ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                            ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                            ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                            ;
+----------------+-------+----------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                     ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                 ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                            ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                 ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                            ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                        ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[21..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                               ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                               ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                        ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_007:router_007|final_project_soc_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_006|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                           ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_sig_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_sig_s1_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                   ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_sw_port_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_sw_port_s1_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                    ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                               ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_sig_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_sig_s1_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                   ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hw_port_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hw_port_s1_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                    ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                               ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                               ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                          ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_s1_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                             ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                        ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                          ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_pll_pll_slave_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                          ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                             ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_sig_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_sw_port_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                             ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_sig_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                            ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hw_port_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                             ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                        ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                      ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                   ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                   ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                              ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                                               ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                         ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                          ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                         ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_lqa2:sd1" ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                    ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+-----------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll" ;
+-----------+--------+----------+------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                    ;
+-----------+--------+----------+------------------------------------------------------------+
; areset    ; Input  ; Info     ; Explicitly unconnected                                     ;
; locked    ; Output ; Info     ; Explicitly unconnected                                     ;
; phasedone ; Output ; Info     ; Explicitly unconnected                                     ;
+-----------+--------+----------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                        ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                           ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo|final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                   ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_nios2_oci_dtrace|final_project_soc_nios2_qsys_0_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_nios2_oci_itrace" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                              ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                       ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; oci_ienable[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_test_bench:the_final_project_soc_nios2_qsys_0_test_bench" ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                             ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                        ;
+-----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0" ;
+--------------------------------+--------+----------+---------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                     ;
+--------------------------------+--------+----------+---------------------------------------------+
; jtag_debug_module_resetrequest ; Output ; Info     ; Explicitly unconnected                      ;
; no_ci_readra                   ; Output ; Info     ; Explicitly unconnected                      ;
+--------------------------------+--------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0"                                               ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "final_project_soc:NiosII"                                                                                                                                                           ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_wire_ba   ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.    ;
; sdram_wire_dq   ; Bidir  ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND. ;
; sdram_wire_dqm  ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (4 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.    ;
; led_wire_export ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                 ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 196                         ;
; cycloneiii_ff         ; 4215                        ;
;     CLR               ; 816                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 96                          ;
;     ENA               ; 1492                        ;
;     ENA CLR           ; 919                         ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA CLR SLD       ; 17                          ;
;     ENA SLD           ; 11                          ;
;     SLD               ; 331                         ;
;     plain             ; 462                         ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 11029                       ;
;     arith             ; 3195                        ;
;         2 data inputs ; 1010                        ;
;         3 data inputs ; 2185                        ;
;     normal            ; 7834                        ;
;         0 data inputs ; 412                         ;
;         1 data inputs ; 62                          ;
;         2 data inputs ; 3520                        ;
;         3 data inputs ; 723                         ;
;         4 data inputs ; 3117                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 74.00                       ;
; Average LUT depth     ; 27.99                       ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 140                                      ;
; cycloneiii_ff         ; 83                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 4                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 146                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 138                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 33                                       ;
;         4 data inputs ; 70                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.95                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:59     ;
; sld_hub:auto_hub ; 00:00:02     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Tue May 05 10:27:45 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_sm.sv
    Info (12023): Found entity 1: multiplier_sm
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/final_project_soc.v
    Info (12023): Found entity 1: final_project_soc
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_irq_mapper.sv
    Info (12023): Found entity 1: final_project_soc_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux_004
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux_004
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_cmd_demux
Info (12021): Found 7 design units, including 7 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only_13_1
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full_13_1
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter
Info (12021): Found 6 design units, including 6 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new
    Info (12023): Found entity 2: altera_merlin_burst_adapter_full_new
    Info (12023): Found entity 3: altera_merlin_burst_adapter_uncompressed_only_new
    Info (12023): Found entity 4: top_wrap_and_default_conveters
    Info (12023): Found entity 5: top_wrap_incr_and_default_conveters
    Info (12023): Found entity 6: top_incr_and_default_conveters
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_007_default_decode
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router_007
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_006_default_decode
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router_006
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: final_project_soc_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: final_project_soc_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_to_sw_sig.v
    Info (12023): Found entity 1: final_project_soc_to_sw_sig
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_to_sw_port.v
    Info (12023): Found entity 1: final_project_soc_to_sw_port
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_to_hw_sig.v
    Info (12023): Found entity 1: final_project_soc_to_hw_sig
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_to_hw_port.v
    Info (12023): Found entity 1: final_project_soc_to_hw_port
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: final_project_soc_sysid_qsys_0
Info (12021): Found 4 design units, including 4 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram_pll.v
    Info (12023): Found entity 1: final_project_soc_sdram_pll_dffpipe_l2c
    Info (12023): Found entity 2: final_project_soc_sdram_pll_stdsync_sv6
    Info (12023): Found entity 3: final_project_soc_sdram_pll_altpll_lqa2
    Info (12023): Found entity 4: final_project_soc_sdram_pll
Info (12021): Found 2 design units, including 2 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_sdram.v
    Info (12023): Found entity 1: final_project_soc_sdram_input_efifo_module
    Info (12023): Found entity 2: final_project_soc_sdram
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: final_project_soc_onchip_memory2_0
Info (12021): Found 21 design units, including 21 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_register_bank_a_module
    Info (12023): Found entity 2: final_project_soc_nios2_qsys_0_register_bank_b_module
    Info (12023): Found entity 3: final_project_soc_nios2_qsys_0_nios2_oci_debug
    Info (12023): Found entity 4: final_project_soc_nios2_qsys_0_ociram_sp_ram_module
    Info (12023): Found entity 5: final_project_soc_nios2_qsys_0_nios2_ocimem
    Info (12023): Found entity 6: final_project_soc_nios2_qsys_0_nios2_avalon_reg
    Info (12023): Found entity 7: final_project_soc_nios2_qsys_0_nios2_oci_break
    Info (12023): Found entity 8: final_project_soc_nios2_qsys_0_nios2_oci_xbrk
    Info (12023): Found entity 9: final_project_soc_nios2_qsys_0_nios2_oci_dbrk
    Info (12023): Found entity 10: final_project_soc_nios2_qsys_0_nios2_oci_itrace
    Info (12023): Found entity 11: final_project_soc_nios2_qsys_0_nios2_oci_td_mode
    Info (12023): Found entity 12: final_project_soc_nios2_qsys_0_nios2_oci_dtrace
    Info (12023): Found entity 13: final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 14: final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 15: final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 16: final_project_soc_nios2_qsys_0_nios2_oci_fifo
    Info (12023): Found entity 17: final_project_soc_nios2_qsys_0_nios2_oci_pib
    Info (12023): Found entity 18: final_project_soc_nios2_qsys_0_nios2_oci_im
    Info (12023): Found entity 19: final_project_soc_nios2_qsys_0_nios2_performance_monitors
    Info (12023): Found entity 20: final_project_soc_nios2_qsys_0_nios2_oci
    Info (12023): Found entity 21: final_project_soc_nios2_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: final_project_soc_nios2_qsys_0_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_led.v
    Info (12023): Found entity 1: final_project_soc_led
Info (12021): Found 5 design units, including 5 entities, in source file final_project_soc/synthesis/submodules/final_project_soc_jtag_uart_0.v
    Info (12023): Found entity 1: final_project_soc_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: final_project_soc_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: final_project_soc_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: final_project_soc_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: final_project_soc_jtag_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver
Info (12021): Found 1 design units, including 1 entities, in source file final_project.sv
    Info (12023): Found entity 1: final_project
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.sv
    Info (12023): Found entity 1: multiplier
Info (12021): Found 1 design units, including 1 entities, in source file decrement.sv
    Info (12023): Found entity 1: decrement
Info (12021): Found 1 design units, including 1 entities, in source file io_module.sv
    Info (12023): Found entity 1: io_module
Info (12021): Found 1 design units, including 1 entities, in source file prime_checker_sv.sv
    Info (12023): Found entity 1: prime_checker_sv
Info (12021): Found 1 design units, including 1 entities, in source file modular_exponentiation.sv
    Info (12023): Found entity 1: modular_exponentiation
Info (12021): Found 1 design units, including 1 entities, in source file rsa_encrypt.sv
    Info (12023): Found entity 1: rsa_encrypt
Info (12021): Found 1 design units, including 1 entities, in source file modular.sv
    Info (12023): Found entity 1: modular
Info (12021): Found 1 design units, including 1 entities, in source file rsa_decrypt.sv
    Info (12023): Found entity 1: rsa_decrypt
Info (12021): Found 1 design units, including 1 entities, in source file generate_d.sv
    Info (12023): Found entity 1: generate_d
Info (12021): Found 1 design units, including 1 entities, in source file testbench_rsa.sv
    Info (12023): Found entity 1: testbench_rsa
Info (12021): Found 1 design units, including 1 entities, in source file testbench_gend.sv
    Info (12023): Found entity 1: testbench_gend
Info (12021): Found 1 design units, including 1 entities, in source file testbench_decrypt.sv
    Info (12023): Found entity 1: testbench_decrypt
Info (12021): Found 1 design units, including 1 entities, in source file phi_gen.sv
    Info (12023): Found entity 1: phi_gen
Info (12021): Found 1 design units, including 1 entities, in source file n_gen.sv
    Info (12023): Found entity 1: n_gen
Info (12021): Found 1 design units, including 1 entities, in source file modular_exponentiation_nosm.sv
    Info (12023): Found entity 1: modular_exponentiation_nosm
Info (12021): Found 1 design units, including 1 entities, in source file modular_nosm.sv
    Info (12023): Found entity 1: modular_nosm
Info (12021): Found 1 design units, including 1 entities, in source file rsa_encrypt_nosm.sv
    Info (12023): Found entity 1: rsa_encrypt_nosm
Info (12021): Found 1 design units, including 1 entities, in source file testbench_modulo.sv
    Info (12023): Found entity 1: testbench_modulo
Info (12021): Found 1 design units, including 1 entities, in source file testbench_modexp.sv
    Info (12023): Found entity 1: testbench_modexp
Info (12021): Found 1 design units, including 1 entities, in source file modular_multiplication.sv
    Info (12023): Found entity 1: modular_multiplication
Info (12021): Found 1 design units, including 1 entities, in source file testbench_modmult.sv
    Info (12023): Found entity 1: testbench_modmult
Warning (10236): Verilog HDL Implicit Net warning at final_project.sv(110): created implicit net for "decrypt_ready"
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_nios2_qsys_0.v(1605): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_nios2_qsys_0.v(1607): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_nios2_qsys_0.v(1763): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_nios2_qsys_0.v(2587): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at final_project_soc_sdram.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "final_project" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at final_project.sv(66): truncated value with size 8 to match size of target (6)
Warning (10034): Output port "LEDG[7..6]" at final_project.sv(15) has no driver
Info (12128): Elaborating entity "final_project_soc" for hierarchy "final_project_soc:NiosII"
Info (12128): Elaborating entity "final_project_soc_jtag_uart_0" for hierarchy "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0"
Info (12128): Elaborating entity "final_project_soc_jtag_uart_0_scfifo_w" for hierarchy "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_w:the_final_project_soc_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "final_project_soc_jtag_uart_0_scfifo_r" for hierarchy "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|final_project_soc_jtag_uart_0_scfifo_r:the_final_project_soc_jtag_uart_0_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "final_project_soc:NiosII|final_project_soc_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:final_project_soc_jtag_uart_0_alt_jtag_atlantic"
Info (12128): Elaborating entity "final_project_soc_led" for hierarchy "final_project_soc:NiosII|final_project_soc_led:led"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_test_bench" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_test_bench:the_final_project_soc_nios2_qsys_0_test_bench"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_register_bank_a_module" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "final_project_soc_nios2_qsys_0_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_61i1.tdf
    Info (12023): Found entity 1: altsyncram_61i1
Info (12128): Elaborating entity "altsyncram_61i1" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_a_module:final_project_soc_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_61i1:auto_generated"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_register_bank_b_module" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "final_project_soc_nios2_qsys_0_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_71i1.tdf
    Info (12023): Found entity 1: altsyncram_71i1
Info (12128): Elaborating entity "altsyncram_71i1" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_register_bank_b_module:final_project_soc_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_71i1:auto_generated"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_oci" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_oci_debug" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_debug:the_final_project_soc_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_ocimem" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_ociram_sp_ram_module" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "final_project_soc_nios2_qsys_0_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p7a1.tdf
    Info (12023): Found entity 1: altsyncram_p7a1
Info (12128): Elaborating entity "altsyncram_p7a1" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_ocimem:the_final_project_soc_nios2_qsys_0_nios2_ocimem|final_project_soc_nios2_qsys_0_ociram_sp_ram_module:final_project_soc_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_p7a1:auto_generated"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_avalon_reg" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_avalon_reg:the_final_project_soc_nios2_qsys_0_nios2_avalon_reg"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_oci_break" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_break:the_final_project_soc_nios2_qsys_0_nios2_oci_break"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_oci_xbrk" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_xbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_xbrk"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_oci_dbrk" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_dbrk:the_final_project_soc_nios2_qsys_0_nios2_oci_dbrk"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_oci_itrace" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_itrace:the_final_project_soc_nios2_qsys_0_nios2_oci_itrace"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_oci_dtrace" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_nios2_oci_dtrace"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_oci_td_mode" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_dtrace:the_final_project_soc_nios2_qsys_0_nios2_oci_dtrace|final_project_soc_nios2_qsys_0_nios2_oci_td_mode:final_project_soc_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_oci_fifo" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo|final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_final_project_soc_nios2_qsys_0_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo|final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo|final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_oci_test_bench" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_fifo:the_final_project_soc_nios2_qsys_0_nios2_oci_fifo|final_project_soc_nios2_qsys_0_oci_test_bench:the_final_project_soc_nios2_qsys_0_oci_test_bench"
Warning (12158): Entity "final_project_soc_nios2_qsys_0_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_oci_pib" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_pib:the_final_project_soc_nios2_qsys_0_nios2_oci_pib"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_nios2_oci_im" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_nios2_oci_im:the_final_project_soc_nios2_qsys_0_nios2_oci_im"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_jtag_debug_module_tck" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_tck:the_final_project_soc_nios2_qsys_0_jtag_debug_module_tck"
Info (12128): Elaborating entity "final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_final_project_soc_nios2_qsys_0_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "final_project_soc:NiosII|final_project_soc_nios2_qsys_0:nios2_qsys_0|final_project_soc_nios2_qsys_0_nios2_oci:the_final_project_soc_nios2_qsys_0_nios2_oci|final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_final_project_soc_nios2_qsys_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:final_project_soc_nios2_qsys_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "final_project_soc_onchip_memory2_0" for hierarchy "final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "final_project_soc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fod1.tdf
    Info (12023): Found entity 1: altsyncram_fod1
Info (12128): Elaborating entity "altsyncram_fod1" for hierarchy "final_project_soc:NiosII|final_project_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_fod1:auto_generated"
Info (12128): Elaborating entity "final_project_soc_sdram" for hierarchy "final_project_soc:NiosII|final_project_soc_sdram:sdram"
Info (12128): Elaborating entity "final_project_soc_sdram_input_efifo_module" for hierarchy "final_project_soc:NiosII|final_project_soc_sdram:sdram|final_project_soc_sdram_input_efifo_module:the_final_project_soc_sdram_input_efifo_module"
Info (12128): Elaborating entity "final_project_soc_sdram_pll" for hierarchy "final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll"
Info (12128): Elaborating entity "final_project_soc_sdram_pll_stdsync_sv6" for hierarchy "final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "final_project_soc_sdram_pll_dffpipe_l2c" for hierarchy "final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_stdsync_sv6:stdsync2|final_project_soc_sdram_pll_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "final_project_soc_sdram_pll_altpll_lqa2" for hierarchy "final_project_soc:NiosII|final_project_soc_sdram_pll:sdram_pll|final_project_soc_sdram_pll_altpll_lqa2:sd1"
Info (12128): Elaborating entity "final_project_soc_sysid_qsys_0" for hierarchy "final_project_soc:NiosII|final_project_soc_sysid_qsys_0:sysid_qsys_0"
Info (12128): Elaborating entity "final_project_soc_to_hw_port" for hierarchy "final_project_soc:NiosII|final_project_soc_to_hw_port:to_hw_port"
Info (12128): Elaborating entity "final_project_soc_to_hw_sig" for hierarchy "final_project_soc:NiosII|final_project_soc_to_hw_sig:to_hw_sig"
Info (12128): Elaborating entity "final_project_soc_to_sw_port" for hierarchy "final_project_soc:NiosII|final_project_soc_to_sw_port:to_sw_port"
Info (12128): Elaborating entity "final_project_soc_to_sw_sig" for hierarchy "final_project_soc:NiosII|final_project_soc_to_sw_sig:to_sw_sig"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_default_decode" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router:router|final_project_soc_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_001" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_001_default_decode" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_001:router_001|final_project_soc_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_002" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_002_default_decode" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_002:router_002|final_project_soc_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_006" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_006"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_006_default_decode" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_006:router_006|final_project_soc_mm_interconnect_0_router_006_default_decode:the_default_decode"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_007" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_007:router_007"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_router_007_default_decode" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_router_007:router_007|final_project_soc_mm_interconnect_0_router_007_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only_13_1" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_uncompressed_only_13_1:altera_merlin_burst_adapter_uncompressed_only.the_ba_13_1"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_demux" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_demux_001" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_mux" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_cmd_mux_004" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_cmd_mux_004:cmd_mux_004"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_demux" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_demux_004" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_demux_004:rsp_demux_004"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_mux" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "final_project_soc_mm_interconnect_0_rsp_mux_001" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|final_project_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "final_project_soc_irq_mapper" for hierarchy "final_project_soc:NiosII|final_project_soc_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project_soc:NiosII|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "final_project_soc:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "final_project_soc:NiosII|altera_reset_controller:rst_controller_001"
Info (12128): Elaborating entity "io_module" for hierarchy "io_module:io_module0"
Info (10264): Verilog HDL Case Statement information at io_module.sv(102): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at io_module.sv(86): inferring latch(es) for variable "ciphertext", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ciphertext[0]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[1]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[2]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[3]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[4]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[5]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[6]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[7]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[8]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[9]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[10]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[11]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[12]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[13]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[14]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[15]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[16]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[17]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[18]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[19]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[20]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[21]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[22]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[23]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[24]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[25]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[26]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[27]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[28]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[29]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[30]" at io_module.sv(86)
Info (10041): Inferred latch for "ciphertext[31]" at io_module.sv(86)
Info (12128): Elaborating entity "prime_checker_sv" for hierarchy "prime_checker_sv:prime_checker_sv0"
Info (12128): Elaborating entity "phi_gen" for hierarchy "phi_gen:phi_gen0"
Info (12128): Elaborating entity "multiplier_sm" for hierarchy "phi_gen:phi_gen0|multiplier_sm:phi_multiplier"
Info (12128): Elaborating entity "n_gen" for hierarchy "n_gen:n_gen0"
Info (12128): Elaborating entity "generate_d" for hierarchy "generate_d:generate_d0"
Info (12128): Elaborating entity "modular_multiplication" for hierarchy "generate_d:generate_d0|modular_multiplication:mm0"
Info (12128): Elaborating entity "modular" for hierarchy "generate_d:generate_d0|modular_multiplication:mm0|modular:modular0"
Info (12128): Elaborating entity "rsa_encrypt" for hierarchy "rsa_encrypt:rsa_encrypt0"
Info (12128): Elaborating entity "modular_exponentiation" for hierarchy "rsa_encrypt:rsa_encrypt0|modular_exponentiation:me0"
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:Hex0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde12e9b63/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "final_project_soc:NiosII|final_project_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (278001): Inferred 14 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "prime_checker_sv:prime_checker_sv1|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "prime_checker_sv:prime_checker_sv1|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "prime_checker_sv:prime_checker_sv1|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "prime_checker_sv:prime_checker_sv1|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "prime_checker_sv:prime_checker_sv1|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "prime_checker_sv:prime_checker_sv1|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "prime_checker_sv:prime_checker_sv1|Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "prime_checker_sv:prime_checker_sv0|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "prime_checker_sv:prime_checker_sv0|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "prime_checker_sv:prime_checker_sv0|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "prime_checker_sv:prime_checker_sv0|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "prime_checker_sv:prime_checker_sv0|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "prime_checker_sv:prime_checker_sv0|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "prime_checker_sv:prime_checker_sv0|Mod6"
Info (12130): Elaborated megafunction instantiation "prime_checker_sv:prime_checker_sv1|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "prime_checker_sv:prime_checker_sv1|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf
    Info (12023): Found entity 1: lpm_divide_1bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "prime_checker_sv:prime_checker_sv1|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "prime_checker_sv:prime_checker_sv1|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf
    Info (12023): Found entity 1: lpm_divide_2bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f
Info (12130): Elaborated megafunction instantiation "prime_checker_sv:prime_checker_sv1|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "prime_checker_sv:prime_checker_sv1|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "prime_checker_sv:prime_checker_sv1|lpm_divide:Mod3"
Info (12133): Instantiated megafunction "prime_checker_sv:prime_checker_sv1|lpm_divide:Mod3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3bm.tdf
    Info (12023): Found entity 1: lpm_divide_3bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f
Info (12130): Elaborated megafunction instantiation "prime_checker_sv:prime_checker_sv1|lpm_divide:Mod4"
Info (12133): Instantiated megafunction "prime_checker_sv:prime_checker_sv1|lpm_divide:Mod4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "prime_checker_sv:prime_checker_sv1|lpm_divide:Mod5"
Info (12133): Instantiated megafunction "prime_checker_sv:prime_checker_sv1|lpm_divide:Mod5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf
    Info (12023): Found entity 1: lpm_divide_4bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f
Info (12130): Elaborated megafunction instantiation "prime_checker_sv:prime_checker_sv1|lpm_divide:Mod6"
Info (12133): Instantiated megafunction "prime_checker_sv:prime_checker_sv1|lpm_divide:Mod6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 392 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/output_files/final_project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 12630 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 108 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 12338 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 807 megabytes
    Info: Processing ended: Tue May 05 10:31:08 2015
    Info: Elapsed time: 00:03:23
    Info: Total CPU time (on all processors): 00:02:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Edward Chou/Dropbox/ECE385_finalproject/final_project_finished/final_project_finished/output_files/final_project.map.smsg.


