+---------------------------------------------------------------------+
|  Log file: pa.results.log                                           |
|  Compiler version: 9.11.1                                           |
|  Created on: Fri Dec 26 20:28:44 2025                               |
|  Run ID: d3ec2832c0a1470c                                           |
+---------------------------------------------------------------------+

Allocation state: Final Allocation
------------------------------------------------------------------------------
|       PHV Group        | Containers Used |   Bits Used   | Bits Available |
| (container bit widths) |     (% used)    |    (% used)   |                |
------------------------------------------------------------------------------
|         0 (32)         |   16 (100.00%)  | 512 (100.00%) |      512       |
|         1 (32)         |    0 (0.00%)    |   0 (0.00%)   |      512       |
|         2 (32)         |    6 (37.50%)   |  190 (37.11%) |      512       |
|         3 (32)         |    0 (0.00%)    |   0 (0.00%)   |      512       |
|    Total for 32 bit    |   22 (34.38%)   |  702 (34.28%) |      2048      |
|                        |                 |               |                |
|         4 (8)          |    4 (25.00%)   |  24 (18.75%)  |      128       |
|         5 (8)          |    2 (12.50%)   |   7 (5.47%)   |      128       |
|         6 (8)          |    0 (0.00%)    |   0 (0.00%)   |      128       |
|         7 (8)          |    0 (0.00%)    |   0 (0.00%)   |      128       |
|    Total for 8 bit     |    6 (9.38%)    |   31 (6.05%)  |      512       |
|                        |                 |               |                |
|         8 (16)         |    7 (43.75%)   |  102 (39.84%) |      256       |
|         9 (16)         |    1 (6.25%)    |   9 (3.52%)   |      256       |
|        10 (16)         |    0 (0.00%)    |   0 (0.00%)   |      256       |
|        11 (16)         |    0 (0.00%)    |   0 (0.00%)   |      256       |
|        12 (16)         |    0 (0.00%)    |   0 (0.00%)   |      256       |
|        13 (16)         |    0 (0.00%)    |   0 (0.00%)   |      256       |
|    Total for 16 bit    |    8 (8.33%)    |  111 (7.23%)  |      1536      |
|                        |                 |               |                |
|       14 (32) T        |   15 (93.75%)   |  480 (93.75%) |      512       |
|       15 (32) T        |    0 (0.00%)    |   0 (0.00%)   |      512       |
|    Total for 32 bit    |   15 (46.88%)   |  480 (46.88%) |      1024      |
|                        |                 |               |                |
|        16 (8) T        |   11 (68.75%)   |  88 (68.75%)  |      128       |
|        17 (8) T        |    0 (0.00%)    |   0 (0.00%)   |      128       |
|    Total for 8 bit     |   11 (34.38%)   |  88 (34.38%)  |      256       |
|                        |                 |               |                |
|       18 (16) T        |   16 (100.00%)  | 256 (100.00%) |      256       |
|       19 (16) T        |    8 (50.00%)   |  128 (50.00%) |      256       |
|       20 (16) T        |    0 (0.00%)    |   0 (0.00%)   |      256       |
|    Total for 16 bit    |   24 (50.00%)   |  384 (50.00%) |      768       |
|                        |                 |               |                |
|       MAU total        |   36 (16.07%)   |  844 (20.61%) |      4096      |
|     Tagalong total     |   50 (44.64%)   |  952 (46.48%) |      2048      |
|     Overall total      |   86 (25.60%)   | 1796 (29.23%) |      6144      |
------------------------------------------------------------------------------

--------------------------------------------
PHV Allocation
--------------------------------------------

Allocations in Group 0 32 bits
  32-bit PHV 0 (ingress): phv0[31:0] = bottlenecked_rate_cms_output_1[31:0]
  32-bit PHV 1 (ingress): phv1[31:0] = bottlenecked_rate_cms_output_2[31:0]
  32-bit PHV 2 (ingress): phv2[31:0] = bottlenecked_rate_cms_output_3[31:0]
  32-bit PHV 3 (ingress): phv3[31:0] = md.measured_rate[31:0]
  32-bit PHV 4 (ingress): phv4[31:0] = t_igr_gapRC[31:0]
  32-bit PHV 5 (ingress): phv5[31:0] = const_to_phv_32w20000[31:0]
  32-bit PHV 6 (ingress): phv6[31:0] = md.pktlen[31:0]
  32-bit PHV 6 (ingress): phv6[31:0] = t_igr_burst[31:0]
  32-bit PHV 7 (ingress): phv7[31:0] = md.RC[31:0]
  32-bit PHV 7 (ingress): phv7[31:0] = t_igr_ts[31:0]
  32-bit PHV 8 (ingress): phv8[31:0] = const_to_phv_32w5000000[31:0]
  32-bit PHV 9 (ingress): phv9[31:0] = t_igr_dt[31:0]
  32-bit PHV 9 (ingress): phv9[31:0] = t_igr_RC_minus_threshold[31:0]
  32-bit PHV 10 (ingress): phv10[31:0] = t_igr_dt_x_rate_B[31:0]
  32-bit PHV 10 (ingress): phv10[2:0] = ig_intr_md_for_dprsr.drop_ctl[2:0] (deparsed)
  32-bit PHV 11 (ingress): phv11[31:0] = t_igr_pktlen_minus_dt_x_rate[31:0]
  32-bit PHV 12 (ingress): phv12[31:16] = hdr.tcp.src_port[15:0] (deparsed)
  32-bit PHV 12 (ingress): phv12[31:16] = hdr.udp.src_port[15:0] (deparsed)
  32-bit PHV 12 (ingress): phv12[15:0] = hdr.tcp.dst_port[15:0] (deparsed)
  32-bit PHV 12 (ingress): phv12[15:0] = hdr.udp.dst_port[15:0] (deparsed)
  32-bit PHV 13 (ingress): phv13[31:16] = md.sport[15:0]
  32-bit PHV 13 (ingress): phv13[15:0] = md.dport[15:0]
  32-bit PHV 14 (ingress): phv14[31:0] = hdr.ethernet.dst_addr[31:0] (deparsed)
  32-bit PHV 15 (ingress): phv15[31:0] = hdr.ip.dst_addr[31:0] (deparsed)
  >> 16 in ingress and 0 in egress

Allocations in Group 2 32 bits
  32-bit PHV 32 (ingress): phv32[31:0] = hdr.ip.src_addr[31:0] (deparsed)
  32-bit PHV 36 (ingress): phv36[31:0] = t_igr_dt_ms[31:0]
  32-bit PHV 37 (ingress): phv37[31:0] = t_igr_rate[31:0]
  32-bit PHV 38 (ingress): phv38[31:0] = t_igr_ts_ms[31:0]
  32-bit PHV 39 (ingress): phv39[31:0] = ig_intr_md.ingress_mac_tstamp[31:0]
  32-bit PHV 40 (ingress): phv40[29:11] = t_igr_table_key[18:0]
  32-bit PHV 40 (ingress): phv40[10:0] = md.fid[10:0]
  >> 6 in ingress and 0 in egress

Allocations in Group 4 8 bits
  8-bit PHV 64 (ingress): phv64[2:0] = ig_intr_md_for_dprsr.mirror_type[2:0] (deparsed)
  8-bit PHV 65 (ingress): phv65[7:0] = hdr.ip.protocol[7:0] (deparsed)
  8-bit PHV 66 (ingress): phv66[7:2] = hdr.ip.dscp[5:0] (deparsed)
  8-bit PHV 66 (ingress): phv66[1:0] = hdr.ip.ecn[1:0] (deparsed)
  8-bit PHV 67 (ingress): phv67[4:4] = t_igr_ifburstStage[0:0]
  8-bit PHV 67 (ingress): phv67[4:4] = t_igr_tcp_drop_flag[0:0]
  8-bit PHV 67 (ingress): phv67[3:3] = hdr.udp.$valid[0:0] (deparsed)
  8-bit PHV 67 (ingress): phv67[2:2] = hdr.tcp.$valid[0:0] (deparsed)
  8-bit PHV 67 (ingress): phv67[1:1] = hdr.ip.$valid[0:0] (deparsed)
  8-bit PHV 67 (ingress): phv67[0:0] = hdr.ethernet.$valid[0:0] (deparsed)
  >> 4 in ingress and 0 in egress

Allocations in Group 5 8 bits
  8-bit PHV 80 (egress): phv80[2:0] = hdr.min_parse_depth_padding_0.$stkvalid[2:0]
  8-bit PHV 80 (egress): phv80[2:2] = hdr.min_parse_depth_padding_0[0].$valid[0:0] (deparsed)
  8-bit PHV 80 (egress): phv80[1:1] = hdr.min_parse_depth_padding_0[1].$valid[0:0] (deparsed)
  8-bit PHV 80 (egress): phv80[0:0] = hdr.min_parse_depth_padding_0[2].$valid[0:0] (deparsed)
  8-bit PHV 81 (egress): phv81[3:3] = hdr.udp.$valid[0:0] (deparsed)
  8-bit PHV 81 (egress): phv81[2:2] = hdr.tcp.$valid[0:0] (deparsed)
  8-bit PHV 81 (egress): phv81[1:1] = hdr.ip.$valid[0:0] (deparsed)
  8-bit PHV 81 (egress): phv81[0:0] = hdr.ethernet.$valid[0:0] (deparsed)
  >> 0 in ingress and 2 in egress

Allocations in Group 8 16 bits
  16-bit PHV 128 (ingress): phv128[8:0] = ig_intr_md_for_tm.ucast_egress_port[8:0] (deparsed)
  16-bit PHV 129 (ingress): phv129[15:0] = hdr.ip.total_len[15:0] (deparsed)
  16-bit PHV 130 (ingress): phv130[15:0] = $hash_field_argument0[15:0]
  16-bit PHV 130 (ingress): phv130[9:0] = $tmp2[9:0] (deparsed)
  16-bit PHV 131 (ingress): phv131[15:0] = hdr.ethernet.dst_addr[47:32] (deparsed)
  16-bit PHV 132 (ingress): phv132[15:0] = ig_intr_md.ingress_mac_tstamp[47:32]
  16-bit PHV 132 (ingress): phv132[0:0] = t_igr_drop_flag[0:0]
  16-bit PHV 133 (ingress): phv133[12:0] = t_igr_table_key[31:19]
  16-bit PHV 133 (ingress): phv133[0:0] = t_igr_RC_nag[0:0]
  16-bit PHV 134 (ingress): phv134[15:0] = t_igr_log_dt[15:0]
  16-bit PHV 134 (ingress): phv134[7:0] = t_igr_ecn_flag[7:0]
  >> 7 in ingress and 0 in egress

Allocations in Group 9 16 bits
  16-bit PHV 144 (egress): phv144[8:0] = eg_intr_md.egress_port[8:0] (deparsed)
  >> 0 in ingress and 1 in egress

Allocations in Group 14 32 bits (tagalong)
  32-bit PHV 256 (egress): phv256[31:28] = hdr.ip.version[3:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (egress): phv256[27:24] = hdr.ip.ihl[3:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (egress): phv256[23:18] = hdr.ip.dscp[5:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (egress): phv256[17:16] = hdr.ip.ecn[1:0] (tagalong capable) (deparsed)
  32-bit PHV 256 (egress): phv256[15:0] = hdr.ip.total_len[15:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (egress): phv257[31:28] = hdr.tcp.data_offset[3:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (egress): phv257[31:16] = hdr.udp.hdr_lenght[15:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (egress): phv257[27:24] = hdr.tcp.res[3:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (egress): phv257[23:16] = hdr.tcp.flags[7:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (egress): phv257[15:0] = hdr.tcp.window[15:0] (tagalong capable) (deparsed)
  32-bit PHV 257 (egress): phv257[15:0] = hdr.udp.checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 258 (egress): phv258[31:24] = hdr.ip.ttl[7:0] (tagalong capable) (deparsed)
  32-bit PHV 258 (egress): phv258[23:16] = hdr.ip.protocol[7:0] (tagalong capable) (deparsed)
  32-bit PHV 258 (egress): phv258[15:0] = hdr.ip.hdr_checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 259 (egress): phv259[31:16] = hdr.ip.identification[15:0] (tagalong capable) (deparsed)
  32-bit PHV 259 (egress): phv259[15:13] = hdr.ip.flags[2:0] (tagalong capable) (deparsed)
  32-bit PHV 259 (egress): phv259[12:0] = hdr.ip.frag_offset[12:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[31:28] = hdr.tcp.data_offset[3:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[31:16] = hdr.udp.hdr_lenght[15:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[27:24] = hdr.tcp.res[3:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[23:16] = hdr.tcp.flags[7:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[15:0] = hdr.tcp.window[15:0] (tagalong capable) (deparsed)
  32-bit PHV 260 (ingress): phv260[15:0] = hdr.udp.checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[31:16] = hdr.ip.identification[15:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[15:13] = hdr.ip.flags[2:0] (tagalong capable) (deparsed)
  32-bit PHV 261 (ingress): phv261[12:0] = hdr.ip.frag_offset[12:0] (tagalong capable) (deparsed)
  32-bit PHV 262 (ingress): phv262[31:16] = hdr.tcp.checksum[15:0] (tagalong capable) (deparsed)
  32-bit PHV 262 (ingress): phv262[15:0] = hdr.tcp.urgent_ptr[15:0] (tagalong capable) (deparsed)
  32-bit PHV 263 (ingress): phv263[31:0] = hdr.ethernet.src_addr[31:0] (tagalong capable) (deparsed)
  32-bit PHV 264 (egress): phv264[31:0] = hdr.min_parse_depth_padding_0[0].packet_payload[63:32] (tagalong capable) (deparsed)
  32-bit PHV 265 (egress): phv265[31:0] = hdr.min_parse_depth_padding_0[1].packet_payload[31:0] (tagalong capable) (deparsed)
  32-bit PHV 266 (egress): phv266[31:0] = hdr.min_parse_depth_padding_0[1].packet_payload[63:32] (tagalong capable) (deparsed)
  32-bit PHV 267 (egress): phv267[31:0] = hdr.min_parse_depth_padding_0[2].packet_payload[31:0] (tagalong capable) (deparsed)
  32-bit PHV 268 (egress): phv268[31:0] = hdr.ip.src_addr[31:0] (tagalong capable) (deparsed)
  32-bit PHV 269 (egress): phv269[31:0] = hdr.tcp.ack_no[31:0] (tagalong capable) (deparsed)
  32-bit PHV 270 (egress): phv270[31:0] = hdr.tcp.seq_no[31:0] (tagalong capable) (deparsed)
  >> 4 in ingress and 11 in egress

Allocations in Group 16 8 bits (tagalong)
  8-bit PHV 288 (egress): phv288[7:0] = hdr.min_parse_depth_padding_0[0].packet_payload[87:80] (tagalong capable) (deparsed)
  8-bit PHV 289 (egress): phv289[7:0] = hdr.min_parse_depth_padding_0[1].packet_payload[87:80] (tagalong capable) (deparsed)
  8-bit PHV 290 (egress): phv290[7:0] = hdr.min_parse_depth_padding_0[2].packet_payload[87:80] (tagalong capable) (deparsed)
  8-bit PHV 291 (egress): phv291[7:0] = hdr.ip.dst_addr[7:0] (tagalong capable) (deparsed)
  8-bit PHV 292 (ingress): phv292[7:0] = hdr.ip.ttl[7:0] (tagalong capable) (deparsed)
  8-bit PHV 293 (ingress): phv293[7:4] = hdr.ip.version[3:0] (tagalong capable) (deparsed)
  8-bit PHV 293 (ingress): phv293[3:0] = hdr.ip.ihl[3:0] (tagalong capable) (deparsed)
  8-bit PHV 294 (ingress): phv294[7:0] = hdr.ethernet.src_addr[39:32] (tagalong capable) (deparsed)
  8-bit PHV 295 (ingress): phv295[7:0] = hdr.ethernet.src_addr[47:40] (tagalong capable) (deparsed)
  8-bit PHV 296 (egress): phv296[7:0] = hdr.ip.dst_addr[15:8] (tagalong capable) (deparsed)
  8-bit PHV 297 (egress): phv297[7:0] = hdr.ip.dst_addr[23:16] (tagalong capable) (deparsed)
  8-bit PHV 298 (egress): phv298[7:0] = hdr.ip.dst_addr[31:24] (tagalong capable) (deparsed)
  >> 4 in ingress and 7 in egress

Allocations in Group 18 16 bits (tagalong)
  16-bit PHV 320 (egress): phv320[15:0] = hdr.tcp.urgent_ptr[15:0] (tagalong capable) (deparsed)
  16-bit PHV 320 (egress): phv320[15:0] = hdr.udp.dst_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 321 (egress): phv321[15:0] = hdr.tcp.checksum[15:0] (tagalong capable) (deparsed)
  16-bit PHV 321 (egress): phv321[15:0] = hdr.udp.src_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 322 (egress): phv322[15:0] = hdr.tcp.dst_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 323 (egress): phv323[15:0] = hdr.tcp.src_port[15:0] (tagalong capable) (deparsed)
  16-bit PHV 324 (egress): phv324[15:0] = hdr.min_parse_depth_padding_0[0].packet_payload[15:0] (tagalong capable) (deparsed)
  16-bit PHV 325 (egress): phv325[15:0] = hdr.min_parse_depth_padding_0[0].packet_payload[31:16] (tagalong capable) (deparsed)
  16-bit PHV 326 (ingress): phv326[15:0] = hdr.ip.hdr_checksum[15:0] (tagalong capable) (deparsed)
  16-bit PHV 327 (ingress): phv327[15:0] = hdr.tcp.ack_no[15:0] (tagalong capable) (deparsed)
  16-bit PHV 328 (ingress): phv328[15:0] = hdr.tcp.ack_no[31:16] (tagalong capable) (deparsed)
  16-bit PHV 329 (ingress): phv329[15:0] = hdr.tcp.seq_no[15:0] (tagalong capable) (deparsed)
  16-bit PHV 330 (ingress): phv330[15:0] = hdr.tcp.seq_no[31:16] (tagalong capable) (deparsed)
  16-bit PHV 331 (ingress): phv331[15:0] = hdr.ethernet.ether_type[15:0] (tagalong capable) (deparsed)
  16-bit PHV 332 (egress): phv332[15:0] = hdr.min_parse_depth_padding_0[2].packet_payload[47:32] (tagalong capable) (deparsed)
  16-bit PHV 333 (egress): phv333[15:0] = hdr.min_parse_depth_padding_0[2].packet_payload[63:48] (tagalong capable) (deparsed)
  16-bit PHV 334 (egress): phv334[15:0] = hdr.ethernet.src_addr[15:0] (tagalong capable) (deparsed)
  16-bit PHV 335 (egress): phv335[15:0] = hdr.ethernet.src_addr[31:16] (tagalong capable) (deparsed)
  >> 6 in ingress and 10 in egress

Allocations in Group 19 16 bits (tagalong)
  16-bit PHV 336 (egress): phv336[15:0] = hdr.ethernet.dst_addr[15:0] (tagalong capable) (deparsed)
  16-bit PHV 337 (egress): phv337[15:0] = hdr.ethernet.dst_addr[31:16] (tagalong capable) (deparsed)
  16-bit PHV 338 (egress): phv338[15:0] = hdr.min_parse_depth_padding_0[0].packet_payload[79:64] (tagalong capable) (deparsed)
  16-bit PHV 339 (egress): phv339[15:0] = hdr.min_parse_depth_padding_0[1].packet_payload[79:64] (tagalong capable) (deparsed)
  16-bit PHV 340 (egress): phv340[15:0] = hdr.min_parse_depth_padding_0[2].packet_payload[79:64] (tagalong capable) (deparsed)
  16-bit PHV 341 (egress): phv341[15:0] = hdr.ethernet.ether_type[15:0] (tagalong capable) (deparsed)
  16-bit PHV 342 (egress): phv342[15:0] = hdr.ethernet.src_addr[47:32] (tagalong capable) (deparsed)
  16-bit PHV 343 (egress): phv343[15:0] = hdr.ethernet.dst_addr[47:32] (tagalong capable) (deparsed)
  >> 0 in ingress and 8 in egress


Final POV layout (ingress):

Final POV layout (egress):
