From 5d1a100b4135438725d721a6053bdef0233ce2dc Mon Sep 17 00:00:00 2001
From: Christophe Priouzeau <christophe.priouzeau@foss.st.com>
Date: Thu, 20 Feb 2025 10:38:34 +0100
Subject: [PATCH] Modify-Reset-reason-trace-level

Signed-off-by: Christophe Priouzeau <christophe.priouzeau@foss.st.com>
---
Upstream-Status: Inappropriate [specific to ST boards]

 plat/st/stm32mp1/bl2_plat_setup.c | 2 +-
 plat/st/stm32mp2/bl2_plat_setup.c | 4 ++--
 2 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/plat/st/stm32mp1/bl2_plat_setup.c b/plat/st/stm32mp1/bl2_plat_setup.c
index 988397bc47..d7f291bc38 100644
--- a/plat/st/stm32mp1/bl2_plat_setup.c
+++ b/plat/st/stm32mp1/bl2_plat_setup.c
@@ -75,7 +75,7 @@ static void print_reset_reason(void)
 		return;
 	}
 
-	INFO("Reset reason (0x%x):\n", rstsr);
+	NOTICE("Reset reason (0x%x):\n", rstsr);
 
 	if ((rstsr & RCC_MP_RSTSCLRR_PADRSTF) == 0U) {
 		if ((rstsr & RCC_MP_RSTSCLRR_STDBYRSTF) != 0U) {
diff --git a/plat/st/stm32mp2/bl2_plat_setup.c b/plat/st/stm32mp2/bl2_plat_setup.c
index e8738a96c3..ccaf186958 100644
--- a/plat/st/stm32mp2/bl2_plat_setup.c
+++ b/plat/st/stm32mp2/bl2_plat_setup.c
@@ -91,7 +91,7 @@ static void print_reset_reason(void)
 
 #if !STM32MP21
 	if ((rstsr & RCC_C1BOOTRSTSCLRR_C1P1RSTF) != 0U) {
-		INFO("CA35 processor core 1 reset\n");
+		NOTICE("CA35 processor core 1 reset\n");
 	}
 #endif /* !STM32MP21 */
 
@@ -126,7 +126,7 @@ static void print_reset_reason(void)
 		}
 	}
 
-	INFO("Reset reason: %s (0x%x)\n", reason_str, rstsr);
+	NOTICE("Reset reason: %s (0x%x)\n", reason_str, rstsr);
 }
 
 void bl2_el3_early_platform_setup(u_register_t arg0 __unused,
-- 
2.34.1

