/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Tue Mar  8 15:41:57 GMT 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkPLIC_16_2_7.h"


/* String declarations */
static std::string const __str_literal_78("", 0u);
static std::string const __str_literal_27("\n", 1u);
static std::string const __str_literal_3("    ", 4u);
static std::string const __str_literal_29("            ", 12u);
static std::string const __str_literal_77(" %0d", 4u);
static std::string const __str_literal_82(" MaxPri %0d, Thresh %0d, MaxId %0d", 34u);
static std::string const __str_literal_13(" }", 2u);
static std::string const __str_literal_28("%0d: ERROR: PLIC.rl_process_rd_req: unrecognized addr",
					  53u);
static std::string const __str_literal_64("%0d: ERROR: PLIC.rl_process_wr_req: unrecognized addr",
					  53u);
static std::string const __str_literal_70("%0d: PLIC.AXI4.rl_process_wr_req", 32u);
static std::string const __str_literal_34("%0d: PLIC.rl_process_rd_req", 27u);
static std::string const __str_literal_2("%0d: PLIC.rl_process_rd_req:", 28u);
static std::string const __str_literal_33("%0d: PLIC.rl_process_rd_req: reading Claim for target %0d = 0x%0h",
					  65u);
static std::string const __str_literal_31("%0d: PLIC.rl_process_rd_req: reading Intr Enable 32 bits from source %0d = 0x%0h",
					  80u);
static std::string const __str_literal_30("%0d: PLIC.rl_process_rd_req: reading Intr Pending 32 bits from source %0d = 0x%0h",
					  81u);
static std::string const __str_literal_32("%0d: PLIC.rl_process_rd_req: reading Threshold for target %0d = 0x%0h",
					  69u);
static std::string const __str_literal_45("%0d: PLIC.rl_process_wr_req", 27u);
static std::string const __str_literal_65("%0d: PLIC.rl_process_wr_req: Ignoring write to Read-only Intr Pending 32 bits from source %0d",
					  93u);
static std::string const __str_literal_69("%0d: PLIC.rl_process_wr_req: ignoring completion for target %0d for source 0x%0h",
					  80u);
static std::string const __str_literal_66("%0d: PLIC.rl_process_wr_req: writing Intr Enable 32 bits for target %0d from source %0d = 0x%0h",
					  95u);
static std::string const __str_literal_68("%0d: PLIC.rl_process_wr_req: writing completion for target %0d for source 0x%0h",
					  79u);
static std::string const __str_literal_67("%0d: PLIC.rl_process_wr_req: writing threshold for target %0d = 0x%0h",
					  69u);
static std::string const __str_literal_1("%0d: PLIC.rl_reset", 18u);
static std::string const __str_literal_85("%0d: PLIC.set_addr_map: base 0x%0h limit 0x%0h", 46u);
static std::string const __str_literal_83("%0d: WARNING: PLIC.set_addr_map: addr_base 0x%0h is not 4-Byte-aligned",
					  70u);
static std::string const __str_literal_84("%0d: WARNING: PLIC.set_addr_map: addr_lim 0x%0h is not 4-Byte-aligned",
					  69u);
static std::string const __str_literal_6("'h%h", 4u);
static std::string const __str_literal_7(", ", 2u);
static std::string const __str_literal_75("----------------", 16u);
static std::string const __str_literal_4("AXI4_ARFlit { ", 14u);
static std::string const __str_literal_46("AXI4_AWFlit { ", 14u);
static std::string const __str_literal_71("AXI4_BFlit { ", 13u);
static std::string const __str_literal_35("AXI4_RFlit { ", 13u);
static std::string const __str_literal_11("AXI4_Size { ", 12u);
static std::string const __str_literal_58("AXI4_WFlit { ", 13u);
static std::string const __str_literal_41("DECERR", 6u);
static std::string const __str_literal_20("EXCLUSIVE", 9u);
static std::string const __str_literal_15("FIXED", 5u);
static std::string const __str_literal_62("False", 5u);
static std::string const __str_literal_16("INCR", 4u);
static std::string const __str_literal_21("NORMAL", 6u);
static std::string const __str_literal_39("OKAY", 4u);
static std::string const __str_literal_18("Res", 3u);
static std::string const __str_literal_40("SLVERR", 6u);
static std::string const __str_literal_76("Src IPs  :", 10u);
static std::string const __str_literal_79("Src Prios:", 10u);
static std::string const __str_literal_80("Src busy :", 10u);
static std::string const __str_literal_81("T %0d IEs  :", 12u);
static std::string const __str_literal_43("True", 4u);
static std::string const __str_literal_17("WRAP", 4u);
static std::string const __str_literal_8("araddr: ", 8u);
static std::string const __str_literal_14("arburst: ", 9u);
static std::string const __str_literal_22("arcache: ", 9u);
static std::string const __str_literal_5("arid: ", 6u);
static std::string const __str_literal_9("arlen: ", 7u);
static std::string const __str_literal_19("arlock: ", 8u);
static std::string const __str_literal_23("arprot: ", 8u);
static std::string const __str_literal_24("arqos: ", 7u);
static std::string const __str_literal_25("arregion: ", 10u);
static std::string const __str_literal_10("arsize: ", 8u);
static std::string const __str_literal_26("aruser: ", 8u);
static std::string const __str_literal_48("awaddr: ", 8u);
static std::string const __str_literal_51("awburst: ", 9u);
static std::string const __str_literal_53("awcache: ", 9u);
static std::string const __str_literal_47("awid: ", 6u);
static std::string const __str_literal_49("awlen: ", 7u);
static std::string const __str_literal_52("awlock: ", 8u);
static std::string const __str_literal_54("awprot: ", 8u);
static std::string const __str_literal_55("awqos: ", 7u);
static std::string const __str_literal_56("awregion: ", 10u);
static std::string const __str_literal_50("awsize: ", 8u);
static std::string const __str_literal_57("awuser: ", 8u);
static std::string const __str_literal_72("bid: ", 5u);
static std::string const __str_literal_73("bresp: ", 7u);
static std::string const __str_literal_74("buser: ", 7u);
static std::string const __str_literal_37("rdata: ", 7u);
static std::string const __str_literal_36("rid: ", 5u);
static std::string const __str_literal_42("rlast: ", 7u);
static std::string const __str_literal_38("rresp: ", 7u);
static std::string const __str_literal_44("ruser: ", 7u);
static std::string const __str_literal_12("val: ", 5u);
static std::string const __str_literal_59("wdata: ", 7u);
static std::string const __str_literal_61("wlast: ", 7u);
static std::string const __str_literal_60("wstrb: ", 7u);
static std::string const __str_literal_63("wuser: ", 7u);


/* Constructor */
MOD_mkPLIC_16_2_7::MOD_mkPLIC_16_2_7(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_m_cfg_verbosity(simHdl, "m_cfg_verbosity", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_m_f_reset_reqs(simHdl, "m_f_reset_reqs", this, 0u, 2u, (tUInt8)1u, 0u),
    INST_m_f_reset_rsps(simHdl, "m_f_reset_rsps", this, 0u, 2u, (tUInt8)1u, 0u),
    INST_m_rg_addr_base(simHdl, "m_rg_addr_base", this, 64u),
    INST_m_rg_addr_lim(simHdl, "m_rg_addr_lim", this, 64u),
    INST_m_slavePortShim_arff(simHdl, "m_slavePortShim_arff", this, 98u, 2u, (tUInt8)1u, 0u),
    INST_m_slavePortShim_awff(simHdl, "m_slavePortShim_awff", this, 98u, 2u, (tUInt8)1u, 0u),
    INST_m_slavePortShim_bff(simHdl, "m_slavePortShim_bff", this, 7u, 2u, (tUInt8)1u, 0u),
    INST_m_slavePortShim_rff(simHdl, "m_slavePortShim_rff", this, 72u, 2u, (tUInt8)1u, 0u),
    INST_m_slavePortShim_wff(simHdl, "m_slavePortShim_wff", this, 73u, 2u, (tUInt8)1u, 0u),
    INST_m_vrg_source_busy_0(simHdl, "m_vrg_source_busy_0", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_vrg_source_ip_0(simHdl, "m_vrg_source_ip_0", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_vrg_source_prio_0(simHdl, "m_vrg_source_prio_0", this, 3u, (tUInt8)0u, (tUInt8)0u),
    INST_m_vrg_target_threshold_0(simHdl, "m_vrg_target_threshold_0", this, 3u, (tUInt8)7u, (tUInt8)0u),
    INST_m_vrg_target_threshold_1(simHdl, "m_vrg_target_threshold_1", this, 3u, (tUInt8)7u, (tUInt8)0u),
    INST_m_vvrg_ie_0_0(simHdl, "m_vvrg_ie_0_0", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_m_vvrg_ie_1_0(simHdl, "m_vvrg_ie_1_0", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_v__h19255(2863311530u),
    DEF_v__h19128(2863311530u),
    DEF_v__h19022(2863311530u),
    DEF_v__h17795(2863311530u),
    DEF_v__h17547(2863311530u),
    DEF_v__h17366(2863311530u),
    DEF_v__h17272(2863311530u),
    DEF_v__h16863(2863311530u),
    DEF_v__h16561(2863311530u),
    DEF_v__h14460(2863311530u),
    DEF_v__h13789(2863311530u),
    DEF_v__h13528(2863311530u),
    DEF_v__h13191(2863311530u),
    DEF_v__h12958(2863311530u),
    DEF_v__h12730(2863311530u),
    DEF_v__h12465(2863311530u),
    DEF_v__h6980(2863311530u),
    DEF_v__h3535(2863311530u),
    DEF_v__h3068(2863311530u),
    DEF_v__h2855(2863311530u),
    DEF_v__h1651(2863311530u),
    DEF_m_slavePortShim_arff_first____d21(98u),
    DEF_m_slavePortShim_awff_first____d300(98u),
    DEF_m_slavePortShim_wff_first____d326(73u),
    DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93_2__ETC___d274(72u)
{
  PORT_axi4_slave_aw_put_val.setSize(98u);
  PORT_axi4_slave_aw_put_val.clear();
  PORT_axi4_slave_w_put_val.setSize(73u);
  PORT_axi4_slave_w_put_val.clear();
  PORT_axi4_slave_ar_put_val.setSize(98u);
  PORT_axi4_slave_ar_put_val.clear();
  PORT_axi4_slave_r_peek.setSize(72u);
  PORT_axi4_slave_r_peek.clear();
  symbol_count = 24u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkPLIC_16_2_7::init_symbols_0()
{
  init_symbol(&symbols[0u], "axi4_slave_ar_put_val", SYM_PORT, &PORT_axi4_slave_ar_put_val, 98u);
  init_symbol(&symbols[1u], "axi4_slave_aw_put_val", SYM_PORT, &PORT_axi4_slave_aw_put_val, 98u);
  init_symbol(&symbols[2u], "axi4_slave_r_peek", SYM_PORT, &PORT_axi4_slave_r_peek, 72u);
  init_symbol(&symbols[3u], "axi4_slave_w_put_val", SYM_PORT, &PORT_axi4_slave_w_put_val, 73u);
  init_symbol(&symbols[4u], "m_cfg_verbosity", SYM_MODULE, &INST_m_cfg_verbosity);
  init_symbol(&symbols[5u], "m_f_reset_reqs", SYM_MODULE, &INST_m_f_reset_reqs);
  init_symbol(&symbols[6u], "m_f_reset_rsps", SYM_MODULE, &INST_m_f_reset_rsps);
  init_symbol(&symbols[7u], "m_rg_addr_base", SYM_MODULE, &INST_m_rg_addr_base);
  init_symbol(&symbols[8u], "m_rg_addr_lim", SYM_MODULE, &INST_m_rg_addr_lim);
  init_symbol(&symbols[9u], "m_slavePortShim_arff", SYM_MODULE, &INST_m_slavePortShim_arff);
  init_symbol(&symbols[10u], "m_slavePortShim_awff", SYM_MODULE, &INST_m_slavePortShim_awff);
  init_symbol(&symbols[11u], "m_slavePortShim_bff", SYM_MODULE, &INST_m_slavePortShim_bff);
  init_symbol(&symbols[12u], "m_slavePortShim_rff", SYM_MODULE, &INST_m_slavePortShim_rff);
  init_symbol(&symbols[13u], "m_slavePortShim_wff", SYM_MODULE, &INST_m_slavePortShim_wff);
  init_symbol(&symbols[14u], "m_vrg_source_busy_0", SYM_MODULE, &INST_m_vrg_source_busy_0);
  init_symbol(&symbols[15u], "m_vrg_source_ip_0", SYM_MODULE, &INST_m_vrg_source_ip_0);
  init_symbol(&symbols[16u], "m_vrg_source_prio_0", SYM_MODULE, &INST_m_vrg_source_prio_0);
  init_symbol(&symbols[17u], "m_vrg_target_threshold_0", SYM_MODULE, &INST_m_vrg_target_threshold_0);
  init_symbol(&symbols[18u], "m_vrg_target_threshold_1", SYM_MODULE, &INST_m_vrg_target_threshold_1);
  init_symbol(&symbols[19u], "m_vvrg_ie_0_0", SYM_MODULE, &INST_m_vvrg_ie_0_0);
  init_symbol(&symbols[20u], "m_vvrg_ie_1_0", SYM_MODULE, &INST_m_vvrg_ie_1_0);
  init_symbol(&symbols[21u], "RL_m_rl_process_rd_req", SYM_RULE);
  init_symbol(&symbols[22u], "RL_m_rl_process_wr_req", SYM_RULE);
  init_symbol(&symbols[23u], "RL_m_rl_reset", SYM_RULE);
}


/* Rule actions */

void MOD_mkPLIC_16_2_7::RL_m_rl_reset()
{
  tUInt32 DEF_v__h1645;
  DEF_x__h17767 = INST_m_cfg_verbosity.METH_read();
  DEF_NOT_m_cfg_verbosity_read_EQ_0___d6 = !(DEF_x__h17767 == (tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_m_cfg_verbosity_read_EQ_0___d6)
      DEF_v__h1651 = dollar_stime(sim_hdl);
    else
      DEF_v__h1651 = 2863311530u;
  DEF_v__h1645 = DEF_v__h1651 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_m_cfg_verbosity_read_EQ_0___d6)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF_v__h1645);
  INST_m_f_reset_reqs.METH_deq();
  INST_m_vrg_source_ip_0.METH_write((tUInt8)0u);
  INST_m_vrg_source_busy_0.METH_write((tUInt8)0u);
  INST_m_vrg_source_prio_0.METH_write((tUInt8)0u);
  INST_m_vrg_target_threshold_0.METH_write((tUInt8)7u);
  INST_m_vvrg_ie_0_0.METH_write((tUInt8)0u);
  INST_m_vrg_target_threshold_1.METH_write((tUInt8)7u);
  INST_m_vvrg_ie_1_0.METH_write((tUInt8)0u);
  INST_m_slavePortShim_awff.METH_clear();
  INST_m_slavePortShim_wff.METH_clear();
  INST_m_slavePortShim_bff.METH_clear();
  INST_m_slavePortShim_arff.METH_clear();
  INST_m_slavePortShim_rff.METH_clear();
  INST_m_f_reset_rsps.METH_enq();
}

void MOD_mkPLIC_16_2_7::RL_m_rl_process_rd_req()
{
  tUInt32 DEF_v_ie__h6941;
  tUInt32 DEF_source_id_base__h3451;
  tUInt32 DEF_v__h2849;
  tUInt32 DEF_v__h3062;
  tUInt32 DEF_v__h3529;
  tUInt32 DEF_v__h6974;
  tUInt32 DEF_v__h12459;
  tUInt32 DEF_v__h12724;
  tUInt32 DEF_v__h12952;
  tUInt32 DEF_v__h13185;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d30;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d28;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d32;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d38;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d40;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d42;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d282;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d284;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d287;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d52;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d51;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d53;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d54;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d55;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d56;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d77;
  tUInt8 DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d60;
  tUInt8 DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d67;
  tUInt8 DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d83;
  tUInt8 DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d213;
  tUInt8 DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d226;
  tUInt8 DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d57;
  tUInt8 DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d74;
  tUInt8 DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d201;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d208;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d244;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d243;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d245;
  tUInt8 DEF_NOT_m_slavePortShim_arff_first__1_BITS_17_TO_1_ETC___d37;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d246;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d247;
  tUInt8 DEF_NOT_m_slavePortShim_arff_first__1_BIT_15_9___d41;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d248;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240;
  tUInt8 DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d280;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d239;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d27;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d29;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d31;
  tUInt32 DEF_x__h12335;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d221;
  tUInt8 DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d229;
  tUInt8 DEF_IF_m_slavePortShim_arff_first__1_BITS_92_TO_29_ETC___d267;
  tUInt8 DEF_IF_m_slavePortShim_arff_first__1_BITS_92_TO_29_ETC___d268;
  tUInt64 DEF_v__h3493;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d63;
  tUInt64 DEF_v__h6938;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d78;
  tUInt64 DEF_v__h12424;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d207;
  tUInt64 DEF_y_avValue_fst__h12820;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d205;
  tUInt64 DEF_y_avValue_fst__h12841;
  tUInt64 DEF_y_avValue_fst__h12836;
  tUInt64 DEF_y_avValue_fst__h12857;
  tUInt64 DEF_y_avValue_fst__h12852;
  tUInt64 DEF_y_avValue_fst__h12873;
  tUInt64 DEF_rdata___1__h13132;
  tUInt64 DEF_x__h13095;
  tUInt8 DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91;
  tUInt8 DEF_x__h12504;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BIT_15___d39;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16___d26;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_10_TO_8___d44;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_20_TO_18___d25;
  tUInt8 DEF_value__h2995;
  tUInt8 DEF_value__h2991;
  tUInt8 DEF_value__h2983;
  tUInt8 DEF_target_id__h6857;
  tUInt8 DEF_target_id__h12383;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93___d22;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_28_TO_21___d24;
  tUInt64 DEF_addr_offset__h3018;
  tUInt64 DEF_rdata__h12895;
  tUInt64 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29___d23;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d62;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d75;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d61;
  tUInt8 DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d59;
  DEF_x__h17767 = INST_m_cfg_verbosity.METH_read();
  DEF_m_slavePortShim_arff_first____d21 = INST_m_slavePortShim_arff.METH_first();
  DEF_y__h13759 = INST_m_rg_addr_base.METH_read();
  DEF__read__h1316 = INST_m_vrg_target_threshold_1.METH_read();
  DEF__read__h1285 = INST_m_vrg_target_threshold_0.METH_read();
  DEF_m_vvrg_ie_1_0__h8981 = INST_m_vvrg_ie_1_0.METH_read();
  DEF_m_vvrg_ie_0_0__h8969 = INST_m_vvrg_ie_0_0.METH_read();
  DEF_m_vrg_source_ip_0_read____d71 = INST_m_vrg_source_ip_0.METH_read();
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29___d23 = primExtract64(64u,
									98u,
									DEF_m_slavePortShim_arff_first____d21,
									32u,
									92u,
									32u,
									29u);
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29___d23 < DEF_y__h13759;
  DEF_addr_offset__h3018 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29___d23 - DEF_y__h13759;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d59 = DEF_addr_offset__h3018 < 4096llu;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d61 = DEF_addr_offset__h3018 < 8192llu;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d75 = DEF_addr_offset__h3018 < 12288llu;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d62 = (tUInt8)((tUInt8)31u & DEF_addr_offset__h3018);
  DEF_m_slavePortShim_arff_first__1_BITS_28_TO_21___d24 = DEF_m_slavePortShim_arff_first____d21.get_bits_in_word8(0u,
														  21u,
														  8u);
  DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93___d22 = primExtract8(5u,
								       98u,
								       DEF_m_slavePortShim_arff_first____d21,
								       32u,
								       97u,
								       32u,
								       93u);
  DEF_target_id__h12383 = (tUInt8)((tUInt8)31u & (DEF_addr_offset__h3018 >> 12u));
  DEF_target_id__h6857 = (tUInt8)((tUInt8)31u & (DEF_addr_offset__h3018 >> 7u));
  DEF_value__h2983 = DEF_m_slavePortShim_arff_first____d21.get_bits_in_word8(0u, 11u, 4u);
  DEF_value__h2991 = DEF_m_slavePortShim_arff_first____d21.get_bits_in_word8(0u, 4u, 4u);
  DEF_m_slavePortShim_arff_first__1_BITS_20_TO_18___d25 = DEF_m_slavePortShim_arff_first____d21.get_bits_in_word8(0u,
														  18u,
														  3u);
  DEF_value__h2995 = DEF_m_slavePortShim_arff_first____d21.get_bits_in_word8(0u, 0u, 4u);
  DEF_m_slavePortShim_arff_first__1_BITS_10_TO_8___d44 = DEF_m_slavePortShim_arff_first____d21.get_bits_in_word8(0u,
														 8u,
														 3u);
  DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16___d26 = DEF_m_slavePortShim_arff_first____d21.get_bits_in_word8(0u,
														  16u,
														  2u);
  DEF_m_slavePortShim_arff_first__1_BIT_15___d39 = DEF_m_slavePortShim_arff_first____d21.get_bits_in_word8(0u,
													   15u,
													   1u);
  switch (DEF_target_id__h12383) {
  case (tUInt8)0u:
    DEF_x__h12504 = DEF__read__h1285;
    break;
  case (tUInt8)1u:
    DEF_x__h12504 = DEF__read__h1316;
    break;
  default:
    DEF_x__h12504 = (tUInt8)2u;
  }
  switch (DEF_target_id__h6857) {
  case (tUInt8)0u:
    DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91 = DEF_m_vvrg_ie_0_0__h8969;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91 = DEF_m_vvrg_ie_1_0__h8981;
    break;
  default:
    DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91 = (tUInt8)0u;
  }
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d207 = DEF_target_id__h12383 <= (tUInt8)1u;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d63 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d62 == (tUInt8)0u;
  DEF_v__h12424 = (tUInt64)(DEF_x__h12504);
  DEF_y_avValue_fst__h12820 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d207 ? DEF_v__h12424 : 0llu;
  DEF_v__h3493 = (tUInt64)(DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d63 && DEF_m_vrg_source_ip_0_read____d71);
  DEF_y_avValue_fst__h12852 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d63 ? DEF_v__h3493 : 0llu;
  DEF_NOT_m_slavePortShim_arff_first__1_BIT_15_9___d41 = !DEF_m_slavePortShim_arff_first__1_BIT_15___d39;
  DEF_IF_m_slavePortShim_arff_first__1_BITS_92_TO_29_ETC___d267 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d207 ? (tUInt8)0u : (tUInt8)2u;
  DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d229 = !DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d63;
  DEF_x__h12335 = ((((tUInt32)(65535u & (DEF_addr_offset__h3018 >> 16u))) << 16u) | (((tUInt32)((tUInt8)0u)) << 12u)) | (tUInt32)(4095u & DEF_addr_offset__h3018);
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d205 = DEF_x__h12335 == 2097152u;
  DEF_y_avValue_fst__h12841 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d205 ? DEF_y_avValue_fst__h12820 : 0llu;
  switch (DEF_x__h12335) {
  case 2097152u:
  case 2097156u:
    DEF_IF_m_slavePortShim_arff_first__1_BITS_92_TO_29_ETC___d268 = DEF_IF_m_slavePortShim_arff_first__1_BITS_92_TO_29_ETC___d267;
    break;
  default:
    DEF_IF_m_slavePortShim_arff_first__1_BITS_92_TO_29_ETC___d268 = (tUInt8)2u;
  }
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d221 = DEF_x__h12335 == 2097156u;
  DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d31 = DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16___d26 == (tUInt8)2u;
  DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d29 = DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16___d26 == (tUInt8)1u;
  DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d27 = DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16___d26 == (tUInt8)0u;
  DEF_NOT_m_cfg_verbosity_read_EQ_0___d6 = !(DEF_x__h17767 == (tUInt8)0u);
  DEF_NOT_m_slavePortShim_arff_first__1_BITS_17_TO_1_ETC___d37 = !DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d27 && (!DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d29 && !DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d31);
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d208 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d207 && DEF_NOT_m_cfg_verbosity_read_EQ_0___d6;
  DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d201 = !DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d75;
  DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d74 = !DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d61;
  DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d57 = !DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48;
  DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d60 = !DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d59;
  DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d226 = DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d57 && (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d60 && (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d74 && (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d201 && (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d221 && DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d208))));
  DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d213 = DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d57 && (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d60 && (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d74 && (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d201 && (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d205 && DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d208))));
  DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d67 = DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d57 && (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d60 && (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d61 && (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d63 && DEF_NOT_m_cfg_verbosity_read_EQ_0___d6)));
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d77 = DEF_target_id__h6857 <= (tUInt8)1u;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d78 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d63 && DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d77;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d239 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d59 || (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d61 ? DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d229 : (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d75 ? DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d229 || !DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d77 : (!DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d205 && !DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d221) || !DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d207));
  DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d280 = DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d60 && (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d61 ? DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d63 : (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d75 ? DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d78 : (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d205 || DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d221) && DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d207));
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48 || DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d239;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d248 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240 && DEF_NOT_m_slavePortShim_arff_first__1_BIT_15_9___d41;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d247 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240 && DEF_m_slavePortShim_arff_first__1_BIT_15___d39;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d246 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240 && DEF_NOT_m_slavePortShim_arff_first__1_BITS_17_TO_1_ETC___d37;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d245 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240 && DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d31;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d243 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240 && DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d27;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d244 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240 && DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d29;
  DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d83 = DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d57 && (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d60 && (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d74 && (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d75 && (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d78 && DEF_NOT_m_cfg_verbosity_read_EQ_0___d6))));
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d56 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48 && DEF_NOT_m_slavePortShim_arff_first__1_BIT_15_9___d41;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d55 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48 && DEF_m_slavePortShim_arff_first__1_BIT_15___d39;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d54 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48 && DEF_NOT_m_slavePortShim_arff_first__1_BITS_17_TO_1_ETC___d37;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d53 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48 && DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d31;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d51 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48 && DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d27;
  DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d52 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48 && DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d29;
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 = !(DEF_x__h17767 <= (tUInt8)1u);
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d287 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240 && (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48 || DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d280));
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d284 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d57 && DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d239);
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d282 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d57 && DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d280);
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d42 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && DEF_NOT_m_slavePortShim_arff_first__1_BIT_15_9___d41;
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d40 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && DEF_m_slavePortShim_arff_first__1_BIT_15___d39;
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d32 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d31;
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d38 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && DEF_NOT_m_slavePortShim_arff_first__1_BITS_17_TO_1_ETC___d37;
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d28 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d27;
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d30 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && DEF_m_slavePortShim_arff_first__1_BITS_17_TO_16_6__ETC___d29;
  DEF_source_id_base__h3451 = 1023u & ((((tUInt32)(DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d62)) << 5u) | (tUInt32)((tUInt8)0u));
  DEF_v_ie__h6941 = (((((((((((((((((((((((((((((((((tUInt32)((1023u & (31u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 31u) | (((tUInt32)((1023u & (30u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 30u)) | (((tUInt32)((1023u & (29u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 29u)) | (((tUInt32)((1023u & (28u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 28u)) | (((tUInt32)((1023u & (27u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 27u)) | (((tUInt32)((1023u & (26u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 26u)) | (((tUInt32)((1023u & (25u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 25u)) | (((tUInt32)((1023u & (24u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 24u)) | (((tUInt32)((1023u & (23u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 23u)) | (((tUInt32)((1023u & (22u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 22u)) | (((tUInt32)((1023u & (21u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 21u)) | (((tUInt32)((1023u & (20u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 20u)) | (((tUInt32)((1023u & (19u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 19u)) | (((tUInt32)((1023u & (18u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 18u)) | (((tUInt32)((1023u & (17u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 17u)) | (((tUInt32)((1023u & (16u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 16u)) | (((tUInt32)((1023u & (15u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 15u)) | (((tUInt32)((1023u & (14u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 14u)) | (((tUInt32)((1023u & (13u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 13u)) | (((tUInt32)((1023u & (12u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 12u)) | (((tUInt32)((1023u & (11u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 11u)) | (((tUInt32)((1023u & (10u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 10u)) | (((tUInt32)((1023u & (9u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 9u)) | (((tUInt32)((1023u & (8u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 8u)) | (((tUInt32)((1023u & (7u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 7u)) | (((tUInt32)((1023u & (6u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 6u)) | (((tUInt32)((1023u & (5u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 5u)) | (((tUInt32)((1023u & (4u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 4u)) | (((tUInt32)((1023u & (3u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 3u)) | (((tUInt32)((1023u & (2u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 2u)) | (((tUInt32)((1023u & (1u + DEF_source_id_base__h3451)) == 0u && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91)) << 1u)) | (tUInt32)(DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d63 && DEF_SEL_ARR_m_vvrg_ie_0_0_8_m_vvrg_ie_1_0_9_0_m_sl_ETC___d91);
  DEF_v__h6938 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_v_ie__h6941);
  DEF_y_avValue_fst__h12836 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d78 ? DEF_v__h6938 : 0llu;
  DEF_y_avValue_fst__h12857 = DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d74 && DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d75 ? DEF_y_avValue_fst__h12836 : DEF_y_avValue_fst__h12841;
  DEF_y_avValue_fst__h12873 = DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d60 && DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d61 ? DEF_y_avValue_fst__h12852 : DEF_y_avValue_fst__h12857;
  DEF_rdata__h12895 = DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48 || DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d59 ? 0llu : DEF_y_avValue_fst__h12873;
  DEF_rdata___1__h13132 = (((tUInt64)((tUInt32)(DEF_rdata__h12895))) << 32u) | (tUInt64)(0u);
  DEF_x__h13095 = ((tUInt8)((tUInt8)7u & DEF_addr_offset__h3018)) == (tUInt8)4u ? DEF_rdata___1__h13132 : DEF_rdata__h12895;
  DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93_2__ETC___d274.set_bits_in_word((tUInt8)255u & ((DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93___d22 << 3u) | (tUInt8)(DEF_x__h13095 >> 61u)),
										 2u,
										 0u,
										 8u).set_whole_word((tUInt32)(DEF_x__h13095 >> 29u),
												    1u).set_whole_word(((((tUInt32)(536870911u & DEF_x__h13095)) << 3u) | (((tUInt32)(DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48 ? (tUInt8)3u : (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d59 ? (tUInt8)2u : (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d61 ? (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d63 ? (tUInt8)0u : (tUInt8)2u) : (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d75 ? (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d78 ? (tUInt8)0u : (tUInt8)2u) : DEF_IF_m_slavePortShim_arff_first__1_BITS_92_TO_29_ETC___d268))))) << 1u)) | (tUInt32)((tUInt8)1u),
														       0u);
  INST_m_slavePortShim_arff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      DEF_v__h2855 = dollar_stime(sim_hdl);
    else
      DEF_v__h2855 = 2863311530u;
  DEF_v__h2849 = DEF_v__h2855 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_2, DEF_v__h2849);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_4, &__str_literal_5);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93___d22);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_8);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29___d23);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_9);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_28_TO_21___d24);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_10);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_11, &__str_literal_12);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_20_TO_18___d25,
		   &__str_literal_13);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_14);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d28)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d30)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d38)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_19);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d40)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d42)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_22);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h2983);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_23);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_10_TO_8___d44);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_24);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h2991);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_25);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h2995);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_26);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_6, (tUInt8)0u, &__str_literal_13);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      DEF_v__h3068 = dollar_stime(sim_hdl);
    else
      DEF_v__h3068 = 2863311530u;
  }
  DEF_v__h3062 = DEF_v__h3068 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_28, DEF_v__h3062);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_4, &__str_literal_5);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93___d22);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_8);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29___d23);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_9);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_28_TO_21___d24);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_10);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_11, &__str_literal_12);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_20_TO_18___d25,
		   &__str_literal_13);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_14);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d51)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d52)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d53)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d54)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_19);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d55)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d56)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_22);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h2983);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_23);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_10_TO_8___d44);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_24);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h2991);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_25);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h2995);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_26);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_6, (tUInt8)0u, &__str_literal_13);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d48)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d67)
      DEF_v__h3535 = dollar_stime(sim_hdl);
    else
      DEF_v__h3535 = 2863311530u;
  }
  DEF_v__h3529 = DEF_v__h3535 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d67)
      dollar_display(sim_hdl,
		     this,
		     "s,32,10,64",
		     &__str_literal_30,
		     DEF_v__h3529,
		     DEF_source_id_base__h3451,
		     DEF_v__h3493);
    if (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d83)
      DEF_v__h6980 = dollar_stime(sim_hdl);
    else
      DEF_v__h6980 = 2863311530u;
  }
  DEF_v__h6974 = DEF_v__h6980 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d83)
      dollar_display(sim_hdl,
		     this,
		     "s,32,10,64",
		     &__str_literal_31,
		     DEF_v__h6974,
		     DEF_source_id_base__h3451,
		     DEF_v__h6938);
    if (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d213)
      DEF_v__h12465 = dollar_stime(sim_hdl);
    else
      DEF_v__h12465 = 2863311530u;
  }
  DEF_v__h12459 = DEF_v__h12465 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d213)
      dollar_display(sim_hdl,
		     this,
		     "s,32,5,64",
		     &__str_literal_32,
		     DEF_v__h12459,
		     DEF_target_id__h12383,
		     DEF_v__h12424);
    if (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d226)
      DEF_v__h12730 = dollar_stime(sim_hdl);
    else
      DEF_v__h12730 = 2863311530u;
  }
  DEF_v__h12724 = DEF_v__h12730 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_m_slavePortShim_arff_first__1_BITS_92_TO_2_ETC___d226)
      dollar_display(sim_hdl,
		     this,
		     "s,32,5,64",
		     &__str_literal_33,
		     DEF_v__h12724,
		     DEF_target_id__h12383,
		     0llu);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      DEF_v__h12958 = dollar_stime(sim_hdl);
    else
      DEF_v__h12958 = 2863311530u;
  }
  DEF_v__h12952 = DEF_v__h12958 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_28, DEF_v__h12952);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_4, &__str_literal_5);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93___d22);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_8);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29___d23);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_9);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_28_TO_21___d24);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_10);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_11, &__str_literal_12);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_20_TO_18___d25,
		   &__str_literal_13);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_14);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d243)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d244)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d245)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d246)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_19);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d247)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d248)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_22);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h2983);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_23);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_10_TO_8___d44);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_24);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h2991);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_25);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h2995);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_26);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_6, (tUInt8)0u, &__str_literal_13);
    if (DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29_3__ETC___d240)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
  }
  INST_m_slavePortShim_rff.METH_enq(DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93_2__ETC___d274);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      DEF_v__h13191 = dollar_stime(sim_hdl);
    else
      DEF_v__h13191 = 2863311530u;
  DEF_v__h13185 = DEF_v__h13191 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_34, DEF_v__h13185);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_4, &__str_literal_5);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93___d22);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_8);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_92_TO_29___d23);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_9);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_28_TO_21___d24);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_10);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_11, &__str_literal_12);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_20_TO_18___d25,
		   &__str_literal_13);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_14);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d28)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d30)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d32)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d38)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_19);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d40)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d42)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_22);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h2983);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_23);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_10_TO_8___d44);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_24);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h2991);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_25);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h2995);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_26);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_6, (tUInt8)0u, &__str_literal_13);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_35, &__str_literal_36);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_6,
		   DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93___d22);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_37);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_6, DEF_x__h13095);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_38);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d282)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d284)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d287)
      dollar_write(sim_hdl, this, "s", &__str_literal_41);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_42);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_44);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_6, (tUInt8)0u, &__str_literal_13);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
  }
}

void MOD_mkPLIC_16_2_7::RL_m_rl_process_wr_req()
{
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_97_TO_93_0_ETC___d477;
  tUInt32 DEF_source_id_base__h14550;
  tUInt32 DEF_v__h13522;
  tUInt32 DEF_v__h13783;
  tUInt32 DEF_v__h14454;
  tUInt32 DEF_v__h16555;
  tUInt32 DEF_v__h16857;
  tUInt32 DEF_v__h17266;
  tUInt32 DEF_v__h17360;
  tUInt32 DEF_v__h17541;
  tUInt32 DEF_v__h17789;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d307;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d309;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d311;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d317;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d319;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d321;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d330;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d332;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d485;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d487;
  tUInt8 DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d490;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d336;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d337;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d338;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d339;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d340;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d341;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d342;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d343;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d347;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d354;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d381;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d406;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d424;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d431;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d443;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d344;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d360;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d368;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d367;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d376;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d386;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d397;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d396;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d400;
  tUInt8 DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d417;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d460;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d461;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d462;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_17_TO__ETC___d316;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d463;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d464;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BIT_15_18___d320;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d465;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d466;
  tUInt8 DEF_NOT_m_slavePortShim_wff_first__26_BIT_0_29___d331;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d467;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d483;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d456;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d306;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d308;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d310;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d390;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d409;
  tUInt8 DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d446;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d350;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d363;
  tUInt8 DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d471;
  tUInt8 DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d472;
  tUInt8 DEF_SEL_ARR_IF_IF_m_slavePortShim_awff_first__00_B_ETC___d416;
  tUInt8 DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d374;
  tUInt8 DEF_m_slavePortShim_wff_first__26_BIT_0___d329;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BIT_15___d318;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16___d305;
  tUInt8 DEF_x__h14057;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_10_TO_8___d323;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_20_TO_18___d304;
  tUInt8 DEF_value__h13668;
  tUInt8 DEF_value__h13664;
  tUInt8 DEF_value__h13656;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_97_TO_93___d301;
  tUInt8 DEF_m_slavePortShim_wff_first__26_BITS_8_TO_1___d328;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_28_TO_21___d303;
  tUInt32 DEF_wdata32__h13750;
  tUInt32 DEF_source_id__h16972;
  tUInt64 DEF_addr_offset__h13749;
  tUInt64 DEF_m_slavePortShim_wff_first__26_BITS_72_TO_9___d327;
  tUInt64 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29___d302;
  tUInt8 DEF_target_id__h16668;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d349;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d348;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d346;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333;
  tUInt8 DEF_target_id__h14549;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d362;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d361;
  tUInt32 DEF_x__h16631;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d391;
  tUInt8 DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d411;
  tUInt8 DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457;
  DEF_x__h17767 = INST_m_cfg_verbosity.METH_read();
  DEF_m_slavePortShim_awff_first____d300 = INST_m_slavePortShim_awff.METH_first();
  DEF_m_slavePortShim_wff_first____d326 = INST_m_slavePortShim_wff.METH_first();
  DEF_y__h13759 = INST_m_rg_addr_base.METH_read();
  DEF_m_vvrg_ie_1_0__h8981 = INST_m_vvrg_ie_1_0.METH_read();
  DEF_m_vvrg_ie_0_0__h8969 = INST_m_vvrg_ie_0_0.METH_read();
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29___d302 = primExtract64(64u,
									  98u,
									  DEF_m_slavePortShim_awff_first____d300,
									  32u,
									  92u,
									  32u,
									  29u);
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29___d302 < DEF_y__h13759;
  DEF_m_slavePortShim_wff_first__26_BITS_72_TO_9___d327 = primExtract64(64u,
									73u,
									DEF_m_slavePortShim_wff_first____d326,
									32u,
									72u,
									32u,
									9u);
  DEF_addr_offset__h13749 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29___d302 - DEF_y__h13759;
  DEF_x__h16631 = ((((tUInt32)(65535u & (DEF_addr_offset__h13749 >> 16u))) << 16u) | (((tUInt32)((tUInt8)0u)) << 12u)) | (tUInt32)(4095u & DEF_addr_offset__h13749);
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d361 = DEF_addr_offset__h13749 < 12288llu;
  DEF_target_id__h14549 = (tUInt8)((tUInt8)31u & (DEF_addr_offset__h13749 >> 7u));
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d362 = DEF_target_id__h14549 <= (tUInt8)1u;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d346 = DEF_addr_offset__h13749 < 4096llu;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d348 = DEF_addr_offset__h13749 < 8192llu;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d349 = (tUInt8)((tUInt8)31u & DEF_addr_offset__h13749);
  DEF_target_id__h16668 = (tUInt8)((tUInt8)31u & (DEF_addr_offset__h13749 >> 12u));
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d391 = DEF_target_id__h16668 <= (tUInt8)1u;
  DEF_wdata32__h13750 = ((tUInt8)((tUInt8)7u & DEF_addr_offset__h13749)) == (tUInt8)4u ? primExtract32(32u,
												       73u,
												       DEF_m_slavePortShim_wff_first____d326,
												       32u,
												       72u,
												       32u,
												       41u) : primExtract32(32u,
															    73u,
															    DEF_m_slavePortShim_wff_first____d326,
															    32u,
															    40u,
															    32u,
															    9u);
  DEF_source_id__h16972 = (tUInt32)(1023u & DEF_wdata32__h13750);
  DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d411 = DEF_source_id__h16972 <= 1u;
  DEF_m_slavePortShim_awff_first__00_BITS_28_TO_21___d303 = DEF_m_slavePortShim_awff_first____d300.get_bits_in_word8(0u,
														     21u,
														     8u);
  DEF_m_slavePortShim_wff_first__26_BITS_8_TO_1___d328 = DEF_m_slavePortShim_wff_first____d326.get_bits_in_word8(0u,
														 1u,
														 8u);
  DEF_m_slavePortShim_awff_first__00_BITS_97_TO_93___d301 = primExtract8(5u,
									 98u,
									 DEF_m_slavePortShim_awff_first____d300,
									 32u,
									 97u,
									 32u,
									 93u);
  DEF_value__h13656 = DEF_m_slavePortShim_awff_first____d300.get_bits_in_word8(0u, 11u, 4u);
  DEF_value__h13664 = DEF_m_slavePortShim_awff_first____d300.get_bits_in_word8(0u, 4u, 4u);
  DEF_m_slavePortShim_awff_first__00_BITS_20_TO_18___d304 = DEF_m_slavePortShim_awff_first____d300.get_bits_in_word8(0u,
														     18u,
														     3u);
  DEF_value__h13668 = DEF_m_slavePortShim_awff_first____d300.get_bits_in_word8(0u, 0u, 4u);
  DEF_m_slavePortShim_awff_first__00_BITS_10_TO_8___d323 = DEF_m_slavePortShim_awff_first____d300.get_bits_in_word8(0u,
														    8u,
														    3u);
  DEF_x__h14057 = (tUInt8)((tUInt8)7u & DEF_wdata32__h13750);
  DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16___d305 = DEF_m_slavePortShim_awff_first____d300.get_bits_in_word8(0u,
														     16u,
														     2u);
  DEF_m_slavePortShim_awff_first__00_BIT_15___d318 = DEF_m_slavePortShim_awff_first____d300.get_bits_in_word8(0u,
													      15u,
													      1u);
  DEF_m_slavePortShim_wff_first__26_BIT_0___d329 = DEF_m_slavePortShim_wff_first____d326.get_bits_in_word8(0u,
													   0u,
													   1u);
  DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d374 = (tUInt8)((tUInt8)1u & DEF_wdata32__h13750);
  switch (DEF_target_id__h16668) {
  case (tUInt8)0u:
    DEF_SEL_ARR_IF_IF_m_slavePortShim_awff_first__00_B_ETC___d416 = DEF_m_vvrg_ie_0_0__h8969;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_IF_IF_m_slavePortShim_awff_first__00_B_ETC___d416 = DEF_m_vvrg_ie_1_0__h8981;
    break;
  default:
    DEF_SEL_ARR_IF_IF_m_slavePortShim_awff_first__00_B_ETC___d416 = (tUInt8)0u;
  }
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d350 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d349 == (tUInt8)0u;
  DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d471 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d391 ? (tUInt8)0u : (tUInt8)2u;
  switch (DEF_x__h16631) {
  case 2097152u:
  case 2097156u:
    DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d472 = DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d471;
    break;
  default:
    DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d472 = (tUInt8)2u;
  }
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d363 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d350 && DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d362;
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d446 = !DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d350;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d409 = DEF_x__h16631 == 2097156u;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d390 = DEF_x__h16631 == 2097152u;
  DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d310 = DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16___d305 == (tUInt8)2u;
  DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d308 = DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16___d305 == (tUInt8)1u;
  DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d306 = DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16___d305 == (tUInt8)0u;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d456 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d346 || (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d348 ? DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d446 : (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d361 ? DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d446 || !DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d362 : (!DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d390 && !DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d409) || !DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d391));
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333 || DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d456;
  DEF_NOT_m_slavePortShim_wff_first__26_BIT_0_29___d331 = !DEF_m_slavePortShim_wff_first__26_BIT_0___d329;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d467 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457 && DEF_NOT_m_slavePortShim_wff_first__26_BIT_0_29___d331;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d466 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457 && DEF_m_slavePortShim_wff_first__26_BIT_0___d329;
  DEF_NOT_m_slavePortShim_awff_first__00_BIT_15_18___d320 = !DEF_m_slavePortShim_awff_first__00_BIT_15___d318;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d465 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457 && DEF_NOT_m_slavePortShim_awff_first__00_BIT_15_18___d320;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d464 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457 && DEF_m_slavePortShim_awff_first__00_BIT_15___d318;
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_17_TO__ETC___d316 = !DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d306 && (!DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d308 && !DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d310);
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d463 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457 && DEF_NOT_m_slavePortShim_awff_first__00_BITS_17_TO__ETC___d316;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d462 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457 && DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d310;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d461 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457 && DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d308;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d460 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457 && DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d306;
  DEF_NOT_m_cfg_verbosity_read_EQ_0___d6 = !(DEF_x__h17767 == (tUInt8)0u);
  DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d417 = DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d411 && DEF_SEL_ARR_IF_IF_m_slavePortShim_awff_first__00_B_ETC___d416;
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d386 = !DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d361;
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d360 = !DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d348;
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d344 = !DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333;
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d347 = !DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d346;
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d483 = DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d347 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d348 ? DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d350 : (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d361 ? DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d363 : (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d390 || DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d409) && DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d391));
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d396 = DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d344 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d347 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d360 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d386 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d390 && DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d391))));
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d400 = DEF_target_id__h16668 == (tUInt8)1u && DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d396;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d397 = DEF_target_id__h16668 == (tUInt8)0u && DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d396;
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d367 = DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d344 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d347 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d360 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d361 && DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d363)));
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d376 = DEF_target_id__h14549 == (tUInt8)1u && DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d367;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d368 = DEF_target_id__h14549 == (tUInt8)0u && DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d367;
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d443 = DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d344 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d347 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d360 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d386 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d409 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d391 && ((!DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d411 || !DEF_SEL_ARR_IF_IF_m_slavePortShim_awff_first__00_B_ETC___d416) && DEF_NOT_m_cfg_verbosity_read_EQ_0___d6))))));
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d431 = DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d344 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d347 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d360 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d386 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d409 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d391 && (DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d417 && DEF_NOT_m_cfg_verbosity_read_EQ_0___d6))))));
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d424 = DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d344 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d347 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d360 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d386 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d409 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d391 && (DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d417 && DEF_source_id__h16972 == 0u))))));
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d406 = DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d344 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d347 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d360 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d386 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d390 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d391 && DEF_NOT_m_cfg_verbosity_read_EQ_0___d6)))));
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d381 = DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d344 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d347 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d360 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d361 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d363 && DEF_NOT_m_cfg_verbosity_read_EQ_0___d6))));
  DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d354 = DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d344 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d347 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d348 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d350 && DEF_NOT_m_cfg_verbosity_read_EQ_0___d6)));
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d343 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333 && DEF_NOT_m_slavePortShim_wff_first__26_BIT_0_29___d331;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d342 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333 && DEF_m_slavePortShim_wff_first__26_BIT_0___d329;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d341 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333 && DEF_NOT_m_slavePortShim_awff_first__00_BIT_15_18___d320;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d340 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333 && DEF_m_slavePortShim_awff_first__00_BIT_15___d318;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d339 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333 && DEF_NOT_m_slavePortShim_awff_first__00_BITS_17_TO__ETC___d316;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d338 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333 && DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d310;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d337 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333 && DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d308;
  DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d336 = DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333 && DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d306;
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 = !(DEF_x__h17767 <= (tUInt8)1u);
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d490 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457 && (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333 || DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d483));
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d487 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d344 && DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d456);
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d485 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d344 && DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d483);
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d332 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && DEF_NOT_m_slavePortShim_wff_first__26_BIT_0_29___d331;
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d330 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && DEF_m_slavePortShim_wff_first__26_BIT_0___d329;
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d321 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && DEF_NOT_m_slavePortShim_awff_first__00_BIT_15_18___d320;
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d319 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && DEF_m_slavePortShim_awff_first__00_BIT_15___d318;
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d317 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && DEF_NOT_m_slavePortShim_awff_first__00_BITS_17_TO__ETC___d316;
  DEF_source_id_base__h14550 = 1023u & ((((tUInt32)(DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d349)) << 5u) | (tUInt32)((tUInt8)0u));
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d311 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d310;
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d309 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d308;
  DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d307 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 && DEF_m_slavePortShim_awff_first__00_BITS_17_TO_16_0_ETC___d306;
  DEF_m_slavePortShim_awff_first__00_BITS_97_TO_93_0_ETC___d477 = (tUInt8)127u & ((DEF_m_slavePortShim_awff_first__00_BITS_97_TO_93___d301 << 2u) | (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333 ? (tUInt8)3u : (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d346 ? (tUInt8)2u : (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d348 ? (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d350 ? (tUInt8)0u : (tUInt8)2u) : (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d361 ? (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d363 ? (tUInt8)0u : (tUInt8)2u) : DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d472)))));
  INST_m_slavePortShim_awff.METH_deq();
  INST_m_slavePortShim_wff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      DEF_v__h13528 = dollar_stime(sim_hdl);
    else
      DEF_v__h13528 = 2863311530u;
  DEF_v__h13522 = DEF_v__h13528 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_45, DEF_v__h13522);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_46, &__str_literal_47);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_97_TO_93___d301);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_48);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29___d302);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_49);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_28_TO_21___d303);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_50);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_11, &__str_literal_12);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_20_TO_18___d304,
		   &__str_literal_13);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_51);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d307)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d309)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d311)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_52);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d319)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d321)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_53);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h13656);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_54);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_10_TO_8___d323);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_55);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h13664);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_56);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h13668);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_57);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_6, (tUInt8)0u, &__str_literal_13);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_3);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_58, &__str_literal_59);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_6,
		   DEF_m_slavePortShim_wff_first__26_BITS_72_TO_9___d327);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_60);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_6,
		   DEF_m_slavePortShim_wff_first__26_BITS_8_TO_1___d328);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_61);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d330)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d332)
      dollar_write(sim_hdl, this, "s", &__str_literal_62);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_63);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_6, (tUInt8)0u, &__str_literal_13);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      DEF_v__h13789 = dollar_stime(sim_hdl);
    else
      DEF_v__h13789 = 2863311530u;
  }
  DEF_v__h13783 = DEF_v__h13789 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_64, DEF_v__h13783);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_46, &__str_literal_47);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_97_TO_93___d301);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_48);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29___d302);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_49);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_28_TO_21___d303);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_50);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_11, &__str_literal_12);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_20_TO_18___d304,
		   &__str_literal_13);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_51);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d336)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d337)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d338)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d339)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_52);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d340)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d341)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_53);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h13656);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_54);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_10_TO_8___d323);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_55);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h13664);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_56);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h13668);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_57);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_6, (tUInt8)0u, &__str_literal_13);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_58, &__str_literal_59);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_6,
		   DEF_m_slavePortShim_wff_first__26_BITS_72_TO_9___d327);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_60);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_6,
		   DEF_m_slavePortShim_wff_first__26_BITS_8_TO_1___d328);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_61);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d342)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d343)
      dollar_write(sim_hdl, this, "s", &__str_literal_62);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_63);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_6, (tUInt8)0u, &__str_literal_13);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d333)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d354)
      DEF_v__h14460 = dollar_stime(sim_hdl);
    else
      DEF_v__h14460 = 2863311530u;
  }
  DEF_v__h14454 = DEF_v__h14460 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d354)
      dollar_display(sim_hdl,
		     this,
		     "s,32,10",
		     &__str_literal_65,
		     DEF_v__h14454,
		     DEF_source_id_base__h14550);
  if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d368)
    INST_m_vvrg_ie_0_0.METH_write(DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d374);
  if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d376)
    INST_m_vvrg_ie_1_0.METH_write(DEF_IF_m_slavePortShim_awff_first__00_BITS_92_TO_2_ETC___d374);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d381)
      DEF_v__h16561 = dollar_stime(sim_hdl);
    else
      DEF_v__h16561 = 2863311530u;
  DEF_v__h16555 = DEF_v__h16561 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d381)
      dollar_display(sim_hdl,
		     this,
		     "s,32,5,10,32",
		     &__str_literal_66,
		     DEF_v__h16555,
		     DEF_target_id__h14549,
		     DEF_source_id_base__h14550,
		     DEF_wdata32__h13750);
  if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d397)
    INST_m_vrg_target_threshold_0.METH_write(DEF_x__h14057);
  if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d400)
    INST_m_vrg_target_threshold_1.METH_write(DEF_x__h14057);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d406)
      DEF_v__h16863 = dollar_stime(sim_hdl);
    else
      DEF_v__h16863 = 2863311530u;
  DEF_v__h16857 = DEF_v__h16863 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d406)
      dollar_display(sim_hdl,
		     this,
		     "s,32,5,32",
		     &__str_literal_67,
		     DEF_v__h16857,
		     DEF_target_id__h16668,
		     DEF_wdata32__h13750);
  if (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d424)
    INST_m_vrg_source_busy_0.METH_write((tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d431)
      DEF_v__h17272 = dollar_stime(sim_hdl);
    else
      DEF_v__h17272 = 2863311530u;
  DEF_v__h17266 = DEF_v__h17272 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d431)
      dollar_display(sim_hdl,
		     this,
		     "s,32,5,10",
		     &__str_literal_68,
		     DEF_v__h17266,
		     DEF_target_id__h16668,
		     DEF_source_id__h16972);
    if (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d443)
      DEF_v__h17366 = dollar_stime(sim_hdl);
    else
      DEF_v__h17366 = 2863311530u;
  }
  DEF_v__h17360 = DEF_v__h17366 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_m_slavePortShim_awff_first__00_BITS_92_TO__ETC___d443)
      dollar_display(sim_hdl,
		     this,
		     "s,32,5,10",
		     &__str_literal_69,
		     DEF_v__h17360,
		     DEF_target_id__h16668,
		     DEF_source_id__h16972);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      DEF_v__h17547 = dollar_stime(sim_hdl);
    else
      DEF_v__h17547 = 2863311530u;
  }
  DEF_v__h17541 = DEF_v__h17547 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_64, DEF_v__h17541);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_46, &__str_literal_47);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_97_TO_93___d301);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_48);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29___d302);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_49);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_28_TO_21___d303);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_50);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_11, &__str_literal_12);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_20_TO_18___d304,
		   &__str_literal_13);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_51);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d460)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d461)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d462)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d463)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_52);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d464)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d465)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_53);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h13656);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_54);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_10_TO_8___d323);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_55);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h13664);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_56);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h13668);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_57);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_6, (tUInt8)0u, &__str_literal_13);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_58, &__str_literal_59);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_6,
		   DEF_m_slavePortShim_wff_first__26_BITS_72_TO_9___d327);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_60);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_6,
		   DEF_m_slavePortShim_wff_first__26_BITS_8_TO_1___d328);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_61);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d466)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d467)
      dollar_write(sim_hdl, this, "s", &__str_literal_62);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_63);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_6, (tUInt8)0u, &__str_literal_13);
    if (DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29_0_ETC___d457)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
  }
  INST_m_slavePortShim_bff.METH_enq(DEF_m_slavePortShim_awff_first__00_BITS_97_TO_93_0_ETC___d477);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      DEF_v__h17795 = dollar_stime(sim_hdl);
    else
      DEF_v__h17795 = 2863311530u;
  DEF_v__h17789 = DEF_v__h17795 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_70, DEF_v__h17789);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_46, &__str_literal_47);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_97_TO_93___d301);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_48);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_92_TO_29___d302);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_49);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_28_TO_21___d303);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_50);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_11, &__str_literal_12);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,3,s",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_20_TO_18___d304,
		   &__str_literal_13);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_51);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d307)
      dollar_write(sim_hdl, this, "s", &__str_literal_15);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d309)
      dollar_write(sim_hdl, this, "s", &__str_literal_16);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d311)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d317)
      dollar_write(sim_hdl, this, "s", &__str_literal_18);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_52);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d319)
      dollar_write(sim_hdl, this, "s", &__str_literal_20);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d321)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_53);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h13656);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_54);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,3",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_10_TO_8___d323);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_55);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h13664);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_56);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,4", &__str_literal_6, DEF_value__h13668);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_57);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_6, (tUInt8)0u, &__str_literal_13);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_58, &__str_literal_59);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,64",
		   &__str_literal_6,
		   DEF_m_slavePortShim_wff_first__26_BITS_72_TO_9___d327);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_60);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,8",
		   &__str_literal_6,
		   DEF_m_slavePortShim_wff_first__26_BITS_8_TO_1___d328);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_61);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d330)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d332)
      dollar_write(sim_hdl, this, "s", &__str_literal_62);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_63);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_6, (tUInt8)0u, &__str_literal_13);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_71, &__str_literal_72);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl,
		   this,
		   "s,5",
		   &__str_literal_6,
		   DEF_m_slavePortShim_awff_first__00_BITS_97_TO_93___d301);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_73);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d485)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_NOT_m_s_ETC___d487)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7_8_AND_m_slave_ETC___d490)
      dollar_write(sim_hdl, this, "s", &__str_literal_41);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_7, &__str_literal_74);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s,0,s", &__str_literal_6, (tUInt8)0u, &__str_literal_13);
    if (DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
  }
}


/* Methods */

tUInt8 MOD_mkPLIC_16_2_7::METH_v_targets_0_m_eip()
{
  tUInt8 PORT_v_targets_0_m_eip;
  PORT_v_targets_0_m_eip = (tUInt8)0u;
  return PORT_v_targets_0_m_eip;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_v_targets_0_m_eip()
{
  tUInt8 PORT_RDY_v_targets_0_m_eip;
  tUInt8 DEF_CAN_FIRE_v_targets_0_m_eip;
  DEF_CAN_FIRE_v_targets_0_m_eip = (tUInt8)1u;
  PORT_RDY_v_targets_0_m_eip = DEF_CAN_FIRE_v_targets_0_m_eip;
  return PORT_RDY_v_targets_0_m_eip;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_v_targets_1_m_eip()
{
  tUInt8 PORT_v_targets_1_m_eip;
  PORT_v_targets_1_m_eip = (tUInt8)0u;
  return PORT_v_targets_1_m_eip;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_v_targets_1_m_eip()
{
  tUInt8 PORT_RDY_v_targets_1_m_eip;
  tUInt8 DEF_CAN_FIRE_v_targets_1_m_eip;
  DEF_CAN_FIRE_v_targets_1_m_eip = (tUInt8)1u;
  PORT_RDY_v_targets_1_m_eip = DEF_CAN_FIRE_v_targets_1_m_eip;
  return PORT_RDY_v_targets_1_m_eip;
}

void MOD_mkPLIC_16_2_7::METH_set_verbosity(tUInt8 ARG_set_verbosity_verbosity)
{
  INST_m_cfg_verbosity.METH_write(ARG_set_verbosity_verbosity);
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_set_verbosity()
{
  tUInt8 DEF_CAN_FIRE_set_verbosity;
  tUInt8 PORT_RDY_set_verbosity;
  DEF_CAN_FIRE_set_verbosity = (tUInt8)1u;
  PORT_RDY_set_verbosity = DEF_CAN_FIRE_set_verbosity;
  return PORT_RDY_set_verbosity;
}

void MOD_mkPLIC_16_2_7::METH_show_PLIC_state()
{
  tUInt8 DEF_m_vrg_source_busy_0__h18444;
  tUInt8 DEF__read__h1152;
  tUInt32 DEF_signed_0___d493;
  tUInt32 DEF_signed_1___d494;
  DEF_signed_1___d494 = 1u;
  DEF_signed_0___d493 = 0u;
  DEF__read__h1316 = INST_m_vrg_target_threshold_1.METH_read();
  DEF__read__h1285 = INST_m_vrg_target_threshold_0.METH_read();
  DEF__read__h1152 = INST_m_vrg_source_prio_0.METH_read();
  DEF_m_vvrg_ie_0_0__h8969 = INST_m_vvrg_ie_0_0.METH_read();
  DEF_m_vvrg_ie_1_0__h8981 = INST_m_vvrg_ie_1_0.METH_read();
  DEF_m_vrg_source_busy_0__h18444 = INST_m_vrg_source_busy_0.METH_read();
  DEF_m_vrg_source_ip_0_read____d71 = INST_m_vrg_source_ip_0.METH_read();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s", &__str_literal_75);
    dollar_write(sim_hdl, this, "s", &__str_literal_76);
    dollar_write(sim_hdl, this, "s,1", &__str_literal_77, DEF_m_vrg_source_ip_0_read____d71);
    dollar_display(sim_hdl, this, "s", &__str_literal_78);
    dollar_write(sim_hdl, this, "s", &__str_literal_79);
    dollar_write(sim_hdl, this, "s,3", &__str_literal_77, DEF__read__h1152);
    dollar_display(sim_hdl, this, "s", &__str_literal_78);
    dollar_write(sim_hdl, this, "s", &__str_literal_80);
    dollar_write(sim_hdl, this, "s,1", &__str_literal_77, DEF_m_vrg_source_busy_0__h18444);
    dollar_display(sim_hdl, this, "s", &__str_literal_78);
    dollar_write(sim_hdl, this, "s,-32", &__str_literal_81, DEF_signed_0___d493);
    dollar_write(sim_hdl, this, "s,1", &__str_literal_77, DEF_m_vvrg_ie_0_0__h8969);
    dollar_display(sim_hdl,
		   this,
		   "s,3,3,0",
		   &__str_literal_82,
		   (tUInt8)0u,
		   DEF__read__h1285,
		   (tUInt8)0u);
    dollar_write(sim_hdl, this, "s,-32", &__str_literal_81, DEF_signed_1___d494);
    dollar_write(sim_hdl, this, "s,1", &__str_literal_77, DEF_m_vvrg_ie_1_0__h8981);
    dollar_display(sim_hdl,
		   this,
		   "s,3,3,0",
		   &__str_literal_82,
		   (tUInt8)0u,
		   DEF__read__h1316,
		   (tUInt8)0u);
  }
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_show_PLIC_state()
{
  tUInt8 DEF_CAN_FIRE_show_PLIC_state;
  tUInt8 PORT_RDY_show_PLIC_state;
  DEF_CAN_FIRE_show_PLIC_state = (tUInt8)1u;
  PORT_RDY_show_PLIC_state = DEF_CAN_FIRE_show_PLIC_state;
  return PORT_RDY_show_PLIC_state;
}

void MOD_mkPLIC_16_2_7::METH_server_reset_request_put(tUInt8 ARG_server_reset_request_put)
{
  INST_m_f_reset_reqs.METH_enq();
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_server_reset_request_put()
{
  tUInt8 DEF_CAN_FIRE_server_reset_request_put;
  tUInt8 PORT_RDY_server_reset_request_put;
  DEF_CAN_FIRE_server_reset_request_put = INST_m_f_reset_reqs.METH_i_notFull();
  PORT_RDY_server_reset_request_put = DEF_CAN_FIRE_server_reset_request_put;
  return PORT_RDY_server_reset_request_put;
}

void MOD_mkPLIC_16_2_7::METH_server_reset_response_get()
{
  INST_m_f_reset_rsps.METH_deq();
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_server_reset_response_get()
{
  tUInt8 DEF_CAN_FIRE_server_reset_response_get;
  tUInt8 PORT_RDY_server_reset_response_get;
  DEF_CAN_FIRE_server_reset_response_get = INST_m_f_reset_rsps.METH_i_notEmpty();
  PORT_RDY_server_reset_response_get = DEF_CAN_FIRE_server_reset_response_get;
  return PORT_RDY_server_reset_response_get;
}

void MOD_mkPLIC_16_2_7::METH_set_addr_map(tUInt64 ARG_set_addr_map_addr_base,
					  tUInt64 ARG_set_addr_map_addr_lim)
{
  tUInt32 DEF_v__h19016;
  tUInt32 DEF_v__h19122;
  tUInt32 DEF_v__h19249;
  tUInt8 DEF_NOT_set_addr_map_addr_base_BITS_1_TO_0_95_EQ_0_96___d497;
  tUInt8 DEF_NOT_set_addr_map_addr_lim_BITS_1_TO_0_00_EQ_0_01___d502;
  tUInt8 DEF_x__h18971;
  tUInt8 DEF_x__h19081;
  DEF_x__h17767 = INST_m_cfg_verbosity.METH_read();
  DEF_x__h19081 = (tUInt8)((tUInt8)3u & ARG_set_addr_map_addr_lim);
  DEF_x__h18971 = (tUInt8)((tUInt8)3u & ARG_set_addr_map_addr_base);
  DEF_NOT_m_cfg_verbosity_read_EQ_0___d6 = !(DEF_x__h17767 == (tUInt8)0u);
  DEF_NOT_set_addr_map_addr_lim_BITS_1_TO_0_00_EQ_0_01___d502 = !(DEF_x__h19081 == (tUInt8)0u);
  DEF_NOT_set_addr_map_addr_base_BITS_1_TO_0_95_EQ_0_96___d497 = !(DEF_x__h18971 == (tUInt8)0u);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_set_addr_map_addr_base_BITS_1_TO_0_95_EQ_0_96___d497)
      DEF_v__h19022 = dollar_stime(sim_hdl);
    else
      DEF_v__h19022 = 2863311530u;
  DEF_v__h19016 = DEF_v__h19022 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_set_addr_map_addr_base_BITS_1_TO_0_95_EQ_0_96___d497)
      dollar_display(sim_hdl,
		     this,
		     "s,32,64",
		     &__str_literal_83,
		     DEF_v__h19016,
		     ARG_set_addr_map_addr_base);
    if (DEF_NOT_set_addr_map_addr_lim_BITS_1_TO_0_00_EQ_0_01___d502)
      DEF_v__h19128 = dollar_stime(sim_hdl);
    else
      DEF_v__h19128 = 2863311530u;
  }
  DEF_v__h19122 = DEF_v__h19128 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_set_addr_map_addr_lim_BITS_1_TO_0_00_EQ_0_01___d502)
      dollar_display(sim_hdl,
		     this,
		     "s,32,64",
		     &__str_literal_84,
		     DEF_v__h19122,
		     ARG_set_addr_map_addr_lim);
  INST_m_rg_addr_base.METH_write(ARG_set_addr_map_addr_base);
  INST_m_rg_addr_lim.METH_write(ARG_set_addr_map_addr_lim);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_m_cfg_verbosity_read_EQ_0___d6)
      DEF_v__h19255 = dollar_stime(sim_hdl);
    else
      DEF_v__h19255 = 2863311530u;
  DEF_v__h19249 = DEF_v__h19255 / 10u;
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_m_cfg_verbosity_read_EQ_0___d6)
      dollar_display(sim_hdl,
		     this,
		     "s,32,64,64",
		     &__str_literal_85,
		     DEF_v__h19249,
		     ARG_set_addr_map_addr_base,
		     ARG_set_addr_map_addr_lim);
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_set_addr_map()
{
  tUInt8 DEF_CAN_FIRE_set_addr_map;
  tUInt8 PORT_RDY_set_addr_map;
  DEF_CAN_FIRE_set_addr_map = (tUInt8)1u;
  PORT_RDY_set_addr_map = DEF_CAN_FIRE_set_addr_map;
  return PORT_RDY_set_addr_map;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_axi4_slave_aw_canPut()
{
  tUInt8 PORT_axi4_slave_aw_canPut;
  PORT_axi4_slave_aw_canPut = INST_m_slavePortShim_awff.METH_notFull();
  return PORT_axi4_slave_aw_canPut;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_axi4_slave_aw_canPut()
{
  tUInt8 PORT_RDY_axi4_slave_aw_canPut;
  tUInt8 DEF_CAN_FIRE_axi4_slave_aw_canPut;
  DEF_CAN_FIRE_axi4_slave_aw_canPut = (tUInt8)1u;
  PORT_RDY_axi4_slave_aw_canPut = DEF_CAN_FIRE_axi4_slave_aw_canPut;
  return PORT_RDY_axi4_slave_aw_canPut;
}

void MOD_mkPLIC_16_2_7::METH_axi4_slave_aw_put(tUWide ARG_axi4_slave_aw_put_val)
{
  PORT_axi4_slave_aw_put_val = ARG_axi4_slave_aw_put_val;
  INST_m_slavePortShim_awff.METH_enq(ARG_axi4_slave_aw_put_val);
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_axi4_slave_aw_put()
{
  tUInt8 DEF_CAN_FIRE_axi4_slave_aw_put;
  tUInt8 PORT_RDY_axi4_slave_aw_put;
  DEF_CAN_FIRE_axi4_slave_aw_put = INST_m_slavePortShim_awff.METH_i_notFull();
  PORT_RDY_axi4_slave_aw_put = DEF_CAN_FIRE_axi4_slave_aw_put;
  return PORT_RDY_axi4_slave_aw_put;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_axi4_slave_w_canPut()
{
  tUInt8 PORT_axi4_slave_w_canPut;
  PORT_axi4_slave_w_canPut = INST_m_slavePortShim_wff.METH_notFull();
  return PORT_axi4_slave_w_canPut;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_axi4_slave_w_canPut()
{
  tUInt8 PORT_RDY_axi4_slave_w_canPut;
  tUInt8 DEF_CAN_FIRE_axi4_slave_w_canPut;
  DEF_CAN_FIRE_axi4_slave_w_canPut = (tUInt8)1u;
  PORT_RDY_axi4_slave_w_canPut = DEF_CAN_FIRE_axi4_slave_w_canPut;
  return PORT_RDY_axi4_slave_w_canPut;
}

void MOD_mkPLIC_16_2_7::METH_axi4_slave_w_put(tUWide ARG_axi4_slave_w_put_val)
{
  PORT_axi4_slave_w_put_val = ARG_axi4_slave_w_put_val;
  INST_m_slavePortShim_wff.METH_enq(ARG_axi4_slave_w_put_val);
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_axi4_slave_w_put()
{
  tUInt8 DEF_CAN_FIRE_axi4_slave_w_put;
  tUInt8 PORT_RDY_axi4_slave_w_put;
  DEF_CAN_FIRE_axi4_slave_w_put = INST_m_slavePortShim_wff.METH_i_notFull();
  PORT_RDY_axi4_slave_w_put = DEF_CAN_FIRE_axi4_slave_w_put;
  return PORT_RDY_axi4_slave_w_put;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_axi4_slave_b_canPeek()
{
  tUInt8 PORT_axi4_slave_b_canPeek;
  PORT_axi4_slave_b_canPeek = INST_m_slavePortShim_bff.METH_notEmpty();
  return PORT_axi4_slave_b_canPeek;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_axi4_slave_b_canPeek()
{
  tUInt8 PORT_RDY_axi4_slave_b_canPeek;
  tUInt8 DEF_CAN_FIRE_axi4_slave_b_canPeek;
  DEF_CAN_FIRE_axi4_slave_b_canPeek = (tUInt8)1u;
  PORT_RDY_axi4_slave_b_canPeek = DEF_CAN_FIRE_axi4_slave_b_canPeek;
  return PORT_RDY_axi4_slave_b_canPeek;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_axi4_slave_b_peek()
{
  tUInt8 PORT_axi4_slave_b_peek;
  PORT_axi4_slave_b_peek = INST_m_slavePortShim_bff.METH_first();
  return PORT_axi4_slave_b_peek;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_axi4_slave_b_peek()
{
  tUInt8 DEF_CAN_FIRE_axi4_slave_b_peek;
  tUInt8 PORT_RDY_axi4_slave_b_peek;
  DEF_m_slavePortShim_bff_i_notEmpty____d507 = INST_m_slavePortShim_bff.METH_i_notEmpty();
  DEF_CAN_FIRE_axi4_slave_b_peek = DEF_m_slavePortShim_bff_i_notEmpty____d507;
  PORT_RDY_axi4_slave_b_peek = DEF_CAN_FIRE_axi4_slave_b_peek;
  return PORT_RDY_axi4_slave_b_peek;
}

void MOD_mkPLIC_16_2_7::METH_axi4_slave_b_drop()
{
  INST_m_slavePortShim_bff.METH_deq();
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_axi4_slave_b_drop()
{
  tUInt8 DEF_CAN_FIRE_axi4_slave_b_drop;
  tUInt8 PORT_RDY_axi4_slave_b_drop;
  DEF_m_slavePortShim_bff_i_notEmpty____d507 = INST_m_slavePortShim_bff.METH_i_notEmpty();
  DEF_CAN_FIRE_axi4_slave_b_drop = DEF_m_slavePortShim_bff_i_notEmpty____d507;
  PORT_RDY_axi4_slave_b_drop = DEF_CAN_FIRE_axi4_slave_b_drop;
  return PORT_RDY_axi4_slave_b_drop;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_axi4_slave_ar_canPut()
{
  tUInt8 PORT_axi4_slave_ar_canPut;
  PORT_axi4_slave_ar_canPut = INST_m_slavePortShim_arff.METH_notFull();
  return PORT_axi4_slave_ar_canPut;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_axi4_slave_ar_canPut()
{
  tUInt8 PORT_RDY_axi4_slave_ar_canPut;
  tUInt8 DEF_CAN_FIRE_axi4_slave_ar_canPut;
  DEF_CAN_FIRE_axi4_slave_ar_canPut = (tUInt8)1u;
  PORT_RDY_axi4_slave_ar_canPut = DEF_CAN_FIRE_axi4_slave_ar_canPut;
  return PORT_RDY_axi4_slave_ar_canPut;
}

void MOD_mkPLIC_16_2_7::METH_axi4_slave_ar_put(tUWide ARG_axi4_slave_ar_put_val)
{
  PORT_axi4_slave_ar_put_val = ARG_axi4_slave_ar_put_val;
  INST_m_slavePortShim_arff.METH_enq(ARG_axi4_slave_ar_put_val);
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_axi4_slave_ar_put()
{
  tUInt8 DEF_CAN_FIRE_axi4_slave_ar_put;
  tUInt8 PORT_RDY_axi4_slave_ar_put;
  DEF_CAN_FIRE_axi4_slave_ar_put = INST_m_slavePortShim_arff.METH_i_notFull();
  PORT_RDY_axi4_slave_ar_put = DEF_CAN_FIRE_axi4_slave_ar_put;
  return PORT_RDY_axi4_slave_ar_put;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_axi4_slave_r_canPeek()
{
  tUInt8 PORT_axi4_slave_r_canPeek;
  PORT_axi4_slave_r_canPeek = INST_m_slavePortShim_rff.METH_notEmpty();
  return PORT_axi4_slave_r_canPeek;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_axi4_slave_r_canPeek()
{
  tUInt8 PORT_RDY_axi4_slave_r_canPeek;
  tUInt8 DEF_CAN_FIRE_axi4_slave_r_canPeek;
  DEF_CAN_FIRE_axi4_slave_r_canPeek = (tUInt8)1u;
  PORT_RDY_axi4_slave_r_canPeek = DEF_CAN_FIRE_axi4_slave_r_canPeek;
  return PORT_RDY_axi4_slave_r_canPeek;
}

tUWide MOD_mkPLIC_16_2_7::METH_axi4_slave_r_peek()
{
  PORT_axi4_slave_r_peek = INST_m_slavePortShim_rff.METH_first();
  return PORT_axi4_slave_r_peek;
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_axi4_slave_r_peek()
{
  tUInt8 DEF_CAN_FIRE_axi4_slave_r_peek;
  tUInt8 PORT_RDY_axi4_slave_r_peek;
  DEF_m_slavePortShim_rff_i_notEmpty____d508 = INST_m_slavePortShim_rff.METH_i_notEmpty();
  DEF_CAN_FIRE_axi4_slave_r_peek = DEF_m_slavePortShim_rff_i_notEmpty____d508;
  PORT_RDY_axi4_slave_r_peek = DEF_CAN_FIRE_axi4_slave_r_peek;
  return PORT_RDY_axi4_slave_r_peek;
}

void MOD_mkPLIC_16_2_7::METH_axi4_slave_r_drop()
{
  INST_m_slavePortShim_rff.METH_deq();
}

tUInt8 MOD_mkPLIC_16_2_7::METH_RDY_axi4_slave_r_drop()
{
  tUInt8 DEF_CAN_FIRE_axi4_slave_r_drop;
  tUInt8 PORT_RDY_axi4_slave_r_drop;
  DEF_m_slavePortShim_rff_i_notEmpty____d508 = INST_m_slavePortShim_rff.METH_i_notEmpty();
  DEF_CAN_FIRE_axi4_slave_r_drop = DEF_m_slavePortShim_rff_i_notEmpty____d508;
  PORT_RDY_axi4_slave_r_drop = DEF_CAN_FIRE_axi4_slave_r_drop;
  return PORT_RDY_axi4_slave_r_drop;
}


/* Reset routines */

void MOD_mkPLIC_16_2_7::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_m_vvrg_ie_1_0.reset_RST(ARG_rst_in);
  INST_m_vvrg_ie_0_0.reset_RST(ARG_rst_in);
  INST_m_vrg_target_threshold_1.reset_RST(ARG_rst_in);
  INST_m_vrg_target_threshold_0.reset_RST(ARG_rst_in);
  INST_m_vrg_source_prio_0.reset_RST(ARG_rst_in);
  INST_m_vrg_source_ip_0.reset_RST(ARG_rst_in);
  INST_m_vrg_source_busy_0.reset_RST(ARG_rst_in);
  INST_m_slavePortShim_wff.reset_RST(ARG_rst_in);
  INST_m_slavePortShim_rff.reset_RST(ARG_rst_in);
  INST_m_slavePortShim_bff.reset_RST(ARG_rst_in);
  INST_m_slavePortShim_awff.reset_RST(ARG_rst_in);
  INST_m_slavePortShim_arff.reset_RST(ARG_rst_in);
  INST_m_f_reset_rsps.reset_RST(ARG_rst_in);
  INST_m_f_reset_reqs.reset_RST(ARG_rst_in);
  INST_m_cfg_verbosity.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkPLIC_16_2_7::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkPLIC_16_2_7::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_m_cfg_verbosity.dump_state(indent + 2u);
  INST_m_f_reset_reqs.dump_state(indent + 2u);
  INST_m_f_reset_rsps.dump_state(indent + 2u);
  INST_m_rg_addr_base.dump_state(indent + 2u);
  INST_m_rg_addr_lim.dump_state(indent + 2u);
  INST_m_slavePortShim_arff.dump_state(indent + 2u);
  INST_m_slavePortShim_awff.dump_state(indent + 2u);
  INST_m_slavePortShim_bff.dump_state(indent + 2u);
  INST_m_slavePortShim_rff.dump_state(indent + 2u);
  INST_m_slavePortShim_wff.dump_state(indent + 2u);
  INST_m_vrg_source_busy_0.dump_state(indent + 2u);
  INST_m_vrg_source_ip_0.dump_state(indent + 2u);
  INST_m_vrg_source_prio_0.dump_state(indent + 2u);
  INST_m_vrg_target_threshold_0.dump_state(indent + 2u);
  INST_m_vrg_target_threshold_1.dump_state(indent + 2u);
  INST_m_vvrg_ie_0_0.dump_state(indent + 2u);
  INST_m_vvrg_ie_1_0.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkPLIC_16_2_7::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 58u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_cfg_verbosity_read_EQ_0___d6", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_m_cfg_verbosity_read_ULE_1_7___d18", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h1285", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h1316", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_slavePortShim_arff_first__1_BITS_97_TO_93_2__ETC___d274", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_slavePortShim_arff_first____d21", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_slavePortShim_awff_first____d300", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_slavePortShim_bff_i_notEmpty____d507", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_slavePortShim_rff_i_notEmpty____d508", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_slavePortShim_wff_first____d326", 73u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_vrg_source_ip_0_read____d71", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_vvrg_ie_0_0__h8969", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "m_vvrg_ie_1_0__h8981", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h12465", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h12730", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h12958", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h13191", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h13528", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h13789", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h14460", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h1651", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h16561", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h16863", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h17272", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h17366", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h17547", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h17795", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h19022", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h19128", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h19255", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2855", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3068", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h3535", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h6980", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h17767", 4u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "y__h13759", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "axi4_slave_ar_put_val", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "axi4_slave_aw_put_val", 98u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "axi4_slave_r_peek", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "axi4_slave_w_put_val", 73u);
  num = INST_m_cfg_verbosity.dump_VCD_defs(num);
  num = INST_m_f_reset_reqs.dump_VCD_defs(num);
  num = INST_m_f_reset_rsps.dump_VCD_defs(num);
  num = INST_m_rg_addr_base.dump_VCD_defs(num);
  num = INST_m_rg_addr_lim.dump_VCD_defs(num);
  num = INST_m_slavePortShim_arff.dump_VCD_defs(num);
  num = INST_m_slavePortShim_awff.dump_VCD_defs(num);
  num = INST_m_slavePortShim_bff.dump_VCD_defs(num);
  num = INST_m_slavePortShim_rff.dump_VCD_defs(num);
  num = INST_m_slavePortShim_wff.dump_VCD_defs(num);
  num = INST_m_vrg_source_busy_0.dump_VCD_defs(num);
  num = INST_m_vrg_source_ip_0.dump_VCD_defs(num);
  num = INST_m_vrg_source_prio_0.dump_VCD_defs(num);
  num = INST_m_vrg_target_threshold_0.dump_VCD_defs(num);
  num = INST_m_vrg_target_threshold_1.dump_VCD_defs(num);
  num = INST_m_vvrg_ie_0_0.dump_VCD_defs(num);
  num = INST_m_vvrg_ie_1_0.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkPLIC_16_2_7::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkPLIC_16_2_7 &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkPLIC_16_2_7::vcd_defs(tVCDDumpType dt, MOD_mkPLIC_16_2_7 &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 73u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 4u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 98u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 73u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_m_cfg_verbosity_read_EQ_0___d6) != DEF_NOT_m_cfg_verbosity_read_EQ_0___d6)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_cfg_verbosity_read_EQ_0___d6, 1u);
	backing.DEF_NOT_m_cfg_verbosity_read_EQ_0___d6 = DEF_NOT_m_cfg_verbosity_read_EQ_0___d6;
      }
      ++num;
      if ((backing.DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18) != DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18, 1u);
	backing.DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__read__h1285) != DEF__read__h1285)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h1285, 3u);
	backing.DEF__read__h1285 = DEF__read__h1285;
      }
      ++num;
      if ((backing.DEF__read__h1316) != DEF__read__h1316)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h1316, 3u);
	backing.DEF__read__h1316 = DEF__read__h1316;
      }
      ++num;
      if ((backing.DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93_2__ETC___d274) != DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93_2__ETC___d274)
      {
	vcd_write_val(sim_hdl, num, DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93_2__ETC___d274, 72u);
	backing.DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93_2__ETC___d274 = DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93_2__ETC___d274;
      }
      ++num;
      if ((backing.DEF_m_slavePortShim_arff_first____d21) != DEF_m_slavePortShim_arff_first____d21)
      {
	vcd_write_val(sim_hdl, num, DEF_m_slavePortShim_arff_first____d21, 98u);
	backing.DEF_m_slavePortShim_arff_first____d21 = DEF_m_slavePortShim_arff_first____d21;
      }
      ++num;
      if ((backing.DEF_m_slavePortShim_awff_first____d300) != DEF_m_slavePortShim_awff_first____d300)
      {
	vcd_write_val(sim_hdl, num, DEF_m_slavePortShim_awff_first____d300, 98u);
	backing.DEF_m_slavePortShim_awff_first____d300 = DEF_m_slavePortShim_awff_first____d300;
      }
      ++num;
      if ((backing.DEF_m_slavePortShim_bff_i_notEmpty____d507) != DEF_m_slavePortShim_bff_i_notEmpty____d507)
      {
	vcd_write_val(sim_hdl, num, DEF_m_slavePortShim_bff_i_notEmpty____d507, 1u);
	backing.DEF_m_slavePortShim_bff_i_notEmpty____d507 = DEF_m_slavePortShim_bff_i_notEmpty____d507;
      }
      ++num;
      if ((backing.DEF_m_slavePortShim_rff_i_notEmpty____d508) != DEF_m_slavePortShim_rff_i_notEmpty____d508)
      {
	vcd_write_val(sim_hdl, num, DEF_m_slavePortShim_rff_i_notEmpty____d508, 1u);
	backing.DEF_m_slavePortShim_rff_i_notEmpty____d508 = DEF_m_slavePortShim_rff_i_notEmpty____d508;
      }
      ++num;
      if ((backing.DEF_m_slavePortShim_wff_first____d326) != DEF_m_slavePortShim_wff_first____d326)
      {
	vcd_write_val(sim_hdl, num, DEF_m_slavePortShim_wff_first____d326, 73u);
	backing.DEF_m_slavePortShim_wff_first____d326 = DEF_m_slavePortShim_wff_first____d326;
      }
      ++num;
      if ((backing.DEF_m_vrg_source_ip_0_read____d71) != DEF_m_vrg_source_ip_0_read____d71)
      {
	vcd_write_val(sim_hdl, num, DEF_m_vrg_source_ip_0_read____d71, 1u);
	backing.DEF_m_vrg_source_ip_0_read____d71 = DEF_m_vrg_source_ip_0_read____d71;
      }
      ++num;
      if ((backing.DEF_m_vvrg_ie_0_0__h8969) != DEF_m_vvrg_ie_0_0__h8969)
      {
	vcd_write_val(sim_hdl, num, DEF_m_vvrg_ie_0_0__h8969, 1u);
	backing.DEF_m_vvrg_ie_0_0__h8969 = DEF_m_vvrg_ie_0_0__h8969;
      }
      ++num;
      if ((backing.DEF_m_vvrg_ie_1_0__h8981) != DEF_m_vvrg_ie_1_0__h8981)
      {
	vcd_write_val(sim_hdl, num, DEF_m_vvrg_ie_1_0__h8981, 1u);
	backing.DEF_m_vvrg_ie_1_0__h8981 = DEF_m_vvrg_ie_1_0__h8981;
      }
      ++num;
      if ((backing.DEF_v__h12465) != DEF_v__h12465)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h12465, 32u);
	backing.DEF_v__h12465 = DEF_v__h12465;
      }
      ++num;
      if ((backing.DEF_v__h12730) != DEF_v__h12730)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h12730, 32u);
	backing.DEF_v__h12730 = DEF_v__h12730;
      }
      ++num;
      if ((backing.DEF_v__h12958) != DEF_v__h12958)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h12958, 32u);
	backing.DEF_v__h12958 = DEF_v__h12958;
      }
      ++num;
      if ((backing.DEF_v__h13191) != DEF_v__h13191)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h13191, 32u);
	backing.DEF_v__h13191 = DEF_v__h13191;
      }
      ++num;
      if ((backing.DEF_v__h13528) != DEF_v__h13528)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h13528, 32u);
	backing.DEF_v__h13528 = DEF_v__h13528;
      }
      ++num;
      if ((backing.DEF_v__h13789) != DEF_v__h13789)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h13789, 32u);
	backing.DEF_v__h13789 = DEF_v__h13789;
      }
      ++num;
      if ((backing.DEF_v__h14460) != DEF_v__h14460)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h14460, 32u);
	backing.DEF_v__h14460 = DEF_v__h14460;
      }
      ++num;
      if ((backing.DEF_v__h1651) != DEF_v__h1651)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h1651, 32u);
	backing.DEF_v__h1651 = DEF_v__h1651;
      }
      ++num;
      if ((backing.DEF_v__h16561) != DEF_v__h16561)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h16561, 32u);
	backing.DEF_v__h16561 = DEF_v__h16561;
      }
      ++num;
      if ((backing.DEF_v__h16863) != DEF_v__h16863)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h16863, 32u);
	backing.DEF_v__h16863 = DEF_v__h16863;
      }
      ++num;
      if ((backing.DEF_v__h17272) != DEF_v__h17272)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h17272, 32u);
	backing.DEF_v__h17272 = DEF_v__h17272;
      }
      ++num;
      if ((backing.DEF_v__h17366) != DEF_v__h17366)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h17366, 32u);
	backing.DEF_v__h17366 = DEF_v__h17366;
      }
      ++num;
      if ((backing.DEF_v__h17547) != DEF_v__h17547)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h17547, 32u);
	backing.DEF_v__h17547 = DEF_v__h17547;
      }
      ++num;
      if ((backing.DEF_v__h17795) != DEF_v__h17795)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h17795, 32u);
	backing.DEF_v__h17795 = DEF_v__h17795;
      }
      ++num;
      if ((backing.DEF_v__h19022) != DEF_v__h19022)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h19022, 32u);
	backing.DEF_v__h19022 = DEF_v__h19022;
      }
      ++num;
      if ((backing.DEF_v__h19128) != DEF_v__h19128)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h19128, 32u);
	backing.DEF_v__h19128 = DEF_v__h19128;
      }
      ++num;
      if ((backing.DEF_v__h19255) != DEF_v__h19255)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h19255, 32u);
	backing.DEF_v__h19255 = DEF_v__h19255;
      }
      ++num;
      if ((backing.DEF_v__h2855) != DEF_v__h2855)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2855, 32u);
	backing.DEF_v__h2855 = DEF_v__h2855;
      }
      ++num;
      if ((backing.DEF_v__h3068) != DEF_v__h3068)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3068, 32u);
	backing.DEF_v__h3068 = DEF_v__h3068;
      }
      ++num;
      if ((backing.DEF_v__h3535) != DEF_v__h3535)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h3535, 32u);
	backing.DEF_v__h3535 = DEF_v__h3535;
      }
      ++num;
      if ((backing.DEF_v__h6980) != DEF_v__h6980)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h6980, 32u);
	backing.DEF_v__h6980 = DEF_v__h6980;
      }
      ++num;
      if ((backing.DEF_x__h17767) != DEF_x__h17767)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h17767, 4u);
	backing.DEF_x__h17767 = DEF_x__h17767;
      }
      ++num;
      if ((backing.DEF_y__h13759) != DEF_y__h13759)
      {
	vcd_write_val(sim_hdl, num, DEF_y__h13759, 64u);
	backing.DEF_y__h13759 = DEF_y__h13759;
      }
      ++num;
      if ((backing.PORT_axi4_slave_ar_put_val) != PORT_axi4_slave_ar_put_val)
      {
	vcd_write_val(sim_hdl, num, PORT_axi4_slave_ar_put_val, 98u);
	backing.PORT_axi4_slave_ar_put_val = PORT_axi4_slave_ar_put_val;
      }
      ++num;
      if ((backing.PORT_axi4_slave_aw_put_val) != PORT_axi4_slave_aw_put_val)
      {
	vcd_write_val(sim_hdl, num, PORT_axi4_slave_aw_put_val, 98u);
	backing.PORT_axi4_slave_aw_put_val = PORT_axi4_slave_aw_put_val;
      }
      ++num;
      if ((backing.PORT_axi4_slave_r_peek) != PORT_axi4_slave_r_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_axi4_slave_r_peek, 72u);
	backing.PORT_axi4_slave_r_peek = PORT_axi4_slave_r_peek;
      }
      ++num;
      if ((backing.PORT_axi4_slave_w_put_val) != PORT_axi4_slave_w_put_val)
      {
	vcd_write_val(sim_hdl, num, PORT_axi4_slave_w_put_val, 73u);
	backing.PORT_axi4_slave_w_put_val = PORT_axi4_slave_w_put_val;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_cfg_verbosity_read_EQ_0___d6, 1u);
      backing.DEF_NOT_m_cfg_verbosity_read_EQ_0___d6 = DEF_NOT_m_cfg_verbosity_read_EQ_0___d6;
      vcd_write_val(sim_hdl, num++, DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18, 1u);
      backing.DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18 = DEF_NOT_m_cfg_verbosity_read_ULE_1_7___d18;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__read__h1285, 3u);
      backing.DEF__read__h1285 = DEF__read__h1285;
      vcd_write_val(sim_hdl, num++, DEF__read__h1316, 3u);
      backing.DEF__read__h1316 = DEF__read__h1316;
      vcd_write_val(sim_hdl, num++, DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93_2__ETC___d274, 72u);
      backing.DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93_2__ETC___d274 = DEF_m_slavePortShim_arff_first__1_BITS_97_TO_93_2__ETC___d274;
      vcd_write_val(sim_hdl, num++, DEF_m_slavePortShim_arff_first____d21, 98u);
      backing.DEF_m_slavePortShim_arff_first____d21 = DEF_m_slavePortShim_arff_first____d21;
      vcd_write_val(sim_hdl, num++, DEF_m_slavePortShim_awff_first____d300, 98u);
      backing.DEF_m_slavePortShim_awff_first____d300 = DEF_m_slavePortShim_awff_first____d300;
      vcd_write_val(sim_hdl, num++, DEF_m_slavePortShim_bff_i_notEmpty____d507, 1u);
      backing.DEF_m_slavePortShim_bff_i_notEmpty____d507 = DEF_m_slavePortShim_bff_i_notEmpty____d507;
      vcd_write_val(sim_hdl, num++, DEF_m_slavePortShim_rff_i_notEmpty____d508, 1u);
      backing.DEF_m_slavePortShim_rff_i_notEmpty____d508 = DEF_m_slavePortShim_rff_i_notEmpty____d508;
      vcd_write_val(sim_hdl, num++, DEF_m_slavePortShim_wff_first____d326, 73u);
      backing.DEF_m_slavePortShim_wff_first____d326 = DEF_m_slavePortShim_wff_first____d326;
      vcd_write_val(sim_hdl, num++, DEF_m_vrg_source_ip_0_read____d71, 1u);
      backing.DEF_m_vrg_source_ip_0_read____d71 = DEF_m_vrg_source_ip_0_read____d71;
      vcd_write_val(sim_hdl, num++, DEF_m_vvrg_ie_0_0__h8969, 1u);
      backing.DEF_m_vvrg_ie_0_0__h8969 = DEF_m_vvrg_ie_0_0__h8969;
      vcd_write_val(sim_hdl, num++, DEF_m_vvrg_ie_1_0__h8981, 1u);
      backing.DEF_m_vvrg_ie_1_0__h8981 = DEF_m_vvrg_ie_1_0__h8981;
      vcd_write_val(sim_hdl, num++, DEF_v__h12465, 32u);
      backing.DEF_v__h12465 = DEF_v__h12465;
      vcd_write_val(sim_hdl, num++, DEF_v__h12730, 32u);
      backing.DEF_v__h12730 = DEF_v__h12730;
      vcd_write_val(sim_hdl, num++, DEF_v__h12958, 32u);
      backing.DEF_v__h12958 = DEF_v__h12958;
      vcd_write_val(sim_hdl, num++, DEF_v__h13191, 32u);
      backing.DEF_v__h13191 = DEF_v__h13191;
      vcd_write_val(sim_hdl, num++, DEF_v__h13528, 32u);
      backing.DEF_v__h13528 = DEF_v__h13528;
      vcd_write_val(sim_hdl, num++, DEF_v__h13789, 32u);
      backing.DEF_v__h13789 = DEF_v__h13789;
      vcd_write_val(sim_hdl, num++, DEF_v__h14460, 32u);
      backing.DEF_v__h14460 = DEF_v__h14460;
      vcd_write_val(sim_hdl, num++, DEF_v__h1651, 32u);
      backing.DEF_v__h1651 = DEF_v__h1651;
      vcd_write_val(sim_hdl, num++, DEF_v__h16561, 32u);
      backing.DEF_v__h16561 = DEF_v__h16561;
      vcd_write_val(sim_hdl, num++, DEF_v__h16863, 32u);
      backing.DEF_v__h16863 = DEF_v__h16863;
      vcd_write_val(sim_hdl, num++, DEF_v__h17272, 32u);
      backing.DEF_v__h17272 = DEF_v__h17272;
      vcd_write_val(sim_hdl, num++, DEF_v__h17366, 32u);
      backing.DEF_v__h17366 = DEF_v__h17366;
      vcd_write_val(sim_hdl, num++, DEF_v__h17547, 32u);
      backing.DEF_v__h17547 = DEF_v__h17547;
      vcd_write_val(sim_hdl, num++, DEF_v__h17795, 32u);
      backing.DEF_v__h17795 = DEF_v__h17795;
      vcd_write_val(sim_hdl, num++, DEF_v__h19022, 32u);
      backing.DEF_v__h19022 = DEF_v__h19022;
      vcd_write_val(sim_hdl, num++, DEF_v__h19128, 32u);
      backing.DEF_v__h19128 = DEF_v__h19128;
      vcd_write_val(sim_hdl, num++, DEF_v__h19255, 32u);
      backing.DEF_v__h19255 = DEF_v__h19255;
      vcd_write_val(sim_hdl, num++, DEF_v__h2855, 32u);
      backing.DEF_v__h2855 = DEF_v__h2855;
      vcd_write_val(sim_hdl, num++, DEF_v__h3068, 32u);
      backing.DEF_v__h3068 = DEF_v__h3068;
      vcd_write_val(sim_hdl, num++, DEF_v__h3535, 32u);
      backing.DEF_v__h3535 = DEF_v__h3535;
      vcd_write_val(sim_hdl, num++, DEF_v__h6980, 32u);
      backing.DEF_v__h6980 = DEF_v__h6980;
      vcd_write_val(sim_hdl, num++, DEF_x__h17767, 4u);
      backing.DEF_x__h17767 = DEF_x__h17767;
      vcd_write_val(sim_hdl, num++, DEF_y__h13759, 64u);
      backing.DEF_y__h13759 = DEF_y__h13759;
      vcd_write_val(sim_hdl, num++, PORT_axi4_slave_ar_put_val, 98u);
      backing.PORT_axi4_slave_ar_put_val = PORT_axi4_slave_ar_put_val;
      vcd_write_val(sim_hdl, num++, PORT_axi4_slave_aw_put_val, 98u);
      backing.PORT_axi4_slave_aw_put_val = PORT_axi4_slave_aw_put_val;
      vcd_write_val(sim_hdl, num++, PORT_axi4_slave_r_peek, 72u);
      backing.PORT_axi4_slave_r_peek = PORT_axi4_slave_r_peek;
      vcd_write_val(sim_hdl, num++, PORT_axi4_slave_w_put_val, 73u);
      backing.PORT_axi4_slave_w_put_val = PORT_axi4_slave_w_put_val;
    }
}

void MOD_mkPLIC_16_2_7::vcd_prims(tVCDDumpType dt, MOD_mkPLIC_16_2_7 &backing)
{
  INST_m_cfg_verbosity.dump_VCD(dt, backing.INST_m_cfg_verbosity);
  INST_m_f_reset_reqs.dump_VCD(dt, backing.INST_m_f_reset_reqs);
  INST_m_f_reset_rsps.dump_VCD(dt, backing.INST_m_f_reset_rsps);
  INST_m_rg_addr_base.dump_VCD(dt, backing.INST_m_rg_addr_base);
  INST_m_rg_addr_lim.dump_VCD(dt, backing.INST_m_rg_addr_lim);
  INST_m_slavePortShim_arff.dump_VCD(dt, backing.INST_m_slavePortShim_arff);
  INST_m_slavePortShim_awff.dump_VCD(dt, backing.INST_m_slavePortShim_awff);
  INST_m_slavePortShim_bff.dump_VCD(dt, backing.INST_m_slavePortShim_bff);
  INST_m_slavePortShim_rff.dump_VCD(dt, backing.INST_m_slavePortShim_rff);
  INST_m_slavePortShim_wff.dump_VCD(dt, backing.INST_m_slavePortShim_wff);
  INST_m_vrg_source_busy_0.dump_VCD(dt, backing.INST_m_vrg_source_busy_0);
  INST_m_vrg_source_ip_0.dump_VCD(dt, backing.INST_m_vrg_source_ip_0);
  INST_m_vrg_source_prio_0.dump_VCD(dt, backing.INST_m_vrg_source_prio_0);
  INST_m_vrg_target_threshold_0.dump_VCD(dt, backing.INST_m_vrg_target_threshold_0);
  INST_m_vrg_target_threshold_1.dump_VCD(dt, backing.INST_m_vrg_target_threshold_1);
  INST_m_vvrg_ie_0_0.dump_VCD(dt, backing.INST_m_vvrg_ie_0_0);
  INST_m_vvrg_ie_1_0.dump_VCD(dt, backing.INST_m_vvrg_ie_1_0);
}
