INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Work/Documents/GitHub/DDSP/Assignment3/Assignment3/Assignment3.srcs/sources_1/new/sin_ADC_with_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sin_ADC_with_PWM'
