vendor_name = ModelSim
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/modulescoreToDecimal.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/statemachine.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/labfinalsoc.qip
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/labfinalsoc.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_irq_mapper.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux_001.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux_001.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux_001.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux_001.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_usb_rst.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_usb_gpx.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_timer.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_sysid_qsys_0.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_spi_0.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.hex
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.sdc
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_test_bench.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_leds_pio.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_keycode.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_key.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_hex_digits.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_generator_pio.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/HexDriver.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/labfinaltop.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/font_rom.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/vga_text_avl_interface.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/clk_two.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/drawing.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/VGA_controller.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/palette.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/SCORE_REG.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/gameboard_2.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/scfifo_9621.tdf
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/a_dpfifo_bb01.tdf
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/cntr_337.tdf
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/altsyncram_dtn1.tdf
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/cntr_n2b.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/altsyncram_s0c1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/altsyncram_0n61.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/altsyncram_5hg1.tdf
source_file = 1, labfinalsoc_onchip_memory2_0.hex
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/ip/sldd1d4dea1/alt_sld_fab.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/qbdou/ECE385/POLYTRIS/db/add_sub_upg.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf
design_name = labfinaltop
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, labfinaltop, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, labfinaltop, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, labfinaltop, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, labfinaltop, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, labfinaltop, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, labfinaltop, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, labfinaltop, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, labfinaltop, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, labfinaltop, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, labfinaltop, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, labfinaltop, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, labfinaltop, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, labfinaltop, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, labfinaltop, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, labfinaltop, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, labfinaltop, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, labfinaltop, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, labfinaltop, 1
instance = comp, \HEX0[7]~output , HEX0[7]~output, labfinaltop, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, labfinaltop, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, labfinaltop, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, labfinaltop, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, labfinaltop, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, labfinaltop, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, labfinaltop, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, labfinaltop, 1
instance = comp, \HEX1[7]~output , HEX1[7]~output, labfinaltop, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, labfinaltop, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, labfinaltop, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, labfinaltop, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, labfinaltop, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, labfinaltop, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, labfinaltop, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, labfinaltop, 1
instance = comp, \HEX2[7]~output , HEX2[7]~output, labfinaltop, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, labfinaltop, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, labfinaltop, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, labfinaltop, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, labfinaltop, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, labfinaltop, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, labfinaltop, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, labfinaltop, 1
instance = comp, \HEX3[7]~output , HEX3[7]~output, labfinaltop, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, labfinaltop, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, labfinaltop, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, labfinaltop, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, labfinaltop, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, labfinaltop, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, labfinaltop, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, labfinaltop, 1
instance = comp, \HEX4[7]~output , HEX4[7]~output, labfinaltop, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, labfinaltop, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, labfinaltop, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, labfinaltop, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, labfinaltop, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, labfinaltop, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, labfinaltop, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, labfinaltop, 1
instance = comp, \HEX5[7]~output , HEX5[7]~output, labfinaltop, 1
instance = comp, \DRAM_CLK~output , DRAM_CLK~output, labfinaltop, 1
instance = comp, \DRAM_CKE~output , DRAM_CKE~output, labfinaltop, 1
instance = comp, \DRAM_ADDR[0]~output , DRAM_ADDR[0]~output, labfinaltop, 1
instance = comp, \DRAM_ADDR[1]~output , DRAM_ADDR[1]~output, labfinaltop, 1
instance = comp, \DRAM_ADDR[2]~output , DRAM_ADDR[2]~output, labfinaltop, 1
instance = comp, \DRAM_ADDR[3]~output , DRAM_ADDR[3]~output, labfinaltop, 1
instance = comp, \DRAM_ADDR[4]~output , DRAM_ADDR[4]~output, labfinaltop, 1
instance = comp, \DRAM_ADDR[5]~output , DRAM_ADDR[5]~output, labfinaltop, 1
instance = comp, \DRAM_ADDR[6]~output , DRAM_ADDR[6]~output, labfinaltop, 1
instance = comp, \DRAM_ADDR[7]~output , DRAM_ADDR[7]~output, labfinaltop, 1
instance = comp, \DRAM_ADDR[8]~output , DRAM_ADDR[8]~output, labfinaltop, 1
instance = comp, \DRAM_ADDR[9]~output , DRAM_ADDR[9]~output, labfinaltop, 1
instance = comp, \DRAM_ADDR[10]~output , DRAM_ADDR[10]~output, labfinaltop, 1
instance = comp, \DRAM_ADDR[11]~output , DRAM_ADDR[11]~output, labfinaltop, 1
instance = comp, \DRAM_ADDR[12]~output , DRAM_ADDR[12]~output, labfinaltop, 1
instance = comp, \DRAM_BA[0]~output , DRAM_BA[0]~output, labfinaltop, 1
instance = comp, \DRAM_BA[1]~output , DRAM_BA[1]~output, labfinaltop, 1
instance = comp, \DRAM_LDQM~output , DRAM_LDQM~output, labfinaltop, 1
instance = comp, \DRAM_UDQM~output , DRAM_UDQM~output, labfinaltop, 1
instance = comp, \DRAM_CS_N~output , DRAM_CS_N~output, labfinaltop, 1
instance = comp, \DRAM_WE_N~output , DRAM_WE_N~output, labfinaltop, 1
instance = comp, \DRAM_CAS_N~output , DRAM_CAS_N~output, labfinaltop, 1
instance = comp, \DRAM_RAS_N~output , DRAM_RAS_N~output, labfinaltop, 1
instance = comp, \VGA_HS~output , VGA_HS~output, labfinaltop, 1
instance = comp, \VGA_VS~output , VGA_VS~output, labfinaltop, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, labfinaltop, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, labfinaltop, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, labfinaltop, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, labfinaltop, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, labfinaltop, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, labfinaltop, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, labfinaltop, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, labfinaltop, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, labfinaltop, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, labfinaltop, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, labfinaltop, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[14]~output , ARDUINO_IO[14]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[15]~output , ARDUINO_IO[15]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[0]~output , DRAM_DQ[0]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[1]~output , DRAM_DQ[1]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[2]~output , DRAM_DQ[2]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[3]~output , DRAM_DQ[3]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[4]~output , DRAM_DQ[4]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[5]~output , DRAM_DQ[5]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[6]~output , DRAM_DQ[6]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[7]~output , DRAM_DQ[7]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[8]~output , DRAM_DQ[8]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[9]~output , DRAM_DQ[9]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[10]~output , DRAM_DQ[10]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[11]~output , DRAM_DQ[11]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[12]~output , DRAM_DQ[12]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[13]~output , DRAM_DQ[13]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[14]~output , DRAM_DQ[14]~output, labfinaltop, 1
instance = comp, \DRAM_DQ[15]~output , DRAM_DQ[15]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[10]~output , ARDUINO_IO[10]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[11]~output , ARDUINO_IO[11]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[12]~output , ARDUINO_IO[12]~output, labfinaltop, 1
instance = comp, \ARDUINO_IO[13]~output , ARDUINO_IO[13]~output, labfinaltop, 1
instance = comp, \ARDUINO_RESET_N~output , ARDUINO_RESET_N~output, labfinaltop, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, labfinaltop, 1
instance = comp, \MAX10_CLK1_50~input , MAX10_CLK1_50~input, labfinaltop, 1
instance = comp, \MAX10_CLK1_50~inputclkctrl , MAX10_CLK1_50~inputclkctrl, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, labfinaltop, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, labfinaltop, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, labfinaltop, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|r_ena1 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|r_ena1, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|last_cycle~0 , u0|mm_interconnect_0|cmd_mux_006|last_cycle~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0 , u0|mm_interconnect_0|cmd_mux|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress , u0|mm_interconnect_0|cmd_mux|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src5_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src5_valid~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct , u0|nios2_gen2_0|cpu|R_ctrl_jmp_direct, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~12 , u0|nios2_gen2_0|cpu|R_src1~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[1] , u0|nios2_gen2_0|cpu|R_dst_regnum[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, labfinaltop, 1
instance = comp, \DRAM_DQ[8]~input , DRAM_DQ[8]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[8] , u0|sdram|za_data[8], labfinaltop, 1
instance = comp, \u0|sdram|Add0~0 , u0|sdram|Add0~0, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[0] , u0|sdram|refresh_counter[0], labfinaltop, 1
instance = comp, \u0|sdram|Add0~2 , u0|sdram|Add0~2, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter~7 , u0|sdram|refresh_counter~7, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[1] , u0|sdram|refresh_counter[1], labfinaltop, 1
instance = comp, \u0|sdram|Add0~4 , u0|sdram|Add0~4, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[2] , u0|sdram|refresh_counter[2], labfinaltop, 1
instance = comp, \u0|sdram|Add0~6 , u0|sdram|Add0~6, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[3]~12 , u0|sdram|refresh_counter[3]~12, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[3] , u0|sdram|refresh_counter[3], labfinaltop, 1
instance = comp, \u0|sdram|Add0~8 , u0|sdram|Add0~8, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter~6 , u0|sdram|refresh_counter~6, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[4] , u0|sdram|refresh_counter[4], labfinaltop, 1
instance = comp, \u0|sdram|Add0~10 , u0|sdram|Add0~10, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter~5 , u0|sdram|refresh_counter~5, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[5] , u0|sdram|refresh_counter[5], labfinaltop, 1
instance = comp, \u0|sdram|Add0~12 , u0|sdram|Add0~12, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter~4 , u0|sdram|refresh_counter~4, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[6] , u0|sdram|refresh_counter[6], labfinaltop, 1
instance = comp, \u0|sdram|Add0~14 , u0|sdram|Add0~14, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter~3 , u0|sdram|refresh_counter~3, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[7] , u0|sdram|refresh_counter[7], labfinaltop, 1
instance = comp, \u0|sdram|Add0~16 , u0|sdram|Add0~16, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[8]~10 , u0|sdram|refresh_counter[8]~10, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[8] , u0|sdram|refresh_counter[8], labfinaltop, 1
instance = comp, \u0|sdram|Equal0~1 , u0|sdram|Equal0~1, labfinaltop, 1
instance = comp, \u0|sdram|Add0~18 , u0|sdram|Add0~18, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[9]~9 , u0|sdram|refresh_counter[9]~9, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[9] , u0|sdram|refresh_counter[9], labfinaltop, 1
instance = comp, \u0|sdram|Add0~20 , u0|sdram|Add0~20, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter~2 , u0|sdram|refresh_counter~2, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[10] , u0|sdram|refresh_counter[10], labfinaltop, 1
instance = comp, \u0|sdram|Add0~22 , u0|sdram|Add0~22, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter~1 , u0|sdram|refresh_counter~1, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[11] , u0|sdram|refresh_counter[11], labfinaltop, 1
instance = comp, \u0|sdram|Add0~24 , u0|sdram|Add0~24, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter~0 , u0|sdram|refresh_counter~0, labfinaltop, 1
instance = comp, \u0|sdram|refresh_counter[12] , u0|sdram|refresh_counter[12], labfinaltop, 1
instance = comp, \u0|sdram|Equal0~0 , u0|sdram|Equal0~0, labfinaltop, 1
instance = comp, \u0|sdram|Equal0~2 , u0|sdram|Equal0~2, labfinaltop, 1
instance = comp, \u0|sdram|Equal0~3 , u0|sdram|Equal0~3, labfinaltop, 1
instance = comp, \u0|sdram|WideOr6~0 , u0|sdram|WideOr6~0, labfinaltop, 1
instance = comp, \u0|sdram|i_count[0]~3 , u0|sdram|i_count[0]~3, labfinaltop, 1
instance = comp, \u0|sdram|i_count[0]~4 , u0|sdram|i_count[0]~4, labfinaltop, 1
instance = comp, \u0|sdram|i_count[0] , u0|sdram|i_count[0], labfinaltop, 1
instance = comp, \u0|sdram|i_count[1]~1 , u0|sdram|i_count[1]~1, labfinaltop, 1
instance = comp, \u0|sdram|i_count[1]~2 , u0|sdram|i_count[1]~2, labfinaltop, 1
instance = comp, \u0|sdram|i_count[1] , u0|sdram|i_count[1], labfinaltop, 1
instance = comp, \u0|sdram|Selector13~0 , u0|sdram|Selector13~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector13~1 , u0|sdram|Selector13~1, labfinaltop, 1
instance = comp, \u0|sdram|i_count[2] , u0|sdram|i_count[2], labfinaltop, 1
instance = comp, \u0|sdram|i_count[0]~0 , u0|sdram|i_count[0]~0, labfinaltop, 1
instance = comp, \u0|sdram|i_next.000~0 , u0|sdram|i_next.000~0, labfinaltop, 1
instance = comp, \u0|sdram|i_next.000 , u0|sdram|i_next.000, labfinaltop, 1
instance = comp, \u0|sdram|Selector7~0 , u0|sdram|Selector7~0, labfinaltop, 1
instance = comp, \u0|sdram|i_state.000 , u0|sdram|i_state.000, labfinaltop, 1
instance = comp, \u0|sdram|Selector6~0 , u0|sdram|Selector6~0, labfinaltop, 1
instance = comp, \u0|sdram|i_refs[0] , u0|sdram|i_refs[0], labfinaltop, 1
instance = comp, \u0|sdram|Selector5~0 , u0|sdram|Selector5~0, labfinaltop, 1
instance = comp, \u0|sdram|i_refs[1] , u0|sdram|i_refs[1], labfinaltop, 1
instance = comp, \u0|sdram|Selector4~0 , u0|sdram|Selector4~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector4~1 , u0|sdram|Selector4~1, labfinaltop, 1
instance = comp, \u0|sdram|i_refs[2] , u0|sdram|i_refs[2], labfinaltop, 1
instance = comp, \u0|sdram|Selector18~1 , u0|sdram|Selector18~1, labfinaltop, 1
instance = comp, \u0|sdram|Selector16~0 , u0|sdram|Selector16~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector8~0 , u0|sdram|Selector8~0, labfinaltop, 1
instance = comp, \u0|sdram|i_state.001 , u0|sdram|i_state.001, labfinaltop, 1
instance = comp, \u0|sdram|Selector16~1 , u0|sdram|Selector16~1, labfinaltop, 1
instance = comp, \u0|sdram|i_next.010 , u0|sdram|i_next.010, labfinaltop, 1
instance = comp, \u0|sdram|Selector9~0 , u0|sdram|Selector9~0, labfinaltop, 1
instance = comp, \u0|sdram|i_state.010 , u0|sdram|i_state.010, labfinaltop, 1
instance = comp, \u0|sdram|Selector10~0 , u0|sdram|Selector10~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector10~1 , u0|sdram|Selector10~1, labfinaltop, 1
instance = comp, \u0|sdram|i_state.011 , u0|sdram|i_state.011, labfinaltop, 1
instance = comp, \u0|sdram|Selector18~0 , u0|sdram|Selector18~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector18~2 , u0|sdram|Selector18~2, labfinaltop, 1
instance = comp, \u0|sdram|i_next.111 , u0|sdram|i_next.111, labfinaltop, 1
instance = comp, \u0|sdram|Selector12~0 , u0|sdram|Selector12~0, labfinaltop, 1
instance = comp, \u0|sdram|i_state.111 , u0|sdram|i_state.111, labfinaltop, 1
instance = comp, \u0|sdram|Selector17~0 , u0|sdram|Selector17~0, labfinaltop, 1
instance = comp, \u0|sdram|i_next.101 , u0|sdram|i_next.101, labfinaltop, 1
instance = comp, \u0|sdram|i_state.101~0 , u0|sdram|i_state.101~0, labfinaltop, 1
instance = comp, \u0|sdram|i_state.101 , u0|sdram|i_state.101, labfinaltop, 1
instance = comp, \u0|sdram|init_done~0 , u0|sdram|init_done~0, labfinaltop, 1
instance = comp, \u0|sdram|init_done , u0|sdram|init_done, labfinaltop, 1
instance = comp, \u0|sdram|Selector25~4 , u0|sdram|Selector25~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src1_valid~0 , u0|mm_interconnect_0|rsp_demux|src1_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]~11, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]~13, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]~15, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]~17, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write~0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write~feeder, labfinaltop, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0 , u0|nios2_gen2_0|cpu|F_pc_plus_one[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 , u0|mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload[0] , u0|mm_interconnect_0|cmd_mux_006|src_payload[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][91], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][91], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][91], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][91], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][91], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][91], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][91], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][91], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|rp_valid , u0|mm_interconnect_0|sdram_s1_agent|rp_valid, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~23 , u0|mm_interconnect_0|rsp_mux|src_data[8]~23, labfinaltop, 1
instance = comp, \DRAM_DQ[7]~input , DRAM_DQ[7]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[7] , u0|sdram|za_data[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~24 , u0|mm_interconnect_0|rsp_mux|src_data[7]~24, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, labfinaltop, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], labfinaltop, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, labfinaltop, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], labfinaltop, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, labfinaltop, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_016|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|packet_in_progress , u0|mm_interconnect_0|cmd_mux_016|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal6~1 , u0|mm_interconnect_0|router_001|Equal6~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src15_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src15_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|WideOr1 , u0|mm_interconnect_0|cmd_mux_016|WideOr1, labfinaltop, 1
instance = comp, \u0|piece_pio|always0~0 , u0|piece_pio|always0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|waitrequest_reset_override~feeder , u0|mm_interconnect_0|generator_pio_s1_translator|waitrequest_reset_override~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|waitrequest_reset_override , u0|mm_interconnect_0|generator_pio_s1_translator|waitrequest_reset_override, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|piece_pio_s1_translator|wait_latency_counter[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|piece_pio_s1_translator|wait_latency_counter[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|piece_pio_s1_translator|wait_latency_counter~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|piece_pio_s1_translator|wait_latency_counter[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|piece_pio_s1_translator|wait_latency_counter~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|piece_pio_s1_translator|wait_latency_counter[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|piece_pio_s1_agent|cp_ready~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|piece_pio_s1_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|piece_pio_s1_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem_used[0]~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem_used[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent|cp_ready , u0|mm_interconnect_0|piece_pio_s1_agent|cp_ready, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|update_grant~0 , u0|mm_interconnect_0|cmd_mux_016|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|update_grant~1 , u0|mm_interconnect_0|cmd_mux_016|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_016|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_016|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_016|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_data[67] , u0|mm_interconnect_0|cmd_mux_016|src_data[67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|piece_pio_s1_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_016|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_016|src1_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~11 , u0|mm_interconnect_0|rsp_mux_001|src_payload~11, labfinaltop, 1
instance = comp, \DRAM_DQ[11]~input , DRAM_DQ[11]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[11] , u0|sdram|za_data[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[38] , u0|mm_interconnect_0|cmd_mux|src_data[38], labfinaltop, 1
instance = comp, \u0|jtag_uart|fifo_rd~1 , u0|jtag_uart|fifo_rd~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress , u0|mm_interconnect_0|cmd_mux_003|packet_in_progress, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~22 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[37] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[37], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~20 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[36], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~23 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~24 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~24, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~25 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[35], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, labfinaltop, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], labfinaltop, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, labfinaltop, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], labfinaltop, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, labfinaltop, 1
instance = comp, \u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, labfinaltop, 1
instance = comp, \u0|rst_controller_001|always2~0 , u0|rst_controller_001|always2~0, labfinaltop, 1
instance = comp, \u0|rst_controller_001|r_early_rst , u0|rst_controller_001|r_early_rst, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]~19, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~0 , u0|mm_interconnect_0|cmd_mux_005|src_payload~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[38] , u0|mm_interconnect_0|cmd_mux_005|src_data[38], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal12~1 , u0|mm_interconnect_0|router|Equal12~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_valid~0 , u0|mm_interconnect_0|cmd_mux_007|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal12~0 , u0|mm_interconnect_0|router_001|Equal12~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src6_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src6_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent|cp_ready~0 , u0|mm_interconnect_0|keycode_s1_agent|cp_ready~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|write~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|update_grant~0 , u0|mm_interconnect_0|cmd_mux_007|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|packet_in_progress , u0|mm_interconnect_0|cmd_mux_007|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|update_grant~1 , u0|mm_interconnect_0|cmd_mux_007|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_007|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_007|saved_grant[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|WideOr1 , u0|mm_interconnect_0|cmd_mux_007|WideOr1, labfinaltop, 1
instance = comp, \u0|keycode|always0~0 , u0|keycode|always0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1], labfinaltop, 1
instance = comp, \u0|keycode|Equal0~0 , u0|keycode|Equal0~0, labfinaltop, 1
instance = comp, \u0|keycode|always0~1 , u0|keycode|always0~1, labfinaltop, 1
instance = comp, \u0|keycode|data_out[0] , u0|keycode|data_out[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[3] , u0|nios2_gen2_0|cpu|d_writedata[3], labfinaltop, 1
instance = comp, \u0|keycode|data_out[3] , u0|keycode|data_out[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_016|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_016|src0_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent|m0_write~0 , u0|mm_interconnect_0|timer_s1_agent|m0_write~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|timer_s1_translator|wait_latency_counter~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|timer_s1_translator|wait_latency_counter[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|timer_s1_translator|wait_latency_counter~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|timer_s1_translator|wait_latency_counter[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent|cp_ready~0 , u0|mm_interconnect_0|timer_s1_agent|cp_ready~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|write~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0]~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|timer_s1_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_013|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_013|src0_valid~0, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[0]~64 , u0|timer|internal_counter[0]~64, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~0 , u0|mm_interconnect_0|cmd_mux_013|src_payload~0, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[0]~0 , u0|timer|period_halfword_0_register[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_data[39] , u0|mm_interconnect_0|cmd_mux_013|src_data[39], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_data[41] , u0|mm_interconnect_0|cmd_mux_013|src_data[41], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_data[40] , u0|mm_interconnect_0|cmd_mux_013|src_data[40], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_data[38] , u0|mm_interconnect_0|cmd_mux_013|src_data[38], labfinaltop, 1
instance = comp, \u0|timer|Equal1~0 , u0|timer|Equal1~0, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_wr_strobe , u0|timer|period_halfword_0_wr_strobe, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[0] , u0|timer|period_halfword_0_register[0], labfinaltop, 1
instance = comp, \u0|timer|force_reload~0 , u0|timer|force_reload~0, labfinaltop, 1
instance = comp, \u0|timer|force_reload~1 , u0|timer|force_reload~1, labfinaltop, 1
instance = comp, \u0|timer|force_reload , u0|timer|force_reload, labfinaltop, 1
instance = comp, \u0|timer|Equal0~12 , u0|timer|Equal0~12, labfinaltop, 1
instance = comp, \u0|timer|Equal0~11 , u0|timer|Equal0~11, labfinaltop, 1
instance = comp, \u0|timer|Equal0~13 , u0|timer|Equal0~13, labfinaltop, 1
instance = comp, \u0|timer|Equal0~10 , u0|timer|Equal0~10, labfinaltop, 1
instance = comp, \u0|timer|Equal0~14 , u0|timer|Equal0~14, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[58]~180 , u0|timer|internal_counter[58]~180, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[59]~182 , u0|timer|internal_counter[59]~182, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_new_inst~feeder , u0|nios2_gen2_0|cpu|E_new_inst~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_new_inst , u0|nios2_gen2_0|cpu|E_new_inst, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read_nxt , u0|nios2_gen2_0|cpu|d_read_nxt, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_read , u0|nios2_gen2_0|cpu|d_read, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[0] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem16~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem16~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1 , u0|nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_align_cycle[1] , u0|nios2_gen2_0|cpu|av_ld_align_cycle[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem32~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem32~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_aligning_data , u0|nios2_gen2_0|cpu|av_ld_aligning_data, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_006|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_006|src0_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~18 , u0|mm_interconnect_0|rsp_mux|src_data[11]~18, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_005|src0_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~26 , u0|mm_interconnect_0|cmd_mux_005|src_payload~26, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~13 , u0|mm_interconnect_0|cmd_mux_018|src_payload~13, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|spi_0|p1_wr_strobe~1 , u0|spi_0|p1_wr_strobe~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_018|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|packet_in_progress , u0|mm_interconnect_0|cmd_mux_018|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|update_grant~0 , u0|mm_interconnect_0|cmd_mux_018|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|update_grant~1 , u0|mm_interconnect_0|cmd_mux_018|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_018|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_data[67] , u0|mm_interconnect_0|cmd_mux_018|src_data[67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0 , u0|mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|spi_0|p1_wr_strobe~0 , u0|spi_0|p1_wr_strobe~0, labfinaltop, 1
instance = comp, \u0|spi_0|p1_wr_strobe~2 , u0|spi_0|p1_wr_strobe~2, labfinaltop, 1
instance = comp, \u0|spi_0|wr_strobe , u0|spi_0|wr_strobe, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_data[39] , u0|mm_interconnect_0|cmd_mux_018|src_data[39], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_data[40] , u0|mm_interconnect_0|cmd_mux_018|src_data[40], labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_wr_strobe , u0|spi_0|endofpacketvalue_wr_strobe, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[11] , u0|spi_0|endofpacketvalue_reg[11], labfinaltop, 1
instance = comp, \u0|spi_0|slaveselect_wr_strobe~0 , u0|spi_0|slaveselect_wr_strobe~0, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[11] , u0|spi_0|spi_slave_select_holding_reg[11], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[11]~feeder , u0|spi_0|spi_slave_select_reg[11]~feeder, labfinaltop, 1
instance = comp, \u0|spi_0|Add1~0 , u0|spi_0|Add1~0, labfinaltop, 1
instance = comp, \u0|spi_0|p1_slowcount[0]~1 , u0|spi_0|p1_slowcount[0]~1, labfinaltop, 1
instance = comp, \u0|spi_0|slowcount[0] , u0|spi_0|slowcount[0], labfinaltop, 1
instance = comp, \u0|spi_0|p1_slowcount[1]~3 , u0|spi_0|p1_slowcount[1]~3, labfinaltop, 1
instance = comp, \u0|spi_0|slowcount[1] , u0|spi_0|slowcount[1], labfinaltop, 1
instance = comp, \u0|spi_0|Add0~1 , u0|spi_0|Add0~1, labfinaltop, 1
instance = comp, \u0|spi_0|p1_slowcount[2]~2 , u0|spi_0|p1_slowcount[2]~2, labfinaltop, 1
instance = comp, \u0|spi_0|slowcount[2] , u0|spi_0|slowcount[2], labfinaltop, 1
instance = comp, \u0|spi_0|Add0~0 , u0|spi_0|Add0~0, labfinaltop, 1
instance = comp, \u0|spi_0|p1_slowcount[3]~0 , u0|spi_0|p1_slowcount[3]~0, labfinaltop, 1
instance = comp, \u0|spi_0|slowcount[3] , u0|spi_0|slowcount[3], labfinaltop, 1
instance = comp, \u0|spi_0|Equal2~0 , u0|spi_0|Equal2~0, labfinaltop, 1
instance = comp, \u0|spi_0|always11~0 , u0|spi_0|always11~0, labfinaltop, 1
instance = comp, \u0|spi_0|state[0] , u0|spi_0|state[0], labfinaltop, 1
instance = comp, \u0|spi_0|Add1~2 , u0|spi_0|Add1~2, labfinaltop, 1
instance = comp, \u0|spi_0|Add1~4 , u0|spi_0|Add1~4, labfinaltop, 1
instance = comp, \u0|spi_0|Add1~6 , u0|spi_0|Add1~6, labfinaltop, 1
instance = comp, \u0|spi_0|state[3] , u0|spi_0|state[3], labfinaltop, 1
instance = comp, \u0|spi_0|Add1~8 , u0|spi_0|Add1~8, labfinaltop, 1
instance = comp, \u0|spi_0|state~0 , u0|spi_0|state~0, labfinaltop, 1
instance = comp, \u0|spi_0|state[4] , u0|spi_0|state[4], labfinaltop, 1
instance = comp, \u0|spi_0|state~1 , u0|spi_0|state~1, labfinaltop, 1
instance = comp, \u0|spi_0|state[1] , u0|spi_0|state[1], labfinaltop, 1
instance = comp, \u0|spi_0|state[2] , u0|spi_0|state[2], labfinaltop, 1
instance = comp, \u0|spi_0|Equal9~0 , u0|spi_0|Equal9~0, labfinaltop, 1
instance = comp, \u0|spi_0|rx_holding_reg[4]~0 , u0|spi_0|rx_holding_reg[4]~0, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_wr_strobe , u0|spi_0|p1_data_wr_strobe, labfinaltop, 1
instance = comp, \u0|spi_0|data_wr_strobe , u0|spi_0|data_wr_strobe, labfinaltop, 1
instance = comp, \u0|spi_0|tx_holding_primed~0 , u0|spi_0|tx_holding_primed~0, labfinaltop, 1
instance = comp, \u0|spi_0|tx_holding_primed , u0|spi_0|tx_holding_primed, labfinaltop, 1
instance = comp, \u0|spi_0|transmitting~0 , u0|spi_0|transmitting~0, labfinaltop, 1
instance = comp, \u0|spi_0|transmitting , u0|spi_0|transmitting, labfinaltop, 1
instance = comp, \u0|spi_0|write_shift_reg~0 , u0|spi_0|write_shift_reg~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5]~feeder , u0|nios2_gen2_0|cpu|d_writedata[5]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[5] , u0|nios2_gen2_0|cpu|d_writedata[5], labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[5]~feeder , u0|piece_pio|data_out[5]~feeder, labfinaltop, 1
instance = comp, \u0|piece_pio|always0~1 , u0|piece_pio|always0~1, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[5] , u0|piece_pio|data_out[5], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[5] , u0|piece_pio|readdata[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal7~0 , u0|mm_interconnect_0|router|Equal7~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|src_valid~0 , u0|mm_interconnect_0|cmd_mux_017|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_017|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|packet_in_progress , u0|mm_interconnect_0|cmd_mux_017|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|WideOr1 , u0|mm_interconnect_0|cmd_mux_017|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem_used[0]~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|noise_pio|always0~0 , u0|noise_pio|always0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|noise_pio_s1_agent|cp_ready~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem_used[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|src_payload~0 , u0|mm_interconnect_0|cmd_mux_017|src_payload~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|noise_pio_s1_translator|av_waitrequest_generated~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|noise_pio_s1_translator|wait_latency_counter[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|noise_pio_s1_translator|wait_latency_counter[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|noise_pio_s1_translator|wait_latency_counter~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|noise_pio_s1_translator|wait_latency_counter[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|noise_pio_s1_translator|wait_latency_counter~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|noise_pio_s1_translator|wait_latency_counter[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent|cp_ready , u0|mm_interconnect_0|noise_pio_s1_agent|cp_ready, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|update_grant~0 , u0|mm_interconnect_0|cmd_mux_017|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|update_grant~1 , u0|mm_interconnect_0|cmd_mux_017|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_017|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_017|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_017|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|noise_pio_s1_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_017|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_017|src0_valid~0, labfinaltop, 1
instance = comp, \u0|noise_pio|always0~1 , u0|noise_pio|always0~1, labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[5] , u0|noise_pio|data_out[5], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[5] , u0|noise_pio|readdata[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~10 , u0|mm_interconnect_0|cmd_mux_018|src_payload~10, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[5] , u0|spi_0|spi_slave_select_holding_reg[5], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[5]~feeder , u0|spi_0|spi_slave_select_reg[5]~feeder, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[5] , u0|spi_0|spi_slave_select_reg[5], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~14 , u0|spi_0|p1_data_to_cpu[5]~14, labfinaltop, 1
instance = comp, \DRAM_DQ[6]~input , DRAM_DQ[6]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[6] , u0|sdram|za_data[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~25 , u0|mm_interconnect_0|rsp_mux|src_data[6]~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~2 , u0|nios2_gen2_0|cpu|Equal0~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op_raw[1]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~7 , u0|nios2_gen2_0|cpu|Equal0~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~4 , u0|nios2_gen2_0|cpu|Equal0~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~1 , u0|nios2_gen2_0|cpu|Equal62~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~0 , u0|nios2_gen2_0|cpu|Equal62~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~3 , u0|nios2_gen2_0|cpu|Equal0~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_cmpge~0 , u0|nios2_gen2_0|cpu|D_op_cmpge~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12 , u0|nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[1]~0 , u0|nios2_gen2_0|cpu|D_logic_op[1]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[1] , u0|nios2_gen2_0|cpu|R_logic_op[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1 , u0|nios2_gen2_0|cpu|R_ctrl_br_nxt~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~16 , u0|nios2_gen2_0|cpu|Equal0~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~12 , u0|nios2_gen2_0|cpu|Equal0~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~0 , u0|nios2_gen2_0|cpu|R_src2_use_imm~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~5 , u0|nios2_gen2_0|cpu|Equal62~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~4 , u0|nios2_gen2_0|cpu|Equal62~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv63~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm~1 , u0|nios2_gen2_0|cpu|R_src2_use_imm~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_use_imm , u0|nios2_gen2_0|cpu|R_src2_use_imm, labfinaltop, 1
instance = comp, \DRAM_DQ[9]~input , DRAM_DQ[9]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[9] , u0|sdram|za_data[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~22 , u0|mm_interconnect_0|rsp_mux|src_data[9]~22, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~0 , u0|mm_interconnect_0|router_001|Equal5~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14 , u0|nios2_gen2_0|cpu|F_pc_plus_one[7]~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16 , u0|nios2_gen2_0|cpu|F_pc_plus_one[8]~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~21 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[8] , u0|nios2_gen2_0|cpu|F_pc[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~0 , u0|mm_interconnect_0|router_001|Equal0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~1 , u0|mm_interconnect_0|router_001|Equal5~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src9_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src9_valid~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1 , u0|nios2_gen2_0|cpu|D_ctrl_hi_imm16~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_hi_imm16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~10 , u0|nios2_gen2_0|cpu|Equal62~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~14 , u0|nios2_gen2_0|cpu|Equal62~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~8 , u0|nios2_gen2_0|cpu|Equal62~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~11 , u0|nios2_gen2_0|cpu|Equal62~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~13 , u0|nios2_gen2_0|cpu|Equal0~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv00~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0 , u0|nios2_gen2_0|cpu|D_op_opx_rsv17~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~12 , u0|nios2_gen2_0|cpu|Equal62~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~9 , u0|nios2_gen2_0|cpu|Equal62~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~10 , u0|nios2_gen2_0|cpu|D_ctrl_exception~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~11 , u0|nios2_gen2_0|cpu|D_ctrl_exception~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~6 , u0|nios2_gen2_0|cpu|Equal62~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~7 , u0|nios2_gen2_0|cpu|D_ctrl_exception~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~3 , u0|nios2_gen2_0|cpu|D_ctrl_exception~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~13 , u0|nios2_gen2_0|cpu|Equal62~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~5 , u0|nios2_gen2_0|cpu|D_ctrl_exception~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~4 , u0|nios2_gen2_0|cpu|D_ctrl_exception~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~14 , u0|nios2_gen2_0|cpu|Equal0~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~6 , u0|nios2_gen2_0|cpu|D_ctrl_exception~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~8 , u0|nios2_gen2_0|cpu|D_ctrl_exception~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~2 , u0|nios2_gen2_0|cpu|Equal62~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~9 , u0|nios2_gen2_0|cpu|D_ctrl_exception~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~12 , u0|nios2_gen2_0|cpu|D_ctrl_exception~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~15 , u0|nios2_gen2_0|cpu|Equal0~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~11 , u0|nios2_gen2_0|cpu|Equal0~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6 , u0|nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero , u0|nios2_gen2_0|cpu|R_ctrl_force_src2_zero, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14]~15 , u0|nios2_gen2_0|cpu|E_src2[14]~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~16 , u0|nios2_gen2_0|cpu|W_rf_wr_data[10]~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17 , u0|nios2_gen2_0|cpu|W_rf_wr_data[11]~17, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~1 , u0|mm_interconnect_0|router|Equal5~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~0 , u0|mm_interconnect_0|router|Equal5~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_valid~0 , u0|mm_interconnect_0|cmd_mux_011|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_011|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src10_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src10_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|WideOr1 , u0|mm_interconnect_0|cmd_mux_011|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|update_grant~0 , u0|mm_interconnect_0|cmd_mux_011|update_grant~0, labfinaltop, 1
instance = comp, \u0|leds_pio|always0~0 , u0|leds_pio|always0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|leds_pio_s1_translator|wait_latency_counter[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|leds_pio_s1_agent|cp_ready~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|write~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_011|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|packet_in_progress , u0|mm_interconnect_0|cmd_mux_011|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|update_grant~1 , u0|mm_interconnect_0|cmd_mux_011|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_011|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_011|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_011|saved_grant[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_011|src_data[67] , u0|mm_interconnect_0|cmd_mux_011|src_data[67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|leds_pio_s1_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|leds_pio_s1_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_011|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_011|src0_valid~0, labfinaltop, 1
instance = comp, \u0|timer|Equal4~0 , u0|timer|Equal4~0, labfinaltop, 1
instance = comp, \u0|timer|Equal3~0 , u0|timer|Equal3~0, labfinaltop, 1
instance = comp, \DRAM_DQ[13]~input , DRAM_DQ[13]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[13] , u0|sdram|za_data[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~19 , u0|mm_interconnect_0|rsp_mux|src_data[13]~19, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid~0 , u0|mm_interconnect_0|rsp_demux|src0_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~24 , u0|mm_interconnect_0|cmd_mux_005|src_payload~24, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~13 , u0|mm_interconnect_0|cmd_mux_005|src_payload~13, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~16 , u0|mm_interconnect_0|cmd_mux_005|src_payload~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~0 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~107 , u0|nios2_gen2_0|cpu|F_iw[18]~107, labfinaltop, 1
instance = comp, \DRAM_DQ[2]~input , DRAM_DQ[2]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[2] , u0|sdram|za_data[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[1] , u0|nios2_gen2_0|cpu|d_writedata[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~1 , u0|mm_interconnect_0|cmd_mux_005|src_payload~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~2 , u0|mm_interconnect_0|cmd_mux_005|src_payload~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~3 , u0|mm_interconnect_0|cmd_mux_005|src_payload~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~4 , u0|mm_interconnect_0|cmd_mux_005|src_payload~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~10 , u0|mm_interconnect_0|cmd_mux_005|src_payload~10, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~28 , u0|mm_interconnect_0|cmd_mux_005|src_payload~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7]~feeder , u0|nios2_gen2_0|cpu|d_writedata[7]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[7] , u0|nios2_gen2_0|cpu|d_writedata[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~27 , u0|mm_interconnect_0|cmd_mux_005|src_payload~27, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~32 , u0|mm_interconnect_0|rsp_mux|src_payload~32, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|write~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|write~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|write~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|write~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|write , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|write, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|read~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|read~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|read , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|read, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src0_valid~0, labfinaltop, 1
instance = comp, \DRAM_DQ[1]~input , DRAM_DQ[1]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[1] , u0|sdram|za_data[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~11 , u0|mm_interconnect_0|rsp_mux|src_payload~11, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~29 , u0|mm_interconnect_0|rsp_mux|src_payload~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~27 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~27, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[39] , u0|mm_interconnect_0|cmd_mux_003|src_data[39], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[1] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[40] , u0|mm_interconnect_0|cmd_mux_003|src_data[40], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[2] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[43] , u0|mm_interconnect_0|cmd_mux_003|src_data[43], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[5] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~41 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~41, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[33], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[45] , u0|mm_interconnect_0|cmd_mux_003|src_data[45], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[7] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[7], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[33] , u0|mm_interconnect_0|cmd_mux_003|src_data[33], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|byteenable[1] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|byteenable[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~26 , u0|mm_interconnect_0|cmd_mux_003|src_payload~26, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[9] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~25 , u0|mm_interconnect_0|cmd_mux_003|src_payload~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[10] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~14 , u0|mm_interconnect_0|cmd_mux_003|src_payload~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[11] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~15 , u0|mm_interconnect_0|cmd_mux_003|src_payload~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[13] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~0 , u0|mm_interconnect_0|router_001|always1~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal15~0 , u0|mm_interconnect_0|router_001|Equal15~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|WideOr1 , u0|mm_interconnect_0|cmd_mux_002|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[67] , u0|mm_interconnect_0|cmd_mux_002|src_data[67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 , u0|mm_interconnect_0|cmd_mux_002|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~1 , u0|mm_interconnect_0|cmd_mux_002|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~1 , u0|mm_interconnect_0|rsp_mux|src_payload~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~26 , u0|mm_interconnect_0|rsp_mux|src_payload~26, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[32] , u0|mm_interconnect_0|cmd_mux_003|src_data[32], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|byteenable[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|byteenable[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~10 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~11 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~12 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[1] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~14 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~15 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[2] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~3 , u0|mm_interconnect_0|cmd_mux_003|src_payload~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[2] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~5 , u0|mm_interconnect_0|cmd_mux_003|src_payload~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[4] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~75 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~75, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~73 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~73, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~63 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~63, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~64 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~64, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[16], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~83, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~71 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~71, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~72 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~72, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[15] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[15], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~69 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~69, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~70 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~70, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[14], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~74 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~74, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[13], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~76 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~76, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[12] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[12], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~77 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~77, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~78 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~78, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[11] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~23 , u0|mm_interconnect_0|rsp_mux|src_payload~23, labfinaltop, 1
instance = comp, \DRAM_DQ[5]~input , DRAM_DQ[5]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[5] , u0|sdram|za_data[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3]~0 , u0|nios2_gen2_0|cpu|d_byteenable[3]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[20]~13 , u0|nios2_gen2_0|cpu|E_st_data[20]~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[20] , u0|nios2_gen2_0|cpu|d_writedata[20], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~29 , u0|mm_interconnect_0|cmd_mux_005|src_payload~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~9 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[24] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[24], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~12 , u0|mm_interconnect_0|cmd_mux_005|src_payload~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25]~1 , u0|nios2_gen2_0|cpu|d_writedata[25]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_mem8~1 , u0|nios2_gen2_0|cpu|D_ctrl_mem8~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[25] , u0|nios2_gen2_0|cpu|d_writedata[25], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~8 , u0|mm_interconnect_0|cmd_mux_005|src_payload~8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~9 , u0|mm_interconnect_0|cmd_mux_005|src_payload~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~23 , u0|mm_interconnect_0|cmd_mux_005|src_payload~23, labfinaltop, 1
instance = comp, \DRAM_DQ[12]~input , DRAM_DQ[12]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[12] , u0|sdram|za_data[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~23 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[29] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[29], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[1]~27 , u0|nios2_gen2_0|cpu|E_logic_result[1]~27, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1]~27 , u0|nios2_gen2_0|cpu|W_alu_result[1]~27, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot_right, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[2] , u0|nios2_gen2_0|cpu|E_shift_rot_result[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~25 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[3] , u0|nios2_gen2_0|cpu|E_shift_rot_result[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~23 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[4] , u0|nios2_gen2_0|cpu|E_shift_rot_result[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~22 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~27 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~27, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[9] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0 , u0|mm_interconnect_0|cmd_mux|src_payload~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|ien_AF~0 , u0|jtag_uart|ien_AF~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|ien_AE , u0|jtag_uart|ien_AE, labfinaltop, 1
instance = comp, \u0|jtag_uart|LessThan0~0 , u0|jtag_uart|LessThan0~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|LessThan0~1 , u0|jtag_uart|LessThan0~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|fifo_AE , u0|jtag_uart|fifo_AE, labfinaltop, 1
instance = comp, \u0|jtag_uart|av_readdata[9] , u0|jtag_uart|av_readdata[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~33 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~33, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_010|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|packet_in_progress , u0|mm_interconnect_0|cmd_mux_010|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_010|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|update_grant~0 , u0|mm_interconnect_0|cmd_mux_010|update_grant~0, labfinaltop, 1
instance = comp, \u0|hex_digits|always0~0 , u0|hex_digits|always0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_data[67] , u0|mm_interconnect_0|cmd_mux_010|src_data[67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|hex_digits_s1_translator|wait_latency_counter[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|hex_digits_s1_translator|wait_latency_counter[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|hex_digits_s1_translator|wait_latency_counter~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|hex_digits_s1_translator|wait_latency_counter[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|hex_digits_s1_translator|wait_latency_counter~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|hex_digits_s1_translator|wait_latency_counter[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_agent|cp_ready~0 , u0|mm_interconnect_0|hex_digits_s1_agent|cp_ready~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_agent|cp_ready~1 , u0|mm_interconnect_0|hex_digits_s1_agent|cp_ready~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|update_grant~1 , u0|mm_interconnect_0|cmd_mux_010|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_010|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_010|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_010|saved_grant[0], labfinaltop, 1
instance = comp, \u0|hex_digits|Equal0~0 , u0|hex_digits|Equal0~0, labfinaltop, 1
instance = comp, \u0|hex_digits|always0~1 , u0|hex_digits|always0~1, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[9] , u0|hex_digits|data_out[9], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[9] , u0|hex_digits|readdata[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~23 , u0|mm_interconnect_0|cmd_mux_003|src_payload~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[28] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[28], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~22 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~22, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~22 , u0|mm_interconnect_0|cmd_mux_003|src_payload~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[29] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[29], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~21 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~21, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~21 , u0|mm_interconnect_0|cmd_mux_003|src_payload~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[30] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[30], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~20 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~20, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~20 , u0|mm_interconnect_0|cmd_mux_003|src_payload~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[31] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[31], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~19 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2 , u0|nios2_gen2_0|cpu|E_mem_byte_en[3]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[3] , u0|nios2_gen2_0|cpu|d_byteenable[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[35] , u0|mm_interconnect_0|cmd_mux_003|src_data[35], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|byteenable[3] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|byteenable[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~22 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[30] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[30], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15, labfinaltop, 1
instance = comp, \DRAM_DQ[14]~input , DRAM_DQ[14]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[14] , u0|sdram|za_data[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[6], labfinaltop, 1
instance = comp, \DRAM_DQ[15]~input , DRAM_DQ[15]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[15] , u0|sdram|za_data[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~21 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[31] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[31], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[7], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[31]~16 , u0|nios2_gen2_0|cpu|R_src1[31]~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[31] , u0|nios2_gen2_0|cpu|E_src1[31], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~1 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4 , u0|nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 , u0|nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi[15]~2 , u0|nios2_gen2_0|cpu|R_src2_hi[15]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[31] , u0|nios2_gen2_0|cpu|E_src2[31], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[31]~30 , u0|nios2_gen2_0|cpu|E_logic_result[31]~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1 , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_invert_arith_src_msb , u0|nios2_gen2_0|cpu|E_invert_arith_src_msb, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_arith_src1[31] , u0|nios2_gen2_0|cpu|E_arith_src1[31], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~86 , u0|nios2_gen2_0|cpu|Add1~86, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30]~14 , u0|nios2_gen2_0|cpu|E_src2[30]~14, labfinaltop, 1
instance = comp, \DRAM_DQ[4]~input , DRAM_DQ[4]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[4] , u0|sdram|za_data[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[22]~8 , u0|nios2_gen2_0|cpu|E_st_data[22]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[22] , u0|nios2_gen2_0|cpu|d_writedata[22], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~5 , u0|mm_interconnect_0|cmd_mux_005|src_payload~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[23]~9 , u0|nios2_gen2_0|cpu|E_st_data[23]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[23] , u0|nios2_gen2_0|cpu|d_writedata[23], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~6 , u0|mm_interconnect_0|cmd_mux_005|src_payload~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~3 , u0|nios2_gen2_0|cpu|E_mem_byte_en[2]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[2] , u0|nios2_gen2_0|cpu|d_byteenable[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[34] , u0|mm_interconnect_0|cmd_mux_005|src_data[34], labfinaltop, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~10 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~55 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~55, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~56 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~56, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[19], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~19 , u0|mm_interconnect_0|cmd_mux_003|src_payload~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[17] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[17], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~18, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~32 , u0|mm_interconnect_0|cmd_mux_003|src_payload~32, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[18] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[18], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~30 , u0|mm_interconnect_0|cmd_mux_003|src_payload~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[20] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[20], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~7 , u0|mm_interconnect_0|cmd_mux_003|src_payload~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[23] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[23], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[34] , u0|mm_interconnect_0|cmd_mux_003|src_data[34], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|byteenable[2] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|byteenable[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~6 , u0|mm_interconnect_0|cmd_mux_003|src_payload~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[22] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[22], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~18 , u0|mm_interconnect_0|cmd_mux_003|src_payload~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[21] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[21], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~31 , u0|mm_interconnect_0|cmd_mux_003|src_payload~31, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[19] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[19], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~16 , u0|mm_interconnect_0|cmd_mux_003|src_payload~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[16] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[16], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~31 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~31, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[20] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[20], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~101 , u0|nios2_gen2_0|cpu|F_iw[20]~101, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~2 , u0|mm_interconnect_0|cmd_mux_003|src_payload~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[3] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst , u0|nios2_gen2_0|cpu|wait_for_one_post_bret_inst, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0 , u0|nios2_gen2_0|cpu|hbreak_pending_nxt~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_pending , u0|nios2_gen2_0|cpu|hbreak_pending, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_req~0 , u0|nios2_gen2_0|cpu|hbreak_req~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~59 , u0|nios2_gen2_0|cpu|F_iw[20]~59, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~102 , u0|nios2_gen2_0|cpu|F_iw[20]~102, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[20]~103 , u0|nios2_gen2_0|cpu|F_iw[20]~103, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[20] , u0|nios2_gen2_0|cpu|D_iw[20], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_hi~0 , u0|nios2_gen2_0|cpu|R_src2_hi~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[30] , u0|nios2_gen2_0|cpu|E_src2[30], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~87 , u0|nios2_gen2_0|cpu|Add1~87, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29]~13 , u0|nios2_gen2_0|cpu|E_src2[29]~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~32 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~32, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[19] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[19], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~104 , u0|nios2_gen2_0|cpu|F_iw[19]~104, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~105 , u0|nios2_gen2_0|cpu|F_iw[19]~105, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[19]~106 , u0|nios2_gen2_0|cpu|F_iw[19]~106, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[19] , u0|nios2_gen2_0|cpu|D_iw[19], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[29] , u0|nios2_gen2_0|cpu|E_src2[29], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~88 , u0|nios2_gen2_0|cpu|Add1~88, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[29]~18 , u0|nios2_gen2_0|cpu|R_src1[29]~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[29] , u0|nios2_gen2_0|cpu|E_src1[29], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28]~12 , u0|nios2_gen2_0|cpu|E_src2[28]~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[28] , u0|nios2_gen2_0|cpu|E_src2[28], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~89 , u0|nios2_gen2_0|cpu|Add1~89, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[28]~19 , u0|nios2_gen2_0|cpu|R_src1[28]~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[28] , u0|nios2_gen2_0|cpu|E_src1[28], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27]~0 , u0|nios2_gen2_0|cpu|E_src2[27]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[27] , u0|nios2_gen2_0|cpu|E_src2[27], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~0 , u0|nios2_gen2_0|cpu|Add1~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26]~1 , u0|nios2_gen2_0|cpu|E_src2[26]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[26] , u0|nios2_gen2_0|cpu|E_src2[26], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~1 , u0|nios2_gen2_0|cpu|Add1~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25]~2 , u0|nios2_gen2_0|cpu|E_src1[25]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24]~3 , u0|nios2_gen2_0|cpu|E_src1[24]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18]~9 , u0|nios2_gen2_0|cpu|E_src2[18]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[18] , u0|nios2_gen2_0|cpu|E_src2[18], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~9 , u0|nios2_gen2_0|cpu|Add1~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18]~9 , u0|nios2_gen2_0|cpu|E_src1[18]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[14]~1 , u0|nios2_gen2_0|cpu|R_src2_lo[14]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[14] , u0|nios2_gen2_0|cpu|E_src2[14], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~13 , u0|nios2_gen2_0|cpu|Add1~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[13]~2 , u0|nios2_gen2_0|cpu|R_src2_lo[13]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[13] , u0|nios2_gen2_0|cpu|E_src2[13], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~14 , u0|nios2_gen2_0|cpu|Add1~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13]~14 , u0|nios2_gen2_0|cpu|E_src1[13]~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[12]~3 , u0|nios2_gen2_0|cpu|R_src2_lo[12]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[12] , u0|nios2_gen2_0|cpu|E_src2[12], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~15 , u0|nios2_gen2_0|cpu|Add1~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12]~15 , u0|nios2_gen2_0|cpu|E_src1[12]~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[12] , u0|nios2_gen2_0|cpu|E_src1[12], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~16 , u0|nios2_gen2_0|cpu|Add1~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11]~16 , u0|nios2_gen2_0|cpu|E_src1[11]~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18 , u0|nios2_gen2_0|cpu|F_pc_plus_one[9]~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[11] , u0|nios2_gen2_0|cpu|E_src1[11], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[10]~5 , u0|nios2_gen2_0|cpu|R_src2_lo[10]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[10] , u0|nios2_gen2_0|cpu|E_src2[10], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~17 , u0|nios2_gen2_0|cpu|Add1~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[9]~6 , u0|nios2_gen2_0|cpu|R_src2_lo[9]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[9] , u0|nios2_gen2_0|cpu|E_src2[9], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~18 , u0|nios2_gen2_0|cpu|Add1~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~20 , u0|nios2_gen2_0|cpu|Add1~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[6]~9 , u0|nios2_gen2_0|cpu|R_src2_lo[6]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[6] , u0|nios2_gen2_0|cpu|E_src2[6], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~21 , u0|nios2_gen2_0|cpu|Add1~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6]~21 , u0|nios2_gen2_0|cpu|E_src1[6]~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[6] , u0|nios2_gen2_0|cpu|E_src1[6], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~22 , u0|nios2_gen2_0|cpu|Add1~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~24 , u0|nios2_gen2_0|cpu|Add1~24, labfinaltop, 1
instance = comp, \u0|keycode|data_out[6] , u0|keycode|data_out[6], labfinaltop, 1
instance = comp, \u0|keycode|readdata[6] , u0|keycode|readdata[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~30 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[6] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[0]~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~9 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~9, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[0]~4 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[0]~4, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[2] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[2], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~8 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~8, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[3] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[3], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~7 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~7, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[4] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[4], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~6 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~6, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[5] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[5], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~5 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~5, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[6] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[6], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~4 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~4, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[7] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[7], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~2 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[8] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[8], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|always0~0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|always0~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|state~1 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|state~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|state~2 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|state~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|state , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|state, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|state~0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|state~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[9]~0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[9]~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[9] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[9], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~3 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~3, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[0] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[0], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~1 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[1] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|count[1], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write_stalled~4 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write_stalled~4, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write_stalled~3 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write_stalled~3, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[0] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[0], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|r_ena~0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|r_ena~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1 , u0|mm_interconnect_0|cmd_mux|src_payload~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3 , u0|mm_interconnect_0|cmd_mux|src_payload~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4 , u0|mm_interconnect_0|cmd_mux|src_payload~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5 , u0|mm_interconnect_0|cmd_mux|src_payload~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6 , u0|mm_interconnect_0|cmd_mux|src_payload~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7 , u0|mm_interconnect_0|cmd_mux|src_payload~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2 , u0|mm_interconnect_0|cmd_mux|src_payload~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[1]~2 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[1]~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~10 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~10, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[10] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[10], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~7 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~7, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[9] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[9], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~1 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~21 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~21, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[8] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[8], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~19 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~19, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~20 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~20, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[7] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[7], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~17 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~17, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~18 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~18, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[6] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[6], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~15 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~15, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~16 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~16, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[5] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[5], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[1]~3 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[1]~3, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[1] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[1], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[2] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[2], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[3] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[3], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[4] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[4], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[5] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[5], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[6] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[6], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[7] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[7], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, labfinaltop, 1
instance = comp, \u0|jtag_uart|av_readdata[6]~8 , u0|jtag_uart|av_readdata[6]~8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~51 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~51, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~15 , u0|mm_interconnect_0|rsp_mux_001|src_payload~15, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~52 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~52, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|hex_digits_s1_translator|read_latency_shift_reg~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|hex_digits_s1_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_010|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_010|src1_valid~0, labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[6]~feeder , u0|leds_pio|data_out[6]~feeder, labfinaltop, 1
instance = comp, \u0|leds_pio|always0~1 , u0|leds_pio|always0~1, labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[6] , u0|leds_pio|data_out[6], labfinaltop, 1
instance = comp, \u0|leds_pio|readdata[6] , u0|leds_pio|readdata[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_011|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_011|src1_valid~0, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[6] , u0|hex_digits|data_out[6], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[6] , u0|hex_digits|readdata[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~53 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~53, labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[6] , u0|noise_pio|data_out[6], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[6] , u0|noise_pio|readdata[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~3 , u0|mm_interconnect_0|cmd_mux_018|src_payload~3, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[6] , u0|spi_0|endofpacketvalue_reg[6], labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[6]~2 , u0|spi_0|data_to_cpu[6]~2, labfinaltop, 1
instance = comp, \u0|spi_0|control_wr_strobe , u0|spi_0|control_wr_strobe, labfinaltop, 1
instance = comp, \u0|spi_0|iTRDY_reg , u0|spi_0|iTRDY_reg, labfinaltop, 1
instance = comp, \u0|spi_0|TRDY~0 , u0|spi_0|TRDY~0, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[6]~feeder , u0|spi_0|spi_slave_select_holding_reg[6]~feeder, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[6] , u0|spi_0|spi_slave_select_holding_reg[6], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[6] , u0|spi_0|spi_slave_select_reg[6], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~36 , u0|spi_0|p1_data_to_cpu[6]~36, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~37 , u0|spi_0|p1_data_to_cpu[6]~37, labfinaltop, 1
instance = comp, \u0|spi_0|write_tx_holding , u0|spi_0|write_tx_holding, labfinaltop, 1
instance = comp, \u0|spi_0|tx_holding_reg[6] , u0|spi_0|tx_holding_reg[6], labfinaltop, 1
instance = comp, \u0|spi_0|Equal9~1 , u0|spi_0|Equal9~1, labfinaltop, 1
instance = comp, \u0|spi_0|SCLK_reg~0 , u0|spi_0|SCLK_reg~0, labfinaltop, 1
instance = comp, \u0|spi_0|SCLK_reg~1 , u0|spi_0|SCLK_reg~1, labfinaltop, 1
instance = comp, \u0|spi_0|SCLK_reg , u0|spi_0|SCLK_reg, labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg~3 , u0|spi_0|shift_reg~3, labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg[1]~10 , u0|spi_0|shift_reg[1]~10, labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg[6] , u0|spi_0|shift_reg[6], labfinaltop, 1
instance = comp, \u0|spi_0|rx_holding_reg[6] , u0|spi_0|rx_holding_reg[6], labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[1]~1 , u0|spi_0|data_to_cpu[1]~1, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[6]~38 , u0|spi_0|p1_data_to_cpu[6]~38, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[6] , u0|spi_0|data_to_cpu[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~55 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~55, labfinaltop, 1
instance = comp, \u0|timer|Equal7~0 , u0|timer|Equal7~0, labfinaltop, 1
instance = comp, \u0|timer|Equal8~0 , u0|timer|Equal8~0, labfinaltop, 1
instance = comp, \u0|timer|snap_strobe~0 , u0|timer|snap_strobe~0, labfinaltop, 1
instance = comp, \u0|timer|snap_strobe~1 , u0|timer|snap_strobe~1, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[38] , u0|timer|counter_snapshot[38], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[54] , u0|timer|counter_snapshot[54], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[6]~80 , u0|timer|read_mux_out[6]~80, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~15 , u0|mm_interconnect_0|cmd_mux_013|src_payload~15, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_wr_strobe , u0|timer|period_halfword_3_wr_strobe, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[6] , u0|timer|period_halfword_3_register[6], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_wr_strobe , u0|timer|period_halfword_2_wr_strobe, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[6] , u0|timer|period_halfword_2_register[6], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[6]~78 , u0|timer|read_mux_out[6]~78, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[6]~8 , u0|timer|counter_snapshot[6]~8, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[6] , u0|timer|counter_snapshot[6], labfinaltop, 1
instance = comp, \u0|timer|Equal6~0 , u0|timer|Equal6~0, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[22] , u0|timer|counter_snapshot[22], labfinaltop, 1
instance = comp, \u0|timer|Equal5~0 , u0|timer|Equal5~0, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[6]~79 , u0|timer|read_mux_out[6]~79, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[6]~8 , u0|timer|period_halfword_0_register[6]~8, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[6] , u0|timer|period_halfword_0_register[6], labfinaltop, 1
instance = comp, \u0|timer|Equal2~0 , u0|timer|Equal2~0, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_wr_strobe , u0|timer|period_halfword_1_wr_strobe, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[6] , u0|timer|period_halfword_1_register[6], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[6]~77 , u0|timer|read_mux_out[6]~77, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[6]~81 , u0|timer|read_mux_out[6]~81, labfinaltop, 1
instance = comp, \u0|timer|readdata[6] , u0|timer|readdata[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~54 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~54, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~56 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~56, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[6]~100 , u0|nios2_gen2_0|cpu|F_iw[6]~100, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[6] , u0|nios2_gen2_0|cpu|D_iw[6], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo~12 , u0|nios2_gen2_0|cpu|R_src2_lo~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~11 , u0|nios2_gen2_0|cpu|R_src2_lo[4]~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[0]~17 , u0|nios2_gen2_0|cpu|R_src2_lo[0]~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[0] , u0|nios2_gen2_0|cpu|E_src2[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~27 , u0|nios2_gen2_0|cpu|Add1~27, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~29 , u0|nios2_gen2_0|cpu|Add1~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~30 , u0|nios2_gen2_0|cpu|Add1~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~32 , u0|nios2_gen2_0|cpu|Add1~32, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~34 , u0|nios2_gen2_0|cpu|Add1~34, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~36 , u0|nios2_gen2_0|cpu|Add1~36, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~38 , u0|nios2_gen2_0|cpu|Add1~38, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~40 , u0|nios2_gen2_0|cpu|Add1~40, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~42 , u0|nios2_gen2_0|cpu|Add1~42, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~44 , u0|nios2_gen2_0|cpu|Add1~44, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~46 , u0|nios2_gen2_0|cpu|Add1~46, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~48 , u0|nios2_gen2_0|cpu|Add1~48, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~50 , u0|nios2_gen2_0|cpu|Add1~50, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~52 , u0|nios2_gen2_0|cpu|Add1~52, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~54 , u0|nios2_gen2_0|cpu|Add1~54, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~56 , u0|nios2_gen2_0|cpu|Add1~56, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~17 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[11] , u0|nios2_gen2_0|cpu|F_pc[11], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20 , u0|nios2_gen2_0|cpu|F_pc_plus_one[10]~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22 , u0|nios2_gen2_0|cpu|F_pc_plus_one[11]~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[13] , u0|nios2_gen2_0|cpu|E_src1[13], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~58 , u0|nios2_gen2_0|cpu|Add1~58, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24 , u0|nios2_gen2_0|cpu|F_pc_plus_one[12]~24, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~16 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[12] , u0|nios2_gen2_0|cpu|F_pc[12], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26 , u0|nios2_gen2_0|cpu|F_pc_plus_one[13]~26, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~15 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[13] , u0|nios2_gen2_0|cpu|F_pc[13], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28 , u0|nios2_gen2_0|cpu|F_pc_plus_one[14]~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16]~11 , u0|nios2_gen2_0|cpu|E_src2[16]~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[16] , u0|nios2_gen2_0|cpu|E_src2[16], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~11 , u0|nios2_gen2_0|cpu|Add1~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16]~11 , u0|nios2_gen2_0|cpu|E_src1[16]~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[16] , u0|nios2_gen2_0|cpu|E_src1[16], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[15]~0 , u0|nios2_gen2_0|cpu|R_src2_lo[15]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[15] , u0|nios2_gen2_0|cpu|E_src2[15], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~12 , u0|nios2_gen2_0|cpu|Add1~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~60 , u0|nios2_gen2_0|cpu|Add1~60, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~62 , u0|nios2_gen2_0|cpu|Add1~62, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~14 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[14] , u0|nios2_gen2_0|cpu|F_pc[14], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30 , u0|nios2_gen2_0|cpu|F_pc_plus_one[15]~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17]~10 , u0|nios2_gen2_0|cpu|E_src2[17]~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[17] , u0|nios2_gen2_0|cpu|E_src2[17], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~10 , u0|nios2_gen2_0|cpu|Add1~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17]~10 , u0|nios2_gen2_0|cpu|E_src1[17]~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[17] , u0|nios2_gen2_0|cpu|E_src1[17], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~64 , u0|nios2_gen2_0|cpu|Add1~64, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~13 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[15] , u0|nios2_gen2_0|cpu|F_pc[15], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32 , u0|nios2_gen2_0|cpu|F_pc_plus_one[16]~32, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[18] , u0|nios2_gen2_0|cpu|E_src1[18], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~66 , u0|nios2_gen2_0|cpu|Add1~66, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~12 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[16] , u0|nios2_gen2_0|cpu|F_pc[16], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34 , u0|nios2_gen2_0|cpu|F_pc_plus_one[17]~34, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36 , u0|nios2_gen2_0|cpu|F_pc_plus_one[18]~36, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38 , u0|nios2_gen2_0|cpu|F_pc_plus_one[19]~38, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21]~6 , u0|nios2_gen2_0|cpu|E_src1[21]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[21] , u0|nios2_gen2_0|cpu|E_src1[21], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21]~6 , u0|nios2_gen2_0|cpu|E_src2[21]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[21] , u0|nios2_gen2_0|cpu|E_src2[21], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~6 , u0|nios2_gen2_0|cpu|Add1~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20]~7 , u0|nios2_gen2_0|cpu|E_src1[20]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[20] , u0|nios2_gen2_0|cpu|E_src1[20], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19]~8 , u0|nios2_gen2_0|cpu|E_src2[19]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[19] , u0|nios2_gen2_0|cpu|E_src2[19], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~8 , u0|nios2_gen2_0|cpu|Add1~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~68 , u0|nios2_gen2_0|cpu|Add1~68, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~70 , u0|nios2_gen2_0|cpu|Add1~70, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~72 , u0|nios2_gen2_0|cpu|Add1~72, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~9 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[19] , u0|nios2_gen2_0|cpu|F_pc[19], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40 , u0|nios2_gen2_0|cpu|F_pc_plus_one[20]~40, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~8 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[20] , u0|nios2_gen2_0|cpu|F_pc[20], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42 , u0|nios2_gen2_0|cpu|F_pc_plus_one[21]~42, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~7 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[21] , u0|nios2_gen2_0|cpu|F_pc[21], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44 , u0|nios2_gen2_0|cpu|F_pc_plus_one[22]~44, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[24] , u0|nios2_gen2_0|cpu|E_src1[24], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24]~3 , u0|nios2_gen2_0|cpu|E_src2[24]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[24] , u0|nios2_gen2_0|cpu|E_src2[24], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~3 , u0|nios2_gen2_0|cpu|Add1~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23]~4 , u0|nios2_gen2_0|cpu|E_src1[23]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[23] , u0|nios2_gen2_0|cpu|E_src1[23], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22]~5 , u0|nios2_gen2_0|cpu|E_src2[22]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[22] , u0|nios2_gen2_0|cpu|E_src2[22], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~5 , u0|nios2_gen2_0|cpu|Add1~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~74 , u0|nios2_gen2_0|cpu|Add1~74, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~76 , u0|nios2_gen2_0|cpu|Add1~76, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~78 , u0|nios2_gen2_0|cpu|Add1~78, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~6 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[22] , u0|nios2_gen2_0|cpu|F_pc[22], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46 , u0|nios2_gen2_0|cpu|F_pc_plus_one[23]~46, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[25] , u0|nios2_gen2_0|cpu|E_src1[25], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~80 , u0|nios2_gen2_0|cpu|Add1~80, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~82 , u0|nios2_gen2_0|cpu|Add1~82, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~84 , u0|nios2_gen2_0|cpu|Add1~84, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~90 , u0|nios2_gen2_0|cpu|Add1~90, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~92 , u0|nios2_gen2_0|cpu|Add1~92, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~94 , u0|nios2_gen2_0|cpu|Add1~94, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~96 , u0|nios2_gen2_0|cpu|Add1~96, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31]~30 , u0|nios2_gen2_0|cpu|W_alu_result[31]~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~7 , u0|nios2_gen2_0|cpu|Equal62~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3 , u0|nios2_gen2_0|cpu|D_ctrl_shift_rot~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_rot , u0|nios2_gen2_0|cpu|R_ctrl_shift_rot, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[31] , u0|nios2_gen2_0|cpu|W_alu_result[31], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~33 , u0|nios2_gen2_0|cpu|W_rf_wr_data[31]~33, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[30]~17 , u0|nios2_gen2_0|cpu|R_src1[30]~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[30] , u0|nios2_gen2_0|cpu|E_src1[30], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[30]~31 , u0|nios2_gen2_0|cpu|E_logic_result[30]~31, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30]~31 , u0|nios2_gen2_0|cpu|W_alu_result[30]~31, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[30] , u0|nios2_gen2_0|cpu|W_alu_result[30], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~34 , u0|nios2_gen2_0|cpu|W_rf_wr_data[30]~34, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31]~3 , u0|nios2_gen2_0|cpu|d_writedata[31]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[31] , u0|nios2_gen2_0|cpu|d_writedata[31], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~19 , u0|mm_interconnect_0|cmd_mux_005|src_payload~19, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[35] , u0|mm_interconnect_0|cmd_mux_005|src_data[35], labfinaltop, 1
instance = comp, \u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , u0|onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~34 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~34, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[8]~3 , u0|spi_0|data_to_cpu[8]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~6 , u0|mm_interconnect_0|cmd_mux_018|src_payload~6, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[9] , u0|spi_0|endofpacketvalue_reg[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~4 , u0|mm_interconnect_0|cmd_mux_018|src_payload~4, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[8] , u0|spi_0|endofpacketvalue_reg[8], labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[10] , u0|spi_0|endofpacketvalue_reg[10], labfinaltop, 1
instance = comp, \u0|spi_0|EOP~12 , u0|spi_0|EOP~12, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~14 , u0|mm_interconnect_0|cmd_mux_018|src_payload~14, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[13]~feeder , u0|spi_0|endofpacketvalue_reg[13]~feeder, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[13] , u0|spi_0|endofpacketvalue_reg[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~11 , u0|mm_interconnect_0|cmd_mux_018|src_payload~11, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[14]~feeder , u0|spi_0|endofpacketvalue_reg[14]~feeder, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[14] , u0|spi_0|endofpacketvalue_reg[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~15 , u0|mm_interconnect_0|cmd_mux_018|src_payload~15, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[12] , u0|spi_0|endofpacketvalue_reg[12], labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[15]~feeder , u0|spi_0|endofpacketvalue_reg[15]~feeder, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[15] , u0|spi_0|endofpacketvalue_reg[15], labfinaltop, 1
instance = comp, \u0|spi_0|EOP~11 , u0|spi_0|EOP~11, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~2 , u0|mm_interconnect_0|cmd_mux_018|src_payload~2, labfinaltop, 1
instance = comp, \u0|spi_0|tx_holding_reg[7] , u0|spi_0|tx_holding_reg[7], labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg~2 , u0|spi_0|shift_reg~2, labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg[7] , u0|spi_0|shift_reg[7], labfinaltop, 1
instance = comp, \u0|spi_0|rx_holding_reg[7]~feeder , u0|spi_0|rx_holding_reg[7]~feeder, labfinaltop, 1
instance = comp, \u0|spi_0|rx_holding_reg[7] , u0|spi_0|rx_holding_reg[7], labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[7] , u0|spi_0|endofpacketvalue_reg[7], labfinaltop, 1
instance = comp, \u0|spi_0|EOP~3 , u0|spi_0|EOP~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~1 , u0|mm_interconnect_0|cmd_mux_018|src_payload~1, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[0] , u0|spi_0|endofpacketvalue_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~7 , u0|mm_interconnect_0|cmd_mux_018|src_payload~7, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[1] , u0|spi_0|endofpacketvalue_reg[1], labfinaltop, 1
instance = comp, \ARDUINO_IO[12]~input , ARDUINO_IO[12]~input, labfinaltop, 1
instance = comp, \u0|spi_0|MISO_reg~0 , u0|spi_0|MISO_reg~0, labfinaltop, 1
instance = comp, \u0|spi_0|MISO_reg , u0|spi_0|MISO_reg, labfinaltop, 1
instance = comp, \u0|spi_0|tx_holding_reg[0] , u0|spi_0|tx_holding_reg[0], labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg~6 , u0|spi_0|shift_reg~6, labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg[0] , u0|spi_0|shift_reg[0], labfinaltop, 1
instance = comp, \u0|spi_0|tx_holding_reg[1] , u0|spi_0|tx_holding_reg[1], labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg~7 , u0|spi_0|shift_reg~7, labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg[1] , u0|spi_0|shift_reg[1], labfinaltop, 1
instance = comp, \u0|spi_0|rx_holding_reg[1] , u0|spi_0|rx_holding_reg[1], labfinaltop, 1
instance = comp, \u0|spi_0|rx_holding_reg[0] , u0|spi_0|rx_holding_reg[0], labfinaltop, 1
instance = comp, \u0|spi_0|EOP~0 , u0|spi_0|EOP~0, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[2] , u0|spi_0|endofpacketvalue_reg[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~8 , u0|mm_interconnect_0|cmd_mux_018|src_payload~8, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[3] , u0|spi_0|endofpacketvalue_reg[3], labfinaltop, 1
instance = comp, \u0|spi_0|rx_holding_reg[3] , u0|spi_0|rx_holding_reg[3], labfinaltop, 1
instance = comp, \u0|spi_0|rx_holding_reg[2]~feeder , u0|spi_0|rx_holding_reg[2]~feeder, labfinaltop, 1
instance = comp, \u0|spi_0|rx_holding_reg[2] , u0|spi_0|rx_holding_reg[2], labfinaltop, 1
instance = comp, \u0|spi_0|EOP~1 , u0|spi_0|EOP~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~5 , u0|mm_interconnect_0|cmd_mux_018|src_payload~5, labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[4] , u0|spi_0|endofpacketvalue_reg[4], labfinaltop, 1
instance = comp, \u0|spi_0|rx_holding_reg[4] , u0|spi_0|rx_holding_reg[4], labfinaltop, 1
instance = comp, \u0|spi_0|endofpacketvalue_reg[5] , u0|spi_0|endofpacketvalue_reg[5], labfinaltop, 1
instance = comp, \u0|spi_0|EOP~2 , u0|spi_0|EOP~2, labfinaltop, 1
instance = comp, \u0|spi_0|EOP~4 , u0|spi_0|EOP~4, labfinaltop, 1
instance = comp, \u0|spi_0|EOP~8 , u0|spi_0|EOP~8, labfinaltop, 1
instance = comp, \u0|spi_0|EOP~7 , u0|spi_0|EOP~7, labfinaltop, 1
instance = comp, \u0|spi_0|EOP~5 , u0|spi_0|EOP~5, labfinaltop, 1
instance = comp, \u0|spi_0|EOP~6 , u0|spi_0|EOP~6, labfinaltop, 1
instance = comp, \u0|spi_0|EOP~9 , u0|spi_0|EOP~9, labfinaltop, 1
instance = comp, \u0|spi_0|rd_strobe , u0|spi_0|rd_strobe, labfinaltop, 1
instance = comp, \u0|spi_0|p1_rd_strobe~0 , u0|spi_0|p1_rd_strobe~0, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_rd_strobe , u0|spi_0|p1_data_rd_strobe, labfinaltop, 1
instance = comp, \u0|spi_0|EOP~10 , u0|spi_0|EOP~10, labfinaltop, 1
instance = comp, \u0|spi_0|EOP~13 , u0|spi_0|EOP~13, labfinaltop, 1
instance = comp, \u0|spi_0|status_wr_strobe , u0|spi_0|status_wr_strobe, labfinaltop, 1
instance = comp, \u0|spi_0|EOP~14 , u0|spi_0|EOP~14, labfinaltop, 1
instance = comp, \u0|spi_0|EOP , u0|spi_0|EOP, labfinaltop, 1
instance = comp, \u0|spi_0|iEOP_reg , u0|spi_0|iEOP_reg, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~26 , u0|spi_0|p1_data_to_cpu[9]~26, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[9] , u0|spi_0|spi_slave_select_holding_reg[9], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[9] , u0|spi_0|spi_slave_select_reg[9], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~25 , u0|spi_0|p1_data_to_cpu[9]~25, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~27 , u0|spi_0|p1_data_to_cpu[9]~27, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[9]~28 , u0|spi_0|p1_data_to_cpu[9]~28, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[9] , u0|spi_0|data_to_cpu[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~37 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~37, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~12 , u0|mm_interconnect_0|cmd_mux_013|src_payload~12, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[9]~6 , u0|timer|period_halfword_0_register[9]~6, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[9] , u0|timer|period_halfword_0_register[9], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[9] , u0|timer|period_halfword_1_register[9], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[9]~62 , u0|timer|read_mux_out[9]~62, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[57]~feeder , u0|timer|counter_snapshot[57]~feeder, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[57] , u0|timer|counter_snapshot[57], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[41] , u0|timer|counter_snapshot[41], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[9]~65 , u0|timer|read_mux_out[9]~65, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[9] , u0|timer|period_halfword_3_register[9], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[9] , u0|timer|period_halfword_2_register[9], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[9]~63 , u0|timer|read_mux_out[9]~63, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[25] , u0|timer|counter_snapshot[25], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[9]~6 , u0|timer|counter_snapshot[9]~6, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[9] , u0|timer|counter_snapshot[9], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[9]~64 , u0|timer|read_mux_out[9]~64, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[9]~66 , u0|timer|read_mux_out[9]~66, labfinaltop, 1
instance = comp, \u0|timer|readdata[9] , u0|timer|readdata[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[9], labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[9] , u0|piece_pio|data_out[9], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[9] , u0|piece_pio|readdata[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[9], labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[9] , u0|noise_pio|data_out[9], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[9] , u0|noise_pio|readdata[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~35 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~35, labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[9]~feeder , u0|leds_pio|data_out[9]~feeder, labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[9] , u0|leds_pio|data_out[9], labfinaltop, 1
instance = comp, \u0|leds_pio|readdata[9] , u0|leds_pio|readdata[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[9] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~13 , u0|mm_interconnect_0|rsp_mux_001|src_payload~13, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~36 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~36, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~38 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~38, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[9]~97 , u0|nios2_gen2_0|cpu|F_iw[9]~97, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9] , u0|nios2_gen2_0|cpu|D_iw[9], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5]~22 , u0|nios2_gen2_0|cpu|E_src1[5]~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[5] , u0|nios2_gen2_0|cpu|E_src1[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[5] , u0|nios2_gen2_0|cpu|E_shift_rot_result[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~20 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[6] , u0|nios2_gen2_0|cpu|E_shift_rot_result[6], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~21 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[7] , u0|nios2_gen2_0|cpu|E_shift_rot_result[7], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~19 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[8] , u0|nios2_gen2_0|cpu|E_shift_rot_result[8], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~18 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[9] , u0|nios2_gen2_0|cpu|E_shift_rot_result[9], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~17 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[10] , u0|nios2_gen2_0|cpu|E_shift_rot_result[10], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~15 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[11] , u0|nios2_gen2_0|cpu|E_shift_rot_result[11], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~16 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[12] , u0|nios2_gen2_0|cpu|E_shift_rot_result[12], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~14 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[13] , u0|nios2_gen2_0|cpu|E_shift_rot_result[13], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[14] , u0|nios2_gen2_0|cpu|E_shift_rot_result[14], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[15] , u0|nios2_gen2_0|cpu|E_shift_rot_result[15], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[16] , u0|nios2_gen2_0|cpu|E_shift_rot_result[16], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~10 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[17] , u0|nios2_gen2_0|cpu|E_shift_rot_result[17], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[18] , u0|nios2_gen2_0|cpu|E_shift_rot_result[18], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~8 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[19] , u0|nios2_gen2_0|cpu|E_shift_rot_result[19], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[20] , u0|nios2_gen2_0|cpu|E_shift_rot_result[20], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~6 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[21] , u0|nios2_gen2_0|cpu|E_shift_rot_result[21], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[22] , u0|nios2_gen2_0|cpu|E_shift_rot_result[22], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~4 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[23] , u0|nios2_gen2_0|cpu|E_shift_rot_result[23], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~3 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[24] , u0|nios2_gen2_0|cpu|E_shift_rot_result[24], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~2 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[25] , u0|nios2_gen2_0|cpu|E_shift_rot_result[25], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~1 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[26] , u0|nios2_gen2_0|cpu|E_shift_rot_result[26], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~0 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[27] , u0|nios2_gen2_0|cpu|E_shift_rot_result[27], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[28] , u0|nios2_gen2_0|cpu|E_shift_rot_result[28], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[29] , u0|nios2_gen2_0|cpu|E_shift_rot_result[29], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[30] , u0|nios2_gen2_0|cpu|E_shift_rot_result[30], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[31] , u0|nios2_gen2_0|cpu|E_shift_rot_result[31], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2 , u0|nios2_gen2_0|cpu|D_ctrl_shift_logical~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_shift_logical , u0|nios2_gen2_0|cpu|R_ctrl_shift_logical, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0 , u0|nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rot_right , u0|nios2_gen2_0|cpu|R_ctrl_rot_right, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 , u0|nios2_gen2_0|cpu|E_shift_rot_fill_bit~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[0] , u0|nios2_gen2_0|cpu|E_shift_rot_result[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27 , u0|nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_result[1] , u0|nios2_gen2_0|cpu|E_shift_rot_result[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[1] , u0|nios2_gen2_0|cpu|W_alu_result[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[0]~29 , u0|nios2_gen2_0|cpu|E_logic_result[0]~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0]~26 , u0|nios2_gen2_0|cpu|W_alu_result[0]~26, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[0] , u0|nios2_gen2_0|cpu|W_alu_result[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~0 , u0|nios2_gen2_0|cpu|av_ld_rshift8~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_rshift8~1 , u0|nios2_gen2_0|cpu|av_ld_rshift8~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[29]~28 , u0|nios2_gen2_0|cpu|E_logic_result[29]~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29]~29 , u0|nios2_gen2_0|cpu|W_alu_result[29]~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[29] , u0|nios2_gen2_0|cpu|W_alu_result[29], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~35 , u0|nios2_gen2_0|cpu|W_rf_wr_data[29]~35, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30]~4 , u0|nios2_gen2_0|cpu|d_writedata[30]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[30] , u0|nios2_gen2_0|cpu|d_writedata[30], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~20 , u0|mm_interconnect_0|cmd_mux_005|src_payload~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[28]~26 , u0|nios2_gen2_0|cpu|E_logic_result[28]~26, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28]~28 , u0|nios2_gen2_0|cpu|W_alu_result[28]~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[28] , u0|nios2_gen2_0|cpu|W_alu_result[28], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~36 , u0|nios2_gen2_0|cpu|W_rf_wr_data[28]~36, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27]~0 , u0|nios2_gen2_0|cpu|E_src1[27]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~30 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~2 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[25] , u0|nios2_gen2_0|cpu|F_pc[25], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48 , u0|nios2_gen2_0|cpu|F_pc_plus_one[24]~48, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50 , u0|nios2_gen2_0|cpu|F_pc_plus_one[25]~50, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[27] , u0|nios2_gen2_0|cpu|E_src1[27], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[27]~0 , u0|nios2_gen2_0|cpu|E_logic_result[27]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27]~0 , u0|nios2_gen2_0|cpu|W_alu_result[27]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[27] , u0|nios2_gen2_0|cpu|W_alu_result[27], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~25 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[27] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[27], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~21 , u0|nios2_gen2_0|cpu|W_rf_wr_data[27]~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29]~5 , u0|nios2_gen2_0|cpu|d_writedata[29]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[29] , u0|nios2_gen2_0|cpu|d_writedata[29], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~21 , u0|mm_interconnect_0|cmd_mux_005|src_payload~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3, labfinaltop, 1
instance = comp, \DRAM_DQ[10]~input , DRAM_DQ[10]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[10] , u0|sdram|za_data[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~22 , u0|nios2_gen2_0|cpu|W_rf_wr_data[26]~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28]~6 , u0|nios2_gen2_0|cpu|d_writedata[28]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[28] , u0|nios2_gen2_0|cpu|d_writedata[28], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~22 , u0|mm_interconnect_0|cmd_mux_005|src_payload~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~10 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[25] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[25], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[25]~2 , u0|nios2_gen2_0|cpu|E_logic_result[25]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25]~2 , u0|nios2_gen2_0|cpu|W_alu_result[25]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[25] , u0|nios2_gen2_0|cpu|W_alu_result[25], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~23 , u0|nios2_gen2_0|cpu|W_rf_wr_data[25]~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24]~0 , u0|nios2_gen2_0|cpu|d_writedata[24]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[24] , u0|nios2_gen2_0|cpu|d_writedata[24], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~7 , u0|mm_interconnect_0|cmd_mux_005|src_payload~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11 , u0|nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte3_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte3_data[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[24]~3 , u0|nios2_gen2_0|cpu|E_logic_result[24]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24]~3 , u0|nios2_gen2_0|cpu|W_alu_result[24]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[24] , u0|nios2_gen2_0|cpu|W_alu_result[24], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~24 , u0|nios2_gen2_0|cpu|W_rf_wr_data[24]~24, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23]~4 , u0|nios2_gen2_0|cpu|E_src2[23]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[23] , u0|nios2_gen2_0|cpu|E_src2[23], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~4 , u0|nios2_gen2_0|cpu|Add1~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[23]~4 , u0|nios2_gen2_0|cpu|E_logic_result[23]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23]~4 , u0|nios2_gen2_0|cpu|W_alu_result[23]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[23] , u0|nios2_gen2_0|cpu|W_alu_result[23], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~8 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[23] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[23], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~12 , u0|mm_interconnect_0|rsp_mux|src_payload~12, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~13 , u0|mm_interconnect_0|rsp_mux|src_payload~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[7], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~25 , u0|nios2_gen2_0|cpu|W_rf_wr_data[23]~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[21]~11 , u0|nios2_gen2_0|cpu|E_st_data[21]~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[21] , u0|nios2_gen2_0|cpu|d_writedata[21], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~17 , u0|mm_interconnect_0|cmd_mux_005|src_payload~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~7 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[22] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[22], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~15 , u0|mm_interconnect_0|rsp_mux|src_payload~15, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~14 , u0|mm_interconnect_0|rsp_mux|src_payload~14, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~16 , u0|mm_interconnect_0|rsp_mux|src_payload~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[6], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~26 , u0|nios2_gen2_0|cpu|W_rf_wr_data[22]~26, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[19]~14 , u0|nios2_gen2_0|cpu|E_st_data[19]~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[19] , u0|nios2_gen2_0|cpu|d_writedata[19], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~30 , u0|mm_interconnect_0|cmd_mux_005|src_payload~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~19 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[21] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[21], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~18 , u0|mm_interconnect_0|rsp_mux|src_payload~18, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~17 , u0|mm_interconnect_0|rsp_mux|src_payload~17, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~19 , u0|mm_interconnect_0|rsp_mux|src_payload~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[21]~6 , u0|nios2_gen2_0|cpu|E_logic_result[21]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21]~6 , u0|nios2_gen2_0|cpu|W_alu_result[21]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[21] , u0|nios2_gen2_0|cpu|W_alu_result[21], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~27 , u0|nios2_gen2_0|cpu|W_rf_wr_data[21]~27, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20]~7 , u0|nios2_gen2_0|cpu|E_src2[20]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[20] , u0|nios2_gen2_0|cpu|E_src2[20], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~7 , u0|nios2_gen2_0|cpu|Add1~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[20]~7 , u0|nios2_gen2_0|cpu|E_logic_result[20]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20]~7 , u0|nios2_gen2_0|cpu|W_alu_result[20]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[20] , u0|nios2_gen2_0|cpu|W_alu_result[20], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~21 , u0|mm_interconnect_0|rsp_mux|src_payload~21, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~20 , u0|mm_interconnect_0|rsp_mux|src_payload~20, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~22 , u0|mm_interconnect_0|rsp_mux|src_payload~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~28 , u0|nios2_gen2_0|cpu|W_rf_wr_data[20]~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[18]~15 , u0|nios2_gen2_0|cpu|E_st_data[18]~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[18] , u0|nios2_gen2_0|cpu|d_writedata[18], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~31 , u0|mm_interconnect_0|cmd_mux_005|src_payload~31, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~24 , u0|mm_interconnect_0|rsp_mux|src_payload~24, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~25 , u0|mm_interconnect_0|rsp_mux|src_payload~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[19]~8 , u0|nios2_gen2_0|cpu|E_logic_result[19]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19]~8 , u0|nios2_gen2_0|cpu|W_alu_result[19]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[19] , u0|nios2_gen2_0|cpu|W_alu_result[19], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~29 , u0|nios2_gen2_0|cpu|W_rf_wr_data[19]~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27]~7 , u0|nios2_gen2_0|cpu|d_writedata[27]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[27] , u0|nios2_gen2_0|cpu|d_writedata[27], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~24 , u0|mm_interconnect_0|cmd_mux_003|src_payload~24, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[27] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[27], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~23 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~35 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~35, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~36 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~36, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[5] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~59 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~59, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~60 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~60, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[6] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[6], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[7] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[7], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~67 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~67, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~68 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~68, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[8] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[8], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~81 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~81, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~82 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~82, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[9] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[9], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~79 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~79, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~80 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~80, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[10] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[10], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~28 , u0|mm_interconnect_0|cmd_mux_003|src_payload~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[7] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[7], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~27 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~27, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~29 , u0|mm_interconnect_0|cmd_mux_003|src_payload~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[6] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[6], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~28 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~11 , u0|mm_interconnect_0|cmd_mux_003|src_payload~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[5] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~16 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~17 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[3] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~18 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~19 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[4] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~4 , u0|mm_interconnect_0|cmd_mux_003|src_payload~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[1] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~33 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~33, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[18] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[18], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~27 , u0|mm_interconnect_0|rsp_mux|src_payload~27, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~28 , u0|mm_interconnect_0|rsp_mux|src_payload~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[18]~9 , u0|nios2_gen2_0|cpu|E_logic_result[18]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18]~9 , u0|nios2_gen2_0|cpu|W_alu_result[18]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[18] , u0|nios2_gen2_0|cpu|W_alu_result[18], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~30 , u0|nios2_gen2_0|cpu|W_rf_wr_data[18]~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26]~2 , u0|nios2_gen2_0|cpu|d_writedata[26]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[26] , u0|nios2_gen2_0|cpu|d_writedata[26], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~10 , u0|mm_interconnect_0|cmd_mux_003|src_payload~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[26] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[26], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~9 , u0|mm_interconnect_0|cmd_mux_003|src_payload~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[25] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[25], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~8 , u0|mm_interconnect_0|cmd_mux_003|src_payload~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[24] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[24], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~13 , u0|mm_interconnect_0|cmd_mux_003|src_payload~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[15] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[15], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~12 , u0|mm_interconnect_0|cmd_mux_003|src_payload~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[14] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[14], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~14 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~17 , u0|mm_interconnect_0|cmd_mux_003|src_payload~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[12] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[12], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~16 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~4 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~13 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~8 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~24, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~42 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~42, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~43 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~43, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[32], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[44] , u0|mm_interconnect_0|cmd_mux_003|src_data[44], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[6] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[6], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~45 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~45, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~46 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~46, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[30], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[42] , u0|mm_interconnect_0|cmd_mux_003|src_data[42], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[4] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~7 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~49 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~49, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~50 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~50, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[28], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~65 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~65, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~66 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~66, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[24], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~61 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~61, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~62 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~62, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[23], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~31 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~31, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~32 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~32, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[21], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~33 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~33, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~34 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~34, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[20], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~39 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~39, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~40 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~40, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[18], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~26 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~26, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~28 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[17], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~44, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[31], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~47 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~47, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~48 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~48, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[29], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~51 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~51, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~52 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~52, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[27], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~53 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~53, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~54 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~54, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[26], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~37 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~37, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~38 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~38, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[25], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|always1~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~30 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[34], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[38] , u0|mm_interconnect_0|cmd_mux_003|src_data[38], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~1 , u0|mm_interconnect_0|cmd_mux_003|src_payload~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~20 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[17] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[17], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~30 , u0|mm_interconnect_0|rsp_mux|src_payload~30, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~31 , u0|mm_interconnect_0|rsp_mux|src_payload~31, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[17]~10 , u0|nios2_gen2_0|cpu|E_logic_result[17]~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17]~10 , u0|nios2_gen2_0|cpu|W_alu_result[17]~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[17] , u0|nios2_gen2_0|cpu|W_alu_result[17], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~31 , u0|nios2_gen2_0|cpu|W_rf_wr_data[17]~31, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[17]~12 , u0|nios2_gen2_0|cpu|E_st_data[17]~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[17] , u0|nios2_gen2_0|cpu|d_writedata[17], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~18 , u0|mm_interconnect_0|cmd_mux_005|src_payload~18, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~33 , u0|mm_interconnect_0|rsp_mux|src_payload~33, labfinaltop, 1
instance = comp, \DRAM_DQ[0]~input , DRAM_DQ[0]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[0] , u0|sdram|za_data[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~34 , u0|mm_interconnect_0|rsp_mux|src_payload~34, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7 , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte2_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte2_data[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[16]~11 , u0|nios2_gen2_0|cpu|E_logic_result[16]~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16]~11 , u0|nios2_gen2_0|cpu|W_alu_result[16]~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[16] , u0|nios2_gen2_0|cpu|W_alu_result[16], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~32 , u0|nios2_gen2_0|cpu|W_rf_wr_data[16]~32, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[14]~6 , u0|nios2_gen2_0|cpu|E_st_data[14]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[14] , u0|nios2_gen2_0|cpu|d_writedata[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~11 , u0|mm_interconnect_0|cmd_mux_005|src_payload~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~84 , u0|nios2_gen2_0|cpu|F_iw[31]~84, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[31]~85 , u0|nios2_gen2_0|cpu|F_iw[31]~85, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[31] , u0|nios2_gen2_0|cpu|D_iw[31], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15]~12 , u0|nios2_gen2_0|cpu|E_src1[15]~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[15] , u0|nios2_gen2_0|cpu|E_src1[15], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[15]~12 , u0|nios2_gen2_0|cpu|E_logic_result[15]~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15]~12 , u0|nios2_gen2_0|cpu|W_alu_result[15]~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[15] , u0|nios2_gen2_0|cpu|W_alu_result[15], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~20 , u0|nios2_gen2_0|cpu|W_rf_wr_data[15]~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[16]~10 , u0|nios2_gen2_0|cpu|E_st_data[16]~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[16] , u0|nios2_gen2_0|cpu|d_writedata[16], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~15 , u0|mm_interconnect_0|cmd_mux_005|src_payload~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~108 , u0|nios2_gen2_0|cpu|F_iw[18]~108, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~109 , u0|nios2_gen2_0|cpu|F_iw[18]~109, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[18]~112 , u0|nios2_gen2_0|cpu|F_iw[18]~112, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[18] , u0|nios2_gen2_0|cpu|D_iw[18], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14]~13 , u0|nios2_gen2_0|cpu|E_src1[14]~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[14] , u0|nios2_gen2_0|cpu|E_src1[14], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[14]~13 , u0|nios2_gen2_0|cpu|E_logic_result[14]~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14]~13 , u0|nios2_gen2_0|cpu|W_alu_result[14]~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[14] , u0|nios2_gen2_0|cpu|W_alu_result[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~16 , u0|mm_interconnect_0|rsp_mux|src_data[14]~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~13 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[14] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], labfinaltop, 1
instance = comp, \u0|jtag_uart|woverflow~1 , u0|jtag_uart|woverflow~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|woverflow , u0|jtag_uart|woverflow, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~117 , u0|mm_interconnect_0|rsp_mux|src_data[14]~117, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[14] , u0|hex_digits|data_out[14], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[14] , u0|hex_digits|readdata[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~118 , u0|mm_interconnect_0|rsp_mux|src_data[14]~118, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_018|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_018|src0_valid~0, labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[14] , u0|noise_pio|data_out[14], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[14] , u0|noise_pio|readdata[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[14], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[14] , u0|spi_0|spi_slave_select_holding_reg[14], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[14]~feeder , u0|spi_0|spi_slave_select_reg[14]~feeder, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[14] , u0|spi_0|spi_slave_select_reg[14], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[14]~17 , u0|spi_0|p1_data_to_cpu[14]~17, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[14] , u0|spi_0|data_to_cpu[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~120 , u0|mm_interconnect_0|rsp_mux|src_data[14]~120, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[14] , u0|piece_pio|data_out[14], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[14] , u0|piece_pio|readdata[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~6 , u0|mm_interconnect_0|cmd_mux_013|src_payload~6, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[14]~4 , u0|timer|period_halfword_0_register[14]~4, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[14] , u0|timer|period_halfword_0_register[14], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[14] , u0|timer|period_halfword_1_register[14], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[14]~32 , u0|timer|read_mux_out[14]~32, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[14] , u0|timer|period_halfword_3_register[14], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[14] , u0|timer|period_halfword_2_register[14], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[14]~33 , u0|timer|read_mux_out[14]~33, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[46] , u0|timer|counter_snapshot[46], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[60]~184 , u0|timer|internal_counter[60]~184, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[61]~186 , u0|timer|internal_counter[61]~186, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~9 , u0|mm_interconnect_0|cmd_mux_013|src_payload~9, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[13] , u0|timer|period_halfword_3_register[13], labfinaltop, 1
instance = comp, \u0|timer|Equal9~1 , u0|timer|Equal9~1, labfinaltop, 1
instance = comp, \u0|timer|stop_strobe~0 , u0|timer|stop_strobe~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~1 , u0|mm_interconnect_0|cmd_mux_013|src_payload~1, labfinaltop, 1
instance = comp, \u0|timer|control_register[1] , u0|timer|control_register[1], labfinaltop, 1
instance = comp, \u0|timer|counter_is_running~0 , u0|timer|counter_is_running~0, labfinaltop, 1
instance = comp, \u0|timer|counter_is_running~1 , u0|timer|counter_is_running~1, labfinaltop, 1
instance = comp, \u0|timer|counter_is_running , u0|timer|counter_is_running, labfinaltop, 1
instance = comp, \u0|timer|always0~1 , u0|timer|always0~1, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[61] , u0|timer|internal_counter[61], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[62]~188 , u0|timer|internal_counter[62]~188, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[62] , u0|timer|internal_counter[62], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[62]~feeder , u0|timer|counter_snapshot[62]~feeder, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[62] , u0|timer|counter_snapshot[62], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[14]~35 , u0|timer|read_mux_out[14]~35, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[30] , u0|timer|counter_snapshot[30], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[14]~4 , u0|timer|counter_snapshot[14]~4, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[14] , u0|timer|counter_snapshot[14], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[14]~34 , u0|timer|read_mux_out[14]~34, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[14]~36 , u0|timer|read_mux_out[14]~36, labfinaltop, 1
instance = comp, \u0|timer|readdata[14] , u0|timer|readdata[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[14] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~119 , u0|mm_interconnect_0|rsp_mux|src_data[14]~119, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~121 , u0|mm_interconnect_0|rsp_mux|src_data[14]~121, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[14]~122 , u0|mm_interconnect_0|rsp_mux|src_data[14]~122, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~6 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data_en~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[6], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~19 , u0|nios2_gen2_0|cpu|W_rf_wr_data[14]~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[13]~5 , u0|nios2_gen2_0|cpu|E_st_data[13]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[13] , u0|nios2_gen2_0|cpu|d_writedata[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~14 , u0|mm_interconnect_0|cmd_mux_005|src_payload~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~16 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[13] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~110 , u0|mm_interconnect_0|rsp_mux|src_data[13]~110, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~21, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~111 , u0|mm_interconnect_0|rsp_mux|src_data[13]~111, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[13]~feeder , u0|piece_pio|data_out[13]~feeder, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[13] , u0|piece_pio|data_out[13], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[13] , u0|piece_pio|readdata[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[13], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[13] , u0|timer|period_halfword_1_register[13], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[13] , u0|timer|period_halfword_0_register[13], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[13]~47 , u0|timer|read_mux_out[13]~47, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[29] , u0|timer|counter_snapshot[29], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[13] , u0|timer|counter_snapshot[13], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[13]~49 , u0|timer|read_mux_out[13]~49, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[61]~feeder , u0|timer|counter_snapshot[61]~feeder, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[61] , u0|timer|counter_snapshot[61], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[45] , u0|timer|counter_snapshot[45], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[13]~50 , u0|timer|read_mux_out[13]~50, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[13] , u0|timer|period_halfword_2_register[13], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[13]~48 , u0|timer|read_mux_out[13]~48, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[13]~51 , u0|timer|read_mux_out[13]~51, labfinaltop, 1
instance = comp, \u0|timer|readdata[13] , u0|timer|readdata[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~113 , u0|mm_interconnect_0|rsp_mux|src_data[13]~113, labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[13] , u0|noise_pio|data_out[13], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[13] , u0|noise_pio|readdata[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~114 , u0|mm_interconnect_0|rsp_mux|src_data[13]~114, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[13] , u0|hex_digits|data_out[13], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[13] , u0|hex_digits|readdata[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[13], labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[13]~feeder , u0|leds_pio|data_out[13]~feeder, labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[13] , u0|leds_pio|data_out[13], labfinaltop, 1
instance = comp, \u0|leds_pio|readdata[13] , u0|leds_pio|readdata[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[13] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~112 , u0|mm_interconnect_0|rsp_mux|src_data[13]~112, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~115 , u0|mm_interconnect_0|rsp_mux|src_data[13]~115, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[13]~116 , u0|mm_interconnect_0|rsp_mux|src_data[13]~116, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~5 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[13]~14 , u0|nios2_gen2_0|cpu|E_logic_result[13]~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13]~14 , u0|nios2_gen2_0|cpu|W_alu_result[13]~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[13] , u0|nios2_gen2_0|cpu|W_alu_result[13], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~18 , u0|nios2_gen2_0|cpu|W_rf_wr_data[13]~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[12]~2 , u0|nios2_gen2_0|cpu|E_st_data[12]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[12] , u0|nios2_gen2_0|cpu|d_writedata[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~10 , u0|mm_interconnect_0|cmd_mux_013|src_payload~10, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[12] , u0|timer|period_halfword_3_register[12], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[12] , u0|timer|period_halfword_2_register[12], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[12]~53 , u0|timer|read_mux_out[12]~53, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[60]~feeder , u0|timer|counter_snapshot[60]~feeder, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[60] , u0|timer|counter_snapshot[60], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[44] , u0|timer|counter_snapshot[44], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[12]~55 , u0|timer|read_mux_out[12]~55, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[12] , u0|timer|period_halfword_1_register[12], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[12] , u0|timer|period_halfword_0_register[12], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[12]~52 , u0|timer|read_mux_out[12]~52, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[28]~feeder , u0|timer|counter_snapshot[28]~feeder, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[28] , u0|timer|counter_snapshot[28], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[12] , u0|timer|counter_snapshot[12], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[12]~54 , u0|timer|read_mux_out[12]~54, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[12]~56 , u0|timer|read_mux_out[12]~56, labfinaltop, 1
instance = comp, \u0|timer|readdata[12] , u0|timer|readdata[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[12], labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[12]~feeder , u0|leds_pio|data_out[12]~feeder, labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[12] , u0|leds_pio|data_out[12], labfinaltop, 1
instance = comp, \u0|leds_pio|readdata[12] , u0|leds_pio|readdata[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~93 , u0|mm_interconnect_0|rsp_mux|src_data[12]~93, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[12] , u0|spi_0|spi_slave_select_holding_reg[12], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[12] , u0|spi_0|spi_slave_select_reg[12], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[12]~21 , u0|spi_0|p1_data_to_cpu[12]~21, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[12] , u0|spi_0|data_to_cpu[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12], labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[12]~feeder , u0|noise_pio|data_out[12]~feeder, labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[12] , u0|noise_pio|data_out[12], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[12] , u0|noise_pio|readdata[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[12], labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[12]~feeder , u0|piece_pio|data_out[12]~feeder, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[12] , u0|piece_pio|data_out[12], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[12] , u0|piece_pio|readdata[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~94 , u0|mm_interconnect_0|rsp_mux|src_data[12]~94, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~95 , u0|mm_interconnect_0|rsp_mux|src_data[12]~95, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~18 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[12] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~91 , u0|mm_interconnect_0|rsp_mux|src_data[12]~91, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[12] , u0|hex_digits|data_out[12], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[12] , u0|hex_digits|readdata[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[12] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~10 , u0|mm_interconnect_0|rsp_mux|src_payload~10, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~92 , u0|mm_interconnect_0|rsp_mux|src_data[12]~92, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~20 , u0|mm_interconnect_0|rsp_mux|src_data[12]~20, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[12]~96 , u0|mm_interconnect_0|rsp_mux|src_data[12]~96, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~2 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~15 , u0|nios2_gen2_0|cpu|W_rf_wr_data[12]~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[9]~1 , u0|nios2_gen2_0|cpu|E_st_data[9]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[9] , u0|nios2_gen2_0|cpu|d_writedata[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_payload~25 , u0|mm_interconnect_0|cmd_mux_005|src_payload~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~86 , u0|nios2_gen2_0|cpu|F_iw[30]~86, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~87 , u0|nios2_gen2_0|cpu|F_iw[30]~87, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[30]~88 , u0|nios2_gen2_0|cpu|F_iw[30]~88, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[30] , u0|nios2_gen2_0|cpu|D_iw[30], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[0]~15 , u0|nios2_gen2_0|cpu|R_src1[0]~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[0] , u0|nios2_gen2_0|cpu|E_src1[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~1 , u0|nios2_gen2_0|cpu|E_mem_byte_en[0]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[0] , u0|nios2_gen2_0|cpu|d_byteenable[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[32] , u0|mm_interconnect_0|cmd_mux_005|src_data[32], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~82 , u0|nios2_gen2_0|cpu|F_iw[17]~82, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~81 , u0|nios2_gen2_0|cpu|F_iw[17]~81, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~83 , u0|nios2_gen2_0|cpu|F_iw[17]~83, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[17]~111 , u0|nios2_gen2_0|cpu|F_iw[17]~111, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[17] , u0|nios2_gen2_0|cpu|D_iw[17], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[11]~4 , u0|nios2_gen2_0|cpu|R_src2_lo[11]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[11] , u0|nios2_gen2_0|cpu|E_src2[11], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[11]~15 , u0|nios2_gen2_0|cpu|E_logic_result[11]~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11]~16 , u0|nios2_gen2_0|cpu|W_alu_result[11]~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[11] , u0|nios2_gen2_0|cpu|W_alu_result[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~4 , u0|mm_interconnect_0|router|Equal16~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~0 , u0|mm_interconnect_0|router|Equal1~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~2 , u0|mm_interconnect_0|router|Equal5~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|src_valid~0 , u0|mm_interconnect_0|cmd_mux_010|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_010|WideOr1 , u0|mm_interconnect_0|cmd_mux_010|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem_used[0]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|hex_digits_s1_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|hex_digits_s1_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_010|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_010|src0_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~86 , u0|mm_interconnect_0|rsp_mux|src_data[9]~86, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~84 , u0|mm_interconnect_0|rsp_mux|src_data[9]~84, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~85 , u0|mm_interconnect_0|rsp_mux|src_data[9]~85, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~88 , u0|mm_interconnect_0|rsp_mux|src_data[9]~88, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~87 , u0|mm_interconnect_0|rsp_mux|src_data[9]~87, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~89 , u0|mm_interconnect_0|rsp_mux|src_data[9]~89, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[9]~90 , u0|mm_interconnect_0|rsp_mux|src_data[9]~90, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~1 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~14 , u0|nios2_gen2_0|cpu|W_rf_wr_data[9]~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[15]~7 , u0|nios2_gen2_0|cpu|E_st_data[15]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[15] , u0|nios2_gen2_0|cpu|d_writedata[15], labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[15]~feeder , u0|piece_pio|data_out[15]~feeder, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[15] , u0|piece_pio|data_out[15], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[15] , u0|piece_pio|readdata[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[15], labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[15] , u0|noise_pio|data_out[15], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[15] , u0|noise_pio|readdata[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~126 , u0|mm_interconnect_0|rsp_mux|src_data[15]~126, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~7 , u0|mm_interconnect_0|cmd_mux_013|src_payload~7, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[15] , u0|timer|period_halfword_3_register[15], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[15] , u0|timer|period_halfword_2_register[15], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[15]~38 , u0|timer|read_mux_out[15]~38, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[15]~5 , u0|timer|period_halfword_0_register[15]~5, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[15] , u0|timer|period_halfword_0_register[15], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[15] , u0|timer|period_halfword_1_register[15], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[15]~37 , u0|timer|read_mux_out[15]~37, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[63]~190 , u0|timer|internal_counter[63]~190, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[63] , u0|timer|internal_counter[63], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[63]~feeder , u0|timer|counter_snapshot[63]~feeder, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[63] , u0|timer|counter_snapshot[63], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[47] , u0|timer|counter_snapshot[47], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[15]~40 , u0|timer|read_mux_out[15]~40, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[15]~5 , u0|timer|counter_snapshot[15]~5, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[15] , u0|timer|counter_snapshot[15], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[31] , u0|timer|counter_snapshot[31], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[15]~39 , u0|timer|read_mux_out[15]~39, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[15]~41 , u0|timer|read_mux_out[15]~41, labfinaltop, 1
instance = comp, \u0|timer|readdata[15] , u0|timer|readdata[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[15], labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[15] , u0|hex_digits|data_out[15], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[15] , u0|hex_digits|readdata[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[15] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~125 , u0|mm_interconnect_0|rsp_mux|src_data[15]~125, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~127 , u0|mm_interconnect_0|rsp_mux|src_data[15]~127, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~17 , u0|mm_interconnect_0|rsp_mux|src_data[15]~17, labfinaltop, 1
instance = comp, \u0|jtag_uart|rvalid~0 , u0|jtag_uart|rvalid~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|rvalid , u0|jtag_uart|rvalid, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~14 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[15] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~123 , u0|mm_interconnect_0|rsp_mux|src_data[15]~123, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~124 , u0|mm_interconnect_0|rsp_mux|src_data[15]~124, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[15]~128 , u0|mm_interconnect_0|rsp_mux|src_data[15]~128, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~7 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[7], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[7]~feeder , u0|spi_0|spi_slave_select_holding_reg[7]~feeder, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[7] , u0|spi_0|spi_slave_select_holding_reg[7], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[7] , u0|spi_0|spi_slave_select_reg[7], labfinaltop, 1
instance = comp, \u0|spi_0|data_rd_strobe , u0|spi_0|data_rd_strobe, labfinaltop, 1
instance = comp, \u0|spi_0|RRDY~0 , u0|spi_0|RRDY~0, labfinaltop, 1
instance = comp, \u0|spi_0|RRDY , u0|spi_0|RRDY, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~33 , u0|spi_0|p1_data_to_cpu[7]~33, labfinaltop, 1
instance = comp, \u0|spi_0|iRRDY_reg , u0|spi_0|iRRDY_reg, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~34 , u0|spi_0|p1_data_to_cpu[7]~34, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[7]~35 , u0|spi_0|p1_data_to_cpu[7]~35, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[7] , u0|spi_0|data_to_cpu[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7], labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[7] , u0|noise_pio|data_out[7], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[7] , u0|noise_pio|readdata[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~75 , u0|mm_interconnect_0|rsp_mux|src_data[7]~75, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[7] , u0|hex_digits|data_out[7], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[7] , u0|hex_digits|readdata[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[7], labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[7]~feeder , u0|leds_pio|data_out[7]~feeder, labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[7] , u0|leds_pio|data_out[7], labfinaltop, 1
instance = comp, \u0|leds_pio|readdata[7] , u0|leds_pio|readdata[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~73 , u0|mm_interconnect_0|rsp_mux|src_data[7]~73, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[23] , u0|timer|counter_snapshot[23], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[7] , u0|timer|counter_snapshot[7], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[7]~74 , u0|timer|read_mux_out[7]~74, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~14 , u0|mm_interconnect_0|cmd_mux_013|src_payload~14, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[7] , u0|timer|period_halfword_1_register[7], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[7] , u0|timer|period_halfword_0_register[7], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[7]~72 , u0|timer|read_mux_out[7]~72, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[7] , u0|timer|period_halfword_3_register[7], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[7] , u0|timer|period_halfword_2_register[7], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[7]~73 , u0|timer|read_mux_out[7]~73, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[39] , u0|timer|counter_snapshot[39], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[55]~feeder , u0|timer|counter_snapshot[55]~feeder, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[55] , u0|timer|counter_snapshot[55], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[7]~75 , u0|timer|read_mux_out[7]~75, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[7]~76 , u0|timer|read_mux_out[7]~76, labfinaltop, 1
instance = comp, \u0|timer|readdata[7] , u0|timer|readdata[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[7], labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[7] , u0|piece_pio|data_out[7], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[7] , u0|piece_pio|readdata[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~74 , u0|mm_interconnect_0|rsp_mux|src_data[7]~74, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~76 , u0|mm_interconnect_0|rsp_mux|src_data[7]~76, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~8 , u0|mm_interconnect_0|rsp_mux|src_payload~8, labfinaltop, 1
instance = comp, \u0|keycode|data_out[7]~feeder , u0|keycode|data_out[7]~feeder, labfinaltop, 1
instance = comp, \u0|keycode|data_out[7] , u0|keycode|data_out[7], labfinaltop, 1
instance = comp, \u0|keycode|readdata[7] , u0|keycode|readdata[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_007|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_007|src0_valid~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|av_readdata[7]~7 , u0|jtag_uart|av_readdata[7]~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~29 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[7] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~71 , u0|mm_interconnect_0|rsp_mux|src_data[7]~71, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~72 , u0|mm_interconnect_0|rsp_mux|src_data[7]~72, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[7]~77 , u0|mm_interconnect_0|rsp_mux|src_data[7]~77, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~23 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[5]~0 , u0|nios2_gen2_0|cpu|av_ld_byte0_data[5]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[7] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[7], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1 , u0|nios2_gen2_0|cpu|D_ctrl_ld_signed~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld_signed , u0|nios2_gen2_0|cpu|R_ctrl_ld_signed, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_fill_bit~0 , u0|nios2_gen2_0|cpu|av_fill_bit~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~13 , u0|mm_interconnect_0|cmd_mux_013|src_payload~13, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[8] , u0|timer|period_halfword_3_register[8], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[8] , u0|timer|period_halfword_2_register[8], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[8]~68 , u0|timer|read_mux_out[8]~68, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[56]~feeder , u0|timer|counter_snapshot[56]~feeder, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[56] , u0|timer|counter_snapshot[56], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[40] , u0|timer|counter_snapshot[40], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[8]~70 , u0|timer|read_mux_out[8]~70, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[8]~7 , u0|timer|period_halfword_0_register[8]~7, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[8] , u0|timer|period_halfword_0_register[8], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[8] , u0|timer|period_halfword_1_register[8], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[8]~67 , u0|timer|read_mux_out[8]~67, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[24] , u0|timer|counter_snapshot[24], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[8]~7 , u0|timer|counter_snapshot[8]~7, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[8] , u0|timer|counter_snapshot[8], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[8]~69 , u0|timer|read_mux_out[8]~69, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[8]~71 , u0|timer|read_mux_out[8]~71, labfinaltop, 1
instance = comp, \u0|timer|readdata[8] , u0|timer|readdata[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~80 , u0|mm_interconnect_0|rsp_mux|src_data[8]~80, labfinaltop, 1
instance = comp, \u0|spi_0|iE_reg , u0|spi_0|iE_reg, labfinaltop, 1
instance = comp, \u0|spi_0|TOE~0 , u0|spi_0|TOE~0, labfinaltop, 1
instance = comp, \u0|spi_0|TOE , u0|spi_0|TOE, labfinaltop, 1
instance = comp, \u0|spi_0|ROE~0 , u0|spi_0|ROE~0, labfinaltop, 1
instance = comp, \u0|spi_0|ROE , u0|spi_0|ROE, labfinaltop, 1
instance = comp, \u0|spi_0|E , u0|spi_0|E, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~30 , u0|spi_0|p1_data_to_cpu[8]~30, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[8] , u0|spi_0|spi_slave_select_holding_reg[8], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[8] , u0|spi_0|spi_slave_select_reg[8], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~29 , u0|spi_0|p1_data_to_cpu[8]~29, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~31 , u0|spi_0|p1_data_to_cpu[8]~31, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[8]~32 , u0|spi_0|p1_data_to_cpu[8]~32, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[8] , u0|spi_0|data_to_cpu[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8], labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[8] , u0|noise_pio|data_out[8], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[8] , u0|noise_pio|readdata[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[8], labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[8]~feeder , u0|piece_pio|data_out[8]~feeder, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[8] , u0|piece_pio|data_out[8], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[8] , u0|piece_pio|readdata[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~81 , u0|mm_interconnect_0|rsp_mux|src_data[8]~81, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~82 , u0|mm_interconnect_0|rsp_mux|src_data[8]~82, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~28 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[8] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], labfinaltop, 1
instance = comp, \u0|jtag_uart|ien_AF , u0|jtag_uart|ien_AF, labfinaltop, 1
instance = comp, \u0|jtag_uart|Add0~0 , u0|jtag_uart|Add0~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|Add0~2 , u0|jtag_uart|Add0~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|Add0~4 , u0|jtag_uart|Add0~4, labfinaltop, 1
instance = comp, \u0|jtag_uart|Add0~6 , u0|jtag_uart|Add0~6, labfinaltop, 1
instance = comp, \u0|jtag_uart|Add0~8 , u0|jtag_uart|Add0~8, labfinaltop, 1
instance = comp, \u0|jtag_uart|Add0~10 , u0|jtag_uart|Add0~10, labfinaltop, 1
instance = comp, \u0|jtag_uart|LessThan1~1 , u0|jtag_uart|LessThan1~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|Add0~12 , u0|jtag_uart|Add0~12, labfinaltop, 1
instance = comp, \u0|jtag_uart|LessThan1~0 , u0|jtag_uart|LessThan1~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|LessThan1~2 , u0|jtag_uart|LessThan1~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|fifo_AF , u0|jtag_uart|fifo_AF, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|jupdate~0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|jupdate~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|jupdate , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|jupdate, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|jupdate1 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|jupdate1, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|jupdate2~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|jupdate2~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|jupdate2 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|jupdate2, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write_valid~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write_valid~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write_valid , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write_valid, labfinaltop, 1
instance = comp, \u0|jtag_uart|t_dav , u0|jtag_uart|t_dav, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|tck_t_dav~0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|tck_t_dav~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|tck_t_dav , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|tck_t_dav, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write_stalled~2 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write_stalled~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write_stalled , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write_stalled, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|always2~0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|always2~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|t_pause~0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|t_pause~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rst2~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rst2~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rst2 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rst2, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|t_pause~1 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|t_pause~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|t_pause~reg0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|t_pause~reg0, labfinaltop, 1
instance = comp, \u0|jtag_uart|pause_irq~0 , u0|jtag_uart|pause_irq~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|pause_irq , u0|jtag_uart|pause_irq, labfinaltop, 1
instance = comp, \u0|jtag_uart|av_readdata[8]~0 , u0|jtag_uart|av_readdata[8]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~78 , u0|mm_interconnect_0|rsp_mux|src_data[8]~78, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[8] , u0|hex_digits|data_out[8], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[8] , u0|hex_digits|readdata[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~9 , u0|mm_interconnect_0|rsp_mux|src_payload~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~79 , u0|mm_interconnect_0|rsp_mux|src_data[8]~79, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[8]~83 , u0|mm_interconnect_0|rsp_mux|src_data[8]~83, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~13 , u0|nios2_gen2_0|cpu|W_rf_wr_data[8]~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[7]~8 , u0|nios2_gen2_0|cpu|R_src2_lo[7]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[7] , u0|nios2_gen2_0|cpu|E_src2[7], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[7]~21 , u0|nios2_gen2_0|cpu|E_logic_result[7]~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7]~20 , u0|nios2_gen2_0|cpu|W_alu_result[7]~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[7] , u0|nios2_gen2_0|cpu|W_alu_result[7], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~12 , u0|nios2_gen2_0|cpu|W_rf_wr_data[7]~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6]~feeder , u0|nios2_gen2_0|cpu|d_writedata[6]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[6] , u0|nios2_gen2_0|cpu|d_writedata[6], labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[6] , u0|piece_pio|data_out[6], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[6] , u0|piece_pio|readdata[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[6] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~67 , u0|mm_interconnect_0|rsp_mux|src_data[6]~67, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~68 , u0|mm_interconnect_0|rsp_mux|src_data[6]~68, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~66 , u0|mm_interconnect_0|rsp_mux|src_data[6]~66, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~7 , u0|mm_interconnect_0|rsp_mux|src_payload~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~64 , u0|mm_interconnect_0|rsp_mux|src_data[6]~64, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~65 , u0|mm_interconnect_0|rsp_mux|src_data[6]~65, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~69 , u0|mm_interconnect_0|rsp_mux|src_data[6]~69, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[6]~70 , u0|mm_interconnect_0|rsp_mux|src_data[6]~70, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~22 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[6] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[6], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~11 , u0|nios2_gen2_0|cpu|W_rf_wr_data[6]~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[2] , u0|nios2_gen2_0|cpu|d_writedata[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~9 , u0|mm_interconnect_0|cmd_mux_018|src_payload~9, labfinaltop, 1
instance = comp, \u0|spi_0|tx_holding_reg[2] , u0|spi_0|tx_holding_reg[2], labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg~8 , u0|spi_0|shift_reg~8, labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg[2] , u0|spi_0|shift_reg[2], labfinaltop, 1
instance = comp, \u0|spi_0|tx_holding_reg[3] , u0|spi_0|tx_holding_reg[3], labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg~9 , u0|spi_0|shift_reg~9, labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg[3] , u0|spi_0|shift_reg[3], labfinaltop, 1
instance = comp, \u0|spi_0|tx_holding_reg[4] , u0|spi_0|tx_holding_reg[4], labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg~5 , u0|spi_0|shift_reg~5, labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg[4] , u0|spi_0|shift_reg[4], labfinaltop, 1
instance = comp, \u0|spi_0|tx_holding_reg[5] , u0|spi_0|tx_holding_reg[5], labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg~4 , u0|spi_0|shift_reg~4, labfinaltop, 1
instance = comp, \u0|spi_0|shift_reg[5] , u0|spi_0|shift_reg[5], labfinaltop, 1
instance = comp, \u0|spi_0|rx_holding_reg[5] , u0|spi_0|rx_holding_reg[5], labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[5]~0 , u0|spi_0|data_to_cpu[5]~0, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~15 , u0|spi_0|p1_data_to_cpu[5]~15, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[5]~39 , u0|spi_0|p1_data_to_cpu[5]~39, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[5] , u0|spi_0|data_to_cpu[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~61 , u0|mm_interconnect_0|rsp_mux|src_data[5]~61, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[5] , u0|hex_digits|data_out[5], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[5] , u0|hex_digits|readdata[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[5], labfinaltop, 1
instance = comp, \u0|keycode|data_out[5] , u0|keycode|data_out[5], labfinaltop, 1
instance = comp, \u0|keycode|readdata[5] , u0|keycode|readdata[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~6 , u0|mm_interconnect_0|rsp_mux|src_payload~6, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[5] , u0|timer|counter_snapshot[5], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[21]~feeder , u0|timer|counter_snapshot[21]~feeder, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[21] , u0|timer|counter_snapshot[21], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[5]~29 , u0|timer|read_mux_out[5]~29, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~5 , u0|mm_interconnect_0|cmd_mux_013|src_payload~5, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[5] , u0|timer|period_halfword_1_register[5], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[5] , u0|timer|period_halfword_0_register[5], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[5]~27 , u0|timer|read_mux_out[5]~27, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[5] , u0|timer|period_halfword_3_register[5], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[5] , u0|timer|period_halfword_2_register[5], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[5]~28 , u0|timer|read_mux_out[5]~28, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[37] , u0|timer|counter_snapshot[37], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[53]~feeder , u0|timer|counter_snapshot[53]~feeder, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[53] , u0|timer|counter_snapshot[53], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[5]~30 , u0|timer|read_mux_out[5]~30, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[5]~31 , u0|timer|read_mux_out[5]~31, labfinaltop, 1
instance = comp, \u0|timer|readdata[5] , u0|timer|readdata[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[5], labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[5] , u0|leds_pio|data_out[5], labfinaltop, 1
instance = comp, \u0|leds_pio|readdata[5] , u0|leds_pio|readdata[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[5] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~59 , u0|mm_interconnect_0|rsp_mux|src_data[5]~59, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~60 , u0|mm_interconnect_0|rsp_mux|src_data[5]~60, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~62 , u0|mm_interconnect_0|rsp_mux|src_data[5]~62, labfinaltop, 1
instance = comp, \u0|jtag_uart|av_readdata[5]~6 , u0|jtag_uart|av_readdata[5]~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~12 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[5] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~57 , u0|mm_interconnect_0|rsp_mux|src_data[5]~57, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~58 , u0|mm_interconnect_0|rsp_mux|src_data[5]~58, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~15 , u0|mm_interconnect_0|rsp_mux|src_data[5]~15, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[5]~63 , u0|mm_interconnect_0|rsp_mux|src_data[5]~63, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~21 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[5] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10 , u0|nios2_gen2_0|cpu|W_rf_wr_data[5]~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[10]~3 , u0|nios2_gen2_0|cpu|E_st_data[10]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[10] , u0|nios2_gen2_0|cpu|d_writedata[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~0 , u0|mm_interconnect_0|cmd_mux_018|src_payload~0, labfinaltop, 1
instance = comp, \u0|spi_0|SSO_reg , u0|spi_0|SSO_reg, labfinaltop, 1
instance = comp, \u0|spi_0|always6~0 , u0|spi_0|always6~0, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[11] , u0|spi_0|spi_slave_select_reg[11], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[11]~19 , u0|spi_0|p1_data_to_cpu[11]~19, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[11] , u0|spi_0|data_to_cpu[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11], labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[11] , u0|noise_pio|data_out[11], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[11] , u0|noise_pio|readdata[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[11], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~64 , u0|nios2_gen2_0|cpu|F_iw[11]~64, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[11]~feeder , u0|piece_pio|data_out[11]~feeder, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[11] , u0|piece_pio|data_out[11], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[11] , u0|piece_pio|readdata[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[11], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[11] , u0|timer|counter_snapshot[11], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[27]~feeder , u0|timer|counter_snapshot[27]~feeder, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[27] , u0|timer|counter_snapshot[27], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[11]~44 , u0|timer|read_mux_out[11]~44, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[59] , u0|timer|counter_snapshot[59], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[43] , u0|timer|counter_snapshot[43], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[11]~45 , u0|timer|read_mux_out[11]~45, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[11] , u0|timer|period_halfword_2_register[11], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[11]~43 , u0|timer|read_mux_out[11]~43, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[11] , u0|timer|period_halfword_1_register[11], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[11] , u0|timer|period_halfword_0_register[11], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[11]~42 , u0|timer|read_mux_out[11]~42, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[11]~46 , u0|timer|read_mux_out[11]~46, labfinaltop, 1
instance = comp, \u0|timer|readdata[11] , u0|timer|readdata[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[11], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~63 , u0|nios2_gen2_0|cpu|F_iw[11]~63, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~15 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[11] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~61 , u0|nios2_gen2_0|cpu|F_iw[11]~61, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[11] , u0|hex_digits|data_out[11], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[11] , u0|hex_digits|readdata[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[11], labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[11] , u0|leds_pio|data_out[11], labfinaltop, 1
instance = comp, \u0|leds_pio|readdata[11] , u0|leds_pio|readdata[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[11] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[11], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~62 , u0|nios2_gen2_0|cpu|F_iw[11]~62, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~65 , u0|nios2_gen2_0|cpu|F_iw[11]~65, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[11]~66 , u0|nios2_gen2_0|cpu|F_iw[11]~66, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[11] , u0|nios2_gen2_0|cpu|D_iw[11], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal62~3 , u0|nios2_gen2_0|cpu|Equal62~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_rdctl , u0|nios2_gen2_0|cpu|D_op_rdctl, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg , u0|nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_result~0 , u0|nios2_gen2_0|cpu|E_alu_result~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~4 , u0|mm_interconnect_0|rsp_mux|src_data[4]~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~2 , u0|mm_interconnect_0|router_001|always1~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~3 , u0|mm_interconnect_0|router_001|always1~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src14_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src14_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|always1~3 , u0|mm_interconnect_0|router|always1~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_valid~0 , u0|mm_interconnect_0|cmd_mux_015|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_015|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|packet_in_progress , u0|mm_interconnect_0|cmd_mux_015|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_015|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|update_grant~0 , u0|mm_interconnect_0|cmd_mux_015|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_agent|m0_write~0 , u0|mm_interconnect_0|generator_pio_s1_agent|m0_write~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|WideOr1 , u0|mm_interconnect_0|cmd_mux_015|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|generator_pio_s1_translator|av_waitrequest_generated~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_agent|cp_ready~0 , u0|mm_interconnect_0|generator_pio_s1_agent|cp_ready~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|update_grant~1 , u0|mm_interconnect_0|cmd_mux_015|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_015|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_015|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_015|saved_grant[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_015|src_data[67] , u0|mm_interconnect_0|cmd_mux_015|src_data[67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|generator_pio_s1_translator|wait_latency_counter[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|generator_pio_s1_translator|wait_latency_counter[0]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|generator_pio_s1_translator|wait_latency_counter~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|generator_pio_s1_translator|wait_latency_counter[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|generator_pio_s1_translator|wait_latency_counter~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|generator_pio_s1_translator|wait_latency_counter[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|generator_pio_s1_translator|wait_latency_counter[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|generator_pio_s1_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|generator_pio_s1_translator|read_latency_shift_reg~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|generator_pio_s1_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem_used[0]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|generator_pio_s1_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_015|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_015|src0_valid~0, labfinaltop, 1
instance = comp, \u0|keycode|data_out[2] , u0|keycode|data_out[2], labfinaltop, 1
instance = comp, \u0|keycode|data_out[1] , u0|keycode|data_out[1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal1~0 , u0|vga_text_mode_controller_0|game_states|Equal1~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal1~1 , u0|vga_text_mode_controller_0|game_states|Equal1~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal8~2 , u0|vga_text_mode_controller_0|game_states|Equal8~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal10~0 , u0|vga_text_mode_controller_0|game_states|Equal10~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal0~1 , u0|vga_text_mode_controller_0|game_states|Equal0~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|moveleftkey , u0|vga_text_mode_controller_0|game_states|moveleftkey, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|dlayleftkey~feeder , u0|vga_text_mode_controller_0|game_states|dlayleftkey~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|dlayleftkey , u0|vga_text_mode_controller_0|game_states|dlayleftkey, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|moveleftreg~0 , u0|vga_text_mode_controller_0|game_states|moveleftreg~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|moveleftreg , u0|vga_text_mode_controller_0|game_states|moveleftreg, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal3~0 , u0|vga_text_mode_controller_0|game_states|Equal3~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|rotateleftkey , u0|vga_text_mode_controller_0|game_states|rotateleftkey, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|delayrleftkey~feeder , u0|vga_text_mode_controller_0|game_states|delayrleftkey~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|delayrleftkey , u0|vga_text_mode_controller_0|game_states|delayrleftkey, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|rotateleftreg~0 , u0|vga_text_mode_controller_0|game_states|rotateleftreg~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|rotateleftreg , u0|vga_text_mode_controller_0|game_states|rotateleftreg, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal2~0 , u0|vga_text_mode_controller_0|game_states|Equal2~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|moveupkey , u0|vga_text_mode_controller_0|game_states|moveupkey, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|dlayupkey~feeder , u0|vga_text_mode_controller_0|game_states|dlayupkey~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|dlayupkey , u0|vga_text_mode_controller_0|game_states|dlayupkey, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|ground_counter~1 , u0|vga_text_mode_controller_0|game_board|ground_counter~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[0]~26 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[0]~26, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[19]~64 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[19]~64, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[20]~66 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[20]~66, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[20] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[20], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[21]~79 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[21]~79, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[21] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[21], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[22]~81 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[22]~81, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[22] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[22], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[23]~83 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[23]~83, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[23] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[23], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~3 , u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~13 , u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~74 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~74, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~75 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~75, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~76 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~76, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[24]~85 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[24]~85, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[24] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[24], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~77 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~77, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~69 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~69, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~70 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~70, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~71 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~71, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~72 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~72, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[25]~87 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[25]~87, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[25] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[25], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~0 , u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~68 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~68, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal0~0 , u0|vga_text_mode_controller_0|game_states|Equal0~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal5~0 , u0|vga_text_mode_controller_0|game_states|Equal5~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~73 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~73, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~78 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~78, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[0] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[1]~28 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[1]~28, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[1] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[2]~30 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[2]~30, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[2] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[3]~32 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[3]~32, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[3] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[4]~34 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[4]~34, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[4] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[5]~36 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[5]~36, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[5] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[5], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[6]~38 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[6]~38, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[6] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[7]~40 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[7]~40, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[7] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[7], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[8]~42 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[8]~42, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[8] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[9]~44 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[9]~44, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[9] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[9], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[10]~46 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[10]~46, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[10] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[11]~48 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[11]~48, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[11] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[11], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[12]~50 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[12]~50, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[12] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[13]~52 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[13]~52, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[13] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[13], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[14]~54 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[14]~54, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[14] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[15]~56 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[15]~56, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[15] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[15], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[16]~58 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[16]~58, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[16] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[17]~60 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[17]~60, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[17] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[17], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~62 , u0|vga_text_mode_controller_0|game_states|game_clock|counter[18]~62, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[18] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|counter[19] , u0|vga_text_mode_controller_0|game_states|game_clock|counter[19], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~10 , u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~11 , u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~9 , u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~4 , u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~5 , u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~6 , u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~1 , u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~2 , u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~7 , u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~8 , u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~12 , u0|vga_text_mode_controller_0|game_states|game_clock|piece_clk~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|movedownkey , u0|vga_text_mode_controller_0|game_states|movedownkey, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|dlaydownkey~feeder , u0|vga_text_mode_controller_0|game_states|dlaydownkey~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|dlaydownkey , u0|vga_text_mode_controller_0|game_states|dlaydownkey, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|movedownreg~0 , u0|vga_text_mode_controller_0|game_states|movedownreg~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|movedownreg , u0|vga_text_mode_controller_0|game_states|movedownreg, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~42 , u0|vga_text_mode_controller_0|game_states|State~42, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~43 , u0|vga_text_mode_controller_0|game_states|State~43, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_FALL , u0|vga_text_mode_controller_0|game_states|State.S_FALL, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal1~2 , u0|vga_text_mode_controller_0|game_states|Equal1~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|moverightkey , u0|vga_text_mode_controller_0|game_states|moverightkey, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|dlayrightkey , u0|vga_text_mode_controller_0|game_states|dlayrightkey, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~40 , u0|vga_text_mode_controller_0|game_states|State~40, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_MOVERIGHT , u0|vga_text_mode_controller_0|game_states|State.S_MOVERIGHT, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~39 , u0|vga_text_mode_controller_0|game_states|State~39, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_ROTATERIGHT_2 , u0|vga_text_mode_controller_0|game_states|State.S_ROTATERIGHT_2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~38 , u0|vga_text_mode_controller_0|game_states|State~38, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_ROTATELEFT_2 , u0|vga_text_mode_controller_0|game_states|State.S_ROTATELEFT_2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|WideOr12~0 , u0|vga_text_mode_controller_0|game_states|WideOr12~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|moverightreg~0 , u0|vga_text_mode_controller_0|game_states|moverightreg~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|moverightreg , u0|vga_text_mode_controller_0|game_states|moverightreg, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~31 , u0|vga_text_mode_controller_0|game_states|State~31, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~32 , u0|vga_text_mode_controller_0|game_states|State~32, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_ROTATELEFT_1 , u0|vga_text_mode_controller_0|game_states|State.S_ROTATELEFT_1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_CLEARALL , u0|vga_text_mode_controller_0|game_states|State.S_CLEARALL, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~2 , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[0][2] , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[0][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][2]~feeder , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][2]~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][2] , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~29 , u0|vga_text_mode_controller_0|game_board|sandbox~29, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[3][3]~feeder , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[3][3]~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[3][3] , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[3][3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~24 , u0|vga_text_mode_controller_0|game_board|sandbox~24, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox[0][0] , u0|vga_text_mode_controller_0|game_board|sandbox[0][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~8 , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[3][0] , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[3][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[3][0]~feeder , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[3][0]~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[3][0] , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[3][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~28 , u0|vga_text_mode_controller_0|game_board|sandbox~28, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox[0][3] , u0|vga_text_mode_controller_0|game_board|sandbox[0][3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~4 , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[0][0] , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[0][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][0]~feeder , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][0]~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][0] , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~0 , u0|vga_text_mode_controller_0|game_board|sandbox~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox[3][3] , u0|vga_text_mode_controller_0|game_board|sandbox[3][3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~9 , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[0][3] , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[0][3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][3]~feeder , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][3]~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][3] , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~30 , u0|vga_text_mode_controller_0|game_board|sandbox~30, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox[3][0] , u0|vga_text_mode_controller_0|game_board|sandbox[3][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~3 , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[3][3] , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[3][3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add2~2 , u0|vga_text_mode_controller_0|game_board|Add2~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add2~4 , u0|vga_text_mode_controller_0|game_board|Add2~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~23 , u0|vga_text_mode_controller_0|game_board|sandboxUD~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add2~5 , u0|vga_text_mode_controller_0|game_board|Add2~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add2~19 , u0|vga_text_mode_controller_0|game_board|Add2~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD[1] , u0|vga_text_mode_controller_0|game_board|sandboxUD[1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add18~0 , u0|vga_text_mode_controller_0|game_board|Add18~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add14~3 , u0|vga_text_mode_controller_0|game_board|Add14~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add2~7 , u0|vga_text_mode_controller_0|game_board|Add2~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add2~9 , u0|vga_text_mode_controller_0|game_board|Add2~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD[2] , u0|vga_text_mode_controller_0|game_board|sandboxUD[2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add2~10 , u0|vga_text_mode_controller_0|game_board|Add2~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add14~4 , u0|vga_text_mode_controller_0|game_board|Add14~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add2~12 , u0|vga_text_mode_controller_0|game_board|Add2~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD[3] , u0|vga_text_mode_controller_0|game_board|sandboxUD[3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add14~2 , u0|vga_text_mode_controller_0|game_board|Add14~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add2~13 , u0|vga_text_mode_controller_0|game_board|Add2~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add2~15 , u0|vga_text_mode_controller_0|game_board|Add2~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD[4] , u0|vga_text_mode_controller_0|game_board|sandboxUD[4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add14~1 , u0|vga_text_mode_controller_0|game_board|Add14~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add2~16 , u0|vga_text_mode_controller_0|game_board|Add2~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add2~18 , u0|vga_text_mode_controller_0|game_board|Add2~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD[5] , u0|vga_text_mode_controller_0|game_board|sandboxUD[5], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|always1~3 , u0|vga_text_mode_controller_0|game_board|always1~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Equal30~0 , u0|vga_text_mode_controller_0|game_board|Equal30~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Equal31~0 , u0|vga_text_mode_controller_0|game_board|Equal31~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|always1~4 , u0|vga_text_mode_controller_0|game_board|always1~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add0~2 , u0|vga_text_mode_controller_0|game_board|Add0~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add0~13 , u0|vga_text_mode_controller_0|game_board|Add0~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add14~0 , u0|vga_text_mode_controller_0|game_board|Add14~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|always1~0 , u0|vga_text_mode_controller_0|game_board|always1~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|always1~1 , u0|vga_text_mode_controller_0|game_board|always1~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Equal32~0 , u0|vga_text_mode_controller_0|game_board|Equal32~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add0~4 , u0|vga_text_mode_controller_0|game_board|Add0~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add0~6 , u0|vga_text_mode_controller_0|game_board|Add0~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add0~14 , u0|vga_text_mode_controller_0|game_board|Add0~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[2] , u0|vga_text_mode_controller_0|game_board|sandboxLR[2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add0~8 , u0|vga_text_mode_controller_0|game_board|Add0~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add21~1 , u0|vga_text_mode_controller_0|game_board|Add21~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add0~15 , u0|vga_text_mode_controller_0|game_board|Add0~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[3] , u0|vga_text_mode_controller_0|game_board|sandboxLR[3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add24~0 , u0|vga_text_mode_controller_0|game_board|Add24~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add23~2 , u0|vga_text_mode_controller_0|game_board|Add23~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add7~0 , u0|vga_text_mode_controller_0|game_board|Add7~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add7~2 , u0|vga_text_mode_controller_0|game_board|Add7~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add7~4 , u0|vga_text_mode_controller_0|game_board|Add7~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add7~6 , u0|vga_text_mode_controller_0|game_board|Add7~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder3~1 , u0|vga_text_mode_controller_0|game_board|Decoder3~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add14~5 , u0|vga_text_mode_controller_0|game_board|Add14~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add9~1 , u0|vga_text_mode_controller_0|game_board|Add9~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add9~2 , u0|vga_text_mode_controller_0|game_board|Add9~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add9~4 , u0|vga_text_mode_controller_0|game_board|Add9~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add9~6 , u0|vga_text_mode_controller_0|game_board|Add9~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~3 , u0|vga_text_mode_controller_0|game_board|Decoder5~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add4~0 , u0|vga_text_mode_controller_0|game_board|Add4~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add4~2 , u0|vga_text_mode_controller_0|game_board|Add4~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add4~4 , u0|vga_text_mode_controller_0|game_board|Add4~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add4~6 , u0|vga_text_mode_controller_0|game_board|Add4~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add4~8 , u0|vga_text_mode_controller_0|game_board|Add4~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~3 , u0|vga_text_mode_controller_0|game_board|Decoder0~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add0~10 , u0|vga_text_mode_controller_0|game_board|Add0~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add21~0 , u0|vga_text_mode_controller_0|game_board|Add21~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add0~12 , u0|vga_text_mode_controller_0|game_board|Add0~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4] , u0|vga_text_mode_controller_0|game_board|sandboxLR[4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add9~8 , u0|vga_text_mode_controller_0|game_board|Add9~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add9~10 , u0|vga_text_mode_controller_0|game_board|Add9~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add9~12 , u0|vga_text_mode_controller_0|game_board|Add9~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Equal31~1 , u0|vga_text_mode_controller_0|game_board|Equal31~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Equal33~1 , u0|vga_text_mode_controller_0|game_board|Equal33~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|always0~1 , u0|vga_text_mode_controller_0|game_board|always0~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~44 , u0|vga_text_mode_controller_0|game_board|board_data~44, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~61 , u0|vga_text_mode_controller_0|game_board|board_data~61, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add4~10 , u0|vga_text_mode_controller_0|game_board|Add4~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add4~12 , u0|vga_text_mode_controller_0|game_board|Add4~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|LessThan4~0 , u0|vga_text_mode_controller_0|game_board|LessThan4~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|always0~2 , u0|vga_text_mode_controller_0|game_board|always0~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Equal33~0 , u0|vga_text_mode_controller_0|game_board|Equal33~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|always0~3 , u0|vga_text_mode_controller_0|game_board|always0~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~60 , u0|vga_text_mode_controller_0|game_board|board_data~60, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~174 , u0|vga_text_mode_controller_0|game_board|board_data~174, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|LessThan100~0 , u0|vga_text_mode_controller_0|game_board|LessThan100~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|always0~0 , u0|vga_text_mode_controller_0|game_board|always0~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~59 , u0|vga_text_mode_controller_0|game_board|board_data~59, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~3 , u0|vga_text_mode_controller_0|game_board|Decoder7~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~173 , u0|vga_text_mode_controller_0|game_board|board_data~173, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add10~0 , u0|vga_text_mode_controller_0|game_board|Add10~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add10~2 , u0|vga_text_mode_controller_0|game_board|Add10~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add10~4 , u0|vga_text_mode_controller_0|game_board|Add10~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add16~4 , u0|vga_text_mode_controller_0|game_board|Add16~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add10~6 , u0|vga_text_mode_controller_0|game_board|Add10~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add16~3 , u0|vga_text_mode_controller_0|game_board|Add16~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add10~8 , u0|vga_text_mode_controller_0|game_board|Add10~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~3 , u0|vga_text_mode_controller_0|game_board|Decoder6~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|LessThan144~0 , u0|vga_text_mode_controller_0|game_board|LessThan144~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~31 , u0|vga_text_mode_controller_0|game_board|board_data~31, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~33 , u0|vga_text_mode_controller_0|game_board|board_data~33, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add16~2 , u0|vga_text_mode_controller_0|game_board|Add16~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add10~10 , u0|vga_text_mode_controller_0|game_board|Add10~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add10~12 , u0|vga_text_mode_controller_0|game_board|Add10~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add10~14 , u0|vga_text_mode_controller_0|game_board|Add10~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~32 , u0|vga_text_mode_controller_0|game_board|board_data~32, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~34 , u0|vga_text_mode_controller_0|game_board|board_data~34, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~63 , u0|vga_text_mode_controller_0|game_board|board_data~63, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~175 , u0|vga_text_mode_controller_0|game_board|board_data~175, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder4~1 , u0|vga_text_mode_controller_0|game_board|Decoder4~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add23~1 , u0|vga_text_mode_controller_0|game_board|Add23~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add7~8 , u0|vga_text_mode_controller_0|game_board|Add7~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|LessThan143~0 , u0|vga_text_mode_controller_0|game_board|LessThan143~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add7~10 , u0|vga_text_mode_controller_0|game_board|Add7~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add7~12 , u0|vga_text_mode_controller_0|game_board|Add7~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~51 , u0|vga_text_mode_controller_0|game_board|board_data~51, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~55 , u0|vga_text_mode_controller_0|game_board|board_data~55, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~111 , u0|vga_text_mode_controller_0|game_board|board_data~111, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1659 , u0|vga_text_mode_controller_0|game_board|board_data~1659, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~57 , u0|vga_text_mode_controller_0|game_board|board_data~57, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~170 , u0|vga_text_mode_controller_0|game_board|board_data~170, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|LessThan39~0 , u0|vga_text_mode_controller_0|game_board|LessThan39~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~0 , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[1][1] , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[1][1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[1][1] , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[1][1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~22 , u0|vga_text_mode_controller_0|game_board|sandbox~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox[1][1] , u0|vga_text_mode_controller_0|game_board|sandbox[1][1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~1 , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[1][2] , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[1][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[1][2]~feeder , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[1][2]~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[1][2] , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[1][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~27 , u0|vga_text_mode_controller_0|game_board|sandbox~27, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox[1][2] , u0|vga_text_mode_controller_0|game_board|sandbox[1][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~54 , u0|vga_text_mode_controller_0|game_board|board_data~54, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~171 , u0|vga_text_mode_controller_0|game_board|board_data~171, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~112 , u0|vga_text_mode_controller_0|game_board|board_data~112, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~172 , u0|vga_text_mode_controller_0|game_board|board_data~172, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~653 , u0|vga_text_mode_controller_0|game_board|board_data~653, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~1 , u0|vga_text_mode_controller_0|game_board|Decoder5~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add25~0 , u0|vga_text_mode_controller_0|game_board|Add25~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add6~1 , u0|vga_text_mode_controller_0|game_board|Add6~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add6~2 , u0|vga_text_mode_controller_0|game_board|Add6~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add6~4 , u0|vga_text_mode_controller_0|game_board|Add6~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add6~6 , u0|vga_text_mode_controller_0|game_board|Add6~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add6~8 , u0|vga_text_mode_controller_0|game_board|Add6~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add6~10 , u0|vga_text_mode_controller_0|game_board|Add6~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|LessThan141~0 , u0|vga_text_mode_controller_0|game_board|LessThan141~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~41 , u0|vga_text_mode_controller_0|game_board|board_data~41, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~68 , u0|vga_text_mode_controller_0|game_board|board_data~68, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~1 , u0|vga_text_mode_controller_0|game_board|Decoder0~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~69 , u0|vga_text_mode_controller_0|game_board|board_data~69, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~70 , u0|vga_text_mode_controller_0|game_board|board_data~70, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder2~1 , u0|vga_text_mode_controller_0|game_board|Decoder2~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~1 , u0|vga_text_mode_controller_0|game_board|Decoder7~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~71 , u0|vga_text_mode_controller_0|game_board|board_data~71, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~1 , u0|vga_text_mode_controller_0|game_board|Decoder6~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~46 , u0|vga_text_mode_controller_0|game_board|board_data~46, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~72 , u0|vga_text_mode_controller_0|game_board|board_data~72, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~73 , u0|vga_text_mode_controller_0|game_board|board_data~73, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~667 , u0|vga_text_mode_controller_0|game_board|board_data~667, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add5~0 , u0|vga_text_mode_controller_0|game_board|Add5~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add5~2 , u0|vga_text_mode_controller_0|game_board|Add5~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add5~4 , u0|vga_text_mode_controller_0|game_board|Add5~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add5~6 , u0|vga_text_mode_controller_0|game_board|Add5~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add5~8 , u0|vga_text_mode_controller_0|game_board|Add5~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add5~10 , u0|vga_text_mode_controller_0|game_board|Add5~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Equal32~1 , u0|vga_text_mode_controller_0|game_board|Equal32~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~25 , u0|vga_text_mode_controller_0|game_board|board_data~25, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~89 , u0|vga_text_mode_controller_0|game_board|board_data~89, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~26 , u0|vga_text_mode_controller_0|game_board|board_data~26, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~90 , u0|vga_text_mode_controller_0|game_board|board_data~90, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~91 , u0|vga_text_mode_controller_0|game_board|board_data~91, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~28 , u0|vga_text_mode_controller_0|game_board|board_data~28, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~93 , u0|vga_text_mode_controller_0|game_board|board_data~93, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~38 , u0|vga_text_mode_controller_0|game_board|board_data~38, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~92 , u0|vga_text_mode_controller_0|game_board|board_data~92, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~94 , u0|vga_text_mode_controller_0|game_board|board_data~94, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder1~1 , u0|vga_text_mode_controller_0|game_board|Decoder1~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~75 , u0|vga_text_mode_controller_0|game_board|board_data~75, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~76 , u0|vga_text_mode_controller_0|game_board|board_data~76, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~77 , u0|vga_text_mode_controller_0|game_board|board_data~77, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~79 , u0|vga_text_mode_controller_0|game_board|board_data~79, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~78 , u0|vga_text_mode_controller_0|game_board|board_data~78, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~80 , u0|vga_text_mode_controller_0|game_board|board_data~80, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~83 , u0|vga_text_mode_controller_0|game_board|board_data~83, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~84 , u0|vga_text_mode_controller_0|game_board|board_data~84, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~85 , u0|vga_text_mode_controller_0|game_board|board_data~85, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~81 , u0|vga_text_mode_controller_0|game_board|board_data~81, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~82 , u0|vga_text_mode_controller_0|game_board|board_data~82, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~86 , u0|vga_text_mode_controller_0|game_board|board_data~86, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~87 , u0|vga_text_mode_controller_0|game_board|board_data~87, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~668 , u0|vga_text_mode_controller_0|game_board|board_data~668, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~669 , u0|vga_text_mode_controller_0|game_board|board_data~669, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~98 , u0|vga_text_mode_controller_0|game_board|board_data~98, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~4 , u0|vga_text_mode_controller_0|game_board|Decoder5~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~4 , u0|vga_text_mode_controller_0|game_board|Decoder6~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~99 , u0|vga_text_mode_controller_0|game_board|board_data~99, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~249 , u0|vga_text_mode_controller_0|game_board|board_data~249, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~4 , u0|vga_text_mode_controller_0|game_board|Decoder7~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~250 , u0|vga_text_mode_controller_0|game_board|board_data~250, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~29 , u0|vga_text_mode_controller_0|game_board|board_data~29, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~4 , u0|vga_text_mode_controller_0|game_board|Decoder0~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~251 , u0|vga_text_mode_controller_0|game_board|board_data~251, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~687 , u0|vga_text_mode_controller_0|game_board|board_data~687, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~45 , u0|vga_text_mode_controller_0|game_board|board_data~45, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~253 , u0|vga_text_mode_controller_0|game_board|board_data~253, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~48 , u0|vga_text_mode_controller_0|game_board|board_data~48, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~105 , u0|vga_text_mode_controller_0|game_board|board_data~105, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~106 , u0|vga_text_mode_controller_0|game_board|board_data~106, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~254 , u0|vga_text_mode_controller_0|game_board|board_data~254, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~255 , u0|vga_text_mode_controller_0|game_board|board_data~255, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~688 , u0|vga_text_mode_controller_0|game_board|board_data~688, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~10 , u0|vga_text_mode_controller_0|game_board|Decoder5~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~10 , u0|vga_text_mode_controller_0|game_board|Decoder6~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~582 , u0|vga_text_mode_controller_0|game_board|board_data~582, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~10 , u0|vga_text_mode_controller_0|game_board|Decoder7~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~583 , u0|vga_text_mode_controller_0|game_board|board_data~583, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~10 , u0|vga_text_mode_controller_0|game_board|Decoder0~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~584 , u0|vga_text_mode_controller_0|game_board|board_data~584, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~575 , u0|vga_text_mode_controller_0|game_board|board_data~575, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~576 , u0|vga_text_mode_controller_0|game_board|board_data~576, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~577 , u0|vga_text_mode_controller_0|game_board|board_data~577, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~579 , u0|vga_text_mode_controller_0|game_board|board_data~579, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~578 , u0|vga_text_mode_controller_0|game_board|board_data~578, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~580 , u0|vga_text_mode_controller_0|game_board|board_data~580, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~581 , u0|vga_text_mode_controller_0|game_board|board_data~581, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~572 , u0|vga_text_mode_controller_0|game_board|board_data~572, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~573 , u0|vga_text_mode_controller_0|game_board|board_data~573, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~574 , u0|vga_text_mode_controller_0|game_board|board_data~574, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~585 , u0|vga_text_mode_controller_0|game_board|board_data~585, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~14 , u0|vga_text_mode_controller_0|game_board|Decoder7~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~507 , u0|vga_text_mode_controller_0|game_board|board_data~507, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~14 , u0|vga_text_mode_controller_0|game_board|Decoder6~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~14 , u0|vga_text_mode_controller_0|game_board|Decoder5~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~506 , u0|vga_text_mode_controller_0|game_board|board_data~506, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~14 , u0|vga_text_mode_controller_0|game_board|Decoder0~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~508 , u0|vga_text_mode_controller_0|game_board|board_data~508, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~509 , u0|vga_text_mode_controller_0|game_board|board_data~509, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~511 , u0|vga_text_mode_controller_0|game_board|board_data~511, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~510 , u0|vga_text_mode_controller_0|game_board|board_data~510, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~512 , u0|vga_text_mode_controller_0|game_board|board_data~512, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~513 , u0|vga_text_mode_controller_0|game_board|board_data~513, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~8 , u0|vga_text_mode_controller_0|game_board|Decoder7~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~523 , u0|vga_text_mode_controller_0|game_board|board_data~523, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~8 , u0|vga_text_mode_controller_0|game_board|Decoder6~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~8 , u0|vga_text_mode_controller_0|game_board|Decoder5~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~8 , u0|vga_text_mode_controller_0|game_board|Decoder0~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~522 , u0|vga_text_mode_controller_0|game_board|board_data~522, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~524 , u0|vga_text_mode_controller_0|game_board|board_data~524, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~525 , u0|vga_text_mode_controller_0|game_board|board_data~525, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~533 , u0|vga_text_mode_controller_0|game_board|board_data~533, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~534 , u0|vga_text_mode_controller_0|game_board|board_data~534, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~535 , u0|vga_text_mode_controller_0|game_board|board_data~535, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~206 , u0|vga_text_mode_controller_0|game_board|board_data~206, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~527 , u0|vga_text_mode_controller_0|game_board|board_data~527, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~526 , u0|vga_text_mode_controller_0|game_board|board_data~526, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~528 , u0|vga_text_mode_controller_0|game_board|board_data~528, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~529 , u0|vga_text_mode_controller_0|game_board|board_data~529, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~530 , u0|vga_text_mode_controller_0|game_board|board_data~530, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~531 , u0|vga_text_mode_controller_0|game_board|board_data~531, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~532 , u0|vga_text_mode_controller_0|game_board|board_data~532, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~536 , u0|vga_text_mode_controller_0|game_board|board_data~536, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~11 , u0|vga_text_mode_controller_0|game_board|Decoder5~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~11 , u0|vga_text_mode_controller_0|game_board|Decoder0~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~390 , u0|vga_text_mode_controller_0|game_board|board_data~390, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~11 , u0|vga_text_mode_controller_0|game_board|Decoder6~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~11 , u0|vga_text_mode_controller_0|game_board|Decoder7~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~391 , u0|vga_text_mode_controller_0|game_board|board_data~391, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~392 , u0|vga_text_mode_controller_0|game_board|board_data~392, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~400 , u0|vga_text_mode_controller_0|game_board|board_data~400, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~401 , u0|vga_text_mode_controller_0|game_board|board_data~401, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~402 , u0|vga_text_mode_controller_0|game_board|board_data~402, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~397 , u0|vga_text_mode_controller_0|game_board|board_data~397, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~396 , u0|vga_text_mode_controller_0|game_board|board_data~396, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~398 , u0|vga_text_mode_controller_0|game_board|board_data~398, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~393 , u0|vga_text_mode_controller_0|game_board|board_data~393, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~394 , u0|vga_text_mode_controller_0|game_board|board_data~394, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~395 , u0|vga_text_mode_controller_0|game_board|board_data~395, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~399 , u0|vga_text_mode_controller_0|game_board|board_data~399, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~403 , u0|vga_text_mode_controller_0|game_board|board_data~403, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~477 , u0|vga_text_mode_controller_0|game_board|board_data~477, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~478 , u0|vga_text_mode_controller_0|game_board|board_data~478, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~479 , u0|vga_text_mode_controller_0|game_board|board_data~479, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~474 , u0|vga_text_mode_controller_0|game_board|board_data~474, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~473 , u0|vga_text_mode_controller_0|game_board|board_data~473, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~475 , u0|vga_text_mode_controller_0|game_board|board_data~475, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~476 , u0|vga_text_mode_controller_0|game_board|board_data~476, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~480 , u0|vga_text_mode_controller_0|game_board|board_data~480, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~482 , u0|vga_text_mode_controller_0|game_board|board_data~482, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~481 , u0|vga_text_mode_controller_0|game_board|board_data~481, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~483 , u0|vga_text_mode_controller_0|game_board|board_data~483, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~484 , u0|vga_text_mode_controller_0|game_board|board_data~484, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~485 , u0|vga_text_mode_controller_0|game_board|board_data~485, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~486 , u0|vga_text_mode_controller_0|game_board|board_data~486, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~487 , u0|vga_text_mode_controller_0|game_board|board_data~487, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~12 , u0|vga_text_mode_controller_0|game_board|Decoder7~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~12 , u0|vga_text_mode_controller_0|game_board|Decoder6~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~410 , u0|vga_text_mode_controller_0|game_board|board_data~410, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~12 , u0|vga_text_mode_controller_0|game_board|Decoder0~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~409 , u0|vga_text_mode_controller_0|game_board|board_data~409, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~12 , u0|vga_text_mode_controller_0|game_board|Decoder5~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~411 , u0|vga_text_mode_controller_0|game_board|board_data~411, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~413 , u0|vga_text_mode_controller_0|game_board|board_data~413, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~412 , u0|vga_text_mode_controller_0|game_board|board_data~412, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~414 , u0|vga_text_mode_controller_0|game_board|board_data~414, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~415 , u0|vga_text_mode_controller_0|game_board|board_data~415, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~405 , u0|vga_text_mode_controller_0|game_board|board_data~405, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~406 , u0|vga_text_mode_controller_0|game_board|board_data~406, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~407 , u0|vga_text_mode_controller_0|game_board|board_data~407, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~408 , u0|vga_text_mode_controller_0|game_board|board_data~408, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~417 , u0|vga_text_mode_controller_0|game_board|board_data~417, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~416 , u0|vga_text_mode_controller_0|game_board|board_data~416, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~418 , u0|vga_text_mode_controller_0|game_board|board_data~418, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~419 , u0|vga_text_mode_controller_0|game_board|board_data~419, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~13 , u0|vga_text_mode_controller_0|game_board|Decoder0~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~13 , u0|vga_text_mode_controller_0|game_board|Decoder5~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~13 , u0|vga_text_mode_controller_0|game_board|Decoder6~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~426 , u0|vga_text_mode_controller_0|game_board|board_data~426, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~13 , u0|vga_text_mode_controller_0|game_board|Decoder7~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~427 , u0|vga_text_mode_controller_0|game_board|board_data~427, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~428 , u0|vga_text_mode_controller_0|game_board|board_data~428, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~423 , u0|vga_text_mode_controller_0|game_board|board_data~423, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~422 , u0|vga_text_mode_controller_0|game_board|board_data~422, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~424 , u0|vga_text_mode_controller_0|game_board|board_data~424, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~425 , u0|vga_text_mode_controller_0|game_board|board_data~425, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~429 , u0|vga_text_mode_controller_0|game_board|board_data~429, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~498 , u0|vga_text_mode_controller_0|game_board|board_data~498, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~497 , u0|vga_text_mode_controller_0|game_board|board_data~497, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~499 , u0|vga_text_mode_controller_0|game_board|board_data~499, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~500 , u0|vga_text_mode_controller_0|game_board|board_data~500, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~501 , u0|vga_text_mode_controller_0|game_board|board_data~501, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~502 , u0|vga_text_mode_controller_0|game_board|board_data~502, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~503 , u0|vga_text_mode_controller_0|game_board|board_data~503, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~494 , u0|vga_text_mode_controller_0|game_board|board_data~494, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~493 , u0|vga_text_mode_controller_0|game_board|board_data~493, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~495 , u0|vga_text_mode_controller_0|game_board|board_data~495, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~491 , u0|vga_text_mode_controller_0|game_board|board_data~491, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~490 , u0|vga_text_mode_controller_0|game_board|board_data~490, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~492 , u0|vga_text_mode_controller_0|game_board|board_data~492, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~496 , u0|vga_text_mode_controller_0|game_board|board_data~496, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~504 , u0|vga_text_mode_controller_0|game_board|board_data~504, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder2~8 , u0|vga_text_mode_controller_0|game_board|Decoder2~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder1~8 , u0|vga_text_mode_controller_0|game_board|Decoder1~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1518 , u0|vga_text_mode_controller_0|game_board|board_data~1518, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder3~8 , u0|vga_text_mode_controller_0|game_board|Decoder3~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder4~8 , u0|vga_text_mode_controller_0|game_board|Decoder4~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1517 , u0|vga_text_mode_controller_0|game_board|board_data~1517, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1519 , u0|vga_text_mode_controller_0|game_board|board_data~1519, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[0][8] , u0|vga_text_mode_controller_0|game_board|board_data[0][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder3~6 , u0|vga_text_mode_controller_0|game_board|Decoder3~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder4~6 , u0|vga_text_mode_controller_0|game_board|Decoder4~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1279 , u0|vga_text_mode_controller_0|game_board|board_data~1279, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder2~6 , u0|vga_text_mode_controller_0|game_board|Decoder2~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder1~6 , u0|vga_text_mode_controller_0|game_board|Decoder1~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1280 , u0|vga_text_mode_controller_0|game_board|board_data~1280, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1281 , u0|vga_text_mode_controller_0|game_board|board_data~1281, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[0][14] , u0|vga_text_mode_controller_0|game_board|board_data[0][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder3~7 , u0|vga_text_mode_controller_0|game_board|Decoder3~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder4~7 , u0|vga_text_mode_controller_0|game_board|Decoder4~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1398 , u0|vga_text_mode_controller_0|game_board|board_data~1398, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder2~7 , u0|vga_text_mode_controller_0|game_board|Decoder2~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder1~7 , u0|vga_text_mode_controller_0|game_board|Decoder1~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1399 , u0|vga_text_mode_controller_0|game_board|board_data~1399, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1400 , u0|vga_text_mode_controller_0|game_board|board_data~1400, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[0][10] , u0|vga_text_mode_controller_0|game_board|board_data[0][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder3~9 , u0|vga_text_mode_controller_0|game_board|Decoder3~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder4~9 , u0|vga_text_mode_controller_0|game_board|Decoder4~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1636 , u0|vga_text_mode_controller_0|game_board|board_data~1636, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder1~9 , u0|vga_text_mode_controller_0|game_board|Decoder1~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder2~9 , u0|vga_text_mode_controller_0|game_board|Decoder2~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1637 , u0|vga_text_mode_controller_0|game_board|board_data~1637, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1638 , u0|vga_text_mode_controller_0|game_board|board_data~1638, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[0][12] , u0|vga_text_mode_controller_0|game_board|board_data[0][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~147 , u0|vga_text_mode_controller_0|game_board|clearlineflags~147, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder4~0 , u0|vga_text_mode_controller_0|game_board|Decoder4~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder3~0 , u0|vga_text_mode_controller_0|game_board|Decoder3~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~628 , u0|vga_text_mode_controller_0|game_board|board_data~628, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder1~0 , u0|vga_text_mode_controller_0|game_board|Decoder1~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder2~0 , u0|vga_text_mode_controller_0|game_board|Decoder2~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~629 , u0|vga_text_mode_controller_0|game_board|board_data~629, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~630 , u0|vga_text_mode_controller_0|game_board|board_data~630, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[0][18] , u0|vga_text_mode_controller_0|game_board|board_data[0][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder2~3 , u0|vga_text_mode_controller_0|game_board|Decoder2~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder1~3 , u0|vga_text_mode_controller_0|game_board|Decoder1~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~923 , u0|vga_text_mode_controller_0|game_board|board_data~923, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder4~3 , u0|vga_text_mode_controller_0|game_board|Decoder4~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder3~3 , u0|vga_text_mode_controller_0|game_board|Decoder3~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~922 , u0|vga_text_mode_controller_0|game_board|board_data~922, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~924 , u0|vga_text_mode_controller_0|game_board|board_data~924, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[0][0] , u0|vga_text_mode_controller_0|game_board|board_data[0][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder4~2 , u0|vga_text_mode_controller_0|game_board|Decoder4~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder3~2 , u0|vga_text_mode_controller_0|game_board|Decoder3~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~803 , u0|vga_text_mode_controller_0|game_board|board_data~803, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder1~2 , u0|vga_text_mode_controller_0|game_board|Decoder1~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder2~2 , u0|vga_text_mode_controller_0|game_board|Decoder2~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~804 , u0|vga_text_mode_controller_0|game_board|board_data~804, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~805 , u0|vga_text_mode_controller_0|game_board|board_data~805, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[0][6] , u0|vga_text_mode_controller_0|game_board|board_data[0][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder4~4 , u0|vga_text_mode_controller_0|game_board|Decoder4~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder3~4 , u0|vga_text_mode_controller_0|game_board|Decoder3~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~969 , u0|vga_text_mode_controller_0|game_board|board_data~969, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder2~4 , u0|vga_text_mode_controller_0|game_board|Decoder2~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder1~4 , u0|vga_text_mode_controller_0|game_board|Decoder1~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~970 , u0|vga_text_mode_controller_0|game_board|board_data~970, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~971 , u0|vga_text_mode_controller_0|game_board|board_data~971, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[0][2] , u0|vga_text_mode_controller_0|game_board|board_data[0][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder3~5 , u0|vga_text_mode_controller_0|game_board|Decoder3~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder4~5 , u0|vga_text_mode_controller_0|game_board|Decoder4~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1160 , u0|vga_text_mode_controller_0|game_board|board_data~1160, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder2~5 , u0|vga_text_mode_controller_0|game_board|Decoder2~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder1~5 , u0|vga_text_mode_controller_0|game_board|Decoder1~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1161 , u0|vga_text_mode_controller_0|game_board|board_data~1161, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1162 , u0|vga_text_mode_controller_0|game_board|board_data~1162, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[0][4] , u0|vga_text_mode_controller_0|game_board|board_data[0][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~146 , u0|vga_text_mode_controller_0|game_board|clearlineflags~146, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~148 , u0|vga_text_mode_controller_0|game_board|clearlineflags~148, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~149 , u0|vga_text_mode_controller_0|game_board|clearlineflags~149, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[0] , u0|vga_text_mode_controller_0|game_board|clearlineflags[0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~505 , u0|vga_text_mode_controller_0|game_board|board_data~505, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[0][16] , u0|vga_text_mode_controller_0|game_board|board_data[0][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~431 , u0|vga_text_mode_controller_0|game_board|board_data~431, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~430 , u0|vga_text_mode_controller_0|game_board|board_data~430, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~432 , u0|vga_text_mode_controller_0|game_board|board_data~432, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~434 , u0|vga_text_mode_controller_0|game_board|board_data~434, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~433 , u0|vga_text_mode_controller_0|game_board|board_data~433, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~435 , u0|vga_text_mode_controller_0|game_board|board_data~435, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~436 , u0|vga_text_mode_controller_0|game_board|board_data~436, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~437 , u0|vga_text_mode_controller_0|game_board|board_data~437, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~459 , u0|vga_text_mode_controller_0|game_board|board_data~459, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~460 , u0|vga_text_mode_controller_0|game_board|board_data~460, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~461 , u0|vga_text_mode_controller_0|game_board|board_data~461, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~456 , u0|vga_text_mode_controller_0|game_board|board_data~456, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~455 , u0|vga_text_mode_controller_0|game_board|board_data~455, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~457 , u0|vga_text_mode_controller_0|game_board|board_data~457, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1152 , u0|vga_text_mode_controller_0|game_board|board_data~1152, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1153 , u0|vga_text_mode_controller_0|game_board|board_data~1153, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~9 , u0|vga_text_mode_controller_0|game_board|Decoder5~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~9 , u0|vga_text_mode_controller_0|game_board|Decoder6~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~560 , u0|vga_text_mode_controller_0|game_board|board_data~560, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~9 , u0|vga_text_mode_controller_0|game_board|Decoder7~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~561 , u0|vga_text_mode_controller_0|game_board|board_data~561, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~9 , u0|vga_text_mode_controller_0|game_board|Decoder0~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~562 , u0|vga_text_mode_controller_0|game_board|board_data~562, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~565 , u0|vga_text_mode_controller_0|game_board|board_data~565, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~564 , u0|vga_text_mode_controller_0|game_board|board_data~564, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~566 , u0|vga_text_mode_controller_0|game_board|board_data~566, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~568 , u0|vga_text_mode_controller_0|game_board|board_data~568, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~567 , u0|vga_text_mode_controller_0|game_board|board_data~567, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~569 , u0|vga_text_mode_controller_0|game_board|board_data~569, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1176 , u0|vga_text_mode_controller_0|game_board|board_data~1176, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~557 , u0|vga_text_mode_controller_0|game_board|board_data~557, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~556 , u0|vga_text_mode_controller_0|game_board|board_data~556, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~558 , u0|vga_text_mode_controller_0|game_board|board_data~558, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1175 , u0|vga_text_mode_controller_0|game_board|board_data~1175, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1177 , u0|vga_text_mode_controller_0|game_board|board_data~1177, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1144 , u0|vga_text_mode_controller_0|game_board|board_data~1144, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1145 , u0|vga_text_mode_controller_0|game_board|board_data~1145, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1146 , u0|vga_text_mode_controller_0|game_board|board_data~1146, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1147 , u0|vga_text_mode_controller_0|game_board|board_data~1147, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[1][4] , u0|vga_text_mode_controller_0|game_board|board_data[1][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~42 , u0|vga_text_mode_controller_0|game_board|board_data~42, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~365 , u0|vga_text_mode_controller_0|game_board|board_data~365, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~356 , u0|vga_text_mode_controller_0|game_board|board_data~356, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~353 , u0|vga_text_mode_controller_0|game_board|board_data~353, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~366 , u0|vga_text_mode_controller_0|game_board|board_data~366, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~367 , u0|vga_text_mode_controller_0|game_board|board_data~367, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~27 , u0|vga_text_mode_controller_0|game_board|board_data~27, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~354 , u0|vga_text_mode_controller_0|game_board|board_data~354, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~35 , u0|vga_text_mode_controller_0|game_board|board_data~35, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~355 , u0|vga_text_mode_controller_0|game_board|board_data~355, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~357 , u0|vga_text_mode_controller_0|game_board|board_data~357, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1128 , u0|vga_text_mode_controller_0|game_board|board_data~1128, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1665 , u0|vga_text_mode_controller_0|game_board|board_data~1665, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~362 , u0|vga_text_mode_controller_0|game_board|board_data~362, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~363 , u0|vga_text_mode_controller_0|game_board|board_data~363, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~360 , u0|vga_text_mode_controller_0|game_board|board_data~360, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~52 , u0|vga_text_mode_controller_0|game_board|board_data~52, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~359 , u0|vga_text_mode_controller_0|game_board|board_data~359, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~361 , u0|vga_text_mode_controller_0|game_board|board_data~361, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1129 , u0|vga_text_mode_controller_0|game_board|board_data~1129, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1130 , u0|vga_text_mode_controller_0|game_board|board_data~1130, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1131 , u0|vga_text_mode_controller_0|game_board|board_data~1131, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1367 , u0|vga_text_mode_controller_0|game_board|board_data~1367, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1366 , u0|vga_text_mode_controller_0|game_board|board_data~1366, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1368 , u0|vga_text_mode_controller_0|game_board|board_data~1368, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1369 , u0|vga_text_mode_controller_0|game_board|board_data~1369, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[1][10] , u0|vga_text_mode_controller_0|game_board|board_data[1][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1621 , u0|vga_text_mode_controller_0|game_board|board_data~1621, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1620 , u0|vga_text_mode_controller_0|game_board|board_data~1620, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1622 , u0|vga_text_mode_controller_0|game_board|board_data~1622, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1623 , u0|vga_text_mode_controller_0|game_board|board_data~1623, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[1][12] , u0|vga_text_mode_controller_0|game_board|board_data[1][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1502 , u0|vga_text_mode_controller_0|game_board|board_data~1502, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1501 , u0|vga_text_mode_controller_0|game_board|board_data~1501, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1503 , u0|vga_text_mode_controller_0|game_board|board_data~1503, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1504 , u0|vga_text_mode_controller_0|game_board|board_data~1504, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[1][8] , u0|vga_text_mode_controller_0|game_board|board_data[1][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1248 , u0|vga_text_mode_controller_0|game_board|board_data~1248, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1247 , u0|vga_text_mode_controller_0|game_board|board_data~1247, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1249 , u0|vga_text_mode_controller_0|game_board|board_data~1249, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1250 , u0|vga_text_mode_controller_0|game_board|board_data~1250, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[1][14] , u0|vga_text_mode_controller_0|game_board|board_data[1][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~19 , u0|vga_text_mode_controller_0|game_board|clearlineflags~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~596 , u0|vga_text_mode_controller_0|game_board|board_data~596, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~597 , u0|vga_text_mode_controller_0|game_board|board_data~597, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~598 , u0|vga_text_mode_controller_0|game_board|board_data~598, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~599 , u0|vga_text_mode_controller_0|game_board|board_data~599, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[1][18] , u0|vga_text_mode_controller_0|game_board|board_data[1][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1002 , u0|vga_text_mode_controller_0|game_board|board_data~1002, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1000 , u0|vga_text_mode_controller_0|game_board|board_data~1000, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1001 , u0|vga_text_mode_controller_0|game_board|board_data~1001, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1003 , u0|vga_text_mode_controller_0|game_board|board_data~1003, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[1][2] , u0|vga_text_mode_controller_0|game_board|board_data[1][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~771 , u0|vga_text_mode_controller_0|game_board|board_data~771, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~772 , u0|vga_text_mode_controller_0|game_board|board_data~772, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~773 , u0|vga_text_mode_controller_0|game_board|board_data~773, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~774 , u0|vga_text_mode_controller_0|game_board|board_data~774, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[1][6] , u0|vga_text_mode_controller_0|game_board|board_data[1][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~906 , u0|vga_text_mode_controller_0|game_board|board_data~906, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~907 , u0|vga_text_mode_controller_0|game_board|board_data~907, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~908 , u0|vga_text_mode_controller_0|game_board|board_data~908, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~909 , u0|vga_text_mode_controller_0|game_board|board_data~909, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[1][0] , u0|vga_text_mode_controller_0|game_board|board_data[1][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~18 , u0|vga_text_mode_controller_0|game_board|clearlineflags~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~20 , u0|vga_text_mode_controller_0|game_board|clearlineflags~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~21 , u0|vga_text_mode_controller_0|game_board|clearlineflags~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[1] , u0|vga_text_mode_controller_0|game_board|clearlineflags[1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~12 , u0|vga_text_mode_controller_0|game_board|clearlineflags~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|WideOr0~0 , u0|vga_text_mode_controller_0|game_states|WideOr0~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1604 , u0|vga_text_mode_controller_0|game_board|board_data~1604, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1605 , u0|vga_text_mode_controller_0|game_board|board_data~1605, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1606 , u0|vga_text_mode_controller_0|game_board|board_data~1606, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1607 , u0|vga_text_mode_controller_0|game_board|board_data~1607, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[2][12] , u0|vga_text_mode_controller_0|game_board|board_data[2][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1384 , u0|vga_text_mode_controller_0|game_board|board_data~1384, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1382 , u0|vga_text_mode_controller_0|game_board|board_data~1382, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1383 , u0|vga_text_mode_controller_0|game_board|board_data~1383, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1385 , u0|vga_text_mode_controller_0|game_board|board_data~1385, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[2][10] , u0|vga_text_mode_controller_0|game_board|board_data[2][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1486 , u0|vga_text_mode_controller_0|game_board|board_data~1486, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1485 , u0|vga_text_mode_controller_0|game_board|board_data~1485, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1487 , u0|vga_text_mode_controller_0|game_board|board_data~1487, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1488 , u0|vga_text_mode_controller_0|game_board|board_data~1488, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[2][8] , u0|vga_text_mode_controller_0|game_board|board_data[2][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1264 , u0|vga_text_mode_controller_0|game_board|board_data~1264, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1263 , u0|vga_text_mode_controller_0|game_board|board_data~1263, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1265 , u0|vga_text_mode_controller_0|game_board|board_data~1265, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1266 , u0|vga_text_mode_controller_0|game_board|board_data~1266, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[2][14] , u0|vga_text_mode_controller_0|game_board|board_data[2][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~14 , u0|vga_text_mode_controller_0|game_board|clearlineflags~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~613 , u0|vga_text_mode_controller_0|game_board|board_data~613, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~612 , u0|vga_text_mode_controller_0|game_board|board_data~612, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~614 , u0|vga_text_mode_controller_0|game_board|board_data~614, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~615 , u0|vga_text_mode_controller_0|game_board|board_data~615, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[2][18] , u0|vga_text_mode_controller_0|game_board|board_data[2][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~891 , u0|vga_text_mode_controller_0|game_board|board_data~891, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~890 , u0|vga_text_mode_controller_0|game_board|board_data~890, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~892 , u0|vga_text_mode_controller_0|game_board|board_data~892, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~893 , u0|vga_text_mode_controller_0|game_board|board_data~893, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[2][0] , u0|vga_text_mode_controller_0|game_board|board_data[2][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~788 , u0|vga_text_mode_controller_0|game_board|board_data~788, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~787 , u0|vga_text_mode_controller_0|game_board|board_data~787, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~789 , u0|vga_text_mode_controller_0|game_board|board_data~789, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~790 , u0|vga_text_mode_controller_0|game_board|board_data~790, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[2][6] , u0|vga_text_mode_controller_0|game_board|board_data[2][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~955 , u0|vga_text_mode_controller_0|game_board|board_data~955, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~953 , u0|vga_text_mode_controller_0|game_board|board_data~953, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~954 , u0|vga_text_mode_controller_0|game_board|board_data~954, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~956 , u0|vga_text_mode_controller_0|game_board|board_data~956, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[2][2] , u0|vga_text_mode_controller_0|game_board|board_data[2][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~15 , u0|vga_text_mode_controller_0|game_board|clearlineflags~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~16 , u0|vga_text_mode_controller_0|game_board|clearlineflags~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~17 , u0|vga_text_mode_controller_0|game_board|clearlineflags~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[2] , u0|vga_text_mode_controller_0|game_board|clearlineflags[2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~371 , u0|vga_text_mode_controller_0|game_board|board_data~371, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[2][4] , u0|vga_text_mode_controller_0|game_board|board_data[2][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1178 , u0|vga_text_mode_controller_0|game_board|board_data~1178, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~0 , u0|vga_text_mode_controller_0|game_board|clearlineflags~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1670 , u0|vga_text_mode_controller_0|game_board|board_data~1670, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[3][4] , u0|vga_text_mode_controller_0|game_board|board_data[3][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~467 , u0|vga_text_mode_controller_0|game_board|board_data~467, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~466 , u0|vga_text_mode_controller_0|game_board|board_data~466, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~468 , u0|vga_text_mode_controller_0|game_board|board_data~468, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~464 , u0|vga_text_mode_controller_0|game_board|board_data~464, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~463 , u0|vga_text_mode_controller_0|game_board|board_data~463, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~465 , u0|vga_text_mode_controller_0|game_board|board_data~465, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1154 , u0|vga_text_mode_controller_0|game_board|board_data~1154, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1155 , u0|vga_text_mode_controller_0|game_board|board_data~1155, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~7 , u0|vga_text_mode_controller_0|game_board|Decoder5~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~319 , u0|vga_text_mode_controller_0|game_board|board_data~319, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~7 , u0|vga_text_mode_controller_0|game_board|Decoder0~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~7 , u0|vga_text_mode_controller_0|game_board|Decoder6~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~7 , u0|vga_text_mode_controller_0|game_board|Decoder7~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~320 , u0|vga_text_mode_controller_0|game_board|board_data~320, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~321 , u0|vga_text_mode_controller_0|game_board|board_data~321, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~322 , u0|vga_text_mode_controller_0|game_board|board_data~322, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~882 , u0|vga_text_mode_controller_0|game_board|board_data~882, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~330 , u0|vga_text_mode_controller_0|game_board|board_data~330, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~331 , u0|vga_text_mode_controller_0|game_board|board_data~331, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~332 , u0|vga_text_mode_controller_0|game_board|board_data~332, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~325 , u0|vga_text_mode_controller_0|game_board|board_data~325, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~324 , u0|vga_text_mode_controller_0|game_board|board_data~324, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~326 , u0|vga_text_mode_controller_0|game_board|board_data~326, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~327 , u0|vga_text_mode_controller_0|game_board|board_data~327, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1662 , u0|vga_text_mode_controller_0|game_board|board_data~1662, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~328 , u0|vga_text_mode_controller_0|game_board|board_data~328, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~883 , u0|vga_text_mode_controller_0|game_board|board_data~883, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~884 , u0|vga_text_mode_controller_0|game_board|board_data~884, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~914 , u0|vga_text_mode_controller_0|game_board|board_data~914, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~915 , u0|vga_text_mode_controller_0|game_board|board_data~915, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~938 , u0|vga_text_mode_controller_0|game_board|board_data~938, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~937 , u0|vga_text_mode_controller_0|game_board|board_data~937, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~939 , u0|vga_text_mode_controller_0|game_board|board_data~939, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~940 , u0|vga_text_mode_controller_0|game_board|board_data~940, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[3][0] , u0|vga_text_mode_controller_0|game_board|board_data[3][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~916 , u0|vga_text_mode_controller_0|game_board|board_data~916, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~917 , u0|vga_text_mode_controller_0|game_board|board_data~917, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[4][0] , u0|vga_text_mode_controller_0|game_board|board_data[4][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~902 , u0|vga_text_mode_controller_0|game_board|board_data~902, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~903 , u0|vga_text_mode_controller_0|game_board|board_data~903, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~904 , u0|vga_text_mode_controller_0|game_board|board_data~904, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~905 , u0|vga_text_mode_controller_0|game_board|board_data~905, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~985 , u0|vga_text_mode_controller_0|game_board|board_data~985, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~984 , u0|vga_text_mode_controller_0|game_board|board_data~984, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~986 , u0|vga_text_mode_controller_0|game_board|board_data~986, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~987 , u0|vga_text_mode_controller_0|game_board|board_data~987, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[3][2] , u0|vga_text_mode_controller_0|game_board|board_data[3][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~820 , u0|vga_text_mode_controller_0|game_board|board_data~820, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~818 , u0|vga_text_mode_controller_0|game_board|board_data~818, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~819 , u0|vga_text_mode_controller_0|game_board|board_data~819, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~821 , u0|vga_text_mode_controller_0|game_board|board_data~821, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[3][6] , u0|vga_text_mode_controller_0|game_board|board_data[3][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~32 , u0|vga_text_mode_controller_0|game_board|clearlineflags~32, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~644 , u0|vga_text_mode_controller_0|game_board|board_data~644, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~643 , u0|vga_text_mode_controller_0|game_board|board_data~643, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~645 , u0|vga_text_mode_controller_0|game_board|board_data~645, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~646 , u0|vga_text_mode_controller_0|game_board|board_data~646, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[3][18] , u0|vga_text_mode_controller_0|game_board|board_data[3][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1652 , u0|vga_text_mode_controller_0|game_board|board_data~1652, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1651 , u0|vga_text_mode_controller_0|game_board|board_data~1651, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1653 , u0|vga_text_mode_controller_0|game_board|board_data~1653, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1654 , u0|vga_text_mode_controller_0|game_board|board_data~1654, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[3][12] , u0|vga_text_mode_controller_0|game_board|board_data[3][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1532 , u0|vga_text_mode_controller_0|game_board|board_data~1532, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1533 , u0|vga_text_mode_controller_0|game_board|board_data~1533, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1534 , u0|vga_text_mode_controller_0|game_board|board_data~1534, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1535 , u0|vga_text_mode_controller_0|game_board|board_data~1535, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[3][8] , u0|vga_text_mode_controller_0|game_board|board_data[3][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1413 , u0|vga_text_mode_controller_0|game_board|board_data~1413, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1414 , u0|vga_text_mode_controller_0|game_board|board_data~1414, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1415 , u0|vga_text_mode_controller_0|game_board|board_data~1415, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1416 , u0|vga_text_mode_controller_0|game_board|board_data~1416, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[3][10] , u0|vga_text_mode_controller_0|game_board|board_data[3][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1296 , u0|vga_text_mode_controller_0|game_board|board_data~1296, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1294 , u0|vga_text_mode_controller_0|game_board|board_data~1294, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1295 , u0|vga_text_mode_controller_0|game_board|board_data~1295, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1297 , u0|vga_text_mode_controller_0|game_board|board_data~1297, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[3][14] , u0|vga_text_mode_controller_0|game_board|board_data[3][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~31 , u0|vga_text_mode_controller_0|game_board|clearlineflags~31, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~33 , u0|vga_text_mode_controller_0|game_board|clearlineflags~33, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~34 , u0|vga_text_mode_controller_0|game_board|clearlineflags~34, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[3] , u0|vga_text_mode_controller_0|game_board|clearlineflags[3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~13 , u0|vga_text_mode_controller_0|game_board|clearlineflags~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1243 , u0|vga_text_mode_controller_0|game_board|board_data~1243, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1244 , u0|vga_text_mode_controller_0|game_board|board_data~1244, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1245 , u0|vga_text_mode_controller_0|game_board|board_data~1245, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1273 , u0|vga_text_mode_controller_0|game_board|board_data~1273, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1271 , u0|vga_text_mode_controller_0|game_board|board_data~1271, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1272 , u0|vga_text_mode_controller_0|game_board|board_data~1272, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1274 , u0|vga_text_mode_controller_0|game_board|board_data~1274, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[4][14] , u0|vga_text_mode_controller_0|game_board|board_data[4][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1246 , u0|vga_text_mode_controller_0|game_board|board_data~1246, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[5][14] , u0|vga_text_mode_controller_0|game_board|board_data[5][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1509 , u0|vga_text_mode_controller_0|game_board|board_data~1509, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1510 , u0|vga_text_mode_controller_0|game_board|board_data~1510, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1511 , u0|vga_text_mode_controller_0|game_board|board_data~1511, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1512 , u0|vga_text_mode_controller_0|game_board|board_data~1512, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[4][8] , u0|vga_text_mode_controller_0|game_board|board_data[4][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1499 , u0|vga_text_mode_controller_0|game_board|board_data~1499, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1497 , u0|vga_text_mode_controller_0|game_board|board_data~1497, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1498 , u0|vga_text_mode_controller_0|game_board|board_data~1498, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1500 , u0|vga_text_mode_controller_0|game_board|board_data~1500, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[5][8] , u0|vga_text_mode_controller_0|game_board|board_data[5][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1618 , u0|vga_text_mode_controller_0|game_board|board_data~1618, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1616 , u0|vga_text_mode_controller_0|game_board|board_data~1616, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1617 , u0|vga_text_mode_controller_0|game_board|board_data~1617, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1628 , u0|vga_text_mode_controller_0|game_board|board_data~1628, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1629 , u0|vga_text_mode_controller_0|game_board|board_data~1629, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1630 , u0|vga_text_mode_controller_0|game_board|board_data~1630, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1631 , u0|vga_text_mode_controller_0|game_board|board_data~1631, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[4][12] , u0|vga_text_mode_controller_0|game_board|board_data[4][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1619 , u0|vga_text_mode_controller_0|game_board|board_data~1619, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[5][12] , u0|vga_text_mode_controller_0|game_board|board_data[5][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1390 , u0|vga_text_mode_controller_0|game_board|board_data~1390, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1391 , u0|vga_text_mode_controller_0|game_board|board_data~1391, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1392 , u0|vga_text_mode_controller_0|game_board|board_data~1392, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1393 , u0|vga_text_mode_controller_0|game_board|board_data~1393, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[4][10] , u0|vga_text_mode_controller_0|game_board|board_data[4][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1362 , u0|vga_text_mode_controller_0|game_board|board_data~1362, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1363 , u0|vga_text_mode_controller_0|game_board|board_data~1363, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1364 , u0|vga_text_mode_controller_0|game_board|board_data~1364, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1365 , u0|vga_text_mode_controller_0|game_board|board_data~1365, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[5][10] , u0|vga_text_mode_controller_0|game_board|board_data[5][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~22 , u0|vga_text_mode_controller_0|game_board|clearlineflags~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~622 , u0|vga_text_mode_controller_0|game_board|board_data~622, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~620 , u0|vga_text_mode_controller_0|game_board|board_data~620, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~621 , u0|vga_text_mode_controller_0|game_board|board_data~621, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~623 , u0|vga_text_mode_controller_0|game_board|board_data~623, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[4][18] , u0|vga_text_mode_controller_0|game_board|board_data[4][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~593 , u0|vga_text_mode_controller_0|game_board|board_data~593, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~592 , u0|vga_text_mode_controller_0|game_board|board_data~592, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~594 , u0|vga_text_mode_controller_0|game_board|board_data~594, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~595 , u0|vga_text_mode_controller_0|game_board|board_data~595, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[5][18] , u0|vga_text_mode_controller_0|game_board|board_data[5][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~963 , u0|vga_text_mode_controller_0|game_board|board_data~963, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~961 , u0|vga_text_mode_controller_0|game_board|board_data~961, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~962 , u0|vga_text_mode_controller_0|game_board|board_data~962, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~964 , u0|vga_text_mode_controller_0|game_board|board_data~964, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[4][2] , u0|vga_text_mode_controller_0|game_board|board_data[4][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~997 , u0|vga_text_mode_controller_0|game_board|board_data~997, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~996 , u0|vga_text_mode_controller_0|game_board|board_data~996, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~998 , u0|vga_text_mode_controller_0|game_board|board_data~998, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~999 , u0|vga_text_mode_controller_0|game_board|board_data~999, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[5][2] , u0|vga_text_mode_controller_0|game_board|board_data[5][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~797 , u0|vga_text_mode_controller_0|game_board|board_data~797, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~795 , u0|vga_text_mode_controller_0|game_board|board_data~795, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~796 , u0|vga_text_mode_controller_0|game_board|board_data~796, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~798 , u0|vga_text_mode_controller_0|game_board|board_data~798, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[4][6] , u0|vga_text_mode_controller_0|game_board|board_data[4][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~767 , u0|vga_text_mode_controller_0|game_board|board_data~767, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~768 , u0|vga_text_mode_controller_0|game_board|board_data~768, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~769 , u0|vga_text_mode_controller_0|game_board|board_data~769, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~770 , u0|vga_text_mode_controller_0|game_board|board_data~770, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[5][6] , u0|vga_text_mode_controller_0|game_board|board_data[5][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1142 , u0|vga_text_mode_controller_0|game_board|board_data~1142, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1140 , u0|vga_text_mode_controller_0|game_board|board_data~1140, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1141 , u0|vga_text_mode_controller_0|game_board|board_data~1141, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1143 , u0|vga_text_mode_controller_0|game_board|board_data~1143, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[5][4] , u0|vga_text_mode_controller_0|game_board|board_data[5][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~23 , u0|vga_text_mode_controller_0|game_board|clearlineflags~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~24 , u0|vga_text_mode_controller_0|game_board|clearlineflags~24, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~25 , u0|vga_text_mode_controller_0|game_board|clearlineflags~25, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[5] , u0|vga_text_mode_controller_0|game_board|clearlineflags[5], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~421 , u0|vga_text_mode_controller_0|game_board|board_data~421, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[5][0] , u0|vga_text_mode_controller_0|game_board|board_data[5][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~885 , u0|vga_text_mode_controller_0|game_board|board_data~885, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~1 , u0|vga_text_mode_controller_0|game_board|clearlineflags~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1663 , u0|vga_text_mode_controller_0|game_board|board_data~1663, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[6][0] , u0|vga_text_mode_controller_0|game_board|board_data[6][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1121 , u0|vga_text_mode_controller_0|game_board|board_data~1121, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1120 , u0|vga_text_mode_controller_0|game_board|board_data~1120, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1122 , u0|vga_text_mode_controller_0|game_board|board_data~1122, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1123 , u0|vga_text_mode_controller_0|game_board|board_data~1123, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[6][4] , u0|vga_text_mode_controller_0|game_board|board_data[6][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~780 , u0|vga_text_mode_controller_0|game_board|board_data~780, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~779 , u0|vga_text_mode_controller_0|game_board|board_data~779, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~781 , u0|vga_text_mode_controller_0|game_board|board_data~781, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~782 , u0|vga_text_mode_controller_0|game_board|board_data~782, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[6][6] , u0|vga_text_mode_controller_0|game_board|board_data[6][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~946 , u0|vga_text_mode_controller_0|game_board|board_data~946, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~945 , u0|vga_text_mode_controller_0|game_board|board_data~945, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~947 , u0|vga_text_mode_controller_0|game_board|board_data~947, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~948 , u0|vga_text_mode_controller_0|game_board|board_data~948, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[6][2] , u0|vga_text_mode_controller_0|game_board|board_data[6][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~41 , u0|vga_text_mode_controller_0|game_board|clearlineflags~41, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1597 , u0|vga_text_mode_controller_0|game_board|board_data~1597, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1596 , u0|vga_text_mode_controller_0|game_board|board_data~1596, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1598 , u0|vga_text_mode_controller_0|game_board|board_data~1598, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1599 , u0|vga_text_mode_controller_0|game_board|board_data~1599, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[6][12] , u0|vga_text_mode_controller_0|game_board|board_data[6][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1478 , u0|vga_text_mode_controller_0|game_board|board_data~1478, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1477 , u0|vga_text_mode_controller_0|game_board|board_data~1477, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1479 , u0|vga_text_mode_controller_0|game_board|board_data~1479, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1480 , u0|vga_text_mode_controller_0|game_board|board_data~1480, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[6][8] , u0|vga_text_mode_controller_0|game_board|board_data[6][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1257 , u0|vga_text_mode_controller_0|game_board|board_data~1257, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1255 , u0|vga_text_mode_controller_0|game_board|board_data~1255, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1256 , u0|vga_text_mode_controller_0|game_board|board_data~1256, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1258 , u0|vga_text_mode_controller_0|game_board|board_data~1258, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[6][14] , u0|vga_text_mode_controller_0|game_board|board_data[6][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1375 , u0|vga_text_mode_controller_0|game_board|board_data~1375, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1374 , u0|vga_text_mode_controller_0|game_board|board_data~1374, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1376 , u0|vga_text_mode_controller_0|game_board|board_data~1376, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1377 , u0|vga_text_mode_controller_0|game_board|board_data~1377, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[6][10] , u0|vga_text_mode_controller_0|game_board|board_data[6][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~40 , u0|vga_text_mode_controller_0|game_board|clearlineflags~40, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~605 , u0|vga_text_mode_controller_0|game_board|board_data~605, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~604 , u0|vga_text_mode_controller_0|game_board|board_data~604, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~606 , u0|vga_text_mode_controller_0|game_board|board_data~606, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~607 , u0|vga_text_mode_controller_0|game_board|board_data~607, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[6][18] , u0|vga_text_mode_controller_0|game_board|board_data[6][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~42 , u0|vga_text_mode_controller_0|game_board|clearlineflags~42, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~43 , u0|vga_text_mode_controller_0|game_board|clearlineflags~43, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[6] , u0|vga_text_mode_controller_0|game_board|clearlineflags[6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~539 , u0|vga_text_mode_controller_0|game_board|board_data~539, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~540 , u0|vga_text_mode_controller_0|game_board|board_data~540, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~541 , u0|vga_text_mode_controller_0|game_board|board_data~541, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~639 , u0|vga_text_mode_controller_0|game_board|board_data~639, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~550 , u0|vga_text_mode_controller_0|game_board|board_data~550, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~551 , u0|vga_text_mode_controller_0|game_board|board_data~551, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~552 , u0|vga_text_mode_controller_0|game_board|board_data~552, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~547 , u0|vga_text_mode_controller_0|game_board|board_data~547, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~546 , u0|vga_text_mode_controller_0|game_board|board_data~546, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~548 , u0|vga_text_mode_controller_0|game_board|board_data~548, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~544 , u0|vga_text_mode_controller_0|game_board|board_data~544, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~543 , u0|vga_text_mode_controller_0|game_board|board_data~543, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~545 , u0|vga_text_mode_controller_0|game_board|board_data~545, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~640 , u0|vga_text_mode_controller_0|game_board|board_data~640, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~641 , u0|vga_text_mode_controller_0|game_board|board_data~641, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~642 , u0|vga_text_mode_controller_0|game_board|board_data~642, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~2 , u0|vga_text_mode_controller_0|game_board|clearlineflags~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~626 , u0|vga_text_mode_controller_0|game_board|board_data~626, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~624 , u0|vga_text_mode_controller_0|game_board|board_data~624, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~625 , u0|vga_text_mode_controller_0|game_board|board_data~625, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~627 , u0|vga_text_mode_controller_0|game_board|board_data~627, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1172 , u0|vga_text_mode_controller_0|game_board|board_data~1172, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1171 , u0|vga_text_mode_controller_0|game_board|board_data~1171, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1173 , u0|vga_text_mode_controller_0|game_board|board_data~1173, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1174 , u0|vga_text_mode_controller_0|game_board|board_data~1174, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[7][4] , u0|vga_text_mode_controller_0|game_board|board_data[7][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1156 , u0|vga_text_mode_controller_0|game_board|board_data~1156, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1157 , u0|vga_text_mode_controller_0|game_board|board_data~1157, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1158 , u0|vga_text_mode_controller_0|game_board|board_data~1158, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1159 , u0|vga_text_mode_controller_0|game_board|board_data~1159, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[8][4] , u0|vga_text_mode_controller_0|game_board|board_data[8][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1136 , u0|vga_text_mode_controller_0|game_board|board_data~1136, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1137 , u0|vga_text_mode_controller_0|game_board|board_data~1137, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1138 , u0|vga_text_mode_controller_0|game_board|board_data~1138, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1139 , u0|vga_text_mode_controller_0|game_board|board_data~1139, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~9 , u0|vga_text_mode_controller_0|game_board|clearlineflags~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1667 , u0|vga_text_mode_controller_0|game_board|board_data~1667, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[9][4] , u0|vga_text_mode_controller_0|game_board|board_data[9][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~934 , u0|vga_text_mode_controller_0|game_board|board_data~934, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~933 , u0|vga_text_mode_controller_0|game_board|board_data~933, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~935 , u0|vga_text_mode_controller_0|game_board|board_data~935, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~936 , u0|vga_text_mode_controller_0|game_board|board_data~936, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[7][0] , u0|vga_text_mode_controller_0|game_board|board_data[7][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~918 , u0|vga_text_mode_controller_0|game_board|board_data~918, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~919 , u0|vga_text_mode_controller_0|game_board|board_data~919, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~920 , u0|vga_text_mode_controller_0|game_board|board_data~920, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~921 , u0|vga_text_mode_controller_0|game_board|board_data~921, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[8][0] , u0|vga_text_mode_controller_0|game_board|board_data[8][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~899 , u0|vga_text_mode_controller_0|game_board|board_data~899, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~898 , u0|vga_text_mode_controller_0|game_board|board_data~898, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~900 , u0|vga_text_mode_controller_0|game_board|board_data~900, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~901 , u0|vga_text_mode_controller_0|game_board|board_data~901, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[9][0] , u0|vga_text_mode_controller_0|game_board|board_data[9][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~980 , u0|vga_text_mode_controller_0|game_board|board_data~980, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~981 , u0|vga_text_mode_controller_0|game_board|board_data~981, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~982 , u0|vga_text_mode_controller_0|game_board|board_data~982, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~983 , u0|vga_text_mode_controller_0|game_board|board_data~983, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[7][2] , u0|vga_text_mode_controller_0|game_board|board_data[7][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~965 , u0|vga_text_mode_controller_0|game_board|board_data~965, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~966 , u0|vga_text_mode_controller_0|game_board|board_data~966, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~967 , u0|vga_text_mode_controller_0|game_board|board_data~967, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~968 , u0|vga_text_mode_controller_0|game_board|board_data~968, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[8][2] , u0|vga_text_mode_controller_0|game_board|board_data[8][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~993 , u0|vga_text_mode_controller_0|game_board|board_data~993, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~992 , u0|vga_text_mode_controller_0|game_board|board_data~992, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~994 , u0|vga_text_mode_controller_0|game_board|board_data~994, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~995 , u0|vga_text_mode_controller_0|game_board|board_data~995, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[9][2] , u0|vga_text_mode_controller_0|game_board|board_data[9][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~801 , u0|vga_text_mode_controller_0|game_board|board_data~801, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~815 , u0|vga_text_mode_controller_0|game_board|board_data~815, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~814 , u0|vga_text_mode_controller_0|game_board|board_data~814, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~816 , u0|vga_text_mode_controller_0|game_board|board_data~816, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~817 , u0|vga_text_mode_controller_0|game_board|board_data~817, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[7][6] , u0|vga_text_mode_controller_0|game_board|board_data[7][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~799 , u0|vga_text_mode_controller_0|game_board|board_data~799, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~800 , u0|vga_text_mode_controller_0|game_board|board_data~800, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~802 , u0|vga_text_mode_controller_0|game_board|board_data~802, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[8][6] , u0|vga_text_mode_controller_0|game_board|board_data[8][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~763 , u0|vga_text_mode_controller_0|game_board|board_data~763, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~764 , u0|vga_text_mode_controller_0|game_board|board_data~764, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~765 , u0|vga_text_mode_controller_0|game_board|board_data~765, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~766 , u0|vga_text_mode_controller_0|game_board|board_data~766, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[9][6] , u0|vga_text_mode_controller_0|game_board|board_data[9][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~49 , u0|vga_text_mode_controller_0|game_board|clearlineflags~49, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1396 , u0|vga_text_mode_controller_0|game_board|board_data~1396, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1394 , u0|vga_text_mode_controller_0|game_board|board_data~1394, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1395 , u0|vga_text_mode_controller_0|game_board|board_data~1395, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1410 , u0|vga_text_mode_controller_0|game_board|board_data~1410, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1409 , u0|vga_text_mode_controller_0|game_board|board_data~1409, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1411 , u0|vga_text_mode_controller_0|game_board|board_data~1411, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1412 , u0|vga_text_mode_controller_0|game_board|board_data~1412, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[7][10] , u0|vga_text_mode_controller_0|game_board|board_data[7][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1397 , u0|vga_text_mode_controller_0|game_board|board_data~1397, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[8][10] , u0|vga_text_mode_controller_0|game_board|board_data[8][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1359 , u0|vga_text_mode_controller_0|game_board|board_data~1359, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1358 , u0|vga_text_mode_controller_0|game_board|board_data~1358, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1360 , u0|vga_text_mode_controller_0|game_board|board_data~1360, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1361 , u0|vga_text_mode_controller_0|game_board|board_data~1361, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[9][10] , u0|vga_text_mode_controller_0|game_board|board_data[9][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1494 , u0|vga_text_mode_controller_0|game_board|board_data~1494, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1493 , u0|vga_text_mode_controller_0|game_board|board_data~1493, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1495 , u0|vga_text_mode_controller_0|game_board|board_data~1495, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1528 , u0|vga_text_mode_controller_0|game_board|board_data~1528, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1529 , u0|vga_text_mode_controller_0|game_board|board_data~1529, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1530 , u0|vga_text_mode_controller_0|game_board|board_data~1530, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1531 , u0|vga_text_mode_controller_0|game_board|board_data~1531, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[7][8] , u0|vga_text_mode_controller_0|game_board|board_data[7][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1513 , u0|vga_text_mode_controller_0|game_board|board_data~1513, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1514 , u0|vga_text_mode_controller_0|game_board|board_data~1514, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1515 , u0|vga_text_mode_controller_0|game_board|board_data~1515, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1516 , u0|vga_text_mode_controller_0|game_board|board_data~1516, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[8][8] , u0|vga_text_mode_controller_0|game_board|board_data[8][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1496 , u0|vga_text_mode_controller_0|game_board|board_data~1496, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[9][8] , u0|vga_text_mode_controller_0|game_board|board_data[9][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1647 , u0|vga_text_mode_controller_0|game_board|board_data~1647, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1648 , u0|vga_text_mode_controller_0|game_board|board_data~1648, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1649 , u0|vga_text_mode_controller_0|game_board|board_data~1649, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1650 , u0|vga_text_mode_controller_0|game_board|board_data~1650, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[7][12] , u0|vga_text_mode_controller_0|game_board|board_data[7][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1634 , u0|vga_text_mode_controller_0|game_board|board_data~1634, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1632 , u0|vga_text_mode_controller_0|game_board|board_data~1632, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1633 , u0|vga_text_mode_controller_0|game_board|board_data~1633, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1635 , u0|vga_text_mode_controller_0|game_board|board_data~1635, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[8][12] , u0|vga_text_mode_controller_0|game_board|board_data[8][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1613 , u0|vga_text_mode_controller_0|game_board|board_data~1613, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1612 , u0|vga_text_mode_controller_0|game_board|board_data~1612, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1614 , u0|vga_text_mode_controller_0|game_board|board_data~1614, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1615 , u0|vga_text_mode_controller_0|game_board|board_data~1615, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[9][12] , u0|vga_text_mode_controller_0|game_board|board_data[9][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1275 , u0|vga_text_mode_controller_0|game_board|board_data~1275, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1276 , u0|vga_text_mode_controller_0|game_board|board_data~1276, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1290 , u0|vga_text_mode_controller_0|game_board|board_data~1290, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1291 , u0|vga_text_mode_controller_0|game_board|board_data~1291, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1292 , u0|vga_text_mode_controller_0|game_board|board_data~1292, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1293 , u0|vga_text_mode_controller_0|game_board|board_data~1293, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[7][14] , u0|vga_text_mode_controller_0|game_board|board_data[7][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1277 , u0|vga_text_mode_controller_0|game_board|board_data~1277, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1278 , u0|vga_text_mode_controller_0|game_board|board_data~1278, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[8][14] , u0|vga_text_mode_controller_0|game_board|board_data[8][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1239 , u0|vga_text_mode_controller_0|game_board|board_data~1239, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1240 , u0|vga_text_mode_controller_0|game_board|board_data~1240, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1241 , u0|vga_text_mode_controller_0|game_board|board_data~1241, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1242 , u0|vga_text_mode_controller_0|game_board|board_data~1242, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[9][14] , u0|vga_text_mode_controller_0|game_board|board_data[9][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~50 , u0|vga_text_mode_controller_0|game_board|clearlineflags~50, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~588 , u0|vga_text_mode_controller_0|game_board|board_data~588, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~589 , u0|vga_text_mode_controller_0|game_board|board_data~589, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~590 , u0|vga_text_mode_controller_0|game_board|board_data~590, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~591 , u0|vga_text_mode_controller_0|game_board|board_data~591, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[9][18] , u0|vga_text_mode_controller_0|game_board|board_data[9][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~51 , u0|vga_text_mode_controller_0|game_board|clearlineflags~51, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~52 , u0|vga_text_mode_controller_0|game_board|clearlineflags~52, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~53 , u0|vga_text_mode_controller_0|game_board|clearlineflags~53, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[9] , u0|vga_text_mode_controller_0|game_board|clearlineflags[9], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1664 , u0|vga_text_mode_controller_0|game_board|board_data~1664, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~344 , u0|vga_text_mode_controller_0|game_board|board_data~344, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~345 , u0|vga_text_mode_controller_0|game_board|board_data~345, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~335 , u0|vga_text_mode_controller_0|game_board|board_data~335, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~338 , u0|vga_text_mode_controller_0|game_board|board_data~338, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~342 , u0|vga_text_mode_controller_0|game_board|board_data~342, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~341 , u0|vga_text_mode_controller_0|game_board|board_data~341, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~343 , u0|vga_text_mode_controller_0|game_board|board_data~343, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~888 , u0|vga_text_mode_controller_0|game_board|board_data~888, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~347 , u0|vga_text_mode_controller_0|game_board|board_data~347, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~348 , u0|vga_text_mode_controller_0|game_board|board_data~348, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~349 , u0|vga_text_mode_controller_0|game_board|board_data~349, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~337 , u0|vga_text_mode_controller_0|game_board|board_data~337, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~336 , u0|vga_text_mode_controller_0|game_board|board_data~336, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~339 , u0|vga_text_mode_controller_0|game_board|board_data~339, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~886 , u0|vga_text_mode_controller_0|game_board|board_data~886, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~887 , u0|vga_text_mode_controller_0|game_board|board_data~887, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~889 , u0|vga_text_mode_controller_0|game_board|board_data~889, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~931 , u0|vga_text_mode_controller_0|game_board|board_data~931, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~929 , u0|vga_text_mode_controller_0|game_board|board_data~929, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~930 , u0|vga_text_mode_controller_0|game_board|board_data~930, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~932 , u0|vga_text_mode_controller_0|game_board|board_data~932, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~538 , u0|vga_text_mode_controller_0|game_board|board_data~538, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[11][0] , u0|vga_text_mode_controller_0|game_board|board_data[11][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~950 , u0|vga_text_mode_controller_0|game_board|board_data~950, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~949 , u0|vga_text_mode_controller_0|game_board|board_data~949, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~951 , u0|vga_text_mode_controller_0|game_board|board_data~951, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~952 , u0|vga_text_mode_controller_0|game_board|board_data~952, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[10][2] , u0|vga_text_mode_controller_0|game_board|board_data[10][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~976 , u0|vga_text_mode_controller_0|game_board|board_data~976, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~977 , u0|vga_text_mode_controller_0|game_board|board_data~977, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~978 , u0|vga_text_mode_controller_0|game_board|board_data~978, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~979 , u0|vga_text_mode_controller_0|game_board|board_data~979, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[11][2] , u0|vga_text_mode_controller_0|game_board|board_data[11][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~812 , u0|vga_text_mode_controller_0|game_board|board_data~812, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~784 , u0|vga_text_mode_controller_0|game_board|board_data~784, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~783 , u0|vga_text_mode_controller_0|game_board|board_data~783, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~785 , u0|vga_text_mode_controller_0|game_board|board_data~785, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~786 , u0|vga_text_mode_controller_0|game_board|board_data~786, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[10][6] , u0|vga_text_mode_controller_0|game_board|board_data[10][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~810 , u0|vga_text_mode_controller_0|game_board|board_data~810, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~811 , u0|vga_text_mode_controller_0|game_board|board_data~811, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~813 , u0|vga_text_mode_controller_0|game_board|board_data~813, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[11][6] , u0|vga_text_mode_controller_0|game_board|board_data[11][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1124 , u0|vga_text_mode_controller_0|game_board|board_data~1124, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1125 , u0|vga_text_mode_controller_0|game_board|board_data~1125, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1126 , u0|vga_text_mode_controller_0|game_board|board_data~1126, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1127 , u0|vga_text_mode_controller_0|game_board|board_data~1127, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[10][4] , u0|vga_text_mode_controller_0|game_board|board_data[10][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1167 , u0|vga_text_mode_controller_0|game_board|board_data~1167, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1168 , u0|vga_text_mode_controller_0|game_board|board_data~1168, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1169 , u0|vga_text_mode_controller_0|game_board|board_data~1169, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1170 , u0|vga_text_mode_controller_0|game_board|board_data~1170, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[11][4] , u0|vga_text_mode_controller_0|game_board|board_data[11][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~69 , u0|vga_text_mode_controller_0|game_board|clearlineflags~69, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~636 , u0|vga_text_mode_controller_0|game_board|board_data~636, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~635 , u0|vga_text_mode_controller_0|game_board|board_data~635, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~637 , u0|vga_text_mode_controller_0|game_board|board_data~637, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~609 , u0|vga_text_mode_controller_0|game_board|board_data~609, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~608 , u0|vga_text_mode_controller_0|game_board|board_data~608, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~610 , u0|vga_text_mode_controller_0|game_board|board_data~610, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~611 , u0|vga_text_mode_controller_0|game_board|board_data~611, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[10][18] , u0|vga_text_mode_controller_0|game_board|board_data[10][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~638 , u0|vga_text_mode_controller_0|game_board|board_data~638, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[11][18] , u0|vga_text_mode_controller_0|game_board|board_data[11][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1378 , u0|vga_text_mode_controller_0|game_board|board_data~1378, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1379 , u0|vga_text_mode_controller_0|game_board|board_data~1379, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1380 , u0|vga_text_mode_controller_0|game_board|board_data~1380, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1381 , u0|vga_text_mode_controller_0|game_board|board_data~1381, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[10][10] , u0|vga_text_mode_controller_0|game_board|board_data[10][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1405 , u0|vga_text_mode_controller_0|game_board|board_data~1405, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1406 , u0|vga_text_mode_controller_0|game_board|board_data~1406, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1407 , u0|vga_text_mode_controller_0|game_board|board_data~1407, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1408 , u0|vga_text_mode_controller_0|game_board|board_data~1408, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[11][10] , u0|vga_text_mode_controller_0|game_board|board_data[11][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1600 , u0|vga_text_mode_controller_0|game_board|board_data~1600, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1601 , u0|vga_text_mode_controller_0|game_board|board_data~1601, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1602 , u0|vga_text_mode_controller_0|game_board|board_data~1602, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1603 , u0|vga_text_mode_controller_0|game_board|board_data~1603, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[10][12] , u0|vga_text_mode_controller_0|game_board|board_data[10][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1644 , u0|vga_text_mode_controller_0|game_board|board_data~1644, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1643 , u0|vga_text_mode_controller_0|game_board|board_data~1643, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1645 , u0|vga_text_mode_controller_0|game_board|board_data~1645, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1646 , u0|vga_text_mode_controller_0|game_board|board_data~1646, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[11][12] , u0|vga_text_mode_controller_0|game_board|board_data[11][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1260 , u0|vga_text_mode_controller_0|game_board|board_data~1260, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1259 , u0|vga_text_mode_controller_0|game_board|board_data~1259, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1261 , u0|vga_text_mode_controller_0|game_board|board_data~1261, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1262 , u0|vga_text_mode_controller_0|game_board|board_data~1262, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[10][14] , u0|vga_text_mode_controller_0|game_board|board_data[10][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1287 , u0|vga_text_mode_controller_0|game_board|board_data~1287, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1286 , u0|vga_text_mode_controller_0|game_board|board_data~1286, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1288 , u0|vga_text_mode_controller_0|game_board|board_data~1288, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1289 , u0|vga_text_mode_controller_0|game_board|board_data~1289, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[11][14] , u0|vga_text_mode_controller_0|game_board|board_data[11][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1526 , u0|vga_text_mode_controller_0|game_board|board_data~1526, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1482 , u0|vga_text_mode_controller_0|game_board|board_data~1482, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1481 , u0|vga_text_mode_controller_0|game_board|board_data~1481, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1483 , u0|vga_text_mode_controller_0|game_board|board_data~1483, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1484 , u0|vga_text_mode_controller_0|game_board|board_data~1484, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[10][8] , u0|vga_text_mode_controller_0|game_board|board_data[10][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1524 , u0|vga_text_mode_controller_0|game_board|board_data~1524, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1525 , u0|vga_text_mode_controller_0|game_board|board_data~1525, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1527 , u0|vga_text_mode_controller_0|game_board|board_data~1527, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[11][8] , u0|vga_text_mode_controller_0|game_board|board_data[11][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~68 , u0|vga_text_mode_controller_0|game_board|clearlineflags~68, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~70 , u0|vga_text_mode_controller_0|game_board|clearlineflags~70, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~71 , u0|vga_text_mode_controller_0|game_board|clearlineflags~71, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[11] , u0|vga_text_mode_controller_0|game_board|clearlineflags[11], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~12 , u0|vga_text_mode_controller_0|game_states|Equal9~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~352 , u0|vga_text_mode_controller_0|game_board|board_data~352, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[10][0] , u0|vga_text_mode_controller_0|game_board|board_data[10][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~44 , u0|vga_text_mode_controller_0|game_board|clearlineflags~44, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~45 , u0|vga_text_mode_controller_0|game_board|clearlineflags~45, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~46 , u0|vga_text_mode_controller_0|game_board|clearlineflags~46, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~47 , u0|vga_text_mode_controller_0|game_board|clearlineflags~47, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~48 , u0|vga_text_mode_controller_0|game_board|clearlineflags~48, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[10] , u0|vga_text_mode_controller_0|game_board|clearlineflags[10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~3 , u0|vga_text_mode_controller_0|game_board|clearlineflags~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~518 , u0|vga_text_mode_controller_0|game_board|board_data~518, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~517 , u0|vga_text_mode_controller_0|game_board|board_data~517, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~519 , u0|vga_text_mode_controller_0|game_board|board_data~519, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~515 , u0|vga_text_mode_controller_0|game_board|board_data~515, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~514 , u0|vga_text_mode_controller_0|game_board|board_data~514, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~516 , u0|vga_text_mode_controller_0|game_board|board_data~516, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~633 , u0|vga_text_mode_controller_0|game_board|board_data~633, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~631 , u0|vga_text_mode_controller_0|game_board|board_data~631, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~632 , u0|vga_text_mode_controller_0|game_board|board_data~632, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~634 , u0|vga_text_mode_controller_0|game_board|board_data~634, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~10 , u0|vga_text_mode_controller_0|game_board|clearlineflags~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1669 , u0|vga_text_mode_controller_0|game_board|board_data~1669, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[12][18] , u0|vga_text_mode_controller_0|game_board|board_data[12][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1403 , u0|vga_text_mode_controller_0|game_board|board_data~1403, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1401 , u0|vga_text_mode_controller_0|game_board|board_data~1401, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1402 , u0|vga_text_mode_controller_0|game_board|board_data~1402, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1404 , u0|vga_text_mode_controller_0|game_board|board_data~1404, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[12][10] , u0|vga_text_mode_controller_0|game_board|board_data[12][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1639 , u0|vga_text_mode_controller_0|game_board|board_data~1639, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1640 , u0|vga_text_mode_controller_0|game_board|board_data~1640, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1641 , u0|vga_text_mode_controller_0|game_board|board_data~1641, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1642 , u0|vga_text_mode_controller_0|game_board|board_data~1642, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[12][12] , u0|vga_text_mode_controller_0|game_board|board_data[12][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1522 , u0|vga_text_mode_controller_0|game_board|board_data~1522, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1520 , u0|vga_text_mode_controller_0|game_board|board_data~1520, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1521 , u0|vga_text_mode_controller_0|game_board|board_data~1521, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1523 , u0|vga_text_mode_controller_0|game_board|board_data~1523, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[12][8] , u0|vga_text_mode_controller_0|game_board|board_data[12][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1282 , u0|vga_text_mode_controller_0|game_board|board_data~1282, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1283 , u0|vga_text_mode_controller_0|game_board|board_data~1283, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1284 , u0|vga_text_mode_controller_0|game_board|board_data~1284, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1285 , u0|vga_text_mode_controller_0|game_board|board_data~1285, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[12][14] , u0|vga_text_mode_controller_0|game_board|board_data[12][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~64 , u0|vga_text_mode_controller_0|game_board|clearlineflags~64, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~65 , u0|vga_text_mode_controller_0|game_board|clearlineflags~65, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~808 , u0|vga_text_mode_controller_0|game_board|board_data~808, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~806 , u0|vga_text_mode_controller_0|game_board|board_data~806, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~807 , u0|vga_text_mode_controller_0|game_board|board_data~807, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~809 , u0|vga_text_mode_controller_0|game_board|board_data~809, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[12][6] , u0|vga_text_mode_controller_0|game_board|board_data[12][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~927 , u0|vga_text_mode_controller_0|game_board|board_data~927, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~925 , u0|vga_text_mode_controller_0|game_board|board_data~925, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~926 , u0|vga_text_mode_controller_0|game_board|board_data~926, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~928 , u0|vga_text_mode_controller_0|game_board|board_data~928, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[12][0] , u0|vga_text_mode_controller_0|game_board|board_data[12][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~974 , u0|vga_text_mode_controller_0|game_board|board_data~974, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~972 , u0|vga_text_mode_controller_0|game_board|board_data~972, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~973 , u0|vga_text_mode_controller_0|game_board|board_data~973, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~975 , u0|vga_text_mode_controller_0|game_board|board_data~975, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[12][2] , u0|vga_text_mode_controller_0|game_board|board_data[12][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1165 , u0|vga_text_mode_controller_0|game_board|board_data~1165, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1163 , u0|vga_text_mode_controller_0|game_board|board_data~1163, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1164 , u0|vga_text_mode_controller_0|game_board|board_data~1164, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1166 , u0|vga_text_mode_controller_0|game_board|board_data~1166, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[12][4] , u0|vga_text_mode_controller_0|game_board|board_data[12][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~63 , u0|vga_text_mode_controller_0|game_board|clearlineflags~63, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~66 , u0|vga_text_mode_controller_0|game_board|clearlineflags~66, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~67 , u0|vga_text_mode_controller_0|game_board|clearlineflags~67, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[12] , u0|vga_text_mode_controller_0|game_board|clearlineflags[12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~445 , u0|vga_text_mode_controller_0|game_board|board_data~445, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~446 , u0|vga_text_mode_controller_0|game_board|board_data~446, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~447 , u0|vga_text_mode_controller_0|game_board|board_data~447, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~443 , u0|vga_text_mode_controller_0|game_board|board_data~443, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~442 , u0|vga_text_mode_controller_0|game_board|board_data~442, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~444 , u0|vga_text_mode_controller_0|game_board|board_data~444, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~602 , u0|vga_text_mode_controller_0|game_board|board_data~602, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~450 , u0|vga_text_mode_controller_0|game_board|board_data~450, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~449 , u0|vga_text_mode_controller_0|game_board|board_data~449, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~451 , u0|vga_text_mode_controller_0|game_board|board_data~451, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~440 , u0|vga_text_mode_controller_0|game_board|board_data~440, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~439 , u0|vga_text_mode_controller_0|game_board|board_data~439, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~600 , u0|vga_text_mode_controller_0|game_board|board_data~600, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~601 , u0|vga_text_mode_controller_0|game_board|board_data~601, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~603 , u0|vga_text_mode_controller_0|game_board|board_data~603, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~988 , u0|vga_text_mode_controller_0|game_board|board_data~988, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~989 , u0|vga_text_mode_controller_0|game_board|board_data~989, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~990 , u0|vga_text_mode_controller_0|game_board|board_data~990, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~378 , u0|vga_text_mode_controller_0|game_board|board_data~378, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~372 , u0|vga_text_mode_controller_0|game_board|board_data~372, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~375 , u0|vga_text_mode_controller_0|game_board|board_data~375, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~379 , u0|vga_text_mode_controller_0|game_board|board_data~379, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~380 , u0|vga_text_mode_controller_0|game_board|board_data~380, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1666 , u0|vga_text_mode_controller_0|game_board|board_data~1666, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~381 , u0|vga_text_mode_controller_0|game_board|board_data~381, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~382 , u0|vga_text_mode_controller_0|game_board|board_data~382, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~959 , u0|vga_text_mode_controller_0|game_board|board_data~959, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~374 , u0|vga_text_mode_controller_0|game_board|board_data~374, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~373 , u0|vga_text_mode_controller_0|game_board|board_data~373, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~376 , u0|vga_text_mode_controller_0|game_board|board_data~376, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~957 , u0|vga_text_mode_controller_0|game_board|board_data~957, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~385 , u0|vga_text_mode_controller_0|game_board|board_data~385, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~384 , u0|vga_text_mode_controller_0|game_board|board_data~384, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~386 , u0|vga_text_mode_controller_0|game_board|board_data~386, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~958 , u0|vga_text_mode_controller_0|game_board|board_data~958, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1005 , u0|vga_text_mode_controller_0|game_board|board_data~1005, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1004 , u0|vga_text_mode_controller_0|game_board|board_data~1004, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1006 , u0|vga_text_mode_controller_0|game_board|board_data~1006, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1007 , u0|vga_text_mode_controller_0|game_board|board_data~1007, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[13][2] , u0|vga_text_mode_controller_0|game_board|board_data[13][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~960 , u0|vga_text_mode_controller_0|game_board|board_data~960, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~389 , u0|vga_text_mode_controller_0|game_board|board_data~389, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[14][2] , u0|vga_text_mode_controller_0|game_board|board_data[14][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~991 , u0|vga_text_mode_controller_0|game_board|board_data~991, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~587 , u0|vga_text_mode_controller_0|game_board|board_data~587, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[15][2] , u0|vga_text_mode_controller_0|game_board|board_data[15][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~793 , u0|vga_text_mode_controller_0|game_board|board_data~793, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~775 , u0|vga_text_mode_controller_0|game_board|board_data~775, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~776 , u0|vga_text_mode_controller_0|game_board|board_data~776, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~777 , u0|vga_text_mode_controller_0|game_board|board_data~777, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~778 , u0|vga_text_mode_controller_0|game_board|board_data~778, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[13][6] , u0|vga_text_mode_controller_0|game_board|board_data[13][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~791 , u0|vga_text_mode_controller_0|game_board|board_data~791, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~792 , u0|vga_text_mode_controller_0|game_board|board_data~792, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~794 , u0|vga_text_mode_controller_0|game_board|board_data~794, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[14][6] , u0|vga_text_mode_controller_0|game_board|board_data[14][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~823 , u0|vga_text_mode_controller_0|game_board|board_data~823, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~822 , u0|vga_text_mode_controller_0|game_board|board_data~822, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~824 , u0|vga_text_mode_controller_0|game_board|board_data~824, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~825 , u0|vga_text_mode_controller_0|game_board|board_data~825, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[15][6] , u0|vga_text_mode_controller_0|game_board|board_data[15][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~910 , u0|vga_text_mode_controller_0|game_board|board_data~910, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~911 , u0|vga_text_mode_controller_0|game_board|board_data~911, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~912 , u0|vga_text_mode_controller_0|game_board|board_data~912, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~913 , u0|vga_text_mode_controller_0|game_board|board_data~913, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[13][0] , u0|vga_text_mode_controller_0|game_board|board_data[13][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~894 , u0|vga_text_mode_controller_0|game_board|board_data~894, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~895 , u0|vga_text_mode_controller_0|game_board|board_data~895, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~896 , u0|vga_text_mode_controller_0|game_board|board_data~896, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~897 , u0|vga_text_mode_controller_0|game_board|board_data~897, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[14][0] , u0|vga_text_mode_controller_0|game_board|board_data[14][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~942 , u0|vga_text_mode_controller_0|game_board|board_data~942, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~941 , u0|vga_text_mode_controller_0|game_board|board_data~941, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~943 , u0|vga_text_mode_controller_0|game_board|board_data~943, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~944 , u0|vga_text_mode_controller_0|game_board|board_data~944, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[15][0] , u0|vga_text_mode_controller_0|game_board|board_data[15][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1149 , u0|vga_text_mode_controller_0|game_board|board_data~1149, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1148 , u0|vga_text_mode_controller_0|game_board|board_data~1148, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1150 , u0|vga_text_mode_controller_0|game_board|board_data~1150, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1151 , u0|vga_text_mode_controller_0|game_board|board_data~1151, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[13][4] , u0|vga_text_mode_controller_0|game_board|board_data[13][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1133 , u0|vga_text_mode_controller_0|game_board|board_data~1133, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1132 , u0|vga_text_mode_controller_0|game_board|board_data~1132, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1134 , u0|vga_text_mode_controller_0|game_board|board_data~1134, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1135 , u0|vga_text_mode_controller_0|game_board|board_data~1135, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[14][4] , u0|vga_text_mode_controller_0|game_board|board_data[14][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1180 , u0|vga_text_mode_controller_0|game_board|board_data~1180, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1179 , u0|vga_text_mode_controller_0|game_board|board_data~1179, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1181 , u0|vga_text_mode_controller_0|game_board|board_data~1181, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1182 , u0|vga_text_mode_controller_0|game_board|board_data~1182, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[15][4] , u0|vga_text_mode_controller_0|game_board|board_data[15][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~77 , u0|vga_text_mode_controller_0|game_board|clearlineflags~77, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1417 , u0|vga_text_mode_controller_0|game_board|board_data~1417, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1418 , u0|vga_text_mode_controller_0|game_board|board_data~1418, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1419 , u0|vga_text_mode_controller_0|game_board|board_data~1419, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1386 , u0|vga_text_mode_controller_0|game_board|board_data~1386, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1387 , u0|vga_text_mode_controller_0|game_board|board_data~1387, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1371 , u0|vga_text_mode_controller_0|game_board|board_data~1371, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1370 , u0|vga_text_mode_controller_0|game_board|board_data~1370, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1372 , u0|vga_text_mode_controller_0|game_board|board_data~1372, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1373 , u0|vga_text_mode_controller_0|game_board|board_data~1373, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[13][10] , u0|vga_text_mode_controller_0|game_board|board_data[13][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1388 , u0|vga_text_mode_controller_0|game_board|board_data~1388, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1389 , u0|vga_text_mode_controller_0|game_board|board_data~1389, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[14][10] , u0|vga_text_mode_controller_0|game_board|board_data[14][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1420 , u0|vga_text_mode_controller_0|game_board|board_data~1420, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[15][10] , u0|vga_text_mode_controller_0|game_board|board_data[15][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1490 , u0|vga_text_mode_controller_0|game_board|board_data~1490, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1489 , u0|vga_text_mode_controller_0|game_board|board_data~1489, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1491 , u0|vga_text_mode_controller_0|game_board|board_data~1491, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1506 , u0|vga_text_mode_controller_0|game_board|board_data~1506, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1505 , u0|vga_text_mode_controller_0|game_board|board_data~1505, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1507 , u0|vga_text_mode_controller_0|game_board|board_data~1507, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1508 , u0|vga_text_mode_controller_0|game_board|board_data~1508, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[13][8] , u0|vga_text_mode_controller_0|game_board|board_data[13][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1492 , u0|vga_text_mode_controller_0|game_board|board_data~1492, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[14][8] , u0|vga_text_mode_controller_0|game_board|board_data[14][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1536 , u0|vga_text_mode_controller_0|game_board|board_data~1536, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1537 , u0|vga_text_mode_controller_0|game_board|board_data~1537, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1538 , u0|vga_text_mode_controller_0|game_board|board_data~1538, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1539 , u0|vga_text_mode_controller_0|game_board|board_data~1539, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[15][8] , u0|vga_text_mode_controller_0|game_board|board_data[15][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1655 , u0|vga_text_mode_controller_0|game_board|board_data~1655, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1656 , u0|vga_text_mode_controller_0|game_board|board_data~1656, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1657 , u0|vga_text_mode_controller_0|game_board|board_data~1657, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1610 , u0|vga_text_mode_controller_0|game_board|board_data~1610, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1624 , u0|vga_text_mode_controller_0|game_board|board_data~1624, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1625 , u0|vga_text_mode_controller_0|game_board|board_data~1625, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1626 , u0|vga_text_mode_controller_0|game_board|board_data~1626, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1627 , u0|vga_text_mode_controller_0|game_board|board_data~1627, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[13][12] , u0|vga_text_mode_controller_0|game_board|board_data[13][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1608 , u0|vga_text_mode_controller_0|game_board|board_data~1608, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1609 , u0|vga_text_mode_controller_0|game_board|board_data~1609, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1611 , u0|vga_text_mode_controller_0|game_board|board_data~1611, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[14][12] , u0|vga_text_mode_controller_0|game_board|board_data[14][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1658 , u0|vga_text_mode_controller_0|game_board|board_data~1658, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[15][12] , u0|vga_text_mode_controller_0|game_board|board_data[15][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1299 , u0|vga_text_mode_controller_0|game_board|board_data~1299, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1298 , u0|vga_text_mode_controller_0|game_board|board_data~1298, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1300 , u0|vga_text_mode_controller_0|game_board|board_data~1300, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1267 , u0|vga_text_mode_controller_0|game_board|board_data~1267, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1268 , u0|vga_text_mode_controller_0|game_board|board_data~1268, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1269 , u0|vga_text_mode_controller_0|game_board|board_data~1269, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1251 , u0|vga_text_mode_controller_0|game_board|board_data~1251, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1252 , u0|vga_text_mode_controller_0|game_board|board_data~1252, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1253 , u0|vga_text_mode_controller_0|game_board|board_data~1253, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1254 , u0|vga_text_mode_controller_0|game_board|board_data~1254, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[13][14] , u0|vga_text_mode_controller_0|game_board|board_data[13][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1270 , u0|vga_text_mode_controller_0|game_board|board_data~1270, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[14][14] , u0|vga_text_mode_controller_0|game_board|board_data[14][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1301 , u0|vga_text_mode_controller_0|game_board|board_data~1301, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[15][14] , u0|vga_text_mode_controller_0|game_board|board_data[15][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~78 , u0|vga_text_mode_controller_0|game_board|clearlineflags~78, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~618 , u0|vga_text_mode_controller_0|game_board|board_data~618, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~616 , u0|vga_text_mode_controller_0|game_board|board_data~616, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~617 , u0|vga_text_mode_controller_0|game_board|board_data~617, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~619 , u0|vga_text_mode_controller_0|game_board|board_data~619, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[14][18] , u0|vga_text_mode_controller_0|game_board|board_data[14][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~648 , u0|vga_text_mode_controller_0|game_board|board_data~648, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~647 , u0|vga_text_mode_controller_0|game_board|board_data~647, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~649 , u0|vga_text_mode_controller_0|game_board|board_data~649, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~650 , u0|vga_text_mode_controller_0|game_board|board_data~650, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[15][18] , u0|vga_text_mode_controller_0|game_board|board_data[15][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~79 , u0|vga_text_mode_controller_0|game_board|clearlineflags~79, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~80 , u0|vga_text_mode_controller_0|game_board|clearlineflags~80, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~81 , u0|vga_text_mode_controller_0|game_board|clearlineflags~81, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[15] , u0|vga_text_mode_controller_0|game_board|clearlineflags[15], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~265 , u0|vga_text_mode_controller_0|game_board|board_data~265, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~252 , u0|vga_text_mode_controller_0|game_board|board_data~252, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~256 , u0|vga_text_mode_controller_0|game_board|board_data~256, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~257 , u0|vga_text_mode_controller_0|game_board|board_data~257, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~258 , u0|vga_text_mode_controller_0|game_board|board_data~258, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~259 , u0|vga_text_mode_controller_0|game_board|board_data~259, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~260 , u0|vga_text_mode_controller_0|game_board|board_data~260, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~261 , u0|vga_text_mode_controller_0|game_board|board_data~261, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~262 , u0|vga_text_mode_controller_0|game_board|board_data~262, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~263 , u0|vga_text_mode_controller_0|game_board|board_data~263, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~264 , u0|vga_text_mode_controller_0|game_board|board_data~264, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~226 , u0|vga_text_mode_controller_0|game_board|board_data~226, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~225 , u0|vga_text_mode_controller_0|game_board|board_data~225, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~227 , u0|vga_text_mode_controller_0|game_board|board_data~227, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~221 , u0|vga_text_mode_controller_0|game_board|board_data~221, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~222 , u0|vga_text_mode_controller_0|game_board|board_data~222, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~223 , u0|vga_text_mode_controller_0|game_board|board_data~223, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~219 , u0|vga_text_mode_controller_0|game_board|board_data~219, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~218 , u0|vga_text_mode_controller_0|game_board|board_data~218, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~220 , u0|vga_text_mode_controller_0|game_board|board_data~220, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~224 , u0|vga_text_mode_controller_0|game_board|board_data~224, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~216 , u0|vga_text_mode_controller_0|game_board|board_data~216, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~215 , u0|vga_text_mode_controller_0|game_board|board_data~215, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~217 , u0|vga_text_mode_controller_0|game_board|board_data~217, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~228 , u0|vga_text_mode_controller_0|game_board|board_data~228, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~229 , u0|vga_text_mode_controller_0|game_board|board_data~229, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~230 , u0|vga_text_mode_controller_0|game_board|board_data~230, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[17][18] , u0|vga_text_mode_controller_0|game_board|board_data[17][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1216 , u0|vga_text_mode_controller_0|game_board|board_data~1216, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1215 , u0|vga_text_mode_controller_0|game_board|board_data~1215, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1217 , u0|vga_text_mode_controller_0|game_board|board_data~1217, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1225 , u0|vga_text_mode_controller_0|game_board|board_data~1225, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1223 , u0|vga_text_mode_controller_0|game_board|board_data~1223, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1224 , u0|vga_text_mode_controller_0|game_board|board_data~1224, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1226 , u0|vga_text_mode_controller_0|game_board|board_data~1226, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[16][14] , u0|vga_text_mode_controller_0|game_board|board_data[16][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1218 , u0|vga_text_mode_controller_0|game_board|board_data~1218, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[17][14] , u0|vga_text_mode_controller_0|game_board|board_data[17][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1344 , u0|vga_text_mode_controller_0|game_board|board_data~1344, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1342 , u0|vga_text_mode_controller_0|game_board|board_data~1342, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1343 , u0|vga_text_mode_controller_0|game_board|board_data~1343, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1345 , u0|vga_text_mode_controller_0|game_board|board_data~1345, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[16][10] , u0|vga_text_mode_controller_0|game_board|board_data[16][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1335 , u0|vga_text_mode_controller_0|game_board|board_data~1335, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1334 , u0|vga_text_mode_controller_0|game_board|board_data~1334, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1336 , u0|vga_text_mode_controller_0|game_board|board_data~1336, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1337 , u0|vga_text_mode_controller_0|game_board|board_data~1337, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[17][10] , u0|vga_text_mode_controller_0|game_board|board_data[17][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1586 , u0|vga_text_mode_controller_0|game_board|board_data~1586, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1584 , u0|vga_text_mode_controller_0|game_board|board_data~1584, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1585 , u0|vga_text_mode_controller_0|game_board|board_data~1585, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1576 , u0|vga_text_mode_controller_0|game_board|board_data~1576, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1577 , u0|vga_text_mode_controller_0|game_board|board_data~1577, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1578 , u0|vga_text_mode_controller_0|game_board|board_data~1578, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1579 , u0|vga_text_mode_controller_0|game_board|board_data~1579, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[16][12] , u0|vga_text_mode_controller_0|game_board|board_data[16][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1587 , u0|vga_text_mode_controller_0|game_board|board_data~1587, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[17][12] , u0|vga_text_mode_controller_0|game_board|board_data[17][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1463 , u0|vga_text_mode_controller_0|game_board|board_data~1463, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1461 , u0|vga_text_mode_controller_0|game_board|board_data~1461, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1462 , u0|vga_text_mode_controller_0|game_board|board_data~1462, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1464 , u0|vga_text_mode_controller_0|game_board|board_data~1464, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[16][8] , u0|vga_text_mode_controller_0|game_board|board_data[16][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1458 , u0|vga_text_mode_controller_0|game_board|board_data~1458, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1457 , u0|vga_text_mode_controller_0|game_board|board_data~1457, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1459 , u0|vga_text_mode_controller_0|game_board|board_data~1459, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1460 , u0|vga_text_mode_controller_0|game_board|board_data~1460, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[17][8] , u0|vga_text_mode_controller_0|game_board|board_data[17][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~96 , u0|vga_text_mode_controller_0|game_board|clearlineflags~96, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~749 , u0|vga_text_mode_controller_0|game_board|board_data~749, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~747 , u0|vga_text_mode_controller_0|game_board|board_data~747, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~748 , u0|vga_text_mode_controller_0|game_board|board_data~748, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~750 , u0|vga_text_mode_controller_0|game_board|board_data~750, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[16][6] , u0|vga_text_mode_controller_0|game_board|board_data[16][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~741 , u0|vga_text_mode_controller_0|game_board|board_data~741, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~739 , u0|vga_text_mode_controller_0|game_board|board_data~739, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~740 , u0|vga_text_mode_controller_0|game_board|board_data~740, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~742 , u0|vga_text_mode_controller_0|game_board|board_data~742, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[17][6] , u0|vga_text_mode_controller_0|game_board|board_data[17][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1101 , u0|vga_text_mode_controller_0|game_board|board_data~1101, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1100 , u0|vga_text_mode_controller_0|game_board|board_data~1100, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1102 , u0|vga_text_mode_controller_0|game_board|board_data~1102, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1104 , u0|vga_text_mode_controller_0|game_board|board_data~1104, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1105 , u0|vga_text_mode_controller_0|game_board|board_data~1105, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1106 , u0|vga_text_mode_controller_0|game_board|board_data~1106, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1107 , u0|vga_text_mode_controller_0|game_board|board_data~1107, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[16][4] , u0|vga_text_mode_controller_0|game_board|board_data[16][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1103 , u0|vga_text_mode_controller_0|game_board|board_data~1103, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[17][4] , u0|vga_text_mode_controller_0|game_board|board_data[17][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1041 , u0|vga_text_mode_controller_0|game_board|board_data~1041, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1040 , u0|vga_text_mode_controller_0|game_board|board_data~1040, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1042 , u0|vga_text_mode_controller_0|game_board|board_data~1042, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1048 , u0|vga_text_mode_controller_0|game_board|board_data~1048, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1049 , u0|vga_text_mode_controller_0|game_board|board_data~1049, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1050 , u0|vga_text_mode_controller_0|game_board|board_data~1050, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1051 , u0|vga_text_mode_controller_0|game_board|board_data~1051, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[16][2] , u0|vga_text_mode_controller_0|game_board|board_data[16][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1043 , u0|vga_text_mode_controller_0|game_board|board_data~1043, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[17][2] , u0|vga_text_mode_controller_0|game_board|board_data[17][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~859 , u0|vga_text_mode_controller_0|game_board|board_data~859, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~858 , u0|vga_text_mode_controller_0|game_board|board_data~858, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~860 , u0|vga_text_mode_controller_0|game_board|board_data~860, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~868 , u0|vga_text_mode_controller_0|game_board|board_data~868, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~866 , u0|vga_text_mode_controller_0|game_board|board_data~866, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~867 , u0|vga_text_mode_controller_0|game_board|board_data~867, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~869 , u0|vga_text_mode_controller_0|game_board|board_data~869, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[16][0] , u0|vga_text_mode_controller_0|game_board|board_data[16][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~861 , u0|vga_text_mode_controller_0|game_board|board_data~861, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[17][0] , u0|vga_text_mode_controller_0|game_board|board_data[17][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~97 , u0|vga_text_mode_controller_0|game_board|clearlineflags~97, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~98 , u0|vga_text_mode_controller_0|game_board|clearlineflags~98, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~99 , u0|vga_text_mode_controller_0|game_board|clearlineflags~99, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[17] , u0|vga_text_mode_controller_0|game_board|clearlineflags[17], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~6 , u0|vga_text_mode_controller_0|game_states|Equal9~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~266 , u0|vga_text_mode_controller_0|game_board|board_data~266, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[16][18] , u0|vga_text_mode_controller_0|game_board|board_data[16][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~73 , u0|vga_text_mode_controller_0|game_board|clearlineflags~73, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~74 , u0|vga_text_mode_controller_0|game_board|clearlineflags~74, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~72 , u0|vga_text_mode_controller_0|game_board|clearlineflags~72, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~75 , u0|vga_text_mode_controller_0|game_board|clearlineflags~75, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~76 , u0|vga_text_mode_controller_0|game_board|clearlineflags~76, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[16] , u0|vga_text_mode_controller_0|game_board|clearlineflags[16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~5 , u0|vga_text_mode_controller_0|game_board|clearlineflags~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~11 , u0|vga_text_mode_controller_0|game_board|clearlineflags~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~5 , u0|vga_text_mode_controller_0|game_board|Decoder0~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~5 , u0|vga_text_mode_controller_0|game_board|Decoder5~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~240 , u0|vga_text_mode_controller_0|game_board|board_data~240, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~5 , u0|vga_text_mode_controller_0|game_board|Decoder7~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1661 , u0|vga_text_mode_controller_0|game_board|board_data~1661, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~5 , u0|vga_text_mode_controller_0|game_board|Decoder6~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~241 , u0|vga_text_mode_controller_0|game_board|board_data~241, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~231 , u0|vga_text_mode_controller_0|game_board|board_data~231, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~234 , u0|vga_text_mode_controller_0|game_board|board_data~234, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~238 , u0|vga_text_mode_controller_0|game_board|board_data~238, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~237 , u0|vga_text_mode_controller_0|game_board|board_data~237, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~239 , u0|vga_text_mode_controller_0|game_board|board_data~239, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1221 , u0|vga_text_mode_controller_0|game_board|board_data~1221, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~244 , u0|vga_text_mode_controller_0|game_board|board_data~244, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~243 , u0|vga_text_mode_controller_0|game_board|board_data~243, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~245 , u0|vga_text_mode_controller_0|game_board|board_data~245, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~232 , u0|vga_text_mode_controller_0|game_board|board_data~232, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~233 , u0|vga_text_mode_controller_0|game_board|board_data~233, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~235 , u0|vga_text_mode_controller_0|game_board|board_data~235, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1219 , u0|vga_text_mode_controller_0|game_board|board_data~1219, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1220 , u0|vga_text_mode_controller_0|game_board|board_data~1220, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1222 , u0|vga_text_mode_controller_0|game_board|board_data~1222, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~248 , u0|vga_text_mode_controller_0|game_board|board_data~248, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[18][14] , u0|vga_text_mode_controller_0|game_board|board_data[18][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1453 , u0|vga_text_mode_controller_0|game_board|board_data~1453, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1454 , u0|vga_text_mode_controller_0|game_board|board_data~1454, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1455 , u0|vga_text_mode_controller_0|game_board|board_data~1455, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1456 , u0|vga_text_mode_controller_0|game_board|board_data~1456, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[18][8] , u0|vga_text_mode_controller_0|game_board|board_data[18][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1338 , u0|vga_text_mode_controller_0|game_board|board_data~1338, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1339 , u0|vga_text_mode_controller_0|game_board|board_data~1339, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1340 , u0|vga_text_mode_controller_0|game_board|board_data~1340, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1341 , u0|vga_text_mode_controller_0|game_board|board_data~1341, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[18][10] , u0|vga_text_mode_controller_0|game_board|board_data[18][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1572 , u0|vga_text_mode_controller_0|game_board|board_data~1572, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1573 , u0|vga_text_mode_controller_0|game_board|board_data~1573, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1574 , u0|vga_text_mode_controller_0|game_board|board_data~1574, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1575 , u0|vga_text_mode_controller_0|game_board|board_data~1575, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[18][12] , u0|vga_text_mode_controller_0|game_board|board_data[18][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~92 , u0|vga_text_mode_controller_0|game_board|clearlineflags~92, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~242 , u0|vga_text_mode_controller_0|game_board|board_data~242, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~236 , u0|vga_text_mode_controller_0|game_board|board_data~236, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~246 , u0|vga_text_mode_controller_0|game_board|board_data~246, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~247 , u0|vga_text_mode_controller_0|game_board|board_data~247, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[18][18] , u0|vga_text_mode_controller_0|game_board|board_data[18][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~93 , u0|vga_text_mode_controller_0|game_board|clearlineflags~93, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1045 , u0|vga_text_mode_controller_0|game_board|board_data~1045, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1044 , u0|vga_text_mode_controller_0|game_board|board_data~1044, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1046 , u0|vga_text_mode_controller_0|game_board|board_data~1046, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1047 , u0|vga_text_mode_controller_0|game_board|board_data~1047, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[18][2] , u0|vga_text_mode_controller_0|game_board|board_data[18][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~863 , u0|vga_text_mode_controller_0|game_board|board_data~863, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~862 , u0|vga_text_mode_controller_0|game_board|board_data~862, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~864 , u0|vga_text_mode_controller_0|game_board|board_data~864, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~865 , u0|vga_text_mode_controller_0|game_board|board_data~865, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[18][0] , u0|vga_text_mode_controller_0|game_board|board_data[18][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1096 , u0|vga_text_mode_controller_0|game_board|board_data~1096, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1097 , u0|vga_text_mode_controller_0|game_board|board_data~1097, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1098 , u0|vga_text_mode_controller_0|game_board|board_data~1098, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1099 , u0|vga_text_mode_controller_0|game_board|board_data~1099, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[18][4] , u0|vga_text_mode_controller_0|game_board|board_data[18][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~743 , u0|vga_text_mode_controller_0|game_board|board_data~743, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~744 , u0|vga_text_mode_controller_0|game_board|board_data~744, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~745 , u0|vga_text_mode_controller_0|game_board|board_data~745, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~746 , u0|vga_text_mode_controller_0|game_board|board_data~746, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[18][6] , u0|vga_text_mode_controller_0|game_board|board_data[18][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~91 , u0|vga_text_mode_controller_0|game_board|clearlineflags~91, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~94 , u0|vga_text_mode_controller_0|game_board|clearlineflags~94, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~95 , u0|vga_text_mode_controller_0|game_board|clearlineflags~95, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[18] , u0|vga_text_mode_controller_0|game_board|clearlineflags[18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~272 , u0|vga_text_mode_controller_0|game_board|board_data~272, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~271 , u0|vga_text_mode_controller_0|game_board|board_data~271, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~273 , u0|vga_text_mode_controller_0|game_board|board_data~273, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~274 , u0|vga_text_mode_controller_0|game_board|board_data~274, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~275 , u0|vga_text_mode_controller_0|game_board|board_data~275, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~276 , u0|vga_text_mode_controller_0|game_board|board_data~276, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1228 , u0|vga_text_mode_controller_0|game_board|board_data~1228, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~267 , u0|vga_text_mode_controller_0|game_board|board_data~267, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~268 , u0|vga_text_mode_controller_0|game_board|board_data~268, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~269 , u0|vga_text_mode_controller_0|game_board|board_data~269, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1227 , u0|vga_text_mode_controller_0|game_board|board_data~1227, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~278 , u0|vga_text_mode_controller_0|game_board|board_data~278, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~279 , u0|vga_text_mode_controller_0|game_board|board_data~279, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~280 , u0|vga_text_mode_controller_0|game_board|board_data~280, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1229 , u0|vga_text_mode_controller_0|game_board|board_data~1229, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1230 , u0|vga_text_mode_controller_0|game_board|board_data~1230, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~116 , u0|vga_text_mode_controller_0|game_board|board_data~116, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~115 , u0|vga_text_mode_controller_0|game_board|board_data~115, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~117 , u0|vga_text_mode_controller_0|game_board|board_data~117, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~113 , u0|vga_text_mode_controller_0|game_board|board_data~113, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~110 , u0|vga_text_mode_controller_0|game_board|board_data~110, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~114 , u0|vga_text_mode_controller_0|game_board|board_data~114, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~118 , u0|vga_text_mode_controller_0|game_board|board_data~118, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~277 , u0|vga_text_mode_controller_0|game_board|board_data~277, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~270 , u0|vga_text_mode_controller_0|game_board|board_data~270, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~281 , u0|vga_text_mode_controller_0|game_board|board_data~281, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~282 , u0|vga_text_mode_controller_0|game_board|board_data~282, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[19][18] , u0|vga_text_mode_controller_0|game_board|board_data[19][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~101 , u0|vga_text_mode_controller_0|game_board|board_data~101, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~100 , u0|vga_text_mode_controller_0|game_board|board_data~100, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~102 , u0|vga_text_mode_controller_0|game_board|board_data~102, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~103 , u0|vga_text_mode_controller_0|game_board|board_data~103, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~104 , u0|vga_text_mode_controller_0|game_board|board_data~104, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~107 , u0|vga_text_mode_controller_0|game_board|board_data~107, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~108 , u0|vga_text_mode_controller_0|game_board|board_data~108, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~109 , u0|vga_text_mode_controller_0|game_board|board_data~109, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~119 , u0|vga_text_mode_controller_0|game_board|board_data~119, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~120 , u0|vga_text_mode_controller_0|game_board|board_data~120, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[20][18] , u0|vga_text_mode_controller_0|game_board|board_data[20][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1312 , u0|vga_text_mode_controller_0|game_board|board_data~1312, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1346 , u0|vga_text_mode_controller_0|game_board|board_data~1346, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1347 , u0|vga_text_mode_controller_0|game_board|board_data~1347, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1348 , u0|vga_text_mode_controller_0|game_board|board_data~1348, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1349 , u0|vga_text_mode_controller_0|game_board|board_data~1349, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[19][10] , u0|vga_text_mode_controller_0|game_board|board_data[19][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1310 , u0|vga_text_mode_controller_0|game_board|board_data~1310, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1311 , u0|vga_text_mode_controller_0|game_board|board_data~1311, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1313 , u0|vga_text_mode_controller_0|game_board|board_data~1313, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[20][10] , u0|vga_text_mode_controller_0|game_board|board_data[20][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1193 , u0|vga_text_mode_controller_0|game_board|board_data~1193, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1191 , u0|vga_text_mode_controller_0|game_board|board_data~1191, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1192 , u0|vga_text_mode_controller_0|game_board|board_data~1192, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1194 , u0|vga_text_mode_controller_0|game_board|board_data~1194, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[20][14] , u0|vga_text_mode_controller_0|game_board|board_data[20][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1580 , u0|vga_text_mode_controller_0|game_board|board_data~1580, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1581 , u0|vga_text_mode_controller_0|game_board|board_data~1581, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1582 , u0|vga_text_mode_controller_0|game_board|board_data~1582, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1583 , u0|vga_text_mode_controller_0|game_board|board_data~1583, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[19][12] , u0|vga_text_mode_controller_0|game_board|board_data[19][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1566 , u0|vga_text_mode_controller_0|game_board|board_data~1566, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1564 , u0|vga_text_mode_controller_0|game_board|board_data~1564, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1565 , u0|vga_text_mode_controller_0|game_board|board_data~1565, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1567 , u0|vga_text_mode_controller_0|game_board|board_data~1567, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[20][12] , u0|vga_text_mode_controller_0|game_board|board_data[20][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1466 , u0|vga_text_mode_controller_0|game_board|board_data~1466, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1465 , u0|vga_text_mode_controller_0|game_board|board_data~1465, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1467 , u0|vga_text_mode_controller_0|game_board|board_data~1467, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1468 , u0|vga_text_mode_controller_0|game_board|board_data~1468, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[19][8] , u0|vga_text_mode_controller_0|game_board|board_data[19][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1445 , u0|vga_text_mode_controller_0|game_board|board_data~1445, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1446 , u0|vga_text_mode_controller_0|game_board|board_data~1446, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1447 , u0|vga_text_mode_controller_0|game_board|board_data~1447, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1448 , u0|vga_text_mode_controller_0|game_board|board_data~1448, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[20][8] , u0|vga_text_mode_controller_0|game_board|board_data[20][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~100 , u0|vga_text_mode_controller_0|game_board|clearlineflags~100, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1108 , u0|vga_text_mode_controller_0|game_board|board_data~1108, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1109 , u0|vga_text_mode_controller_0|game_board|board_data~1109, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1110 , u0|vga_text_mode_controller_0|game_board|board_data~1110, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1111 , u0|vga_text_mode_controller_0|game_board|board_data~1111, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[19][4] , u0|vga_text_mode_controller_0|game_board|board_data[19][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1088 , u0|vga_text_mode_controller_0|game_board|board_data~1088, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1089 , u0|vga_text_mode_controller_0|game_board|board_data~1089, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1090 , u0|vga_text_mode_controller_0|game_board|board_data~1090, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1091 , u0|vga_text_mode_controller_0|game_board|board_data~1091, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[20][4] , u0|vga_text_mode_controller_0|game_board|board_data[20][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~872 , u0|vga_text_mode_controller_0|game_board|board_data~872, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~870 , u0|vga_text_mode_controller_0|game_board|board_data~870, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~871 , u0|vga_text_mode_controller_0|game_board|board_data~871, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~873 , u0|vga_text_mode_controller_0|game_board|board_data~873, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[19][0] , u0|vga_text_mode_controller_0|game_board|board_data[19][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~850 , u0|vga_text_mode_controller_0|game_board|board_data~850, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~851 , u0|vga_text_mode_controller_0|game_board|board_data~851, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~852 , u0|vga_text_mode_controller_0|game_board|board_data~852, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~853 , u0|vga_text_mode_controller_0|game_board|board_data~853, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[20][0] , u0|vga_text_mode_controller_0|game_board|board_data[20][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1034 , u0|vga_text_mode_controller_0|game_board|board_data~1034, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1032 , u0|vga_text_mode_controller_0|game_board|board_data~1032, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1033 , u0|vga_text_mode_controller_0|game_board|board_data~1033, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1052 , u0|vga_text_mode_controller_0|game_board|board_data~1052, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1053 , u0|vga_text_mode_controller_0|game_board|board_data~1053, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1054 , u0|vga_text_mode_controller_0|game_board|board_data~1054, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1055 , u0|vga_text_mode_controller_0|game_board|board_data~1055, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[19][2] , u0|vga_text_mode_controller_0|game_board|board_data[19][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1035 , u0|vga_text_mode_controller_0|game_board|board_data~1035, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[20][2] , u0|vga_text_mode_controller_0|game_board|board_data[20][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~731 , u0|vga_text_mode_controller_0|game_board|board_data~731, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~732 , u0|vga_text_mode_controller_0|game_board|board_data~732, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~733 , u0|vga_text_mode_controller_0|game_board|board_data~733, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~753 , u0|vga_text_mode_controller_0|game_board|board_data~753, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~751 , u0|vga_text_mode_controller_0|game_board|board_data~751, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~752 , u0|vga_text_mode_controller_0|game_board|board_data~752, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~754 , u0|vga_text_mode_controller_0|game_board|board_data~754, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[19][6] , u0|vga_text_mode_controller_0|game_board|board_data[19][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~734 , u0|vga_text_mode_controller_0|game_board|board_data~734, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[20][6] , u0|vga_text_mode_controller_0|game_board|board_data[20][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~101 , u0|vga_text_mode_controller_0|game_board|clearlineflags~101, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~102 , u0|vga_text_mode_controller_0|game_board|clearlineflags~102, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~103 , u0|vga_text_mode_controller_0|game_board|clearlineflags~103, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[20] , u0|vga_text_mode_controller_0|game_board|clearlineflags[20], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~7 , u0|vga_text_mode_controller_0|game_states|Equal9~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~283 , u0|vga_text_mode_controller_0|game_board|board_data~283, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[19][14] , u0|vga_text_mode_controller_0|game_board|board_data[19][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~87 , u0|vga_text_mode_controller_0|game_board|clearlineflags~87, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~88 , u0|vga_text_mode_controller_0|game_board|clearlineflags~88, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~86 , u0|vga_text_mode_controller_0|game_board|clearlineflags~86, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~89 , u0|vga_text_mode_controller_0|game_board|clearlineflags~89, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~90 , u0|vga_text_mode_controller_0|game_board|clearlineflags~90, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[19] , u0|vga_text_mode_controller_0|game_board|clearlineflags[19], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~6 , u0|vga_text_mode_controller_0|game_board|clearlineflags~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1557 , u0|vga_text_mode_controller_0|game_board|board_data~1557, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1556 , u0|vga_text_mode_controller_0|game_board|board_data~1556, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1558 , u0|vga_text_mode_controller_0|game_board|board_data~1558, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1559 , u0|vga_text_mode_controller_0|game_board|board_data~1559, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~97 , u0|vga_text_mode_controller_0|game_board|board_data~97, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[21][12] , u0|vga_text_mode_controller_0|game_board|board_data[21][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1306 , u0|vga_text_mode_controller_0|game_board|board_data~1306, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1307 , u0|vga_text_mode_controller_0|game_board|board_data~1307, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1308 , u0|vga_text_mode_controller_0|game_board|board_data~1308, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1309 , u0|vga_text_mode_controller_0|game_board|board_data~1309, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[21][10] , u0|vga_text_mode_controller_0|game_board|board_data[21][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1437 , u0|vga_text_mode_controller_0|game_board|board_data~1437, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1438 , u0|vga_text_mode_controller_0|game_board|board_data~1438, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1439 , u0|vga_text_mode_controller_0|game_board|board_data~1439, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1440 , u0|vga_text_mode_controller_0|game_board|board_data~1440, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[21][8] , u0|vga_text_mode_controller_0|game_board|board_data[21][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1188 , u0|vga_text_mode_controller_0|game_board|board_data~1188, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1187 , u0|vga_text_mode_controller_0|game_board|board_data~1187, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1189 , u0|vga_text_mode_controller_0|game_board|board_data~1189, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1190 , u0|vga_text_mode_controller_0|game_board|board_data~1190, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[21][14] , u0|vga_text_mode_controller_0|game_board|board_data[21][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~105 , u0|vga_text_mode_controller_0|game_board|clearlineflags~105, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~74 , u0|vga_text_mode_controller_0|game_board|board_data~74, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~88 , u0|vga_text_mode_controller_0|game_board|board_data~88, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~95 , u0|vga_text_mode_controller_0|game_board|board_data~95, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~96 , u0|vga_text_mode_controller_0|game_board|board_data~96, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[21][18] , u0|vga_text_mode_controller_0|game_board|board_data[21][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~106 , u0|vga_text_mode_controller_0|game_board|clearlineflags~106, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~728 , u0|vga_text_mode_controller_0|game_board|board_data~728, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~727 , u0|vga_text_mode_controller_0|game_board|board_data~727, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~729 , u0|vga_text_mode_controller_0|game_board|board_data~729, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~730 , u0|vga_text_mode_controller_0|game_board|board_data~730, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[21][6] , u0|vga_text_mode_controller_0|game_board|board_data[21][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~842 , u0|vga_text_mode_controller_0|game_board|board_data~842, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~843 , u0|vga_text_mode_controller_0|game_board|board_data~843, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~844 , u0|vga_text_mode_controller_0|game_board|board_data~844, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~845 , u0|vga_text_mode_controller_0|game_board|board_data~845, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[21][0] , u0|vga_text_mode_controller_0|game_board|board_data[21][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1080 , u0|vga_text_mode_controller_0|game_board|board_data~1080, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1081 , u0|vga_text_mode_controller_0|game_board|board_data~1081, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1082 , u0|vga_text_mode_controller_0|game_board|board_data~1082, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1083 , u0|vga_text_mode_controller_0|game_board|board_data~1083, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[21][4] , u0|vga_text_mode_controller_0|game_board|board_data[21][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1024 , u0|vga_text_mode_controller_0|game_board|board_data~1024, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1025 , u0|vga_text_mode_controller_0|game_board|board_data~1025, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1026 , u0|vga_text_mode_controller_0|game_board|board_data~1026, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1027 , u0|vga_text_mode_controller_0|game_board|board_data~1027, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[21][2] , u0|vga_text_mode_controller_0|game_board|board_data[21][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~104 , u0|vga_text_mode_controller_0|game_board|clearlineflags~104, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~107 , u0|vga_text_mode_controller_0|game_board|clearlineflags~107, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~108 , u0|vga_text_mode_controller_0|game_board|clearlineflags~108, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[21] , u0|vga_text_mode_controller_0|game_board|clearlineflags[21], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~0 , u0|vga_text_mode_controller_0|game_board|Decoder7~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1660 , u0|vga_text_mode_controller_0|game_board|board_data~1660, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~0 , u0|vga_text_mode_controller_0|game_board|Decoder6~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~0 , u0|vga_text_mode_controller_0|game_board|Decoder5~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~0 , u0|vga_text_mode_controller_0|game_board|Decoder0~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~62 , u0|vga_text_mode_controller_0|game_board|board_data~62, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~64 , u0|vga_text_mode_controller_0|game_board|board_data~64, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~37 , u0|vga_text_mode_controller_0|game_board|board_data~37, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~24 , u0|vga_text_mode_controller_0|game_board|board_data~24, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~56 , u0|vga_text_mode_controller_0|game_board|board_data~56, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~53 , u0|vga_text_mode_controller_0|game_board|board_data~53, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~58 , u0|vga_text_mode_controller_0|game_board|board_data~58, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1030 , u0|vga_text_mode_controller_0|game_board|board_data~1030, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~36 , u0|vga_text_mode_controller_0|game_board|board_data~36, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~30 , u0|vga_text_mode_controller_0|game_board|board_data~30, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~39 , u0|vga_text_mode_controller_0|game_board|board_data~39, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1028 , u0|vga_text_mode_controller_0|game_board|board_data~1028, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~43 , u0|vga_text_mode_controller_0|game_board|board_data~43, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~47 , u0|vga_text_mode_controller_0|game_board|board_data~47, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~49 , u0|vga_text_mode_controller_0|game_board|board_data~49, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1029 , u0|vga_text_mode_controller_0|game_board|board_data~1029, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1031 , u0|vga_text_mode_controller_0|game_board|board_data~1031, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~131 , u0|vga_text_mode_controller_0|game_board|board_data~131, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~132 , u0|vga_text_mode_controller_0|game_board|board_data~132, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~133 , u0|vga_text_mode_controller_0|game_board|board_data~133, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~121 , u0|vga_text_mode_controller_0|game_board|board_data~121, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~122 , u0|vga_text_mode_controller_0|game_board|board_data~122, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1195 , u0|vga_text_mode_controller_0|game_board|board_data~1195, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~124 , u0|vga_text_mode_controller_0|game_board|board_data~124, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~125 , u0|vga_text_mode_controller_0|game_board|board_data~125, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~126 , u0|vga_text_mode_controller_0|game_board|board_data~126, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~127 , u0|vga_text_mode_controller_0|game_board|board_data~127, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~128 , u0|vga_text_mode_controller_0|game_board|board_data~128, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~129 , u0|vga_text_mode_controller_0|game_board|board_data~129, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1196 , u0|vga_text_mode_controller_0|game_board|board_data~1196, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1197 , u0|vga_text_mode_controller_0|game_board|board_data~1197, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1185 , u0|vga_text_mode_controller_0|game_board|board_data~1185, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1183 , u0|vga_text_mode_controller_0|game_board|board_data~1183, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1184 , u0|vga_text_mode_controller_0|game_board|board_data~1184, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1186 , u0|vga_text_mode_controller_0|game_board|board_data~1186, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[22][14] , u0|vga_text_mode_controller_0|game_board|board_data[22][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1198 , u0|vga_text_mode_controller_0|game_board|board_data~1198, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~8 , u0|vga_text_mode_controller_0|game_board|clearlineflags~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~136 , u0|vga_text_mode_controller_0|game_board|board_data~136, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[23][14] , u0|vga_text_mode_controller_0|game_board|board_data[23][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1560 , u0|vga_text_mode_controller_0|game_board|board_data~1560, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1561 , u0|vga_text_mode_controller_0|game_board|board_data~1561, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1562 , u0|vga_text_mode_controller_0|game_board|board_data~1562, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1563 , u0|vga_text_mode_controller_0|game_board|board_data~1563, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[22][12] , u0|vga_text_mode_controller_0|game_board|board_data[22][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1568 , u0|vga_text_mode_controller_0|game_board|board_data~1568, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1569 , u0|vga_text_mode_controller_0|game_board|board_data~1569, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1570 , u0|vga_text_mode_controller_0|game_board|board_data~1570, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1571 , u0|vga_text_mode_controller_0|game_board|board_data~1571, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[23][12] , u0|vga_text_mode_controller_0|game_board|board_data[23][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1449 , u0|vga_text_mode_controller_0|game_board|board_data~1449, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1450 , u0|vga_text_mode_controller_0|game_board|board_data~1450, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1451 , u0|vga_text_mode_controller_0|game_board|board_data~1451, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1441 , u0|vga_text_mode_controller_0|game_board|board_data~1441, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1442 , u0|vga_text_mode_controller_0|game_board|board_data~1442, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1443 , u0|vga_text_mode_controller_0|game_board|board_data~1443, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1444 , u0|vga_text_mode_controller_0|game_board|board_data~1444, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[22][8] , u0|vga_text_mode_controller_0|game_board|board_data[22][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1452 , u0|vga_text_mode_controller_0|game_board|board_data~1452, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[23][8] , u0|vga_text_mode_controller_0|game_board|board_data[23][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1303 , u0|vga_text_mode_controller_0|game_board|board_data~1303, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1302 , u0|vga_text_mode_controller_0|game_board|board_data~1302, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1304 , u0|vga_text_mode_controller_0|game_board|board_data~1304, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1305 , u0|vga_text_mode_controller_0|game_board|board_data~1305, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[22][10] , u0|vga_text_mode_controller_0|game_board|board_data[22][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1315 , u0|vga_text_mode_controller_0|game_board|board_data~1315, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1314 , u0|vga_text_mode_controller_0|game_board|board_data~1314, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1316 , u0|vga_text_mode_controller_0|game_board|board_data~1316, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1317 , u0|vga_text_mode_controller_0|game_board|board_data~1317, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[23][10] , u0|vga_text_mode_controller_0|game_board|board_data[23][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~137 , u0|vga_text_mode_controller_0|game_board|clearlineflags~137, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~65 , u0|vga_text_mode_controller_0|game_board|board_data~65, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~40 , u0|vga_text_mode_controller_0|game_board|board_data~40, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~50 , u0|vga_text_mode_controller_0|game_board|board_data~50, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~66 , u0|vga_text_mode_controller_0|game_board|board_data~66, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[22][18] , u0|vga_text_mode_controller_0|game_board|board_data[22][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~123 , u0|vga_text_mode_controller_0|game_board|board_data~123, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~130 , u0|vga_text_mode_controller_0|game_board|board_data~130, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~134 , u0|vga_text_mode_controller_0|game_board|board_data~134, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~135 , u0|vga_text_mode_controller_0|game_board|board_data~135, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[23][18] , u0|vga_text_mode_controller_0|game_board|board_data[23][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1084 , u0|vga_text_mode_controller_0|game_board|board_data~1084, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1085 , u0|vga_text_mode_controller_0|game_board|board_data~1085, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1086 , u0|vga_text_mode_controller_0|game_board|board_data~1086, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1087 , u0|vga_text_mode_controller_0|game_board|board_data~1087, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[22][4] , u0|vga_text_mode_controller_0|game_board|board_data[22][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1093 , u0|vga_text_mode_controller_0|game_board|board_data~1093, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1092 , u0|vga_text_mode_controller_0|game_board|board_data~1092, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1094 , u0|vga_text_mode_controller_0|game_board|board_data~1094, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1095 , u0|vga_text_mode_controller_0|game_board|board_data~1095, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[23][4] , u0|vga_text_mode_controller_0|game_board|board_data[23][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1036 , u0|vga_text_mode_controller_0|game_board|board_data~1036, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1037 , u0|vga_text_mode_controller_0|game_board|board_data~1037, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1038 , u0|vga_text_mode_controller_0|game_board|board_data~1038, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1039 , u0|vga_text_mode_controller_0|game_board|board_data~1039, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[23][2] , u0|vga_text_mode_controller_0|game_board|board_data[23][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~847 , u0|vga_text_mode_controller_0|game_board|board_data~847, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~846 , u0|vga_text_mode_controller_0|game_board|board_data~846, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~848 , u0|vga_text_mode_controller_0|game_board|board_data~848, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~849 , u0|vga_text_mode_controller_0|game_board|board_data~849, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[22][0] , u0|vga_text_mode_controller_0|game_board|board_data[22][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~855 , u0|vga_text_mode_controller_0|game_board|board_data~855, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~854 , u0|vga_text_mode_controller_0|game_board|board_data~854, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~856 , u0|vga_text_mode_controller_0|game_board|board_data~856, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~857 , u0|vga_text_mode_controller_0|game_board|board_data~857, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[23][0] , u0|vga_text_mode_controller_0|game_board|board_data[23][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~723 , u0|vga_text_mode_controller_0|game_board|board_data~723, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~724 , u0|vga_text_mode_controller_0|game_board|board_data~724, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~725 , u0|vga_text_mode_controller_0|game_board|board_data~725, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~726 , u0|vga_text_mode_controller_0|game_board|board_data~726, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[22][6] , u0|vga_text_mode_controller_0|game_board|board_data[22][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~735 , u0|vga_text_mode_controller_0|game_board|board_data~735, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~736 , u0|vga_text_mode_controller_0|game_board|board_data~736, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~737 , u0|vga_text_mode_controller_0|game_board|board_data~737, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~738 , u0|vga_text_mode_controller_0|game_board|board_data~738, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[23][6] , u0|vga_text_mode_controller_0|game_board|board_data[23][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~138 , u0|vga_text_mode_controller_0|game_board|clearlineflags~138, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~139 , u0|vga_text_mode_controller_0|game_board|clearlineflags~139, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~140 , u0|vga_text_mode_controller_0|game_board|clearlineflags~140, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[23] , u0|vga_text_mode_controller_0|game_board|clearlineflags[23], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~2 , u0|vga_text_mode_controller_0|game_board|Decoder0~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~2 , u0|vga_text_mode_controller_0|game_board|Decoder5~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~180 , u0|vga_text_mode_controller_0|game_board|board_data~180, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~2 , u0|vga_text_mode_controller_0|game_board|Decoder7~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~2 , u0|vga_text_mode_controller_0|game_board|Decoder6~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~181 , u0|vga_text_mode_controller_0|game_board|board_data~181, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~182 , u0|vga_text_mode_controller_0|game_board|board_data~182, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~183 , u0|vga_text_mode_controller_0|game_board|board_data~183, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~162 , u0|vga_text_mode_controller_0|game_board|board_data~162, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~163 , u0|vga_text_mode_controller_0|game_board|board_data~163, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~184 , u0|vga_text_mode_controller_0|game_board|board_data~184, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|LessThan38~0 , u0|vga_text_mode_controller_0|game_board|LessThan38~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~141 , u0|vga_text_mode_controller_0|game_board|board_data~141, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~165 , u0|vga_text_mode_controller_0|game_board|board_data~165, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~185 , u0|vga_text_mode_controller_0|game_board|board_data~185, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~167 , u0|vga_text_mode_controller_0|game_board|board_data~167, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~186 , u0|vga_text_mode_controller_0|game_board|board_data~186, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~187 , u0|vga_text_mode_controller_0|game_board|board_data~187, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~189 , u0|vga_text_mode_controller_0|game_board|board_data~189, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~188 , u0|vga_text_mode_controller_0|game_board|board_data~188, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~190 , u0|vga_text_mode_controller_0|game_board|board_data~190, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~192 , u0|vga_text_mode_controller_0|game_board|board_data~192, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~191 , u0|vga_text_mode_controller_0|game_board|board_data~191, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~193 , u0|vga_text_mode_controller_0|game_board|board_data~193, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~194 , u0|vga_text_mode_controller_0|game_board|board_data~194, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~195 , u0|vga_text_mode_controller_0|game_board|board_data~195, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~196 , u0|vga_text_mode_controller_0|game_board|board_data~196, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[24][18] , u0|vga_text_mode_controller_0|game_board|board_data[24][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1429 , u0|vga_text_mode_controller_0|game_board|board_data~1429, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1430 , u0|vga_text_mode_controller_0|game_board|board_data~1430, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1431 , u0|vga_text_mode_controller_0|game_board|board_data~1431, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1432 , u0|vga_text_mode_controller_0|game_board|board_data~1432, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[24][8] , u0|vga_text_mode_controller_0|game_board|board_data[24][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1328 , u0|vga_text_mode_controller_0|game_board|board_data~1328, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1326 , u0|vga_text_mode_controller_0|game_board|board_data~1326, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1327 , u0|vga_text_mode_controller_0|game_board|board_data~1327, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1329 , u0|vga_text_mode_controller_0|game_board|board_data~1329, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[24][10] , u0|vga_text_mode_controller_0|game_board|board_data[24][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1209 , u0|vga_text_mode_controller_0|game_board|board_data~1209, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1207 , u0|vga_text_mode_controller_0|game_board|board_data~1207, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1208 , u0|vga_text_mode_controller_0|game_board|board_data~1208, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1210 , u0|vga_text_mode_controller_0|game_board|board_data~1210, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[24][14] , u0|vga_text_mode_controller_0|game_board|board_data[24][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1548 , u0|vga_text_mode_controller_0|game_board|board_data~1548, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1549 , u0|vga_text_mode_controller_0|game_board|board_data~1549, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1550 , u0|vga_text_mode_controller_0|game_board|board_data~1550, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1551 , u0|vga_text_mode_controller_0|game_board|board_data~1551, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[24][12] , u0|vga_text_mode_controller_0|game_board|board_data[24][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~124 , u0|vga_text_mode_controller_0|game_board|clearlineflags~124, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~125 , u0|vga_text_mode_controller_0|game_board|clearlineflags~125, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~836 , u0|vga_text_mode_controller_0|game_board|board_data~836, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~834 , u0|vga_text_mode_controller_0|game_board|board_data~834, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~835 , u0|vga_text_mode_controller_0|game_board|board_data~835, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~837 , u0|vga_text_mode_controller_0|game_board|board_data~837, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[24][0] , u0|vga_text_mode_controller_0|game_board|board_data[24][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1072 , u0|vga_text_mode_controller_0|game_board|board_data~1072, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1073 , u0|vga_text_mode_controller_0|game_board|board_data~1073, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1074 , u0|vga_text_mode_controller_0|game_board|board_data~1074, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1075 , u0|vga_text_mode_controller_0|game_board|board_data~1075, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[24][4] , u0|vga_text_mode_controller_0|game_board|board_data[24][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~715 , u0|vga_text_mode_controller_0|game_board|board_data~715, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~716 , u0|vga_text_mode_controller_0|game_board|board_data~716, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~717 , u0|vga_text_mode_controller_0|game_board|board_data~717, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~718 , u0|vga_text_mode_controller_0|game_board|board_data~718, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[24][6] , u0|vga_text_mode_controller_0|game_board|board_data[24][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1018 , u0|vga_text_mode_controller_0|game_board|board_data~1018, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1016 , u0|vga_text_mode_controller_0|game_board|board_data~1016, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1017 , u0|vga_text_mode_controller_0|game_board|board_data~1017, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1019 , u0|vga_text_mode_controller_0|game_board|board_data~1019, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[24][2] , u0|vga_text_mode_controller_0|game_board|board_data[24][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~123 , u0|vga_text_mode_controller_0|game_board|clearlineflags~123, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~126 , u0|vga_text_mode_controller_0|game_board|clearlineflags~126, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~127 , u0|vga_text_mode_controller_0|game_board|clearlineflags~127, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[24] , u0|vga_text_mode_controller_0|game_board|clearlineflags[24], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~156 , u0|vga_text_mode_controller_0|game_board|board_data~156, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~149 , u0|vga_text_mode_controller_0|game_board|board_data~149, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~148 , u0|vga_text_mode_controller_0|game_board|board_data~148, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~150 , u0|vga_text_mode_controller_0|game_board|board_data~150, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~152 , u0|vga_text_mode_controller_0|game_board|board_data~152, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~151 , u0|vga_text_mode_controller_0|game_board|board_data~151, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~153 , u0|vga_text_mode_controller_0|game_board|board_data~153, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1070 , u0|vga_text_mode_controller_0|game_board|board_data~1070, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Equal30~2 , u0|vga_text_mode_controller_0|game_board|Equal30~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~144 , u0|vga_text_mode_controller_0|game_board|board_data~144, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~145 , u0|vga_text_mode_controller_0|game_board|board_data~145, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~142 , u0|vga_text_mode_controller_0|game_board|board_data~142, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~143 , u0|vga_text_mode_controller_0|game_board|board_data~143, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~146 , u0|vga_text_mode_controller_0|game_board|board_data~146, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~137 , u0|vga_text_mode_controller_0|game_board|board_data~137, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~138 , u0|vga_text_mode_controller_0|game_board|board_data~138, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~139 , u0|vga_text_mode_controller_0|game_board|board_data~139, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1068 , u0|vga_text_mode_controller_0|game_board|board_data~1068, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1069 , u0|vga_text_mode_controller_0|game_board|board_data~1069, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1071 , u0|vga_text_mode_controller_0|game_board|board_data~1071, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1542 , u0|vga_text_mode_controller_0|game_board|board_data~1542, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~166 , u0|vga_text_mode_controller_0|game_board|board_data~166, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~164 , u0|vga_text_mode_controller_0|game_board|board_data~164, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~168 , u0|vga_text_mode_controller_0|game_board|board_data~168, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~159 , u0|vga_text_mode_controller_0|game_board|board_data~159, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~158 , u0|vga_text_mode_controller_0|game_board|board_data~158, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~160 , u0|vga_text_mode_controller_0|game_board|board_data~160, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1540 , u0|vga_text_mode_controller_0|game_board|board_data~1540, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1541 , u0|vga_text_mode_controller_0|game_board|board_data~1541, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1546 , u0|vga_text_mode_controller_0|game_board|board_data~1546, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1544 , u0|vga_text_mode_controller_0|game_board|board_data~1544, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1545 , u0|vga_text_mode_controller_0|game_board|board_data~1545, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1547 , u0|vga_text_mode_controller_0|game_board|board_data~1547, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[25][12] , u0|vga_text_mode_controller_0|game_board|board_data[25][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1543 , u0|vga_text_mode_controller_0|game_board|board_data~1543, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~178 , u0|vga_text_mode_controller_0|game_board|board_data~178, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~201 , u0|vga_text_mode_controller_0|game_board|board_data~201, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~202 , u0|vga_text_mode_controller_0|game_board|board_data~202, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~203 , u0|vga_text_mode_controller_0|game_board|board_data~203, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~197 , u0|vga_text_mode_controller_0|game_board|board_data~197, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~198 , u0|vga_text_mode_controller_0|game_board|board_data~198, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~199 , u0|vga_text_mode_controller_0|game_board|board_data~199, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1076 , u0|vga_text_mode_controller_0|game_board|board_data~1076, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1077 , u0|vga_text_mode_controller_0|game_board|board_data~1077, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1064 , u0|vga_text_mode_controller_0|game_board|board_data~1064, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1065 , u0|vga_text_mode_controller_0|game_board|board_data~1065, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1066 , u0|vga_text_mode_controller_0|game_board|board_data~1066, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1067 , u0|vga_text_mode_controller_0|game_board|board_data~1067, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[26][4] , u0|vga_text_mode_controller_0|game_board|board_data[26][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~205 , u0|vga_text_mode_controller_0|game_board|board_data~205, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~207 , u0|vga_text_mode_controller_0|game_board|board_data~207, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~208 , u0|vga_text_mode_controller_0|game_board|board_data~208, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~210 , u0|vga_text_mode_controller_0|game_board|board_data~210, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~209 , u0|vga_text_mode_controller_0|game_board|board_data~209, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~211 , u0|vga_text_mode_controller_0|game_board|board_data~211, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1078 , u0|vga_text_mode_controller_0|game_board|board_data~1078, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1079 , u0|vga_text_mode_controller_0|game_board|board_data~1079, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~214 , u0|vga_text_mode_controller_0|game_board|board_data~214, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[27][4] , u0|vga_text_mode_controller_0|game_board|board_data[27][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1022 , u0|vga_text_mode_controller_0|game_board|board_data~1022, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1008 , u0|vga_text_mode_controller_0|game_board|board_data~1008, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1009 , u0|vga_text_mode_controller_0|game_board|board_data~1009, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1010 , u0|vga_text_mode_controller_0|game_board|board_data~1010, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1011 , u0|vga_text_mode_controller_0|game_board|board_data~1011, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[25][2] , u0|vga_text_mode_controller_0|game_board|board_data[25][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1014 , u0|vga_text_mode_controller_0|game_board|board_data~1014, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1012 , u0|vga_text_mode_controller_0|game_board|board_data~1012, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1013 , u0|vga_text_mode_controller_0|game_board|board_data~1013, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1015 , u0|vga_text_mode_controller_0|game_board|board_data~1015, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[26][2] , u0|vga_text_mode_controller_0|game_board|board_data[26][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1020 , u0|vga_text_mode_controller_0|game_board|board_data~1020, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1021 , u0|vga_text_mode_controller_0|game_board|board_data~1021, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1023 , u0|vga_text_mode_controller_0|game_board|board_data~1023, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[27][2] , u0|vga_text_mode_controller_0|game_board|board_data[27][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~838 , u0|vga_text_mode_controller_0|game_board|board_data~838, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~839 , u0|vga_text_mode_controller_0|game_board|board_data~839, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~840 , u0|vga_text_mode_controller_0|game_board|board_data~840, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~828 , u0|vga_text_mode_controller_0|game_board|board_data~828, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~832 , u0|vga_text_mode_controller_0|game_board|board_data~832, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~830 , u0|vga_text_mode_controller_0|game_board|board_data~830, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~831 , u0|vga_text_mode_controller_0|game_board|board_data~831, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~833 , u0|vga_text_mode_controller_0|game_board|board_data~833, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[25][0] , u0|vga_text_mode_controller_0|game_board|board_data[25][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~826 , u0|vga_text_mode_controller_0|game_board|board_data~826, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~827 , u0|vga_text_mode_controller_0|game_board|board_data~827, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~829 , u0|vga_text_mode_controller_0|game_board|board_data~829, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[26][0] , u0|vga_text_mode_controller_0|game_board|board_data[26][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~841 , u0|vga_text_mode_controller_0|game_board|board_data~841, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[27][0] , u0|vga_text_mode_controller_0|game_board|board_data[27][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~707 , u0|vga_text_mode_controller_0|game_board|board_data~707, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~708 , u0|vga_text_mode_controller_0|game_board|board_data~708, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~709 , u0|vga_text_mode_controller_0|game_board|board_data~709, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~710 , u0|vga_text_mode_controller_0|game_board|board_data~710, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[25][6] , u0|vga_text_mode_controller_0|game_board|board_data[25][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~711 , u0|vga_text_mode_controller_0|game_board|board_data~711, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~712 , u0|vga_text_mode_controller_0|game_board|board_data~712, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~713 , u0|vga_text_mode_controller_0|game_board|board_data~713, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~714 , u0|vga_text_mode_controller_0|game_board|board_data~714, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[26][6] , u0|vga_text_mode_controller_0|game_board|board_data[26][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~721 , u0|vga_text_mode_controller_0|game_board|board_data~721, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~719 , u0|vga_text_mode_controller_0|game_board|board_data~719, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~720 , u0|vga_text_mode_controller_0|game_board|board_data~720, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~722 , u0|vga_text_mode_controller_0|game_board|board_data~722, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[27][6] , u0|vga_text_mode_controller_0|game_board|board_data[27][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~109 , u0|vga_text_mode_controller_0|game_board|clearlineflags~109, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~665 , u0|vga_text_mode_controller_0|game_board|board_data~665, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~663 , u0|vga_text_mode_controller_0|game_board|board_data~663, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~664 , u0|vga_text_mode_controller_0|game_board|board_data~664, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~666 , u0|vga_text_mode_controller_0|game_board|board_data~666, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[27][16] , u0|vga_text_mode_controller_0|game_board|board_data[27][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1324 , u0|vga_text_mode_controller_0|game_board|board_data~1324, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1320 , u0|vga_text_mode_controller_0|game_board|board_data~1320, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1318 , u0|vga_text_mode_controller_0|game_board|board_data~1318, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1319 , u0|vga_text_mode_controller_0|game_board|board_data~1319, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1321 , u0|vga_text_mode_controller_0|game_board|board_data~1321, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[25][10] , u0|vga_text_mode_controller_0|game_board|board_data[25][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1322 , u0|vga_text_mode_controller_0|game_board|board_data~1322, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1323 , u0|vga_text_mode_controller_0|game_board|board_data~1323, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1325 , u0|vga_text_mode_controller_0|game_board|board_data~1325, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[26][10] , u0|vga_text_mode_controller_0|game_board|board_data[26][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1330 , u0|vga_text_mode_controller_0|game_board|board_data~1330, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1331 , u0|vga_text_mode_controller_0|game_board|board_data~1331, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1332 , u0|vga_text_mode_controller_0|game_board|board_data~1332, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1333 , u0|vga_text_mode_controller_0|game_board|board_data~1333, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[27][10] , u0|vga_text_mode_controller_0|game_board|board_data[27][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1211 , u0|vga_text_mode_controller_0|game_board|board_data~1211, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1212 , u0|vga_text_mode_controller_0|game_board|board_data~1212, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1213 , u0|vga_text_mode_controller_0|game_board|board_data~1213, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1201 , u0|vga_text_mode_controller_0|game_board|board_data~1201, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1199 , u0|vga_text_mode_controller_0|game_board|board_data~1199, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1200 , u0|vga_text_mode_controller_0|game_board|board_data~1200, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1202 , u0|vga_text_mode_controller_0|game_board|board_data~1202, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[25][14] , u0|vga_text_mode_controller_0|game_board|board_data[25][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1205 , u0|vga_text_mode_controller_0|game_board|board_data~1205, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1203 , u0|vga_text_mode_controller_0|game_board|board_data~1203, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1204 , u0|vga_text_mode_controller_0|game_board|board_data~1204, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1206 , u0|vga_text_mode_controller_0|game_board|board_data~1206, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[26][14] , u0|vga_text_mode_controller_0|game_board|board_data[26][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1214 , u0|vga_text_mode_controller_0|game_board|board_data~1214, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[27][14] , u0|vga_text_mode_controller_0|game_board|board_data[27][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1435 , u0|vga_text_mode_controller_0|game_board|board_data~1435, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1433 , u0|vga_text_mode_controller_0|game_board|board_data~1433, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1434 , u0|vga_text_mode_controller_0|game_board|board_data~1434, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1423 , u0|vga_text_mode_controller_0|game_board|board_data~1423, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1427 , u0|vga_text_mode_controller_0|game_board|board_data~1427, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1425 , u0|vga_text_mode_controller_0|game_board|board_data~1425, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1426 , u0|vga_text_mode_controller_0|game_board|board_data~1426, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1428 , u0|vga_text_mode_controller_0|game_board|board_data~1428, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[25][8] , u0|vga_text_mode_controller_0|game_board|board_data[25][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1421 , u0|vga_text_mode_controller_0|game_board|board_data~1421, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1422 , u0|vga_text_mode_controller_0|game_board|board_data~1422, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1424 , u0|vga_text_mode_controller_0|game_board|board_data~1424, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[26][8] , u0|vga_text_mode_controller_0|game_board|board_data[26][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1436 , u0|vga_text_mode_controller_0|game_board|board_data~1436, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[27][8] , u0|vga_text_mode_controller_0|game_board|board_data[27][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1552 , u0|vga_text_mode_controller_0|game_board|board_data~1552, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1553 , u0|vga_text_mode_controller_0|game_board|board_data~1553, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1554 , u0|vga_text_mode_controller_0|game_board|board_data~1554, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1555 , u0|vga_text_mode_controller_0|game_board|board_data~1555, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[27][12] , u0|vga_text_mode_controller_0|game_board|board_data[27][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~110 , u0|vga_text_mode_controller_0|game_board|clearlineflags~110, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~212 , u0|vga_text_mode_controller_0|game_board|board_data~212, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~200 , u0|vga_text_mode_controller_0|game_board|board_data~200, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~204 , u0|vga_text_mode_controller_0|game_board|board_data~204, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~161 , u0|vga_text_mode_controller_0|game_board|board_data~161, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~169 , u0|vga_text_mode_controller_0|game_board|board_data~169, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~176 , u0|vga_text_mode_controller_0|game_board|board_data~176, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~140 , u0|vga_text_mode_controller_0|game_board|board_data~140, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~147 , u0|vga_text_mode_controller_0|game_board|board_data~147, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~154 , u0|vga_text_mode_controller_0|game_board|board_data~154, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~155 , u0|vga_text_mode_controller_0|game_board|board_data~155, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[25][18] , u0|vga_text_mode_controller_0|game_board|board_data[25][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~177 , u0|vga_text_mode_controller_0|game_board|board_data~177, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[26][18] , u0|vga_text_mode_controller_0|game_board|board_data[26][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~213 , u0|vga_text_mode_controller_0|game_board|board_data~213, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[27][18] , u0|vga_text_mode_controller_0|game_board|board_data[27][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~111 , u0|vga_text_mode_controller_0|game_board|clearlineflags~111, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~112 , u0|vga_text_mode_controller_0|game_board|clearlineflags~112, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~113 , u0|vga_text_mode_controller_0|game_board|clearlineflags~113, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[27] , u0|vga_text_mode_controller_0|game_board|clearlineflags[27], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~300 , u0|vga_text_mode_controller_0|game_board|board_data~300, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder5~6 , u0|vga_text_mode_controller_0|game_board|Decoder5~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder0~6 , u0|vga_text_mode_controller_0|game_board|Decoder0~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~314 , u0|vga_text_mode_controller_0|game_board|board_data~314, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder7~6 , u0|vga_text_mode_controller_0|game_board|Decoder7~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~313 , u0|vga_text_mode_controller_0|game_board|board_data~313, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Decoder6~6 , u0|vga_text_mode_controller_0|game_board|Decoder6~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~315 , u0|vga_text_mode_controller_0|game_board|board_data~315, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~311 , u0|vga_text_mode_controller_0|game_board|board_data~311, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~310 , u0|vga_text_mode_controller_0|game_board|board_data~310, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~312 , u0|vga_text_mode_controller_0|game_board|board_data~312, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1594 , u0|vga_text_mode_controller_0|game_board|board_data~1594, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~307 , u0|vga_text_mode_controller_0|game_board|board_data~307, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~306 , u0|vga_text_mode_controller_0|game_board|board_data~306, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~308 , u0|vga_text_mode_controller_0|game_board|board_data~308, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~302 , u0|vga_text_mode_controller_0|game_board|board_data~302, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~303 , u0|vga_text_mode_controller_0|game_board|board_data~303, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~304 , u0|vga_text_mode_controller_0|game_board|board_data~304, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1592 , u0|vga_text_mode_controller_0|game_board|board_data~1592, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1593 , u0|vga_text_mode_controller_0|game_board|board_data~1593, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1595 , u0|vga_text_mode_controller_0|game_board|board_data~1595, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~292 , u0|vga_text_mode_controller_0|game_board|board_data~292, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~293 , u0|vga_text_mode_controller_0|game_board|board_data~293, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~294 , u0|vga_text_mode_controller_0|game_board|board_data~294, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~296 , u0|vga_text_mode_controller_0|game_board|board_data~296, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~295 , u0|vga_text_mode_controller_0|game_board|board_data~295, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~297 , u0|vga_text_mode_controller_0|game_board|board_data~297, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1114 , u0|vga_text_mode_controller_0|game_board|board_data~1114, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1118 , u0|vga_text_mode_controller_0|game_board|board_data~1118, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1116 , u0|vga_text_mode_controller_0|game_board|board_data~1116, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1117 , u0|vga_text_mode_controller_0|game_board|board_data~1117, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1119 , u0|vga_text_mode_controller_0|game_board|board_data~1119, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[28][4] , u0|vga_text_mode_controller_0|game_board|board_data[28][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~288 , u0|vga_text_mode_controller_0|game_board|board_data~288, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~289 , u0|vga_text_mode_controller_0|game_board|board_data~289, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~290 , u0|vga_text_mode_controller_0|game_board|board_data~290, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~284 , u0|vga_text_mode_controller_0|game_board|board_data~284, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~285 , u0|vga_text_mode_controller_0|game_board|board_data~285, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~286 , u0|vga_text_mode_controller_0|game_board|board_data~286, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1112 , u0|vga_text_mode_controller_0|game_board|board_data~1112, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1113 , u0|vga_text_mode_controller_0|game_board|board_data~1113, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1115 , u0|vga_text_mode_controller_0|game_board|board_data~1115, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~301 , u0|vga_text_mode_controller_0|game_board|board_data~301, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[29][4] , u0|vga_text_mode_controller_0|game_board|board_data[29][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1058 , u0|vga_text_mode_controller_0|game_board|board_data~1058, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1062 , u0|vga_text_mode_controller_0|game_board|board_data~1062, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1060 , u0|vga_text_mode_controller_0|game_board|board_data~1060, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1061 , u0|vga_text_mode_controller_0|game_board|board_data~1061, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1063 , u0|vga_text_mode_controller_0|game_board|board_data~1063, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[28][2] , u0|vga_text_mode_controller_0|game_board|board_data[28][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1056 , u0|vga_text_mode_controller_0|game_board|board_data~1056, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1057 , u0|vga_text_mode_controller_0|game_board|board_data~1057, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1059 , u0|vga_text_mode_controller_0|game_board|board_data~1059, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[29][2] , u0|vga_text_mode_controller_0|game_board|board_data[29][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~878 , u0|vga_text_mode_controller_0|game_board|board_data~878, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~879 , u0|vga_text_mode_controller_0|game_board|board_data~879, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~880 , u0|vga_text_mode_controller_0|game_board|board_data~880, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~881 , u0|vga_text_mode_controller_0|game_board|board_data~881, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[28][0] , u0|vga_text_mode_controller_0|game_board|board_data[28][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~874 , u0|vga_text_mode_controller_0|game_board|board_data~874, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~875 , u0|vga_text_mode_controller_0|game_board|board_data~875, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~876 , u0|vga_text_mode_controller_0|game_board|board_data~876, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~877 , u0|vga_text_mode_controller_0|game_board|board_data~877, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[29][0] , u0|vga_text_mode_controller_0|game_board|board_data[29][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~757 , u0|vga_text_mode_controller_0|game_board|board_data~757, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~761 , u0|vga_text_mode_controller_0|game_board|board_data~761, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~759 , u0|vga_text_mode_controller_0|game_board|board_data~759, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~760 , u0|vga_text_mode_controller_0|game_board|board_data~760, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~762 , u0|vga_text_mode_controller_0|game_board|board_data~762, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[28][6] , u0|vga_text_mode_controller_0|game_board|board_data[28][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~755 , u0|vga_text_mode_controller_0|game_board|board_data~755, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~756 , u0|vga_text_mode_controller_0|game_board|board_data~756, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~758 , u0|vga_text_mode_controller_0|game_board|board_data~758, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[29][6] , u0|vga_text_mode_controller_0|game_board|board_data[29][6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~118 , u0|vga_text_mode_controller_0|game_board|clearlineflags~118, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1356 , u0|vga_text_mode_controller_0|game_board|board_data~1356, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1354 , u0|vga_text_mode_controller_0|game_board|board_data~1354, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1355 , u0|vga_text_mode_controller_0|game_board|board_data~1355, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1357 , u0|vga_text_mode_controller_0|game_board|board_data~1357, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[28][10] , u0|vga_text_mode_controller_0|game_board|board_data[28][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1352 , u0|vga_text_mode_controller_0|game_board|board_data~1352, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1350 , u0|vga_text_mode_controller_0|game_board|board_data~1350, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1351 , u0|vga_text_mode_controller_0|game_board|board_data~1351, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1353 , u0|vga_text_mode_controller_0|game_board|board_data~1353, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[29][10] , u0|vga_text_mode_controller_0|game_board|board_data[29][10], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1590 , u0|vga_text_mode_controller_0|game_board|board_data~1590, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1588 , u0|vga_text_mode_controller_0|game_board|board_data~1588, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1589 , u0|vga_text_mode_controller_0|game_board|board_data~1589, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1591 , u0|vga_text_mode_controller_0|game_board|board_data~1591, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[29][12] , u0|vga_text_mode_controller_0|game_board|board_data[29][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1231 , u0|vga_text_mode_controller_0|game_board|board_data~1231, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1232 , u0|vga_text_mode_controller_0|game_board|board_data~1232, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1237 , u0|vga_text_mode_controller_0|game_board|board_data~1237, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1235 , u0|vga_text_mode_controller_0|game_board|board_data~1235, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1236 , u0|vga_text_mode_controller_0|game_board|board_data~1236, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1238 , u0|vga_text_mode_controller_0|game_board|board_data~1238, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[28][14] , u0|vga_text_mode_controller_0|game_board|board_data[28][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1233 , u0|vga_text_mode_controller_0|game_board|board_data~1233, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1234 , u0|vga_text_mode_controller_0|game_board|board_data~1234, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[29][14] , u0|vga_text_mode_controller_0|game_board|board_data[29][14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1471 , u0|vga_text_mode_controller_0|game_board|board_data~1471, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1475 , u0|vga_text_mode_controller_0|game_board|board_data~1475, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1473 , u0|vga_text_mode_controller_0|game_board|board_data~1473, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1474 , u0|vga_text_mode_controller_0|game_board|board_data~1474, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1476 , u0|vga_text_mode_controller_0|game_board|board_data~1476, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[28][8] , u0|vga_text_mode_controller_0|game_board|board_data[28][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1469 , u0|vga_text_mode_controller_0|game_board|board_data~1469, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1470 , u0|vga_text_mode_controller_0|game_board|board_data~1470, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1472 , u0|vga_text_mode_controller_0|game_board|board_data~1472, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[29][8] , u0|vga_text_mode_controller_0|game_board|board_data[29][8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~119 , u0|vga_text_mode_controller_0|game_board|clearlineflags~119, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~316 , u0|vga_text_mode_controller_0|game_board|board_data~316, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~305 , u0|vga_text_mode_controller_0|game_board|board_data~305, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~309 , u0|vga_text_mode_controller_0|game_board|board_data~309, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~317 , u0|vga_text_mode_controller_0|game_board|board_data~317, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[28][18] , u0|vga_text_mode_controller_0|game_board|board_data[28][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~298 , u0|vga_text_mode_controller_0|game_board|board_data~298, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~287 , u0|vga_text_mode_controller_0|game_board|board_data~287, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~291 , u0|vga_text_mode_controller_0|game_board|board_data~291, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~299 , u0|vga_text_mode_controller_0|game_board|board_data~299, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[29][18] , u0|vga_text_mode_controller_0|game_board|board_data[29][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~705 , u0|vga_text_mode_controller_0|game_board|board_data~705, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~703 , u0|vga_text_mode_controller_0|game_board|board_data~703, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~704 , u0|vga_text_mode_controller_0|game_board|board_data~704, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~706 , u0|vga_text_mode_controller_0|game_board|board_data~706, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[28][16] , u0|vga_text_mode_controller_0|game_board|board_data[28][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~701 , u0|vga_text_mode_controller_0|game_board|board_data~701, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~699 , u0|vga_text_mode_controller_0|game_board|board_data~699, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~700 , u0|vga_text_mode_controller_0|game_board|board_data~700, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~702 , u0|vga_text_mode_controller_0|game_board|board_data~702, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[29][16] , u0|vga_text_mode_controller_0|game_board|board_data[29][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~120 , u0|vga_text_mode_controller_0|game_board|clearlineflags~120, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~121 , u0|vga_text_mode_controller_0|game_board|clearlineflags~121, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~122 , u0|vga_text_mode_controller_0|game_board|clearlineflags~122, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[29] , u0|vga_text_mode_controller_0|game_board|clearlineflags[29], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~318 , u0|vga_text_mode_controller_0|game_board|board_data~318, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[28][12] , u0|vga_text_mode_controller_0|game_board|board_data[28][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~114 , u0|vga_text_mode_controller_0|game_board|clearlineflags~114, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~115 , u0|vga_text_mode_controller_0|game_board|clearlineflags~115, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~116 , u0|vga_text_mode_controller_0|game_board|clearlineflags~116, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~117 , u0|vga_text_mode_controller_0|game_board|clearlineflags~117, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[28] , u0|vga_text_mode_controller_0|game_board|clearlineflags[28], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~0 , u0|vga_text_mode_controller_0|game_states|Equal9~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~179 , u0|vga_text_mode_controller_0|game_board|board_data~179, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[26][12] , u0|vga_text_mode_controller_0|game_board|board_data[26][12], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~134 , u0|vga_text_mode_controller_0|game_board|clearlineflags~134, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~133 , u0|vga_text_mode_controller_0|game_board|clearlineflags~133, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~135 , u0|vga_text_mode_controller_0|game_board|clearlineflags~135, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~136 , u0|vga_text_mode_controller_0|game_board|clearlineflags~136, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[26] , u0|vga_text_mode_controller_0|game_board|clearlineflags[26], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~4 , u0|vga_text_mode_controller_0|game_states|Equal9~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~157 , u0|vga_text_mode_controller_0|game_board|board_data~157, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[25][4] , u0|vga_text_mode_controller_0|game_board|board_data[25][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~128 , u0|vga_text_mode_controller_0|game_board|clearlineflags~128, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~129 , u0|vga_text_mode_controller_0|game_board|clearlineflags~129, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~130 , u0|vga_text_mode_controller_0|game_board|clearlineflags~130, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~131 , u0|vga_text_mode_controller_0|game_board|clearlineflags~131, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~132 , u0|vga_text_mode_controller_0|game_board|clearlineflags~132, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[25] , u0|vga_text_mode_controller_0|game_board|clearlineflags[25], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~1 , u0|vga_text_mode_controller_0|game_states|Equal9~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~2 , u0|vga_text_mode_controller_0|game_states|Equal9~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~7 , u0|vga_text_mode_controller_0|game_board|clearlineflags~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~67 , u0|vga_text_mode_controller_0|game_board|board_data~67, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[22][2] , u0|vga_text_mode_controller_0|game_board|board_data[22][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~141 , u0|vga_text_mode_controller_0|game_board|clearlineflags~141, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~142 , u0|vga_text_mode_controller_0|game_board|clearlineflags~142, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~143 , u0|vga_text_mode_controller_0|game_board|clearlineflags~143, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~144 , u0|vga_text_mode_controller_0|game_board|clearlineflags~144, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~145 , u0|vga_text_mode_controller_0|game_board|clearlineflags~145, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[22] , u0|vga_text_mode_controller_0|game_board|clearlineflags[22], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~3 , u0|vga_text_mode_controller_0|game_states|Equal9~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~5 , u0|vga_text_mode_controller_0|game_states|Equal9~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~8 , u0|vga_text_mode_controller_0|game_states|Equal9~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~13 , u0|vga_text_mode_controller_0|game_states|Equal9~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~454 , u0|vga_text_mode_controller_0|game_board|board_data~454, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[13][18] , u0|vga_text_mode_controller_0|game_board|board_data[13][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~59 , u0|vga_text_mode_controller_0|game_board|clearlineflags~59, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~60 , u0|vga_text_mode_controller_0|game_board|clearlineflags~60, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~58 , u0|vga_text_mode_controller_0|game_board|clearlineflags~58, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~61 , u0|vga_text_mode_controller_0|game_board|clearlineflags~61, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~62 , u0|vga_text_mode_controller_0|game_board|clearlineflags~62, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[13] , u0|vga_text_mode_controller_0|game_board|clearlineflags[13], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~4 , u0|vga_text_mode_controller_0|game_board|clearlineflags~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~83 , u0|vga_text_mode_controller_0|game_board|clearlineflags~83, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~82 , u0|vga_text_mode_controller_0|game_board|clearlineflags~82, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~84 , u0|vga_text_mode_controller_0|game_board|clearlineflags~84, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~85 , u0|vga_text_mode_controller_0|game_board|clearlineflags~85, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[14] , u0|vga_text_mode_controller_0|game_board|clearlineflags[14], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~9 , u0|vga_text_mode_controller_0|game_states|Equal9~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~10 , u0|vga_text_mode_controller_0|game_states|Equal9~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~489 , u0|vga_text_mode_controller_0|game_board|board_data~489, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[8][18] , u0|vga_text_mode_controller_0|game_board|board_data[8][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~54 , u0|vga_text_mode_controller_0|game_board|clearlineflags~54, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~55 , u0|vga_text_mode_controller_0|game_board|clearlineflags~55, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~56 , u0|vga_text_mode_controller_0|game_board|clearlineflags~56, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~57 , u0|vga_text_mode_controller_0|game_board|clearlineflags~57, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[8] , u0|vga_text_mode_controller_0|game_board|clearlineflags[8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~14 , u0|vga_text_mode_controller_0|game_states|Equal9~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~555 , u0|vga_text_mode_controller_0|game_board|board_data~555, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[7][18] , u0|vga_text_mode_controller_0|game_board|board_data[7][18], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~36 , u0|vga_text_mode_controller_0|game_board|clearlineflags~36, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~37 , u0|vga_text_mode_controller_0|game_board|clearlineflags~37, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~35 , u0|vga_text_mode_controller_0|game_board|clearlineflags~35, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~38 , u0|vga_text_mode_controller_0|game_board|clearlineflags~38, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~39 , u0|vga_text_mode_controller_0|game_board|clearlineflags~39, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[7] , u0|vga_text_mode_controller_0|game_board|clearlineflags[7], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~11 , u0|vga_text_mode_controller_0|game_states|Equal9~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~471 , u0|vga_text_mode_controller_0|game_board|board_data~471, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~472 , u0|vga_text_mode_controller_0|game_board|board_data~472, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[4][4] , u0|vga_text_mode_controller_0|game_board|board_data[4][4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~26 , u0|vga_text_mode_controller_0|game_board|clearlineflags~26, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~27 , u0|vga_text_mode_controller_0|game_board|clearlineflags~27, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~28 , u0|vga_text_mode_controller_0|game_board|clearlineflags~28, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~29 , u0|vga_text_mode_controller_0|game_board|clearlineflags~29, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags~30 , u0|vga_text_mode_controller_0|game_board|clearlineflags~30, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|clearlineflags[4] , u0|vga_text_mode_controller_0|game_board|clearlineflags[4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~370 , u0|vga_text_mode_controller_0|game_board|board_data~370, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~438 , u0|vga_text_mode_controller_0|game_board|board_data~438, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~1668 , u0|vga_text_mode_controller_0|game_board|board_data~1668, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[1][16] , u0|vga_text_mode_controller_0|game_board|board_data[1][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~364 , u0|vga_text_mode_controller_0|game_board|board_data~364, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~358 , u0|vga_text_mode_controller_0|game_board|board_data~358, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~368 , u0|vga_text_mode_controller_0|game_board|board_data~368, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~369 , u0|vga_text_mode_controller_0|game_board|board_data~369, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[2][16] , u0|vga_text_mode_controller_0|game_board|board_data[2][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~559 , u0|vga_text_mode_controller_0|game_board|board_data~559, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~563 , u0|vga_text_mode_controller_0|game_board|board_data~563, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~570 , u0|vga_text_mode_controller_0|game_board|board_data~570, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~571 , u0|vga_text_mode_controller_0|game_board|board_data~571, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[3][16] , u0|vga_text_mode_controller_0|game_board|board_data[3][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~469 , u0|vga_text_mode_controller_0|game_board|board_data~469, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~458 , u0|vga_text_mode_controller_0|game_board|board_data~458, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~462 , u0|vga_text_mode_controller_0|game_board|board_data~462, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~470 , u0|vga_text_mode_controller_0|game_board|board_data~470, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[4][16] , u0|vga_text_mode_controller_0|game_board|board_data[4][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~420 , u0|vga_text_mode_controller_0|game_board|board_data~420, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[5][16] , u0|vga_text_mode_controller_0|game_board|board_data[5][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~329 , u0|vga_text_mode_controller_0|game_board|board_data~329, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~323 , u0|vga_text_mode_controller_0|game_board|board_data~323, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~333 , u0|vga_text_mode_controller_0|game_board|board_data~333, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~334 , u0|vga_text_mode_controller_0|game_board|board_data~334, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[6][16] , u0|vga_text_mode_controller_0|game_board|board_data[6][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~549 , u0|vga_text_mode_controller_0|game_board|board_data~549, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~542 , u0|vga_text_mode_controller_0|game_board|board_data~542, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~553 , u0|vga_text_mode_controller_0|game_board|board_data~553, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~554 , u0|vga_text_mode_controller_0|game_board|board_data~554, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[7][16] , u0|vga_text_mode_controller_0|game_board|board_data[7][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~488 , u0|vga_text_mode_controller_0|game_board|board_data~488, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[8][16] , u0|vga_text_mode_controller_0|game_board|board_data[8][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~404 , u0|vga_text_mode_controller_0|game_board|board_data~404, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[9][16] , u0|vga_text_mode_controller_0|game_board|board_data[9][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~346 , u0|vga_text_mode_controller_0|game_board|board_data~346, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~340 , u0|vga_text_mode_controller_0|game_board|board_data~340, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~350 , u0|vga_text_mode_controller_0|game_board|board_data~350, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~351 , u0|vga_text_mode_controller_0|game_board|board_data~351, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[10][16] , u0|vga_text_mode_controller_0|game_board|board_data[10][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~537 , u0|vga_text_mode_controller_0|game_board|board_data~537, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[11][16] , u0|vga_text_mode_controller_0|game_board|board_data[11][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~520 , u0|vga_text_mode_controller_0|game_board|board_data~520, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~521 , u0|vga_text_mode_controller_0|game_board|board_data~521, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[12][16] , u0|vga_text_mode_controller_0|game_board|board_data[12][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~441 , u0|vga_text_mode_controller_0|game_board|board_data~441, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~448 , u0|vga_text_mode_controller_0|game_board|board_data~448, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~452 , u0|vga_text_mode_controller_0|game_board|board_data~452, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~453 , u0|vga_text_mode_controller_0|game_board|board_data~453, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[13][16] , u0|vga_text_mode_controller_0|game_board|board_data[13][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~377 , u0|vga_text_mode_controller_0|game_board|board_data~377, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~383 , u0|vga_text_mode_controller_0|game_board|board_data~383, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~387 , u0|vga_text_mode_controller_0|game_board|board_data~387, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~388 , u0|vga_text_mode_controller_0|game_board|board_data~388, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[14][16] , u0|vga_text_mode_controller_0|game_board|board_data[14][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~586 , u0|vga_text_mode_controller_0|game_board|board_data~586, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[15][16] , u0|vga_text_mode_controller_0|game_board|board_data[15][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~689 , u0|vga_text_mode_controller_0|game_board|board_data~689, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~690 , u0|vga_text_mode_controller_0|game_board|board_data~690, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[16][16] , u0|vga_text_mode_controller_0|game_board|board_data[16][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~695 , u0|vga_text_mode_controller_0|game_board|board_data~695, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~696 , u0|vga_text_mode_controller_0|game_board|board_data~696, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~697 , u0|vga_text_mode_controller_0|game_board|board_data~697, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~698 , u0|vga_text_mode_controller_0|game_board|board_data~698, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[17][16] , u0|vga_text_mode_controller_0|game_board|board_data[17][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~684 , u0|vga_text_mode_controller_0|game_board|board_data~684, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~683 , u0|vga_text_mode_controller_0|game_board|board_data~683, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~685 , u0|vga_text_mode_controller_0|game_board|board_data~685, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~686 , u0|vga_text_mode_controller_0|game_board|board_data~686, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[18][16] , u0|vga_text_mode_controller_0|game_board|board_data[18][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~692 , u0|vga_text_mode_controller_0|game_board|board_data~692, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~691 , u0|vga_text_mode_controller_0|game_board|board_data~691, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~693 , u0|vga_text_mode_controller_0|game_board|board_data~693, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~694 , u0|vga_text_mode_controller_0|game_board|board_data~694, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[19][16] , u0|vga_text_mode_controller_0|game_board|board_data[19][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~675 , u0|vga_text_mode_controller_0|game_board|board_data~675, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~676 , u0|vga_text_mode_controller_0|game_board|board_data~676, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~677 , u0|vga_text_mode_controller_0|game_board|board_data~677, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~678 , u0|vga_text_mode_controller_0|game_board|board_data~678, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[20][16] , u0|vga_text_mode_controller_0|game_board|board_data[20][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~670 , u0|vga_text_mode_controller_0|game_board|board_data~670, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[21][16] , u0|vga_text_mode_controller_0|game_board|board_data[21][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~673 , u0|vga_text_mode_controller_0|game_board|board_data~673, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~671 , u0|vga_text_mode_controller_0|game_board|board_data~671, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~672 , u0|vga_text_mode_controller_0|game_board|board_data~672, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~674 , u0|vga_text_mode_controller_0|game_board|board_data~674, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[22][16] , u0|vga_text_mode_controller_0|game_board|board_data[22][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~680 , u0|vga_text_mode_controller_0|game_board|board_data~680, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~679 , u0|vga_text_mode_controller_0|game_board|board_data~679, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~681 , u0|vga_text_mode_controller_0|game_board|board_data~681, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~682 , u0|vga_text_mode_controller_0|game_board|board_data~682, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[23][16] , u0|vga_text_mode_controller_0|game_board|board_data[23][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~661 , u0|vga_text_mode_controller_0|game_board|board_data~661, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~659 , u0|vga_text_mode_controller_0|game_board|board_data~659, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~660 , u0|vga_text_mode_controller_0|game_board|board_data~660, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~662 , u0|vga_text_mode_controller_0|game_board|board_data~662, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[24][16] , u0|vga_text_mode_controller_0|game_board|board_data[24][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~657 , u0|vga_text_mode_controller_0|game_board|board_data~657, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~655 , u0|vga_text_mode_controller_0|game_board|board_data~655, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~656 , u0|vga_text_mode_controller_0|game_board|board_data~656, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~658 , u0|vga_text_mode_controller_0|game_board|board_data~658, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[25][16] , u0|vga_text_mode_controller_0|game_board|board_data[25][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~651 , u0|vga_text_mode_controller_0|game_board|board_data~651, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~652 , u0|vga_text_mode_controller_0|game_board|board_data~652, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data~654 , u0|vga_text_mode_controller_0|game_board|board_data~654, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data[26][16] , u0|vga_text_mode_controller_0|game_board|board_data[26][16], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux149~4 , u0|vga_text_mode_controller_0|game_board|Mux149~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux149~3 , u0|vga_text_mode_controller_0|game_board|Mux149~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux149~1 , u0|vga_text_mode_controller_0|game_board|Mux149~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux149~2 , u0|vga_text_mode_controller_0|game_board|Mux149~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux87~0 , u0|vga_text_mode_controller_0|game_board|Mux87~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add23~0 , u0|vga_text_mode_controller_0|game_board|Add23~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux149~0 , u0|vga_text_mode_controller_0|game_board|Mux149~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux87~1 , u0|vga_text_mode_controller_0|game_board|Mux87~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux87~2 , u0|vga_text_mode_controller_0|game_board|Mux87~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux148~3 , u0|vga_text_mode_controller_0|game_board|Mux148~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux148~1 , u0|vga_text_mode_controller_0|game_board|Mux148~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux148~2 , u0|vga_text_mode_controller_0|game_board|Mux148~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux86~0 , u0|vga_text_mode_controller_0|game_board|Mux86~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux148~0 , u0|vga_text_mode_controller_0|game_board|Mux148~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux86~1 , u0|vga_text_mode_controller_0|game_board|Mux86~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux148~4 , u0|vga_text_mode_controller_0|game_board|Mux148~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux86~2 , u0|vga_text_mode_controller_0|game_board|Mux86~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux150~4 , u0|vga_text_mode_controller_0|game_board|Mux150~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux150~0 , u0|vga_text_mode_controller_0|game_board|Mux150~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux150~2 , u0|vga_text_mode_controller_0|game_board|Mux150~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux150~1 , u0|vga_text_mode_controller_0|game_board|Mux150~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux88~0 , u0|vga_text_mode_controller_0|game_board|Mux88~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux150~3 , u0|vga_text_mode_controller_0|game_board|Mux150~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux88~1 , u0|vga_text_mode_controller_0|game_board|Mux88~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux88~2 , u0|vga_text_mode_controller_0|game_board|Mux88~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux151~4 , u0|vga_text_mode_controller_0|game_board|Mux151~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux151~1 , u0|vga_text_mode_controller_0|game_board|Mux151~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux151~2 , u0|vga_text_mode_controller_0|game_board|Mux151~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux89~0 , u0|vga_text_mode_controller_0|game_board|Mux89~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux151~3 , u0|vga_text_mode_controller_0|game_board|Mux151~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux151~0 , u0|vga_text_mode_controller_0|game_board|Mux151~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux89~1 , u0|vga_text_mode_controller_0|game_board|Mux89~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux89~2 , u0|vga_text_mode_controller_0|game_board|Mux89~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~13 , u0|vga_text_mode_controller_0|game_board|Mux6~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~14 , u0|vga_text_mode_controller_0|game_board|Mux6~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux146~0 , u0|vga_text_mode_controller_0|game_board|Mux146~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux146~1 , u0|vga_text_mode_controller_0|game_board|Mux146~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux146~2 , u0|vga_text_mode_controller_0|game_board|Mux146~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux84~0 , u0|vga_text_mode_controller_0|game_board|Mux84~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux146~3 , u0|vga_text_mode_controller_0|game_board|Mux146~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux84~1 , u0|vga_text_mode_controller_0|game_board|Mux84~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux147~0 , u0|vga_text_mode_controller_0|game_board|Mux147~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux147~1 , u0|vga_text_mode_controller_0|game_board|Mux147~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux147~2 , u0|vga_text_mode_controller_0|game_board|Mux147~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux85~0 , u0|vga_text_mode_controller_0|game_board|Mux85~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux147~3 , u0|vga_text_mode_controller_0|game_board|Mux147~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux85~1 , u0|vga_text_mode_controller_0|game_board|Mux85~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~12 , u0|vga_text_mode_controller_0|game_board|Mux18~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux146~4 , u0|vga_text_mode_controller_0|game_board|Mux146~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux147~4 , u0|vga_text_mode_controller_0|game_board|Mux147~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~13 , u0|vga_text_mode_controller_0|game_board|Mux18~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~12 , u0|vga_text_mode_controller_0|game_board|Mux6~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~15 , u0|vga_text_mode_controller_0|game_board|Mux6~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux156~4 , u0|vga_text_mode_controller_0|game_board|Mux156~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux156~0 , u0|vga_text_mode_controller_0|game_board|Mux156~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux156~3 , u0|vga_text_mode_controller_0|game_board|Mux156~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux156~2 , u0|vga_text_mode_controller_0|game_board|Mux156~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux156~1 , u0|vga_text_mode_controller_0|game_board|Mux156~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux94~0 , u0|vga_text_mode_controller_0|game_board|Mux94~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux94~1 , u0|vga_text_mode_controller_0|game_board|Mux94~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux94~2 , u0|vga_text_mode_controller_0|game_board|Mux94~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux158~0 , u0|vga_text_mode_controller_0|game_board|Mux158~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux158~1 , u0|vga_text_mode_controller_0|game_board|Mux158~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux158~2 , u0|vga_text_mode_controller_0|game_board|Mux158~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux96~0 , u0|vga_text_mode_controller_0|game_board|Mux96~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux158~3 , u0|vga_text_mode_controller_0|game_board|Mux158~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux96~1 , u0|vga_text_mode_controller_0|game_board|Mux96~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux158~4 , u0|vga_text_mode_controller_0|game_board|Mux158~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux96~2 , u0|vga_text_mode_controller_0|game_board|Mux96~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux159~4 , u0|vga_text_mode_controller_0|game_board|Mux159~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux159~1 , u0|vga_text_mode_controller_0|game_board|Mux159~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux159~2 , u0|vga_text_mode_controller_0|game_board|Mux159~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux97~0 , u0|vga_text_mode_controller_0|game_board|Mux97~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux159~3 , u0|vga_text_mode_controller_0|game_board|Mux159~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux159~0 , u0|vga_text_mode_controller_0|game_board|Mux159~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux97~1 , u0|vga_text_mode_controller_0|game_board|Mux97~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux97~2 , u0|vga_text_mode_controller_0|game_board|Mux97~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~16 , u0|vga_text_mode_controller_0|game_board|Mux6~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux157~4 , u0|vga_text_mode_controller_0|game_board|Mux157~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux157~1 , u0|vga_text_mode_controller_0|game_board|Mux157~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux157~2 , u0|vga_text_mode_controller_0|game_board|Mux157~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux95~0 , u0|vga_text_mode_controller_0|game_board|Mux95~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux157~0 , u0|vga_text_mode_controller_0|game_board|Mux157~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux157~3 , u0|vga_text_mode_controller_0|game_board|Mux157~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux95~1 , u0|vga_text_mode_controller_0|game_board|Mux95~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux95~2 , u0|vga_text_mode_controller_0|game_board|Mux95~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~17 , u0|vga_text_mode_controller_0|game_board|Mux6~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux155~1 , u0|vga_text_mode_controller_0|game_board|Mux155~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux155~2 , u0|vga_text_mode_controller_0|game_board|Mux155~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux93~0 , u0|vga_text_mode_controller_0|game_board|Mux93~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux155~0 , u0|vga_text_mode_controller_0|game_board|Mux155~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux155~3 , u0|vga_text_mode_controller_0|game_board|Mux155~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux93~1 , u0|vga_text_mode_controller_0|game_board|Mux93~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux155~4 , u0|vga_text_mode_controller_0|game_board|Mux155~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux93~2 , u0|vga_text_mode_controller_0|game_board|Mux93~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux154~4 , u0|vga_text_mode_controller_0|game_board|Mux154~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux154~0 , u0|vga_text_mode_controller_0|game_board|Mux154~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux154~2 , u0|vga_text_mode_controller_0|game_board|Mux154~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux154~1 , u0|vga_text_mode_controller_0|game_board|Mux154~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux92~0 , u0|vga_text_mode_controller_0|game_board|Mux92~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux154~3 , u0|vga_text_mode_controller_0|game_board|Mux154~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux92~1 , u0|vga_text_mode_controller_0|game_board|Mux92~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux92~2 , u0|vga_text_mode_controller_0|game_board|Mux92~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~10 , u0|vga_text_mode_controller_0|game_board|Mux6~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux152~4 , u0|vga_text_mode_controller_0|game_board|Mux152~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux152~3 , u0|vga_text_mode_controller_0|game_board|Mux152~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux152~2 , u0|vga_text_mode_controller_0|game_board|Mux152~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux152~1 , u0|vga_text_mode_controller_0|game_board|Mux152~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux90~0 , u0|vga_text_mode_controller_0|game_board|Mux90~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux152~0 , u0|vga_text_mode_controller_0|game_board|Mux152~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux90~1 , u0|vga_text_mode_controller_0|game_board|Mux90~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux90~2 , u0|vga_text_mode_controller_0|game_board|Mux90~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux153~4 , u0|vga_text_mode_controller_0|game_board|Mux153~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux153~0 , u0|vga_text_mode_controller_0|game_board|Mux153~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux153~3 , u0|vga_text_mode_controller_0|game_board|Mux153~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux153~1 , u0|vga_text_mode_controller_0|game_board|Mux153~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux153~2 , u0|vga_text_mode_controller_0|game_board|Mux153~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux91~0 , u0|vga_text_mode_controller_0|game_board|Mux91~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux91~1 , u0|vga_text_mode_controller_0|game_board|Mux91~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux91~2 , u0|vga_text_mode_controller_0|game_board|Mux91~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~11 , u0|vga_text_mode_controller_0|game_board|Mux6~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~18 , u0|vga_text_mode_controller_0|game_board|Mux6~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux168~4 , u0|vga_text_mode_controller_0|game_board|Mux168~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux168~2 , u0|vga_text_mode_controller_0|game_board|Mux168~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux168~1 , u0|vga_text_mode_controller_0|game_board|Mux168~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux106~0 , u0|vga_text_mode_controller_0|game_board|Mux106~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux168~3 , u0|vga_text_mode_controller_0|game_board|Mux168~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux168~0 , u0|vga_text_mode_controller_0|game_board|Mux168~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux106~1 , u0|vga_text_mode_controller_0|game_board|Mux106~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux106~2 , u0|vga_text_mode_controller_0|game_board|Mux106~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux171~4 , u0|vga_text_mode_controller_0|game_board|Mux171~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux171~1 , u0|vga_text_mode_controller_0|game_board|Mux171~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux171~2 , u0|vga_text_mode_controller_0|game_board|Mux171~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux109~0 , u0|vga_text_mode_controller_0|game_board|Mux109~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux171~0 , u0|vga_text_mode_controller_0|game_board|Mux171~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux171~3 , u0|vga_text_mode_controller_0|game_board|Mux171~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux109~1 , u0|vga_text_mode_controller_0|game_board|Mux109~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux109~2 , u0|vga_text_mode_controller_0|game_board|Mux109~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux170~2 , u0|vga_text_mode_controller_0|game_board|Mux170~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux170~1 , u0|vga_text_mode_controller_0|game_board|Mux170~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux108~0 , u0|vga_text_mode_controller_0|game_board|Mux108~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux170~3 , u0|vga_text_mode_controller_0|game_board|Mux170~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux170~0 , u0|vga_text_mode_controller_0|game_board|Mux170~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux108~1 , u0|vga_text_mode_controller_0|game_board|Mux108~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux170~4 , u0|vga_text_mode_controller_0|game_board|Mux170~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux108~2 , u0|vga_text_mode_controller_0|game_board|Mux108~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~0 , u0|vga_text_mode_controller_0|game_board|Mux6~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux169~4 , u0|vga_text_mode_controller_0|game_board|Mux169~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux169~3 , u0|vga_text_mode_controller_0|game_board|Mux169~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux169~1 , u0|vga_text_mode_controller_0|game_board|Mux169~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux169~2 , u0|vga_text_mode_controller_0|game_board|Mux169~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux107~0 , u0|vga_text_mode_controller_0|game_board|Mux107~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux169~0 , u0|vga_text_mode_controller_0|game_board|Mux169~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux107~1 , u0|vga_text_mode_controller_0|game_board|Mux107~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux107~2 , u0|vga_text_mode_controller_0|game_board|Mux107~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~1 , u0|vga_text_mode_controller_0|game_board|Mux6~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux173~2 , u0|vga_text_mode_controller_0|game_board|Mux173~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux173~1 , u0|vga_text_mode_controller_0|game_board|Mux173~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux111~0 , u0|vga_text_mode_controller_0|game_board|Mux111~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux173~3 , u0|vga_text_mode_controller_0|game_board|Mux173~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux173~0 , u0|vga_text_mode_controller_0|game_board|Mux173~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux111~1 , u0|vga_text_mode_controller_0|game_board|Mux111~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux173~4 , u0|vga_text_mode_controller_0|game_board|Mux173~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux111~2 , u0|vga_text_mode_controller_0|game_board|Mux111~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux172~4 , u0|vga_text_mode_controller_0|game_board|Mux172~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux172~2 , u0|vga_text_mode_controller_0|game_board|Mux172~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux172~1 , u0|vga_text_mode_controller_0|game_board|Mux172~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux110~0 , u0|vga_text_mode_controller_0|game_board|Mux110~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux172~0 , u0|vga_text_mode_controller_0|game_board|Mux172~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux172~3 , u0|vga_text_mode_controller_0|game_board|Mux172~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux110~1 , u0|vga_text_mode_controller_0|game_board|Mux110~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux110~2 , u0|vga_text_mode_controller_0|game_board|Mux110~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux175~0 , u0|vga_text_mode_controller_0|game_board|Mux175~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux175~2 , u0|vga_text_mode_controller_0|game_board|Mux175~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux175~1 , u0|vga_text_mode_controller_0|game_board|Mux175~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux113~0 , u0|vga_text_mode_controller_0|game_board|Mux113~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux175~3 , u0|vga_text_mode_controller_0|game_board|Mux175~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux113~1 , u0|vga_text_mode_controller_0|game_board|Mux113~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux175~4 , u0|vga_text_mode_controller_0|game_board|Mux175~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux113~2 , u0|vga_text_mode_controller_0|game_board|Mux113~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux174~4 , u0|vga_text_mode_controller_0|game_board|Mux174~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux174~0 , u0|vga_text_mode_controller_0|game_board|Mux174~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux174~3 , u0|vga_text_mode_controller_0|game_board|Mux174~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux174~1 , u0|vga_text_mode_controller_0|game_board|Mux174~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux174~2 , u0|vga_text_mode_controller_0|game_board|Mux174~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux112~0 , u0|vga_text_mode_controller_0|game_board|Mux112~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux112~1 , u0|vga_text_mode_controller_0|game_board|Mux112~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux112~2 , u0|vga_text_mode_controller_0|game_board|Mux112~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~7 , u0|vga_text_mode_controller_0|game_board|Mux6~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~8 , u0|vga_text_mode_controller_0|game_board|Mux6~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux165~4 , u0|vga_text_mode_controller_0|game_board|Mux165~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux165~3 , u0|vga_text_mode_controller_0|game_board|Mux165~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux165~0 , u0|vga_text_mode_controller_0|game_board|Mux165~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux165~1 , u0|vga_text_mode_controller_0|game_board|Mux165~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux165~2 , u0|vga_text_mode_controller_0|game_board|Mux165~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux103~0 , u0|vga_text_mode_controller_0|game_board|Mux103~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux103~1 , u0|vga_text_mode_controller_0|game_board|Mux103~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux103~2 , u0|vga_text_mode_controller_0|game_board|Mux103~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux164~0 , u0|vga_text_mode_controller_0|game_board|Mux164~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux164~3 , u0|vga_text_mode_controller_0|game_board|Mux164~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux164~1 , u0|vga_text_mode_controller_0|game_board|Mux164~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux164~2 , u0|vga_text_mode_controller_0|game_board|Mux164~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux102~0 , u0|vga_text_mode_controller_0|game_board|Mux102~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux102~1 , u0|vga_text_mode_controller_0|game_board|Mux102~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux164~4 , u0|vga_text_mode_controller_0|game_board|Mux164~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux102~2 , u0|vga_text_mode_controller_0|game_board|Mux102~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux167~4 , u0|vga_text_mode_controller_0|game_board|Mux167~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux167~2 , u0|vga_text_mode_controller_0|game_board|Mux167~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux167~1 , u0|vga_text_mode_controller_0|game_board|Mux167~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux105~0 , u0|vga_text_mode_controller_0|game_board|Mux105~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux167~0 , u0|vga_text_mode_controller_0|game_board|Mux167~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux167~3 , u0|vga_text_mode_controller_0|game_board|Mux167~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux105~1 , u0|vga_text_mode_controller_0|game_board|Mux105~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux105~2 , u0|vga_text_mode_controller_0|game_board|Mux105~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux166~4 , u0|vga_text_mode_controller_0|game_board|Mux166~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux166~0 , u0|vga_text_mode_controller_0|game_board|Mux166~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux166~3 , u0|vga_text_mode_controller_0|game_board|Mux166~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux166~2 , u0|vga_text_mode_controller_0|game_board|Mux166~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux166~1 , u0|vga_text_mode_controller_0|game_board|Mux166~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux104~0 , u0|vga_text_mode_controller_0|game_board|Mux104~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux104~1 , u0|vga_text_mode_controller_0|game_board|Mux104~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux104~2 , u0|vga_text_mode_controller_0|game_board|Mux104~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~4 , u0|vga_text_mode_controller_0|game_board|Mux6~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~5 , u0|vga_text_mode_controller_0|game_board|Mux6~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux163~2 , u0|vga_text_mode_controller_0|game_board|Mux163~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux163~1 , u0|vga_text_mode_controller_0|game_board|Mux163~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux101~0 , u0|vga_text_mode_controller_0|game_board|Mux101~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux163~0 , u0|vga_text_mode_controller_0|game_board|Mux163~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux163~3 , u0|vga_text_mode_controller_0|game_board|Mux163~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux101~1 , u0|vga_text_mode_controller_0|game_board|Mux101~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux163~4 , u0|vga_text_mode_controller_0|game_board|Mux163~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux101~2 , u0|vga_text_mode_controller_0|game_board|Mux101~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux162~4 , u0|vga_text_mode_controller_0|game_board|Mux162~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux162~2 , u0|vga_text_mode_controller_0|game_board|Mux162~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux162~1 , u0|vga_text_mode_controller_0|game_board|Mux162~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux100~0 , u0|vga_text_mode_controller_0|game_board|Mux100~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux162~3 , u0|vga_text_mode_controller_0|game_board|Mux162~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux162~0 , u0|vga_text_mode_controller_0|game_board|Mux162~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux100~1 , u0|vga_text_mode_controller_0|game_board|Mux100~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux100~2 , u0|vga_text_mode_controller_0|game_board|Mux100~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~2 , u0|vga_text_mode_controller_0|game_board|Mux6~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux160~4 , u0|vga_text_mode_controller_0|game_board|Mux160~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux160~1 , u0|vga_text_mode_controller_0|game_board|Mux160~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux160~2 , u0|vga_text_mode_controller_0|game_board|Mux160~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux98~0 , u0|vga_text_mode_controller_0|game_board|Mux98~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux160~3 , u0|vga_text_mode_controller_0|game_board|Mux160~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux160~0 , u0|vga_text_mode_controller_0|game_board|Mux160~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux98~1 , u0|vga_text_mode_controller_0|game_board|Mux98~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux98~2 , u0|vga_text_mode_controller_0|game_board|Mux98~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux161~0 , u0|vga_text_mode_controller_0|game_board|Mux161~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux161~2 , u0|vga_text_mode_controller_0|game_board|Mux161~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux161~1 , u0|vga_text_mode_controller_0|game_board|Mux161~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux99~0 , u0|vga_text_mode_controller_0|game_board|Mux99~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux161~3 , u0|vga_text_mode_controller_0|game_board|Mux161~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux99~1 , u0|vga_text_mode_controller_0|game_board|Mux99~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux161~4 , u0|vga_text_mode_controller_0|game_board|Mux161~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux99~2 , u0|vga_text_mode_controller_0|game_board|Mux99~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~3 , u0|vga_text_mode_controller_0|game_board|Mux6~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~6 , u0|vga_text_mode_controller_0|game_board|Mux6~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux6~9 , u0|vga_text_mode_controller_0|game_board|Mux6~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add15~0 , u0|vga_text_mode_controller_0|game_board|Add15~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[1][2]~17 , u0|vga_text_mode_controller_0|game_board|board_data_slice[1][2]~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[1][2]~18 , u0|vga_text_mode_controller_0|game_board|board_data_slice[1][2]~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~3 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add22~0 , u0|vga_text_mode_controller_0|game_board|Add22~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux54~0 , u0|vga_text_mode_controller_0|game_board|Mux54~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux195~0 , u0|vga_text_mode_controller_0|game_board|Mux195~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux195~1 , u0|vga_text_mode_controller_0|game_board|Mux195~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux71~0 , u0|vga_text_mode_controller_0|game_board|Mux71~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux195~2 , u0|vga_text_mode_controller_0|game_board|Mux195~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux195~3 , u0|vga_text_mode_controller_0|game_board|Mux195~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux71~1 , u0|vga_text_mode_controller_0|game_board|Mux71~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux72~0 , u0|vga_text_mode_controller_0|game_board|Mux72~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux196~2 , u0|vga_text_mode_controller_0|game_board|Mux196~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux196~3 , u0|vga_text_mode_controller_0|game_board|Mux196~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux196~0 , u0|vga_text_mode_controller_0|game_board|Mux196~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux196~1 , u0|vga_text_mode_controller_0|game_board|Mux196~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux72~1 , u0|vga_text_mode_controller_0|game_board|Mux72~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~11 , u0|vga_text_mode_controller_0|game_board|Mux83~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux198~2 , u0|vga_text_mode_controller_0|game_board|Mux198~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux198~3 , u0|vga_text_mode_controller_0|game_board|Mux198~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux198~0 , u0|vga_text_mode_controller_0|game_board|Mux198~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux198~1 , u0|vga_text_mode_controller_0|game_board|Mux198~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux74~0 , u0|vga_text_mode_controller_0|game_board|Mux74~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux74~1 , u0|vga_text_mode_controller_0|game_board|Mux74~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux197~2 , u0|vga_text_mode_controller_0|game_board|Mux197~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux197~3 , u0|vga_text_mode_controller_0|game_board|Mux197~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux197~0 , u0|vga_text_mode_controller_0|game_board|Mux197~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux197~1 , u0|vga_text_mode_controller_0|game_board|Mux197~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux73~0 , u0|vga_text_mode_controller_0|game_board|Mux73~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux73~1 , u0|vga_text_mode_controller_0|game_board|Mux73~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~12 , u0|vga_text_mode_controller_0|game_board|Mux83~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~13 , u0|vga_text_mode_controller_0|game_board|Mux83~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux82~0 , u0|vga_text_mode_controller_0|game_board|Mux82~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux206~2 , u0|vga_text_mode_controller_0|game_board|Mux206~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux206~3 , u0|vga_text_mode_controller_0|game_board|Mux206~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux206~0 , u0|vga_text_mode_controller_0|game_board|Mux206~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux206~1 , u0|vga_text_mode_controller_0|game_board|Mux206~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux82~1 , u0|vga_text_mode_controller_0|game_board|Mux82~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux205~0 , u0|vga_text_mode_controller_0|game_board|Mux205~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux205~1 , u0|vga_text_mode_controller_0|game_board|Mux205~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux81~0 , u0|vga_text_mode_controller_0|game_board|Mux81~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux205~2 , u0|vga_text_mode_controller_0|game_board|Mux205~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux205~3 , u0|vga_text_mode_controller_0|game_board|Mux205~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux81~1 , u0|vga_text_mode_controller_0|game_board|Mux81~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~18 , u0|vga_text_mode_controller_0|game_board|Mux83~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux80~0 , u0|vga_text_mode_controller_0|game_board|Mux80~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux204~2 , u0|vga_text_mode_controller_0|game_board|Mux204~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux204~3 , u0|vga_text_mode_controller_0|game_board|Mux204~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux204~0 , u0|vga_text_mode_controller_0|game_board|Mux204~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux204~1 , u0|vga_text_mode_controller_0|game_board|Mux204~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux80~1 , u0|vga_text_mode_controller_0|game_board|Mux80~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux203~2 , u0|vga_text_mode_controller_0|game_board|Mux203~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux203~3 , u0|vga_text_mode_controller_0|game_board|Mux203~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux203~0 , u0|vga_text_mode_controller_0|game_board|Mux203~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux203~1 , u0|vga_text_mode_controller_0|game_board|Mux203~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux79~0 , u0|vga_text_mode_controller_0|game_board|Mux79~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux79~1 , u0|vga_text_mode_controller_0|game_board|Mux79~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~17 , u0|vga_text_mode_controller_0|game_board|Mux83~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~19 , u0|vga_text_mode_controller_0|game_board|Mux83~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux199~0 , u0|vga_text_mode_controller_0|game_board|Mux199~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux199~1 , u0|vga_text_mode_controller_0|game_board|Mux199~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux75~0 , u0|vga_text_mode_controller_0|game_board|Mux75~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux199~2 , u0|vga_text_mode_controller_0|game_board|Mux199~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux199~3 , u0|vga_text_mode_controller_0|game_board|Mux199~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux75~1 , u0|vga_text_mode_controller_0|game_board|Mux75~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux76~0 , u0|vga_text_mode_controller_0|game_board|Mux76~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux200~2 , u0|vga_text_mode_controller_0|game_board|Mux200~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux200~3 , u0|vga_text_mode_controller_0|game_board|Mux200~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux200~0 , u0|vga_text_mode_controller_0|game_board|Mux200~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux200~1 , u0|vga_text_mode_controller_0|game_board|Mux200~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux76~1 , u0|vga_text_mode_controller_0|game_board|Mux76~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~14 , u0|vga_text_mode_controller_0|game_board|Mux83~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux78~0 , u0|vga_text_mode_controller_0|game_board|Mux78~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux202~0 , u0|vga_text_mode_controller_0|game_board|Mux202~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux202~1 , u0|vga_text_mode_controller_0|game_board|Mux202~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux202~2 , u0|vga_text_mode_controller_0|game_board|Mux202~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux202~3 , u0|vga_text_mode_controller_0|game_board|Mux202~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux78~1 , u0|vga_text_mode_controller_0|game_board|Mux78~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux201~2 , u0|vga_text_mode_controller_0|game_board|Mux201~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux201~3 , u0|vga_text_mode_controller_0|game_board|Mux201~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux201~0 , u0|vga_text_mode_controller_0|game_board|Mux201~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux201~1 , u0|vga_text_mode_controller_0|game_board|Mux201~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux77~0 , u0|vga_text_mode_controller_0|game_board|Mux77~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux77~1 , u0|vga_text_mode_controller_0|game_board|Mux77~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~15 , u0|vga_text_mode_controller_0|game_board|Mux83~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~16 , u0|vga_text_mode_controller_0|game_board|Mux83~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~20 , u0|vga_text_mode_controller_0|game_board|Mux83~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux192~2 , u0|vga_text_mode_controller_0|game_board|Mux192~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux192~3 , u0|vga_text_mode_controller_0|game_board|Mux192~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux192~0 , u0|vga_text_mode_controller_0|game_board|Mux192~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux192~1 , u0|vga_text_mode_controller_0|game_board|Mux192~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux68~0 , u0|vga_text_mode_controller_0|game_board|Mux68~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux68~1 , u0|vga_text_mode_controller_0|game_board|Mux68~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux191~0 , u0|vga_text_mode_controller_0|game_board|Mux191~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux191~1 , u0|vga_text_mode_controller_0|game_board|Mux191~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux67~0 , u0|vga_text_mode_controller_0|game_board|Mux67~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux191~2 , u0|vga_text_mode_controller_0|game_board|Mux191~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux191~3 , u0|vga_text_mode_controller_0|game_board|Mux191~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux67~1 , u0|vga_text_mode_controller_0|game_board|Mux67~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~21 , u0|vga_text_mode_controller_0|game_board|Mux83~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux193~0 , u0|vga_text_mode_controller_0|game_board|Mux193~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux193~1 , u0|vga_text_mode_controller_0|game_board|Mux193~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux69~0 , u0|vga_text_mode_controller_0|game_board|Mux69~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux193~2 , u0|vga_text_mode_controller_0|game_board|Mux193~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux193~3 , u0|vga_text_mode_controller_0|game_board|Mux193~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux69~1 , u0|vga_text_mode_controller_0|game_board|Mux69~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux194~2 , u0|vga_text_mode_controller_0|game_board|Mux194~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux194~3 , u0|vga_text_mode_controller_0|game_board|Mux194~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux194~0 , u0|vga_text_mode_controller_0|game_board|Mux194~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux194~1 , u0|vga_text_mode_controller_0|game_board|Mux194~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux70~0 , u0|vga_text_mode_controller_0|game_board|Mux70~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux70~1 , u0|vga_text_mode_controller_0|game_board|Mux70~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~22 , u0|vga_text_mode_controller_0|game_board|Mux83~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~23 , u0|vga_text_mode_controller_0|game_board|Mux83~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~24 , u0|vga_text_mode_controller_0|game_board|Mux83~24, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux60~0 , u0|vga_text_mode_controller_0|game_board|Mux60~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux184~2 , u0|vga_text_mode_controller_0|game_board|Mux184~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux184~3 , u0|vga_text_mode_controller_0|game_board|Mux184~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux184~0 , u0|vga_text_mode_controller_0|game_board|Mux184~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux184~1 , u0|vga_text_mode_controller_0|game_board|Mux184~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux60~1 , u0|vga_text_mode_controller_0|game_board|Mux60~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux183~2 , u0|vga_text_mode_controller_0|game_board|Mux183~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux183~3 , u0|vga_text_mode_controller_0|game_board|Mux183~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux183~0 , u0|vga_text_mode_controller_0|game_board|Mux183~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux183~1 , u0|vga_text_mode_controller_0|game_board|Mux183~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux59~0 , u0|vga_text_mode_controller_0|game_board|Mux59~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux59~1 , u0|vga_text_mode_controller_0|game_board|Mux59~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~0 , u0|vga_text_mode_controller_0|game_board|Mux83~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux185~2 , u0|vga_text_mode_controller_0|game_board|Mux185~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux185~3 , u0|vga_text_mode_controller_0|game_board|Mux185~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux185~0 , u0|vga_text_mode_controller_0|game_board|Mux185~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux185~1 , u0|vga_text_mode_controller_0|game_board|Mux185~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux61~0 , u0|vga_text_mode_controller_0|game_board|Mux61~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux61~1 , u0|vga_text_mode_controller_0|game_board|Mux61~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux62~0 , u0|vga_text_mode_controller_0|game_board|Mux62~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux186~0 , u0|vga_text_mode_controller_0|game_board|Mux186~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux186~1 , u0|vga_text_mode_controller_0|game_board|Mux186~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux186~2 , u0|vga_text_mode_controller_0|game_board|Mux186~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux186~3 , u0|vga_text_mode_controller_0|game_board|Mux186~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux62~1 , u0|vga_text_mode_controller_0|game_board|Mux62~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~1 , u0|vga_text_mode_controller_0|game_board|Mux83~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~2 , u0|vga_text_mode_controller_0|game_board|Mux83~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux178~0 , u0|vga_text_mode_controller_0|game_board|Mux178~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux178~1 , u0|vga_text_mode_controller_0|game_board|Mux178~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux54~1 , u0|vga_text_mode_controller_0|game_board|Mux54~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux178~2 , u0|vga_text_mode_controller_0|game_board|Mux178~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux178~3 , u0|vga_text_mode_controller_0|game_board|Mux178~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux54~2 , u0|vga_text_mode_controller_0|game_board|Mux54~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux177~2 , u0|vga_text_mode_controller_0|game_board|Mux177~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux177~3 , u0|vga_text_mode_controller_0|game_board|Mux177~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux177~0 , u0|vga_text_mode_controller_0|game_board|Mux177~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux177~1 , u0|vga_text_mode_controller_0|game_board|Mux177~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux53~0 , u0|vga_text_mode_controller_0|game_board|Mux53~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux53~1 , u0|vga_text_mode_controller_0|game_board|Mux53~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~9 , u0|vga_text_mode_controller_0|game_board|Mux83~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux188~0 , u0|vga_text_mode_controller_0|game_board|Mux188~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux188~1 , u0|vga_text_mode_controller_0|game_board|Mux188~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux64~0 , u0|vga_text_mode_controller_0|game_board|Mux64~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux188~2 , u0|vga_text_mode_controller_0|game_board|Mux188~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux188~3 , u0|vga_text_mode_controller_0|game_board|Mux188~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux64~1 , u0|vga_text_mode_controller_0|game_board|Mux64~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux187~2 , u0|vga_text_mode_controller_0|game_board|Mux187~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux187~3 , u0|vga_text_mode_controller_0|game_board|Mux187~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux187~0 , u0|vga_text_mode_controller_0|game_board|Mux187~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux187~1 , u0|vga_text_mode_controller_0|game_board|Mux187~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux63~0 , u0|vga_text_mode_controller_0|game_board|Mux63~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux63~1 , u0|vga_text_mode_controller_0|game_board|Mux63~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~5 , u0|vga_text_mode_controller_0|game_board|Mux83~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux189~2 , u0|vga_text_mode_controller_0|game_board|Mux189~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux189~3 , u0|vga_text_mode_controller_0|game_board|Mux189~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux189~0 , u0|vga_text_mode_controller_0|game_board|Mux189~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux189~1 , u0|vga_text_mode_controller_0|game_board|Mux189~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux65~0 , u0|vga_text_mode_controller_0|game_board|Mux65~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux65~1 , u0|vga_text_mode_controller_0|game_board|Mux65~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux190~0 , u0|vga_text_mode_controller_0|game_board|Mux190~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux190~1 , u0|vga_text_mode_controller_0|game_board|Mux190~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux190~2 , u0|vga_text_mode_controller_0|game_board|Mux190~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux190~3 , u0|vga_text_mode_controller_0|game_board|Mux190~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux66~0 , u0|vga_text_mode_controller_0|game_board|Mux66~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux66~1 , u0|vga_text_mode_controller_0|game_board|Mux66~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~6 , u0|vga_text_mode_controller_0|game_board|Mux83~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~7 , u0|vga_text_mode_controller_0|game_board|Mux83~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux179~2 , u0|vga_text_mode_controller_0|game_board|Mux179~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux179~3 , u0|vga_text_mode_controller_0|game_board|Mux179~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux179~0 , u0|vga_text_mode_controller_0|game_board|Mux179~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux179~1 , u0|vga_text_mode_controller_0|game_board|Mux179~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux55~0 , u0|vga_text_mode_controller_0|game_board|Mux55~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux55~1 , u0|vga_text_mode_controller_0|game_board|Mux55~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux180~0 , u0|vga_text_mode_controller_0|game_board|Mux180~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux180~1 , u0|vga_text_mode_controller_0|game_board|Mux180~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux180~2 , u0|vga_text_mode_controller_0|game_board|Mux180~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux180~3 , u0|vga_text_mode_controller_0|game_board|Mux180~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux56~0 , u0|vga_text_mode_controller_0|game_board|Mux56~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux56~1 , u0|vga_text_mode_controller_0|game_board|Mux56~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux11~0 , u0|vga_text_mode_controller_0|game_board|Mux11~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux182~2 , u0|vga_text_mode_controller_0|game_board|Mux182~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux182~3 , u0|vga_text_mode_controller_0|game_board|Mux182~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux182~0 , u0|vga_text_mode_controller_0|game_board|Mux182~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux182~1 , u0|vga_text_mode_controller_0|game_board|Mux182~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux58~0 , u0|vga_text_mode_controller_0|game_board|Mux58~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux58~1 , u0|vga_text_mode_controller_0|game_board|Mux58~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux181~2 , u0|vga_text_mode_controller_0|game_board|Mux181~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux181~3 , u0|vga_text_mode_controller_0|game_board|Mux181~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux181~0 , u0|vga_text_mode_controller_0|game_board|Mux181~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux181~1 , u0|vga_text_mode_controller_0|game_board|Mux181~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux57~0 , u0|vga_text_mode_controller_0|game_board|Mux57~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux57~1 , u0|vga_text_mode_controller_0|game_board|Mux57~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~3 , u0|vga_text_mode_controller_0|game_board|Mux83~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~4 , u0|vga_text_mode_controller_0|game_board|Mux83~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~8 , u0|vga_text_mode_controller_0|game_board|Mux83~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~10 , u0|vga_text_mode_controller_0|game_board|Mux83~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[4][1]~13 , u0|vga_text_mode_controller_0|game_board|board_data_slice[4][1]~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|LessThan140~0 , u0|vga_text_mode_controller_0|game_board|LessThan140~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|LessThan139~0 , u0|vga_text_mode_controller_0|game_board|LessThan139~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[3][1]~5 , u0|vga_text_mode_controller_0|game_board|board_data_slice[3][1]~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|LessThan99~0 , u0|vga_text_mode_controller_0|game_board|LessThan99~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[4][1]~14 , u0|vga_text_mode_controller_0|game_board|board_data_slice[4][1]~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|always1~2 , u0|vga_text_mode_controller_0|game_board|always1~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux117~3 , u0|vga_text_mode_controller_0|game_board|Mux117~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux117~4 , u0|vga_text_mode_controller_0|game_board|Mux117~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux117~0 , u0|vga_text_mode_controller_0|game_board|Mux117~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux117~1 , u0|vga_text_mode_controller_0|game_board|Mux117~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add26~0 , u0|vga_text_mode_controller_0|game_board|Add26~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux115~0 , u0|vga_text_mode_controller_0|game_board|Mux115~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux117~2 , u0|vga_text_mode_controller_0|game_board|Mux117~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux117~5 , u0|vga_text_mode_controller_0|game_board|Mux117~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux118~3 , u0|vga_text_mode_controller_0|game_board|Mux118~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux118~4 , u0|vga_text_mode_controller_0|game_board|Mux118~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux118~0 , u0|vga_text_mode_controller_0|game_board|Mux118~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux118~1 , u0|vga_text_mode_controller_0|game_board|Mux118~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux118~2 , u0|vga_text_mode_controller_0|game_board|Mux118~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux118~5 , u0|vga_text_mode_controller_0|game_board|Mux118~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~2 , u0|vga_text_mode_controller_0|game_board|Mux145~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux125~3 , u0|vga_text_mode_controller_0|game_board|Mux125~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux125~4 , u0|vga_text_mode_controller_0|game_board|Mux125~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux125~0 , u0|vga_text_mode_controller_0|game_board|Mux125~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux125~1 , u0|vga_text_mode_controller_0|game_board|Mux125~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux125~2 , u0|vga_text_mode_controller_0|game_board|Mux125~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux125~5 , u0|vga_text_mode_controller_0|game_board|Mux125~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux126~3 , u0|vga_text_mode_controller_0|game_board|Mux126~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux126~4 , u0|vga_text_mode_controller_0|game_board|Mux126~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux126~0 , u0|vga_text_mode_controller_0|game_board|Mux126~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux126~1 , u0|vga_text_mode_controller_0|game_board|Mux126~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux126~2 , u0|vga_text_mode_controller_0|game_board|Mux126~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux126~5 , u0|vga_text_mode_controller_0|game_board|Mux126~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~1 , u0|vga_text_mode_controller_0|game_board|Mux145~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add17~0 , u0|vga_text_mode_controller_0|game_board|Add17~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add17~1 , u0|vga_text_mode_controller_0|game_board|Add17~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux13~0 , u0|vga_text_mode_controller_0|game_board|Mux13~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux133~3 , u0|vga_text_mode_controller_0|game_board|Mux133~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux133~4 , u0|vga_text_mode_controller_0|game_board|Mux133~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux133~2 , u0|vga_text_mode_controller_0|game_board|Mux133~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux133~0 , u0|vga_text_mode_controller_0|game_board|Mux133~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux133~1 , u0|vga_text_mode_controller_0|game_board|Mux133~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux133~5 , u0|vga_text_mode_controller_0|game_board|Mux133~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux134~3 , u0|vga_text_mode_controller_0|game_board|Mux134~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux134~4 , u0|vga_text_mode_controller_0|game_board|Mux134~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux134~0 , u0|vga_text_mode_controller_0|game_board|Mux134~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux134~1 , u0|vga_text_mode_controller_0|game_board|Mux134~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux134~2 , u0|vga_text_mode_controller_0|game_board|Mux134~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux134~5 , u0|vga_text_mode_controller_0|game_board|Mux134~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~0 , u0|vga_text_mode_controller_0|game_board|Mux145~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux142~3 , u0|vga_text_mode_controller_0|game_board|Mux142~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux142~4 , u0|vga_text_mode_controller_0|game_board|Mux142~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux142~0 , u0|vga_text_mode_controller_0|game_board|Mux142~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux142~1 , u0|vga_text_mode_controller_0|game_board|Mux142~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux142~2 , u0|vga_text_mode_controller_0|game_board|Mux142~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux142~5 , u0|vga_text_mode_controller_0|game_board|Mux142~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux141~2 , u0|vga_text_mode_controller_0|game_board|Mux141~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux141~3 , u0|vga_text_mode_controller_0|game_board|Mux141~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux141~4 , u0|vga_text_mode_controller_0|game_board|Mux141~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux141~0 , u0|vga_text_mode_controller_0|game_board|Mux141~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux141~1 , u0|vga_text_mode_controller_0|game_board|Mux141~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux141~5 , u0|vga_text_mode_controller_0|game_board|Mux141~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~3 , u0|vga_text_mode_controller_0|game_board|Mux145~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux13~1 , u0|vga_text_mode_controller_0|game_board|Mux13~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add16~0 , u0|vga_text_mode_controller_0|game_board|Add16~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux144~3 , u0|vga_text_mode_controller_0|game_board|Mux144~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux144~4 , u0|vga_text_mode_controller_0|game_board|Mux144~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux144~0 , u0|vga_text_mode_controller_0|game_board|Mux144~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux144~1 , u0|vga_text_mode_controller_0|game_board|Mux144~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux144~2 , u0|vga_text_mode_controller_0|game_board|Mux144~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux144~5 , u0|vga_text_mode_controller_0|game_board|Mux144~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux143~2 , u0|vga_text_mode_controller_0|game_board|Mux143~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux143~0 , u0|vga_text_mode_controller_0|game_board|Mux143~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux143~1 , u0|vga_text_mode_controller_0|game_board|Mux143~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux143~3 , u0|vga_text_mode_controller_0|game_board|Mux143~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux143~4 , u0|vga_text_mode_controller_0|game_board|Mux143~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux143~5 , u0|vga_text_mode_controller_0|game_board|Mux143~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~11 , u0|vga_text_mode_controller_0|game_board|Mux145~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux128~3 , u0|vga_text_mode_controller_0|game_board|Mux128~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux128~4 , u0|vga_text_mode_controller_0|game_board|Mux128~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux128~0 , u0|vga_text_mode_controller_0|game_board|Mux128~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux128~1 , u0|vga_text_mode_controller_0|game_board|Mux128~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux128~2 , u0|vga_text_mode_controller_0|game_board|Mux128~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux128~5 , u0|vga_text_mode_controller_0|game_board|Mux128~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux127~2 , u0|vga_text_mode_controller_0|game_board|Mux127~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux127~0 , u0|vga_text_mode_controller_0|game_board|Mux127~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux127~1 , u0|vga_text_mode_controller_0|game_board|Mux127~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux127~3 , u0|vga_text_mode_controller_0|game_board|Mux127~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux127~4 , u0|vga_text_mode_controller_0|game_board|Mux127~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux127~5 , u0|vga_text_mode_controller_0|game_board|Mux127~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~9 , u0|vga_text_mode_controller_0|game_board|Mux145~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux120~3 , u0|vga_text_mode_controller_0|game_board|Mux120~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux120~4 , u0|vga_text_mode_controller_0|game_board|Mux120~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux120~0 , u0|vga_text_mode_controller_0|game_board|Mux120~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux120~1 , u0|vga_text_mode_controller_0|game_board|Mux120~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux120~2 , u0|vga_text_mode_controller_0|game_board|Mux120~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux120~5 , u0|vga_text_mode_controller_0|game_board|Mux120~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux119~2 , u0|vga_text_mode_controller_0|game_board|Mux119~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux119~0 , u0|vga_text_mode_controller_0|game_board|Mux119~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux119~1 , u0|vga_text_mode_controller_0|game_board|Mux119~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux119~3 , u0|vga_text_mode_controller_0|game_board|Mux119~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux119~4 , u0|vga_text_mode_controller_0|game_board|Mux119~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux119~5 , u0|vga_text_mode_controller_0|game_board|Mux119~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~10 , u0|vga_text_mode_controller_0|game_board|Mux145~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux13~10 , u0|vga_text_mode_controller_0|game_board|Mux13~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux135~2 , u0|vga_text_mode_controller_0|game_board|Mux135~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux135~3 , u0|vga_text_mode_controller_0|game_board|Mux135~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux135~4 , u0|vga_text_mode_controller_0|game_board|Mux135~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux135~0 , u0|vga_text_mode_controller_0|game_board|Mux135~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux135~1 , u0|vga_text_mode_controller_0|game_board|Mux135~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux135~5 , u0|vga_text_mode_controller_0|game_board|Mux135~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux136~3 , u0|vga_text_mode_controller_0|game_board|Mux136~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux136~4 , u0|vga_text_mode_controller_0|game_board|Mux136~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux136~0 , u0|vga_text_mode_controller_0|game_board|Mux136~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux136~1 , u0|vga_text_mode_controller_0|game_board|Mux136~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux136~2 , u0|vga_text_mode_controller_0|game_board|Mux136~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux136~5 , u0|vga_text_mode_controller_0|game_board|Mux136~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~8 , u0|vga_text_mode_controller_0|game_board|Mux145~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux13~11 , u0|vga_text_mode_controller_0|game_board|Mux13~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux132~3 , u0|vga_text_mode_controller_0|game_board|Mux132~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux132~4 , u0|vga_text_mode_controller_0|game_board|Mux132~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux132~0 , u0|vga_text_mode_controller_0|game_board|Mux132~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux132~1 , u0|vga_text_mode_controller_0|game_board|Mux132~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux132~2 , u0|vga_text_mode_controller_0|game_board|Mux132~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux132~5 , u0|vga_text_mode_controller_0|game_board|Mux132~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux131~2 , u0|vga_text_mode_controller_0|game_board|Mux131~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux131~3 , u0|vga_text_mode_controller_0|game_board|Mux131~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux131~4 , u0|vga_text_mode_controller_0|game_board|Mux131~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux131~0 , u0|vga_text_mode_controller_0|game_board|Mux131~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux131~1 , u0|vga_text_mode_controller_0|game_board|Mux131~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux131~5 , u0|vga_text_mode_controller_0|game_board|Mux131~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~4 , u0|vga_text_mode_controller_0|game_board|Mux145~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux140~3 , u0|vga_text_mode_controller_0|game_board|Mux140~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux140~4 , u0|vga_text_mode_controller_0|game_board|Mux140~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux140~0 , u0|vga_text_mode_controller_0|game_board|Mux140~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux140~1 , u0|vga_text_mode_controller_0|game_board|Mux140~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux140~2 , u0|vga_text_mode_controller_0|game_board|Mux140~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux140~5 , u0|vga_text_mode_controller_0|game_board|Mux140~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux139~3 , u0|vga_text_mode_controller_0|game_board|Mux139~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux139~4 , u0|vga_text_mode_controller_0|game_board|Mux139~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux139~0 , u0|vga_text_mode_controller_0|game_board|Mux139~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux139~1 , u0|vga_text_mode_controller_0|game_board|Mux139~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux139~2 , u0|vga_text_mode_controller_0|game_board|Mux139~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux139~5 , u0|vga_text_mode_controller_0|game_board|Mux139~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~7 , u0|vga_text_mode_controller_0|game_board|Mux145~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux123~0 , u0|vga_text_mode_controller_0|game_board|Mux123~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux123~1 , u0|vga_text_mode_controller_0|game_board|Mux123~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux123~2 , u0|vga_text_mode_controller_0|game_board|Mux123~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux123~3 , u0|vga_text_mode_controller_0|game_board|Mux123~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux123~4 , u0|vga_text_mode_controller_0|game_board|Mux123~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux123~5 , u0|vga_text_mode_controller_0|game_board|Mux123~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux124~3 , u0|vga_text_mode_controller_0|game_board|Mux124~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux124~4 , u0|vga_text_mode_controller_0|game_board|Mux124~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux124~0 , u0|vga_text_mode_controller_0|game_board|Mux124~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux124~1 , u0|vga_text_mode_controller_0|game_board|Mux124~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux124~2 , u0|vga_text_mode_controller_0|game_board|Mux124~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux124~5 , u0|vga_text_mode_controller_0|game_board|Mux124~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~5 , u0|vga_text_mode_controller_0|game_board|Mux145~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux116~3 , u0|vga_text_mode_controller_0|game_board|Mux116~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux116~4 , u0|vga_text_mode_controller_0|game_board|Mux116~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux116~0 , u0|vga_text_mode_controller_0|game_board|Mux116~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux116~1 , u0|vga_text_mode_controller_0|game_board|Mux116~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux116~2 , u0|vga_text_mode_controller_0|game_board|Mux116~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux116~5 , u0|vga_text_mode_controller_0|game_board|Mux116~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux115~1 , u0|vga_text_mode_controller_0|game_board|Mux115~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux115~2 , u0|vga_text_mode_controller_0|game_board|Mux115~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux115~4 , u0|vga_text_mode_controller_0|game_board|Mux115~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux115~5 , u0|vga_text_mode_controller_0|game_board|Mux115~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux115~3 , u0|vga_text_mode_controller_0|game_board|Mux115~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux115~6 , u0|vga_text_mode_controller_0|game_board|Mux115~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~6 , u0|vga_text_mode_controller_0|game_board|Mux145~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux13~7 , u0|vga_text_mode_controller_0|game_board|Mux13~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux13~8 , u0|vga_text_mode_controller_0|game_board|Mux13~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux137~3 , u0|vga_text_mode_controller_0|game_board|Mux137~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux137~4 , u0|vga_text_mode_controller_0|game_board|Mux137~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux137~0 , u0|vga_text_mode_controller_0|game_board|Mux137~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux137~1 , u0|vga_text_mode_controller_0|game_board|Mux137~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux137~2 , u0|vga_text_mode_controller_0|game_board|Mux137~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux137~5 , u0|vga_text_mode_controller_0|game_board|Mux137~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux138~3 , u0|vga_text_mode_controller_0|game_board|Mux138~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux138~4 , u0|vga_text_mode_controller_0|game_board|Mux138~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux138~0 , u0|vga_text_mode_controller_0|game_board|Mux138~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux138~1 , u0|vga_text_mode_controller_0|game_board|Mux138~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux138~2 , u0|vga_text_mode_controller_0|game_board|Mux138~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux138~5 , u0|vga_text_mode_controller_0|game_board|Mux138~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux13~2 , u0|vga_text_mode_controller_0|game_board|Mux13~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux130~3 , u0|vga_text_mode_controller_0|game_board|Mux130~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux130~4 , u0|vga_text_mode_controller_0|game_board|Mux130~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux130~0 , u0|vga_text_mode_controller_0|game_board|Mux130~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux130~1 , u0|vga_text_mode_controller_0|game_board|Mux130~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux130~2 , u0|vga_text_mode_controller_0|game_board|Mux130~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux130~5 , u0|vga_text_mode_controller_0|game_board|Mux130~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux129~3 , u0|vga_text_mode_controller_0|game_board|Mux129~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux129~4 , u0|vga_text_mode_controller_0|game_board|Mux129~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux129~0 , u0|vga_text_mode_controller_0|game_board|Mux129~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux129~1 , u0|vga_text_mode_controller_0|game_board|Mux129~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux129~2 , u0|vga_text_mode_controller_0|game_board|Mux129~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux129~5 , u0|vga_text_mode_controller_0|game_board|Mux129~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux13~3 , u0|vga_text_mode_controller_0|game_board|Mux13~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux13~4 , u0|vga_text_mode_controller_0|game_board|Mux13~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux121~0 , u0|vga_text_mode_controller_0|game_board|Mux121~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux121~1 , u0|vga_text_mode_controller_0|game_board|Mux121~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux121~3 , u0|vga_text_mode_controller_0|game_board|Mux121~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux121~4 , u0|vga_text_mode_controller_0|game_board|Mux121~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux121~2 , u0|vga_text_mode_controller_0|game_board|Mux121~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux121~5 , u0|vga_text_mode_controller_0|game_board|Mux121~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux122~3 , u0|vga_text_mode_controller_0|game_board|Mux122~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux122~4 , u0|vga_text_mode_controller_0|game_board|Mux122~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux122~0 , u0|vga_text_mode_controller_0|game_board|Mux122~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux122~1 , u0|vga_text_mode_controller_0|game_board|Mux122~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux122~2 , u0|vga_text_mode_controller_0|game_board|Mux122~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux122~5 , u0|vga_text_mode_controller_0|game_board|Mux122~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux13~5 , u0|vga_text_mode_controller_0|game_board|Mux13~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux13~6 , u0|vga_text_mode_controller_0|game_board|Mux13~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux13~9 , u0|vga_text_mode_controller_0|game_board|Mux13~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux13~12 , u0|vga_text_mode_controller_0|game_board|Mux13~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[4][3]~10 , u0|vga_text_mode_controller_0|game_board|board_data_slice[4][3]~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[2][3]~12 , u0|vga_text_mode_controller_0|game_board|board_data_slice[2][3]~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~2 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~37 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~37, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~8 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~9 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~11 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~10 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux26~1 , u0|vga_text_mode_controller_0|game_board|Mux26~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux26~0 , u0|vga_text_mode_controller_0|game_board|Mux26~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux26~2 , u0|vga_text_mode_controller_0|game_board|Mux26~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux26~3 , u0|vga_text_mode_controller_0|game_board|Mux26~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux27~0 , u0|vga_text_mode_controller_0|game_board|Mux27~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux27~1 , u0|vga_text_mode_controller_0|game_board|Mux27~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux27~2 , u0|vga_text_mode_controller_0|game_board|Mux27~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux27~3 , u0|vga_text_mode_controller_0|game_board|Mux27~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~10 , u0|vga_text_mode_controller_0|game_board|Mux52~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux43~0 , u0|vga_text_mode_controller_0|game_board|Mux43~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux43~1 , u0|vga_text_mode_controller_0|game_board|Mux43~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux43~2 , u0|vga_text_mode_controller_0|game_board|Mux43~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux42~0 , u0|vga_text_mode_controller_0|game_board|Mux42~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux42~1 , u0|vga_text_mode_controller_0|game_board|Mux42~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux42~2 , u0|vga_text_mode_controller_0|game_board|Mux42~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~9 , u0|vga_text_mode_controller_0|game_board|Mux52~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux10~9 , u0|vga_text_mode_controller_0|game_board|Mux10~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux35~0 , u0|vga_text_mode_controller_0|game_board|Mux35~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux35~1 , u0|vga_text_mode_controller_0|game_board|Mux35~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux35~2 , u0|vga_text_mode_controller_0|game_board|Mux35~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux35~3 , u0|vga_text_mode_controller_0|game_board|Mux35~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux34~1 , u0|vga_text_mode_controller_0|game_board|Mux34~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux34~0 , u0|vga_text_mode_controller_0|game_board|Mux34~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux34~2 , u0|vga_text_mode_controller_0|game_board|Mux34~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux34~3 , u0|vga_text_mode_controller_0|game_board|Mux34~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~8 , u0|vga_text_mode_controller_0|game_board|Mux52~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux50~0 , u0|vga_text_mode_controller_0|game_board|Mux50~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux50~1 , u0|vga_text_mode_controller_0|game_board|Mux50~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux50~2 , u0|vga_text_mode_controller_0|game_board|Mux50~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux51~0 , u0|vga_text_mode_controller_0|game_board|Mux51~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux51~1 , u0|vga_text_mode_controller_0|game_board|Mux51~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux51~2 , u0|vga_text_mode_controller_0|game_board|Mux51~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~11 , u0|vga_text_mode_controller_0|game_board|Mux52~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux10~10 , u0|vga_text_mode_controller_0|game_board|Mux10~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux32~1 , u0|vga_text_mode_controller_0|game_board|Mux32~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux32~0 , u0|vga_text_mode_controller_0|game_board|Mux32~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux32~2 , u0|vga_text_mode_controller_0|game_board|Mux32~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux32~3 , u0|vga_text_mode_controller_0|game_board|Mux32~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux33~1 , u0|vga_text_mode_controller_0|game_board|Mux33~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux33~0 , u0|vga_text_mode_controller_0|game_board|Mux33~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux33~2 , u0|vga_text_mode_controller_0|game_board|Mux33~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux33~3 , u0|vga_text_mode_controller_0|game_board|Mux33~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~0 , u0|vga_text_mode_controller_0|game_board|Mux52~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux25~0 , u0|vga_text_mode_controller_0|game_board|Mux25~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux25~1 , u0|vga_text_mode_controller_0|game_board|Mux25~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux25~2 , u0|vga_text_mode_controller_0|game_board|Mux25~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux25~3 , u0|vga_text_mode_controller_0|game_board|Mux25~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux24~0 , u0|vga_text_mode_controller_0|game_board|Mux24~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux24~1 , u0|vga_text_mode_controller_0|game_board|Mux24~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux24~2 , u0|vga_text_mode_controller_0|game_board|Mux24~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux24~3 , u0|vga_text_mode_controller_0|game_board|Mux24~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~2 , u0|vga_text_mode_controller_0|game_board|Mux52~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux41~0 , u0|vga_text_mode_controller_0|game_board|Mux41~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux41~1 , u0|vga_text_mode_controller_0|game_board|Mux41~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux41~2 , u0|vga_text_mode_controller_0|game_board|Mux41~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux40~0 , u0|vga_text_mode_controller_0|game_board|Mux40~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux40~1 , u0|vga_text_mode_controller_0|game_board|Mux40~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux40~2 , u0|vga_text_mode_controller_0|game_board|Mux40~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~1 , u0|vga_text_mode_controller_0|game_board|Mux52~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux10~0 , u0|vga_text_mode_controller_0|game_board|Mux10~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux49~0 , u0|vga_text_mode_controller_0|game_board|Mux49~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux49~1 , u0|vga_text_mode_controller_0|game_board|Mux49~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux49~2 , u0|vga_text_mode_controller_0|game_board|Mux49~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux48~0 , u0|vga_text_mode_controller_0|game_board|Mux48~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux48~1 , u0|vga_text_mode_controller_0|game_board|Mux48~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux48~2 , u0|vga_text_mode_controller_0|game_board|Mux48~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~3 , u0|vga_text_mode_controller_0|game_board|Mux52~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux10~1 , u0|vga_text_mode_controller_0|game_board|Mux10~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux22~0 , u0|vga_text_mode_controller_0|game_board|Mux22~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux22~1 , u0|vga_text_mode_controller_0|game_board|Mux22~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux22~2 , u0|vga_text_mode_controller_0|game_board|Mux22~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux23~0 , u0|vga_text_mode_controller_0|game_board|Mux23~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux23~1 , u0|vga_text_mode_controller_0|game_board|Mux23~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux23~2 , u0|vga_text_mode_controller_0|game_board|Mux23~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~6 , u0|vga_text_mode_controller_0|game_board|Mux52~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux30~0 , u0|vga_text_mode_controller_0|game_board|Mux30~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux30~1 , u0|vga_text_mode_controller_0|game_board|Mux30~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux30~2 , u0|vga_text_mode_controller_0|game_board|Mux30~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux31~0 , u0|vga_text_mode_controller_0|game_board|Mux31~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux31~1 , u0|vga_text_mode_controller_0|game_board|Mux31~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux31~2 , u0|vga_text_mode_controller_0|game_board|Mux31~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~5 , u0|vga_text_mode_controller_0|game_board|Mux52~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux10~6 , u0|vga_text_mode_controller_0|game_board|Mux10~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux39~0 , u0|vga_text_mode_controller_0|game_board|Mux39~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux39~1 , u0|vga_text_mode_controller_0|game_board|Mux39~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux39~2 , u0|vga_text_mode_controller_0|game_board|Mux39~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux39~3 , u0|vga_text_mode_controller_0|game_board|Mux39~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux38~0 , u0|vga_text_mode_controller_0|game_board|Mux38~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux38~1 , u0|vga_text_mode_controller_0|game_board|Mux38~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux38~2 , u0|vga_text_mode_controller_0|game_board|Mux38~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux38~3 , u0|vga_text_mode_controller_0|game_board|Mux38~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~4 , u0|vga_text_mode_controller_0|game_board|Mux52~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux46~1 , u0|vga_text_mode_controller_0|game_board|Mux46~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux46~0 , u0|vga_text_mode_controller_0|game_board|Mux46~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux46~2 , u0|vga_text_mode_controller_0|game_board|Mux46~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux46~3 , u0|vga_text_mode_controller_0|game_board|Mux46~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux47~0 , u0|vga_text_mode_controller_0|game_board|Mux47~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux47~1 , u0|vga_text_mode_controller_0|game_board|Mux47~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux47~2 , u0|vga_text_mode_controller_0|game_board|Mux47~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux47~3 , u0|vga_text_mode_controller_0|game_board|Mux47~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~7 , u0|vga_text_mode_controller_0|game_board|Mux52~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux10~7 , u0|vga_text_mode_controller_0|game_board|Mux10~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux28~0 , u0|vga_text_mode_controller_0|game_board|Mux28~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux28~1 , u0|vga_text_mode_controller_0|game_board|Mux28~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux28~2 , u0|vga_text_mode_controller_0|game_board|Mux28~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux28~3 , u0|vga_text_mode_controller_0|game_board|Mux28~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux36~0 , u0|vga_text_mode_controller_0|game_board|Mux36~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux36~1 , u0|vga_text_mode_controller_0|game_board|Mux36~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux36~2 , u0|vga_text_mode_controller_0|game_board|Mux36~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux37~0 , u0|vga_text_mode_controller_0|game_board|Mux37~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux37~1 , u0|vga_text_mode_controller_0|game_board|Mux37~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux37~2 , u0|vga_text_mode_controller_0|game_board|Mux37~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux10~2 , u0|vga_text_mode_controller_0|game_board|Mux10~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux45~0 , u0|vga_text_mode_controller_0|game_board|Mux45~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux45~1 , u0|vga_text_mode_controller_0|game_board|Mux45~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux45~2 , u0|vga_text_mode_controller_0|game_board|Mux45~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux29~1 , u0|vga_text_mode_controller_0|game_board|Mux29~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux29~0 , u0|vga_text_mode_controller_0|game_board|Mux29~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux29~2 , u0|vga_text_mode_controller_0|game_board|Mux29~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux29~3 , u0|vga_text_mode_controller_0|game_board|Mux29~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux10~3 , u0|vga_text_mode_controller_0|game_board|Mux10~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux10~4 , u0|vga_text_mode_controller_0|game_board|Mux10~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux44~0 , u0|vga_text_mode_controller_0|game_board|Mux44~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux44~1 , u0|vga_text_mode_controller_0|game_board|Mux44~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux44~2 , u0|vga_text_mode_controller_0|game_board|Mux44~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux10~5 , u0|vga_text_mode_controller_0|game_board|Mux10~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux10~8 , u0|vga_text_mode_controller_0|game_board|Mux10~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux10~11 , u0|vga_text_mode_controller_0|game_board|Mux10~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~13 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~12 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~16 , u0|vga_text_mode_controller_0|game_board|Mux52~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~17 , u0|vga_text_mode_controller_0|game_board|Mux52~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~14 , u0|vga_text_mode_controller_0|game_board|Mux52~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~15 , u0|vga_text_mode_controller_0|game_board|Mux52~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~18 , u0|vga_text_mode_controller_0|game_board|Mux52~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~20 , u0|vga_text_mode_controller_0|game_board|Mux52~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~21 , u0|vga_text_mode_controller_0|game_board|Mux52~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~19 , u0|vga_text_mode_controller_0|game_board|Mux52~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~22 , u0|vga_text_mode_controller_0|game_board|Mux52~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~12 , u0|vga_text_mode_controller_0|game_board|Mux52~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~13 , u0|vga_text_mode_controller_0|game_board|Mux52~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux52~23 , u0|vga_text_mode_controller_0|game_board|Mux52~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~14 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~15 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~16 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~20 , u0|vga_text_mode_controller_0|game_board|Mux145~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~19 , u0|vga_text_mode_controller_0|game_board|Mux145~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~21 , u0|vga_text_mode_controller_0|game_board|Mux145~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~22 , u0|vga_text_mode_controller_0|game_board|Mux145~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~18 , u0|vga_text_mode_controller_0|game_board|Mux145~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~23 , u0|vga_text_mode_controller_0|game_board|Mux145~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~16 , u0|vga_text_mode_controller_0|game_board|Mux145~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~13 , u0|vga_text_mode_controller_0|game_board|Mux145~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~14 , u0|vga_text_mode_controller_0|game_board|Mux145~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~15 , u0|vga_text_mode_controller_0|game_board|Mux145~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~12 , u0|vga_text_mode_controller_0|game_board|Mux145~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux145~17 , u0|vga_text_mode_controller_0|game_board|Mux145~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[4][3]~23 , u0|vga_text_mode_controller_0|game_board|board_data_slice[4][3]~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[4][3]~24 , u0|vga_text_mode_controller_0|game_board|board_data_slice[4][3]~24, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[4][2]~21 , u0|vga_text_mode_controller_0|game_board|board_data_slice[4][2]~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux12~2 , u0|vga_text_mode_controller_0|game_board|Mux12~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~9 , u0|vga_text_mode_controller_0|game_board|Mux114~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~21 , u0|vga_text_mode_controller_0|game_board|Mux114~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~3 , u0|vga_text_mode_controller_0|game_board|Mux114~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~13 , u0|vga_text_mode_controller_0|game_board|Mux114~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~22 , u0|vga_text_mode_controller_0|game_board|Mux114~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~23 , u0|vga_text_mode_controller_0|game_board|Mux114~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~4 , u0|vga_text_mode_controller_0|game_board|Mux114~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux12~3 , u0|vga_text_mode_controller_0|game_board|Mux12~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~24 , u0|vga_text_mode_controller_0|game_board|Mux114~24, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~11 , u0|vga_text_mode_controller_0|game_board|Mux114~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~1 , u0|vga_text_mode_controller_0|game_board|Mux114~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~20 , u0|vga_text_mode_controller_0|game_board|Mux114~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~25 , u0|vga_text_mode_controller_0|game_board|Mux114~25, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~6 , u0|vga_text_mode_controller_0|game_board|Mux114~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~7 , u0|vga_text_mode_controller_0|game_board|Mux114~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~16 , u0|vga_text_mode_controller_0|game_board|Mux114~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~5 , u0|vga_text_mode_controller_0|game_board|Mux114~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux12~5 , u0|vga_text_mode_controller_0|game_board|Mux12~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~17 , u0|vga_text_mode_controller_0|game_board|Mux114~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~18 , u0|vga_text_mode_controller_0|game_board|Mux114~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~10 , u0|vga_text_mode_controller_0|game_board|Mux114~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~0 , u0|vga_text_mode_controller_0|game_board|Mux114~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~15 , u0|vga_text_mode_controller_0|game_board|Mux114~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~2 , u0|vga_text_mode_controller_0|game_board|Mux114~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~12 , u0|vga_text_mode_controller_0|game_board|Mux114~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~14 , u0|vga_text_mode_controller_0|game_board|Mux114~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~19 , u0|vga_text_mode_controller_0|game_board|Mux114~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[4][2]~22 , u0|vga_text_mode_controller_0|game_board|board_data_slice[4][2]~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~17 , u0|vga_text_mode_controller_0|game_board|Mux4~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~18 , u0|vga_text_mode_controller_0|game_board|Mux4~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~14 , u0|vga_text_mode_controller_0|game_board|Mux4~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~15 , u0|vga_text_mode_controller_0|game_board|Mux4~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~20 , u0|vga_text_mode_controller_0|game_board|Mux4~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~16 , u0|vga_text_mode_controller_0|game_board|Mux4~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~12 , u0|vga_text_mode_controller_0|game_board|Mux4~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~13 , u0|vga_text_mode_controller_0|game_board|Mux4~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~19 , u0|vga_text_mode_controller_0|game_board|Mux4~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~2 , u0|vga_text_mode_controller_0|game_board|collision~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~5 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add19~1 , u0|vga_text_mode_controller_0|game_board|Add19~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add19~2 , u0|vga_text_mode_controller_0|game_board|Add19~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add18~2 , u0|vga_text_mode_controller_0|game_board|Add18~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add18~1 , u0|vga_text_mode_controller_0|game_board|Add18~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~10 , u0|vga_text_mode_controller_0|game_board|Mux16~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~11 , u0|vga_text_mode_controller_0|game_board|Mux16~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add19~0 , u0|vga_text_mode_controller_0|game_board|Add19~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~12 , u0|vga_text_mode_controller_0|game_board|Mux16~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~13 , u0|vga_text_mode_controller_0|game_board|Mux16~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~14 , u0|vga_text_mode_controller_0|game_board|Mux16~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~15 , u0|vga_text_mode_controller_0|game_board|Mux16~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~16 , u0|vga_text_mode_controller_0|game_board|Mux16~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~17 , u0|vga_text_mode_controller_0|game_board|Mux16~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~18 , u0|vga_text_mode_controller_0|game_board|Mux16~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~19 , u0|vga_text_mode_controller_0|game_board|Mux16~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~4 , u0|vga_text_mode_controller_0|game_board|Mux16~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~5 , u0|vga_text_mode_controller_0|game_board|Mux16~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~20 , u0|vga_text_mode_controller_0|game_board|Mux16~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~6 , u0|vga_text_mode_controller_0|game_board|Mux16~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~2 , u0|vga_text_mode_controller_0|game_board|Mux16~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~3 , u0|vga_text_mode_controller_0|game_board|Mux16~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~7 , u0|vga_text_mode_controller_0|game_board|Mux16~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~8 , u0|vga_text_mode_controller_0|game_board|Mux16~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux16~9 , u0|vga_text_mode_controller_0|game_board|Mux16~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~6 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~7 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~12 , u0|vga_text_mode_controller_0|game_board|Mux17~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~13 , u0|vga_text_mode_controller_0|game_board|Mux17~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~14 , u0|vga_text_mode_controller_0|game_board|Mux17~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~15 , u0|vga_text_mode_controller_0|game_board|Mux17~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~20 , u0|vga_text_mode_controller_0|game_board|Mux17~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~16 , u0|vga_text_mode_controller_0|game_board|Mux17~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~17 , u0|vga_text_mode_controller_0|game_board|Mux17~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~18 , u0|vga_text_mode_controller_0|game_board|Mux17~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~19 , u0|vga_text_mode_controller_0|game_board|Mux17~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~6 , u0|vga_text_mode_controller_0|game_board|Mux17~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~7 , u0|vga_text_mode_controller_0|game_board|Mux17~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~4 , u0|vga_text_mode_controller_0|game_board|Mux17~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~5 , u0|vga_text_mode_controller_0|game_board|Mux17~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~8 , u0|vga_text_mode_controller_0|game_board|Mux17~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~9 , u0|vga_text_mode_controller_0|game_board|Mux17~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~10 , u0|vga_text_mode_controller_0|game_board|Mux17~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~2 , u0|vga_text_mode_controller_0|game_board|Mux17~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~3 , u0|vga_text_mode_controller_0|game_board|Mux17~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux17~11 , u0|vga_text_mode_controller_0|game_board|Mux17~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[3][1]~32 , u0|vga_text_mode_controller_0|game_board|board_data_slice[3][1]~32, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~3 , u0|vga_text_mode_controller_0|game_board|collision~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~9 , u0|vga_text_mode_controller_0|game_board|Mux7~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~10 , u0|vga_text_mode_controller_0|game_board|Mux7~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~4 , u0|vga_text_mode_controller_0|game_board|Mux7~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~5 , u0|vga_text_mode_controller_0|game_board|Mux7~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~6 , u0|vga_text_mode_controller_0|game_board|Mux7~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~7 , u0|vga_text_mode_controller_0|game_board|Mux7~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~8 , u0|vga_text_mode_controller_0|game_board|Mux7~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~2 , u0|vga_text_mode_controller_0|game_board|Mux7~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~3 , u0|vga_text_mode_controller_0|game_board|Mux7~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~11 , u0|vga_text_mode_controller_0|game_board|Mux7~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~12 , u0|vga_text_mode_controller_0|game_board|Mux7~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~18 , u0|vga_text_mode_controller_0|game_board|Mux7~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~19 , u0|vga_text_mode_controller_0|game_board|Mux7~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~13 , u0|vga_text_mode_controller_0|game_board|Mux7~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~14 , u0|vga_text_mode_controller_0|game_board|Mux7~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~21 , u0|vga_text_mode_controller_0|game_board|Mux7~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~15 , u0|vga_text_mode_controller_0|game_board|Mux7~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~16 , u0|vga_text_mode_controller_0|game_board|Mux7~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~17 , u0|vga_text_mode_controller_0|game_board|Mux7~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux7~20 , u0|vga_text_mode_controller_0|game_board|Mux7~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|LessThan144~1 , u0|vga_text_mode_controller_0|game_board|LessThan144~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[1][3]~20 , u0|vga_text_mode_controller_0|game_board|board_data_slice[1][3]~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~0 , u0|vga_text_mode_controller_0|game_board|collision~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add16~1 , u0|vga_text_mode_controller_0|game_board|Add16~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux11~1 , u0|vga_text_mode_controller_0|game_board|Mux11~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux11~2 , u0|vga_text_mode_controller_0|game_board|Mux11~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux11~9 , u0|vga_text_mode_controller_0|game_board|Mux11~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux11~10 , u0|vga_text_mode_controller_0|game_board|Mux11~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux11~5 , u0|vga_text_mode_controller_0|game_board|Mux11~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux11~6 , u0|vga_text_mode_controller_0|game_board|Mux11~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux11~7 , u0|vga_text_mode_controller_0|game_board|Mux11~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux83~25 , u0|vga_text_mode_controller_0|game_board|Mux83~25, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux11~3 , u0|vga_text_mode_controller_0|game_board|Mux11~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux11~4 , u0|vga_text_mode_controller_0|game_board|Mux11~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux11~8 , u0|vga_text_mode_controller_0|game_board|Mux11~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux11~11 , u0|vga_text_mode_controller_0|game_board|Mux11~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[2][1]~19 , u0|vga_text_mode_controller_0|game_board|board_data_slice[2][1]~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~6 , u0|vga_text_mode_controller_0|game_board|Mux4~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~7 , u0|vga_text_mode_controller_0|game_board|Mux4~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~4 , u0|vga_text_mode_controller_0|game_board|Mux4~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~5 , u0|vga_text_mode_controller_0|game_board|Mux4~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~8 , u0|vga_text_mode_controller_0|game_board|Mux4~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~9 , u0|vga_text_mode_controller_0|game_board|Mux4~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~10 , u0|vga_text_mode_controller_0|game_board|Mux4~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~2 , u0|vga_text_mode_controller_0|game_board|Mux4~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~3 , u0|vga_text_mode_controller_0|game_board|Mux4~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux4~11 , u0|vga_text_mode_controller_0|game_board|Mux4~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~1 , u0|vga_text_mode_controller_0|game_board|collision~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~4 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~17 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux12~10 , u0|vga_text_mode_controller_0|game_board|Mux12~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux12~11 , u0|vga_text_mode_controller_0|game_board|Mux12~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux12~4 , u0|vga_text_mode_controller_0|game_board|Mux12~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux12~6 , u0|vga_text_mode_controller_0|game_board|Mux12~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux114~8 , u0|vga_text_mode_controller_0|game_board|Mux114~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux12~7 , u0|vga_text_mode_controller_0|game_board|Mux12~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux12~8 , u0|vga_text_mode_controller_0|game_board|Mux12~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux12~9 , u0|vga_text_mode_controller_0|game_board|Mux12~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux12~0 , u0|vga_text_mode_controller_0|game_board|Mux12~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux12~1 , u0|vga_text_mode_controller_0|game_board|Mux12~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux12~12 , u0|vga_text_mode_controller_0|game_board|Mux12~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[2][2]~8 , u0|vga_text_mode_controller_0|game_board|board_data_slice[2][2]~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~2 , u0|vga_text_mode_controller_0|game_board|sandboxUD~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~17 , u0|vga_text_mode_controller_0|game_board|Mux19~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~18 , u0|vga_text_mode_controller_0|game_board|Mux19~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~10 , u0|vga_text_mode_controller_0|game_board|Mux19~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~11 , u0|vga_text_mode_controller_0|game_board|Mux19~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~14 , u0|vga_text_mode_controller_0|game_board|Mux19~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~15 , u0|vga_text_mode_controller_0|game_board|Mux19~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~12 , u0|vga_text_mode_controller_0|game_board|Mux19~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~13 , u0|vga_text_mode_controller_0|game_board|Mux19~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~16 , u0|vga_text_mode_controller_0|game_board|Mux19~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~19 , u0|vga_text_mode_controller_0|game_board|Mux19~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~20 , u0|vga_text_mode_controller_0|game_board|Mux19~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~4 , u0|vga_text_mode_controller_0|game_board|Mux19~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~5 , u0|vga_text_mode_controller_0|game_board|Mux19~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~6 , u0|vga_text_mode_controller_0|game_board|Mux19~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~7 , u0|vga_text_mode_controller_0|game_board|Mux19~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~8 , u0|vga_text_mode_controller_0|game_board|Mux19~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~2 , u0|vga_text_mode_controller_0|game_board|Mux19~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~3 , u0|vga_text_mode_controller_0|game_board|Mux19~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux19~9 , u0|vga_text_mode_controller_0|game_board|Mux19~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[3][3]~9 , u0|vga_text_mode_controller_0|game_board|board_data_slice[3][3]~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[3][3]~11 , u0|vga_text_mode_controller_0|game_board|board_data_slice[3][3]~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~3 , u0|vga_text_mode_controller_0|game_board|sandboxUD~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~18 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|LessThan150~0 , u0|vga_text_mode_controller_0|game_board|LessThan150~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~26 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~26, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add32~0 , u0|vga_text_mode_controller_0|game_board|Add32~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux202~4 , u0|vga_text_mode_controller_0|game_board|Mux202~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux186~4 , u0|vga_text_mode_controller_0|game_board|Mux186~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux186~5 , u0|vga_text_mode_controller_0|game_board|Mux186~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux185~4 , u0|vga_text_mode_controller_0|game_board|Mux185~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux185~5 , u0|vga_text_mode_controller_0|game_board|Mux185~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux184~4 , u0|vga_text_mode_controller_0|game_board|Mux184~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux184~5 , u0|vga_text_mode_controller_0|game_board|Mux184~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux183~4 , u0|vga_text_mode_controller_0|game_board|Mux183~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux183~5 , u0|vga_text_mode_controller_0|game_board|Mux183~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~2 , u0|vga_text_mode_controller_0|game_board|Mux21~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~3 , u0|vga_text_mode_controller_0|game_board|Mux21~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux188~4 , u0|vga_text_mode_controller_0|game_board|Mux188~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux188~5 , u0|vga_text_mode_controller_0|game_board|Mux188~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux187~4 , u0|vga_text_mode_controller_0|game_board|Mux187~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux187~5 , u0|vga_text_mode_controller_0|game_board|Mux187~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~7 , u0|vga_text_mode_controller_0|game_board|Mux21~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux190~4 , u0|vga_text_mode_controller_0|game_board|Mux190~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux190~5 , u0|vga_text_mode_controller_0|game_board|Mux190~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux189~4 , u0|vga_text_mode_controller_0|game_board|Mux189~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux189~5 , u0|vga_text_mode_controller_0|game_board|Mux189~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~8 , u0|vga_text_mode_controller_0|game_board|Mux21~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux177~4 , u0|vga_text_mode_controller_0|game_board|Mux177~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux177~5 , u0|vga_text_mode_controller_0|game_board|Mux177~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux178~4 , u0|vga_text_mode_controller_0|game_board|Mux178~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux178~5 , u0|vga_text_mode_controller_0|game_board|Mux178~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~20 , u0|vga_text_mode_controller_0|game_board|Mux21~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux180~4 , u0|vga_text_mode_controller_0|game_board|Mux180~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux180~5 , u0|vga_text_mode_controller_0|game_board|Mux180~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux179~4 , u0|vga_text_mode_controller_0|game_board|Mux179~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux179~5 , u0|vga_text_mode_controller_0|game_board|Mux179~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~4 , u0|vga_text_mode_controller_0|game_board|Mux21~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux181~4 , u0|vga_text_mode_controller_0|game_board|Mux181~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux181~5 , u0|vga_text_mode_controller_0|game_board|Mux181~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux182~4 , u0|vga_text_mode_controller_0|game_board|Mux182~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux182~5 , u0|vga_text_mode_controller_0|game_board|Mux182~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~5 , u0|vga_text_mode_controller_0|game_board|Mux21~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~6 , u0|vga_text_mode_controller_0|game_board|Mux21~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~9 , u0|vga_text_mode_controller_0|game_board|Mux21~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux196~4 , u0|vga_text_mode_controller_0|game_board|Mux196~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux196~5 , u0|vga_text_mode_controller_0|game_board|Mux196~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux192~4 , u0|vga_text_mode_controller_0|game_board|Mux192~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux192~5 , u0|vga_text_mode_controller_0|game_board|Mux192~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~14 , u0|vga_text_mode_controller_0|game_board|Mux21~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux204~4 , u0|vga_text_mode_controller_0|game_board|Mux204~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux204~5 , u0|vga_text_mode_controller_0|game_board|Mux204~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux200~4 , u0|vga_text_mode_controller_0|game_board|Mux200~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux200~5 , u0|vga_text_mode_controller_0|game_board|Mux200~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~15 , u0|vga_text_mode_controller_0|game_board|Mux21~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux203~4 , u0|vga_text_mode_controller_0|game_board|Mux203~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux203~5 , u0|vga_text_mode_controller_0|game_board|Mux203~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux199~4 , u0|vga_text_mode_controller_0|game_board|Mux199~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux199~5 , u0|vga_text_mode_controller_0|game_board|Mux199~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux191~4 , u0|vga_text_mode_controller_0|game_board|Mux191~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux191~5 , u0|vga_text_mode_controller_0|game_board|Mux191~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux195~4 , u0|vga_text_mode_controller_0|game_board|Mux195~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux195~5 , u0|vga_text_mode_controller_0|game_board|Mux195~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~12 , u0|vga_text_mode_controller_0|game_board|Mux21~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~13 , u0|vga_text_mode_controller_0|game_board|Mux21~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~16 , u0|vga_text_mode_controller_0|game_board|Mux21~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux198~4 , u0|vga_text_mode_controller_0|game_board|Mux198~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux198~5 , u0|vga_text_mode_controller_0|game_board|Mux198~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux206~4 , u0|vga_text_mode_controller_0|game_board|Mux206~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux206~5 , u0|vga_text_mode_controller_0|game_board|Mux206~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux194~4 , u0|vga_text_mode_controller_0|game_board|Mux194~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux194~5 , u0|vga_text_mode_controller_0|game_board|Mux194~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux202~5 , u0|vga_text_mode_controller_0|game_board|Mux202~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux202~6 , u0|vga_text_mode_controller_0|game_board|Mux202~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~17 , u0|vga_text_mode_controller_0|game_board|Mux21~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~18 , u0|vga_text_mode_controller_0|game_board|Mux21~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux201~4 , u0|vga_text_mode_controller_0|game_board|Mux201~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux201~5 , u0|vga_text_mode_controller_0|game_board|Mux201~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux193~4 , u0|vga_text_mode_controller_0|game_board|Mux193~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux193~5 , u0|vga_text_mode_controller_0|game_board|Mux193~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~10 , u0|vga_text_mode_controller_0|game_board|Mux21~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux197~4 , u0|vga_text_mode_controller_0|game_board|Mux197~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux197~5 , u0|vga_text_mode_controller_0|game_board|Mux197~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux205~4 , u0|vga_text_mode_controller_0|game_board|Mux205~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux205~5 , u0|vga_text_mode_controller_0|game_board|Mux205~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~11 , u0|vga_text_mode_controller_0|game_board|Mux21~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux21~19 , u0|vga_text_mode_controller_0|game_board|Mux21~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~27 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~27, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux158~5 , u0|vga_text_mode_controller_0|game_board|Mux158~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux158~6 , u0|vga_text_mode_controller_0|game_board|Mux158~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux159~5 , u0|vga_text_mode_controller_0|game_board|Mux159~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux159~6 , u0|vga_text_mode_controller_0|game_board|Mux159~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~4 , u0|vga_text_mode_controller_0|game_board|Mux176~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux151~5 , u0|vga_text_mode_controller_0|game_board|Mux151~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux151~6 , u0|vga_text_mode_controller_0|game_board|Mux151~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux150~5 , u0|vga_text_mode_controller_0|game_board|Mux150~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux150~6 , u0|vga_text_mode_controller_0|game_board|Mux150~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~0 , u0|vga_text_mode_controller_0|game_board|Mux176~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux146~5 , u0|vga_text_mode_controller_0|game_board|Mux146~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux146~6 , u0|vga_text_mode_controller_0|game_board|Mux146~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux146~7 , u0|vga_text_mode_controller_0|game_board|Mux146~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux147~5 , u0|vga_text_mode_controller_0|game_board|Mux147~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux147~6 , u0|vga_text_mode_controller_0|game_board|Mux147~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux147~7 , u0|vga_text_mode_controller_0|game_board|Mux147~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~23 , u0|vga_text_mode_controller_0|game_board|Mux176~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux155~6 , u0|vga_text_mode_controller_0|game_board|Mux155~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux155~5 , u0|vga_text_mode_controller_0|game_board|Mux155~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux155~7 , u0|vga_text_mode_controller_0|game_board|Mux155~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux154~6 , u0|vga_text_mode_controller_0|game_board|Mux154~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux154~5 , u0|vga_text_mode_controller_0|game_board|Mux154~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux154~7 , u0|vga_text_mode_controller_0|game_board|Mux154~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~2 , u0|vga_text_mode_controller_0|game_board|Mux176~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux14~5 , u0|vga_text_mode_controller_0|game_board|Mux14~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux14~6 , u0|vga_text_mode_controller_0|game_board|Mux14~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux149~5 , u0|vga_text_mode_controller_0|game_board|Mux149~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux149~6 , u0|vga_text_mode_controller_0|game_board|Mux149~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux148~5 , u0|vga_text_mode_controller_0|game_board|Mux148~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux148~6 , u0|vga_text_mode_controller_0|game_board|Mux148~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux14~0 , u0|vga_text_mode_controller_0|game_board|Mux14~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux156~5 , u0|vga_text_mode_controller_0|game_board|Mux156~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux156~6 , u0|vga_text_mode_controller_0|game_board|Mux156~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux157~5 , u0|vga_text_mode_controller_0|game_board|Mux157~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux157~6 , u0|vga_text_mode_controller_0|game_board|Mux157~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux14~2 , u0|vga_text_mode_controller_0|game_board|Mux14~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux14~7 , u0|vga_text_mode_controller_0|game_board|Mux14~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux152~5 , u0|vga_text_mode_controller_0|game_board|Mux152~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux152~6 , u0|vga_text_mode_controller_0|game_board|Mux152~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux153~5 , u0|vga_text_mode_controller_0|game_board|Mux153~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux153~6 , u0|vga_text_mode_controller_0|game_board|Mux153~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux14~1 , u0|vga_text_mode_controller_0|game_board|Mux14~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux14~8 , u0|vga_text_mode_controller_0|game_board|Mux14~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux14~9 , u0|vga_text_mode_controller_0|game_board|Mux14~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux171~5 , u0|vga_text_mode_controller_0|game_board|Mux171~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux171~6 , u0|vga_text_mode_controller_0|game_board|Mux171~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux170~5 , u0|vga_text_mode_controller_0|game_board|Mux170~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux170~6 , u0|vga_text_mode_controller_0|game_board|Mux170~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~13 , u0|vga_text_mode_controller_0|game_board|Mux176~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux163~5 , u0|vga_text_mode_controller_0|game_board|Mux163~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux163~6 , u0|vga_text_mode_controller_0|game_board|Mux163~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux162~5 , u0|vga_text_mode_controller_0|game_board|Mux162~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux162~6 , u0|vga_text_mode_controller_0|game_board|Mux162~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~20 , u0|vga_text_mode_controller_0|game_board|Mux176~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux14~10 , u0|vga_text_mode_controller_0|game_board|Mux14~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux175~6 , u0|vga_text_mode_controller_0|game_board|Mux175~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux175~5 , u0|vga_text_mode_controller_0|game_board|Mux175~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux175~7 , u0|vga_text_mode_controller_0|game_board|Mux175~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux174~6 , u0|vga_text_mode_controller_0|game_board|Mux174~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux174~5 , u0|vga_text_mode_controller_0|game_board|Mux174~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux174~7 , u0|vga_text_mode_controller_0|game_board|Mux174~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~16 , u0|vga_text_mode_controller_0|game_board|Mux176~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux167~6 , u0|vga_text_mode_controller_0|game_board|Mux167~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux167~5 , u0|vga_text_mode_controller_0|game_board|Mux167~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux167~7 , u0|vga_text_mode_controller_0|game_board|Mux167~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux166~6 , u0|vga_text_mode_controller_0|game_board|Mux166~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux166~5 , u0|vga_text_mode_controller_0|game_board|Mux166~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux166~7 , u0|vga_text_mode_controller_0|game_board|Mux166~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~10 , u0|vga_text_mode_controller_0|game_board|Mux176~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux14~11 , u0|vga_text_mode_controller_0|game_board|Mux14~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux165~6 , u0|vga_text_mode_controller_0|game_board|Mux165~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux165~5 , u0|vga_text_mode_controller_0|game_board|Mux165~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux165~7 , u0|vga_text_mode_controller_0|game_board|Mux165~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux164~5 , u0|vga_text_mode_controller_0|game_board|Mux164~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux164~6 , u0|vga_text_mode_controller_0|game_board|Mux164~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux164~7 , u0|vga_text_mode_controller_0|game_board|Mux164~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~9 , u0|vga_text_mode_controller_0|game_board|Mux176~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux173~6 , u0|vga_text_mode_controller_0|game_board|Mux173~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux173~5 , u0|vga_text_mode_controller_0|game_board|Mux173~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux173~7 , u0|vga_text_mode_controller_0|game_board|Mux173~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux172~5 , u0|vga_text_mode_controller_0|game_board|Mux172~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux172~6 , u0|vga_text_mode_controller_0|game_board|Mux172~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux172~7 , u0|vga_text_mode_controller_0|game_board|Mux172~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~15 , u0|vga_text_mode_controller_0|game_board|Mux176~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux169~6 , u0|vga_text_mode_controller_0|game_board|Mux169~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux169~5 , u0|vga_text_mode_controller_0|game_board|Mux169~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux169~7 , u0|vga_text_mode_controller_0|game_board|Mux169~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux168~5 , u0|vga_text_mode_controller_0|game_board|Mux168~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux168~6 , u0|vga_text_mode_controller_0|game_board|Mux168~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux168~7 , u0|vga_text_mode_controller_0|game_board|Mux168~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~12 , u0|vga_text_mode_controller_0|game_board|Mux176~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux160~5 , u0|vga_text_mode_controller_0|game_board|Mux160~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux160~6 , u0|vga_text_mode_controller_0|game_board|Mux160~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux160~7 , u0|vga_text_mode_controller_0|game_board|Mux160~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux161~6 , u0|vga_text_mode_controller_0|game_board|Mux161~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux161~5 , u0|vga_text_mode_controller_0|game_board|Mux161~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux161~7 , u0|vga_text_mode_controller_0|game_board|Mux161~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~19 , u0|vga_text_mode_controller_0|game_board|Mux176~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux14~3 , u0|vga_text_mode_controller_0|game_board|Mux14~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux14~4 , u0|vga_text_mode_controller_0|game_board|Mux14~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux14~12 , u0|vga_text_mode_controller_0|game_board|Mux14~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[2][4]~28 , u0|vga_text_mode_controller_0|game_board|board_data_slice[2][4]~28, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~28 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~28, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Equal33~2 , u0|vga_text_mode_controller_0|game_board|Equal33~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~12 , u0|vga_text_mode_controller_0|game_board|Mux207~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~16 , u0|vga_text_mode_controller_0|game_board|Mux207~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~14 , u0|vga_text_mode_controller_0|game_board|Mux207~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~13 , u0|vga_text_mode_controller_0|game_board|Mux207~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~15 , u0|vga_text_mode_controller_0|game_board|Mux207~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~17 , u0|vga_text_mode_controller_0|game_board|Mux207~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~6 , u0|vga_text_mode_controller_0|game_board|Mux207~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~10 , u0|vga_text_mode_controller_0|game_board|Mux207~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~8 , u0|vga_text_mode_controller_0|game_board|Mux207~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~7 , u0|vga_text_mode_controller_0|game_board|Mux207~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~9 , u0|vga_text_mode_controller_0|game_board|Mux207~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~11 , u0|vga_text_mode_controller_0|game_board|Mux207~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~18 , u0|vga_text_mode_controller_0|game_board|Mux207~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~19 , u0|vga_text_mode_controller_0|game_board|Mux207~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~20 , u0|vga_text_mode_controller_0|game_board|Mux207~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~21 , u0|vga_text_mode_controller_0|game_board|Mux207~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~22 , u0|vga_text_mode_controller_0|game_board|Mux207~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~0 , u0|vga_text_mode_controller_0|game_board|Mux207~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~4 , u0|vga_text_mode_controller_0|game_board|Mux207~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~2 , u0|vga_text_mode_controller_0|game_board|Mux207~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~1 , u0|vga_text_mode_controller_0|game_board|Mux207~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~3 , u0|vga_text_mode_controller_0|game_board|Mux207~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~5 , u0|vga_text_mode_controller_0|game_board|Mux207~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~23 , u0|vga_text_mode_controller_0|game_board|Mux207~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~26 , u0|vga_text_mode_controller_0|game_board|Mux207~26, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux15~4 , u0|vga_text_mode_controller_0|game_board|Mux15~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux15~5 , u0|vga_text_mode_controller_0|game_board|Mux15~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux15~2 , u0|vga_text_mode_controller_0|game_board|Mux15~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux15~3 , u0|vga_text_mode_controller_0|game_board|Mux15~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux15~6 , u0|vga_text_mode_controller_0|game_board|Mux15~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux15~7 , u0|vga_text_mode_controller_0|game_board|Mux15~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux15~8 , u0|vga_text_mode_controller_0|game_board|Mux15~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~25 , u0|vga_text_mode_controller_0|game_board|Mux207~25, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux207~24 , u0|vga_text_mode_controller_0|game_board|Mux207~24, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux15~0 , u0|vga_text_mode_controller_0|game_board|Mux15~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux15~1 , u0|vga_text_mode_controller_0|game_board|Mux15~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux15~9 , u0|vga_text_mode_controller_0|game_board|Mux15~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~31 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~31, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~29 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~29, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~30 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~30, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~32 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~32, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~12 , u0|vga_text_mode_controller_0|game_board|Mux9~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~13 , u0|vga_text_mode_controller_0|game_board|Mux9~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~20 , u0|vga_text_mode_controller_0|game_board|Mux9~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~14 , u0|vga_text_mode_controller_0|game_board|Mux9~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~15 , u0|vga_text_mode_controller_0|game_board|Mux9~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~16 , u0|vga_text_mode_controller_0|game_board|Mux9~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~17 , u0|vga_text_mode_controller_0|game_board|Mux9~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~18 , u0|vga_text_mode_controller_0|game_board|Mux9~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~19 , u0|vga_text_mode_controller_0|game_board|Mux9~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~6 , u0|vga_text_mode_controller_0|game_board|collision~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~23 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~24 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~24, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~25 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~25, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~6 , u0|vga_text_mode_controller_0|game_board|Mux20~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~7 , u0|vga_text_mode_controller_0|game_board|Mux20~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~4 , u0|vga_text_mode_controller_0|game_board|Mux20~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~5 , u0|vga_text_mode_controller_0|game_board|Mux20~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~8 , u0|vga_text_mode_controller_0|game_board|Mux20~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~2 , u0|vga_text_mode_controller_0|game_board|Mux20~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~3 , u0|vga_text_mode_controller_0|game_board|Mux20~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~9 , u0|vga_text_mode_controller_0|game_board|Mux20~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~10 , u0|vga_text_mode_controller_0|game_board|Mux20~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~11 , u0|vga_text_mode_controller_0|game_board|Mux20~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~17 , u0|vga_text_mode_controller_0|game_board|Mux20~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~18 , u0|vga_text_mode_controller_0|game_board|Mux20~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~12 , u0|vga_text_mode_controller_0|game_board|Mux20~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~13 , u0|vga_text_mode_controller_0|game_board|Mux20~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~14 , u0|vga_text_mode_controller_0|game_board|Mux20~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~15 , u0|vga_text_mode_controller_0|game_board|Mux20~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~20 , u0|vga_text_mode_controller_0|game_board|Mux20~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~16 , u0|vga_text_mode_controller_0|game_board|Mux20~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux20~19 , u0|vga_text_mode_controller_0|game_board|Mux20~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[3][4]~29 , u0|vga_text_mode_controller_0|game_board|board_data_slice[3][4]~29, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~7 , u0|vga_text_mode_controller_0|game_board|collision~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~33 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~33, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~4 , u0|vga_text_mode_controller_0|game_board|collision~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~6 , u0|vga_text_mode_controller_0|game_board|Mux9~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~7 , u0|vga_text_mode_controller_0|game_board|Mux9~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~4 , u0|vga_text_mode_controller_0|game_board|Mux9~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~5 , u0|vga_text_mode_controller_0|game_board|Mux9~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~8 , u0|vga_text_mode_controller_0|game_board|Mux9~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~9 , u0|vga_text_mode_controller_0|game_board|Mux9~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~10 , u0|vga_text_mode_controller_0|game_board|Mux9~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~2 , u0|vga_text_mode_controller_0|game_board|Mux9~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~3 , u0|vga_text_mode_controller_0|game_board|Mux9~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux9~11 , u0|vga_text_mode_controller_0|game_board|Mux9~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~5 , u0|vga_text_mode_controller_0|game_board|collision~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~22 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~20 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~7 , u0|vga_text_mode_controller_0|game_board|Mux176~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~3 , u0|vga_text_mode_controller_0|game_board|Mux176~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~5 , u0|vga_text_mode_controller_0|game_board|Mux176~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~6 , u0|vga_text_mode_controller_0|game_board|Mux176~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~1 , u0|vga_text_mode_controller_0|game_board|Mux176~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~8 , u0|vga_text_mode_controller_0|game_board|Mux176~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~11 , u0|vga_text_mode_controller_0|game_board|Mux176~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~21 , u0|vga_text_mode_controller_0|game_board|Mux176~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~17 , u0|vga_text_mode_controller_0|game_board|Mux176~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~14 , u0|vga_text_mode_controller_0|game_board|Mux176~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~18 , u0|vga_text_mode_controller_0|game_board|Mux176~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux176~22 , u0|vga_text_mode_controller_0|game_board|Mux176~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[4][4]~27 , u0|vga_text_mode_controller_0|game_board|board_data_slice[4][4]~27, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~19 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~21 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~34 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~34, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~35 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~35, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[0] , u0|vga_text_mode_controller_0|game_board|sandboxLR[0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add0~16 , u0|vga_text_mode_controller_0|game_board|Add0~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[1] , u0|vga_text_mode_controller_0|game_board|sandboxLR[1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[4][2]~7 , u0|vga_text_mode_controller_0|game_board|board_data_slice[4][2]~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~10 , u0|vga_text_mode_controller_0|game_board|Mux18~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~11 , u0|vga_text_mode_controller_0|game_board|Mux18~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~15 , u0|vga_text_mode_controller_0|game_board|Mux18~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~16 , u0|vga_text_mode_controller_0|game_board|Mux18~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~14 , u0|vga_text_mode_controller_0|game_board|Mux18~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~17 , u0|vga_text_mode_controller_0|game_board|Mux18~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~18 , u0|vga_text_mode_controller_0|game_board|Mux18~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~19 , u0|vga_text_mode_controller_0|game_board|Mux18~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~20 , u0|vga_text_mode_controller_0|game_board|Mux18~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~0 , u0|vga_text_mode_controller_0|game_board|Mux18~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~1 , u0|vga_text_mode_controller_0|game_board|Mux18~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~7 , u0|vga_text_mode_controller_0|game_board|Mux18~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~8 , u0|vga_text_mode_controller_0|game_board|Mux18~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~2 , u0|vga_text_mode_controller_0|game_board|Mux18~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~3 , u0|vga_text_mode_controller_0|game_board|Mux18~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~4 , u0|vga_text_mode_controller_0|game_board|Mux18~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~5 , u0|vga_text_mode_controller_0|game_board|Mux18~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~6 , u0|vga_text_mode_controller_0|game_board|Mux18~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux18~9 , u0|vga_text_mode_controller_0|game_board|Mux18~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[3][2]~15 , u0|vga_text_mode_controller_0|game_board|board_data_slice[3][2]~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~4 , u0|vga_text_mode_controller_0|game_board|Mux8~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~5 , u0|vga_text_mode_controller_0|game_board|Mux8~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~6 , u0|vga_text_mode_controller_0|game_board|Mux8~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~7 , u0|vga_text_mode_controller_0|game_board|Mux8~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~8 , u0|vga_text_mode_controller_0|game_board|Mux8~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~9 , u0|vga_text_mode_controller_0|game_board|Mux8~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~10 , u0|vga_text_mode_controller_0|game_board|Mux8~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~2 , u0|vga_text_mode_controller_0|game_board|Mux8~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~3 , u0|vga_text_mode_controller_0|game_board|Mux8~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~11 , u0|vga_text_mode_controller_0|game_board|Mux8~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[1][4]~25 , u0|vga_text_mode_controller_0|game_board|board_data_slice[1][4]~25, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~20 , u0|vga_text_mode_controller_0|game_board|Mux8~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~14 , u0|vga_text_mode_controller_0|game_board|Mux8~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~15 , u0|vga_text_mode_controller_0|game_board|Mux8~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~16 , u0|vga_text_mode_controller_0|game_board|Mux8~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~12 , u0|vga_text_mode_controller_0|game_board|Mux8~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~13 , u0|vga_text_mode_controller_0|game_board|Mux8~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~17 , u0|vga_text_mode_controller_0|game_board|Mux8~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~18 , u0|vga_text_mode_controller_0|game_board|Mux8~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux8~19 , u0|vga_text_mode_controller_0|game_board|Mux8~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[1][4]~26 , u0|vga_text_mode_controller_0|game_board|board_data_slice[1][4]~26, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~4 , u0|vga_text_mode_controller_0|game_board|sandboxUD~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~25 , u0|vga_text_mode_controller_0|game_board|sandboxUD~25, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~5 , u0|vga_text_mode_controller_0|game_board|sandboxUD~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[3][4]~30 , u0|vga_text_mode_controller_0|game_board|board_data_slice[3][4]~30, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[3][1]~31 , u0|vga_text_mode_controller_0|game_board|board_data_slice[3][1]~31, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~6 , u0|vga_text_mode_controller_0|game_board|sandboxUD~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~7 , u0|vga_text_mode_controller_0|game_board|sandboxUD~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~9 , u0|vga_text_mode_controller_0|game_board|collision~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~8 , u0|vga_text_mode_controller_0|game_board|collision~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~8 , u0|vga_text_mode_controller_0|game_board|sandboxUD~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[1][3]~33 , u0|vga_text_mode_controller_0|game_board|board_data_slice[1][3]~33, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~9 , u0|vga_text_mode_controller_0|game_board|sandboxUD~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~10 , u0|vga_text_mode_controller_0|game_board|sandboxUD~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~11 , u0|vga_text_mode_controller_0|game_board|sandboxUD~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux3~2 , u0|vga_text_mode_controller_0|game_board|Mux3~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux3~3 , u0|vga_text_mode_controller_0|game_board|Mux3~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add13~0 , u0|vga_text_mode_controller_0|game_board|Add13~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~18 , u0|vga_text_mode_controller_0|game_board|sandboxUD~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~19 , u0|vga_text_mode_controller_0|game_board|sandboxUD~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~15 , u0|vga_text_mode_controller_0|game_board|collision~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~14 , u0|vga_text_mode_controller_0|game_board|collision~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux3~0 , u0|vga_text_mode_controller_0|game_board|Mux3~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux3~1 , u0|vga_text_mode_controller_0|game_board|Mux3~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux2~2 , u0|vga_text_mode_controller_0|game_board|Mux2~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux2~3 , u0|vga_text_mode_controller_0|game_board|Mux2~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~15 , u0|vga_text_mode_controller_0|game_board|sandboxUD~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux0~0 , u0|vga_text_mode_controller_0|game_board|Mux0~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux0~1 , u0|vga_text_mode_controller_0|game_board|Mux0~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Equal30~1 , u0|vga_text_mode_controller_0|game_board|Equal30~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~12 , u0|vga_text_mode_controller_0|game_board|sandboxUD~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux2~0 , u0|vga_text_mode_controller_0|game_board|Mux2~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux2~1 , u0|vga_text_mode_controller_0|game_board|Mux2~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux1~2 , u0|vga_text_mode_controller_0|game_board|Mux1~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux1~3 , u0|vga_text_mode_controller_0|game_board|Mux1~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~12 , u0|vga_text_mode_controller_0|game_board|collision~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~13 , u0|vga_text_mode_controller_0|game_board|collision~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~14 , u0|vga_text_mode_controller_0|game_board|sandboxUD~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~11 , u0|vga_text_mode_controller_0|game_board|collision~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux0~2 , u0|vga_text_mode_controller_0|game_board|Mux0~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux0~3 , u0|vga_text_mode_controller_0|game_board|Mux0~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~10 , u0|vga_text_mode_controller_0|game_board|collision~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux1~0 , u0|vga_text_mode_controller_0|game_board|Mux1~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux1~1 , u0|vga_text_mode_controller_0|game_board|Mux1~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~13 , u0|vga_text_mode_controller_0|game_board|sandboxUD~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~16 , u0|vga_text_mode_controller_0|game_board|sandboxUD~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~17 , u0|vga_text_mode_controller_0|game_board|sandboxUD~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~20 , u0|vga_text_mode_controller_0|game_board|sandboxUD~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~21 , u0|vga_text_mode_controller_0|game_board|sandboxUD~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD~22 , u0|vga_text_mode_controller_0|game_board|sandboxUD~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD[1]~24 , u0|vga_text_mode_controller_0|game_board|sandboxUD[1]~24, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxUD[0] , u0|vga_text_mode_controller_0|game_board|sandboxUD[0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add15~1 , u0|vga_text_mode_controller_0|game_board|Add15~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~14 , u0|vga_text_mode_controller_0|game_board|Mux5~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~15 , u0|vga_text_mode_controller_0|game_board|Mux5~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~20 , u0|vga_text_mode_controller_0|game_board|Mux5~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~16 , u0|vga_text_mode_controller_0|game_board|Mux5~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~17 , u0|vga_text_mode_controller_0|game_board|Mux5~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~18 , u0|vga_text_mode_controller_0|game_board|Mux5~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~12 , u0|vga_text_mode_controller_0|game_board|Mux5~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~13 , u0|vga_text_mode_controller_0|game_board|Mux5~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~19 , u0|vga_text_mode_controller_0|game_board|Mux5~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~2 , u0|vga_text_mode_controller_0|game_board|Mux5~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~3 , u0|vga_text_mode_controller_0|game_board|Mux5~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~9 , u0|vga_text_mode_controller_0|game_board|Mux5~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~10 , u0|vga_text_mode_controller_0|game_board|Mux5~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~4 , u0|vga_text_mode_controller_0|game_board|Mux5~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~5 , u0|vga_text_mode_controller_0|game_board|Mux5~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~6 , u0|vga_text_mode_controller_0|game_board|Mux5~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~7 , u0|vga_text_mode_controller_0|game_board|Mux5~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~8 , u0|vga_text_mode_controller_0|game_board|Mux5~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux5~11 , u0|vga_text_mode_controller_0|game_board|Mux5~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[1][1]~4 , u0|vga_text_mode_controller_0|game_board|board_data_slice[1][1]~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[1][1]~6 , u0|vga_text_mode_controller_0|game_board|board_data_slice[1][1]~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~12 , u0|vga_text_mode_controller_0|game_board|sandbox~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~13 , u0|vga_text_mode_controller_0|game_board|sandbox~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|board_data_slice[3][2]~16 , u0|vga_text_mode_controller_0|game_board|board_data_slice[3][2]~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~30 , u0|vga_text_mode_controller_0|game_board|collision~30, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~1 , u0|vga_text_mode_controller_0|game_board|sandbox~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~2 , u0|vga_text_mode_controller_0|game_board|sandbox~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~14 , u0|vga_text_mode_controller_0|game_board|sandbox~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~15 , u0|vga_text_mode_controller_0|game_board|sandbox~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~19 , u0|vga_text_mode_controller_0|game_board|sandbox~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~16 , u0|vga_text_mode_controller_0|game_board|sandbox~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~17 , u0|vga_text_mode_controller_0|game_board|sandbox~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~18 , u0|vga_text_mode_controller_0|game_board|sandbox~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~20 , u0|vga_text_mode_controller_0|game_board|sandbox~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~3 , u0|vga_text_mode_controller_0|game_board|sandbox~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~4 , u0|vga_text_mode_controller_0|game_board|sandbox~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~5 , u0|vga_text_mode_controller_0|game_board|sandbox~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~8 , u0|vga_text_mode_controller_0|game_board|sandbox~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~6 , u0|vga_text_mode_controller_0|game_board|sandbox~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~7 , u0|vga_text_mode_controller_0|game_board|sandbox~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~9 , u0|vga_text_mode_controller_0|game_board|sandbox~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~31 , u0|vga_text_mode_controller_0|game_board|collision~31, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~10 , u0|vga_text_mode_controller_0|game_board|sandbox~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~11 , u0|vga_text_mode_controller_0|game_board|sandbox~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox[0][1]~21 , u0|vga_text_mode_controller_0|game_board|sandbox[0][1]~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox[2][0] , u0|vga_text_mode_controller_0|game_board|sandbox[2][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~6 , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[2][3] , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[2][3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[2][3] , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[2][3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~25 , u0|vga_text_mode_controller_0|game_board|sandbox~25, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox[0][1] , u0|vga_text_mode_controller_0|game_board|sandbox[0][1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~5 , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[2][0] , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[2][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[2][0]~feeder , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[2][0]~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[2][0] , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[2][0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~26 , u0|vga_text_mode_controller_0|game_board|sandbox~26, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox[0][2] , u0|vga_text_mode_controller_0|game_board|sandbox[0][2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~7 , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[0][1] , u0|vga_text_mode_controller_0|game_board|preliminaryRIGHT[0][1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][1]~feeder , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][1]~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][1] , u0|vga_text_mode_controller_0|game_board|delayedprelRIGHT[0][1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox~23 , u0|vga_text_mode_controller_0|game_board|sandbox~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandbox[2][3] , u0|vga_text_mode_controller_0|game_board|sandbox[2][3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|always1~5 , u0|vga_text_mode_controller_0|game_board|always1~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux210~2 , u0|vga_text_mode_controller_0|game_board|Mux210~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux210~3 , u0|vga_text_mode_controller_0|game_board|Mux210~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux210~0 , u0|vga_text_mode_controller_0|game_board|Mux210~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux210~1 , u0|vga_text_mode_controller_0|game_board|Mux210~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add34~0 , u0|vga_text_mode_controller_0|game_board|Add34~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~26 , u0|vga_text_mode_controller_0|game_board|collision~26, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~27 , u0|vga_text_mode_controller_0|game_board|collision~27, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision[1]~25 , u0|vga_text_mode_controller_0|game_board|collision[1]~25, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux208~2 , u0|vga_text_mode_controller_0|game_board|Mux208~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux208~3 , u0|vga_text_mode_controller_0|game_board|Mux208~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux208~0 , u0|vga_text_mode_controller_0|game_board|Mux208~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux208~1 , u0|vga_text_mode_controller_0|game_board|Mux208~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~21 , u0|vga_text_mode_controller_0|game_board|collision~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux209~0 , u0|vga_text_mode_controller_0|game_board|Mux209~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux209~1 , u0|vga_text_mode_controller_0|game_board|Mux209~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux209~2 , u0|vga_text_mode_controller_0|game_board|Mux209~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux209~3 , u0|vga_text_mode_controller_0|game_board|Mux209~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~22 , u0|vga_text_mode_controller_0|game_board|collision~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~23 , u0|vga_text_mode_controller_0|game_board|collision~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision[1]~24 , u0|vga_text_mode_controller_0|game_board|collision[1]~24, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision[1]~20 , u0|vga_text_mode_controller_0|game_board|collision[1]~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision[1]~28 , u0|vga_text_mode_controller_0|game_board|collision[1]~28, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~36 , u0|vga_text_mode_controller_0|game_board|sandboxLR[4]~36, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux211~0 , u0|vga_text_mode_controller_0|game_board|Mux211~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux211~1 , u0|vga_text_mode_controller_0|game_board|Mux211~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux211~2 , u0|vga_text_mode_controller_0|game_board|Mux211~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Mux211~3 , u0|vga_text_mode_controller_0|game_board|Mux211~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~17 , u0|vga_text_mode_controller_0|game_board|collision~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision~18 , u0|vga_text_mode_controller_0|game_board|collision~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision[1]~16 , u0|vga_text_mode_controller_0|game_board|collision[1]~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision[1]~19 , u0|vga_text_mode_controller_0|game_board|collision[1]~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|collision[1]~29 , u0|vga_text_mode_controller_0|game_board|collision[1]~29, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|ground_counter[1]~0 , u0|vga_text_mode_controller_0|game_board|ground_counter[1]~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|ground_counter[0] , u0|vga_text_mode_controller_0|game_board|ground_counter[0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add1~2 , u0|vga_text_mode_controller_0|game_board|Add1~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|ground_counter[1] , u0|vga_text_mode_controller_0|game_board|ground_counter[1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add1~1 , u0|vga_text_mode_controller_0|game_board|Add1~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|ground_counter[2] , u0|vga_text_mode_controller_0|game_board|ground_counter[2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|Add1~0 , u0|vga_text_mode_controller_0|game_board|Add1~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|ground_counter[3] , u0|vga_text_mode_controller_0|game_board|ground_counter[3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal6~0 , u0|vga_text_mode_controller_0|game_states|Equal6~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~44 , u0|vga_text_mode_controller_0|game_states|State~44, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_KONAMI , u0|vga_text_mode_controller_0|game_states|State.S_KONAMI, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|moveupreg~0 , u0|vga_text_mode_controller_0|game_states|moveupreg~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|moveupreg , u0|vga_text_mode_controller_0|game_states|moveupreg, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~30 , u0|vga_text_mode_controller_0|game_states|State~30, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~33 , u0|vga_text_mode_controller_0|game_states|State~33, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~34 , u0|vga_text_mode_controller_0|game_states|State~34, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_ROTATERIGHT_1 , u0|vga_text_mode_controller_0|game_states|State.S_ROTATERIGHT_1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~35 , u0|vga_text_mode_controller_0|game_states|State~35, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_MOVELEFT , u0|vga_text_mode_controller_0|game_states|State.S_MOVELEFT, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|WideOr11~0 , u0|vga_text_mode_controller_0|game_states|WideOr11~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal4~0 , u0|vga_text_mode_controller_0|game_states|Equal4~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|rotaterightkey , u0|vga_text_mode_controller_0|game_states|rotaterightkey, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|delayrrightkey~feeder , u0|vga_text_mode_controller_0|game_states|delayrrightkey~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|delayrrightkey , u0|vga_text_mode_controller_0|game_states|delayrrightkey, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|rotaterightreg~0 , u0|vga_text_mode_controller_0|game_states|rotaterightreg~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|rotaterightreg , u0|vga_text_mode_controller_0|game_states|rotaterightreg, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Selector0~0 , u0|vga_text_mode_controller_0|game_states|Selector0~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|WideOr1~0 , u0|vga_text_mode_controller_0|game_states|WideOr1~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|WideOr1~1 , u0|vga_text_mode_controller_0|game_states|WideOr1~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal7~0 , u0|vga_text_mode_controller_0|game_states|Equal7~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~52 , u0|vga_text_mode_controller_0|game_states|State~52, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_HOLDPIECE , u0|vga_text_mode_controller_0|game_states|State.S_HOLDPIECE, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~53 , u0|vga_text_mode_controller_0|game_states|State~53, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_HOLDPIECE_2 , u0|vga_text_mode_controller_0|game_states|State.S_HOLDPIECE_2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~51 , u0|vga_text_mode_controller_0|game_states|State~51, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_HOLDPIECE_3 , u0|vga_text_mode_controller_0|game_states|State.S_HOLDPIECE_3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Selector0~1 , u0|vga_text_mode_controller_0|game_states|Selector0~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~47 , u0|vga_text_mode_controller_0|game_states|State~47, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_STALL , u0|vga_text_mode_controller_0|game_states|State.S_STALL, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~45 , u0|vga_text_mode_controller_0|game_states|State~45, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_PIECE_INSERT , u0|vga_text_mode_controller_0|game_states|State.S_PIECE_INSERT, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~50 , u0|vga_text_mode_controller_0|game_states|State~50, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_CLEARLINECHECK , u0|vga_text_mode_controller_0|game_states|State.S_CLEARLINECHECK, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal9~15 , u0|vga_text_mode_controller_0|game_states|Equal9~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~46 , u0|vga_text_mode_controller_0|game_states|State~46, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_CLEARLINEACT , u0|vga_text_mode_controller_0|game_states|State.S_CLEARLINEACT, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~49 , u0|vga_text_mode_controller_0|game_states|State~49, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_CLEARLINE , u0|vga_text_mode_controller_0|game_states|State.S_CLEARLINE, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal10~1 , u0|vga_text_mode_controller_0|game_states|Equal10~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~48 , u0|vga_text_mode_controller_0|game_states|State~48, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_LOGO , u0|vga_text_mode_controller_0|game_states|State.S_LOGO, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~36 , u0|vga_text_mode_controller_0|game_states|State~36, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~37 , u0|vga_text_mode_controller_0|game_states|State~37, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_PIECE_LOAD , u0|vga_text_mode_controller_0|game_states|State.S_PIECE_LOAD, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|WideOr0~2 , u0|vga_text_mode_controller_0|game_states|WideOr0~2, labfinaltop, 1
instance = comp, \u0|generator_pio|Equal0~0 , u0|generator_pio|Equal0~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|WideOr0~1 , u0|vga_text_mode_controller_0|game_states|WideOr0~1, labfinaltop, 1
instance = comp, \u0|generator_pio|read_mux_out[4] , u0|generator_pio|read_mux_out[4], labfinaltop, 1
instance = comp, \u0|generator_pio|readdata[4] , u0|generator_pio|readdata[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|generator_pio_s1_translator|av_readdata_pre[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~4 , u0|mm_interconnect_0|cmd_mux_013|src_payload~4, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[4] , u0|timer|period_halfword_0_register[4], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[4] , u0|timer|period_halfword_1_register[4], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[4]~22 , u0|timer|read_mux_out[4]~22, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[52] , u0|timer|counter_snapshot[52], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[36]~feeder , u0|timer|counter_snapshot[36]~feeder, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[36] , u0|timer|counter_snapshot[36], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[4]~25 , u0|timer|read_mux_out[4]~25, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[20] , u0|timer|counter_snapshot[20], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[4]~feeder , u0|timer|counter_snapshot[4]~feeder, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[4] , u0|timer|counter_snapshot[4], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[4]~24 , u0|timer|read_mux_out[4]~24, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[4] , u0|timer|period_halfword_3_register[4], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[4] , u0|timer|period_halfword_2_register[4], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[4]~23 , u0|timer|read_mux_out[4]~23, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[4]~26 , u0|timer|read_mux_out[4]~26, labfinaltop, 1
instance = comp, \u0|timer|readdata[4] , u0|timer|readdata[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~53 , u0|mm_interconnect_0|rsp_mux|src_data[4]~53, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[4] , u0|spi_0|spi_slave_select_holding_reg[4], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[4] , u0|spi_0|spi_slave_select_reg[4], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~11 , u0|spi_0|p1_data_to_cpu[4]~11, labfinaltop, 1
instance = comp, \u0|spi_0|iTOE_reg , u0|spi_0|iTOE_reg, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~12 , u0|spi_0|p1_data_to_cpu[4]~12, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[4]~13 , u0|spi_0|p1_data_to_cpu[4]~13, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[4] , u0|spi_0|data_to_cpu[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~54 , u0|mm_interconnect_0|rsp_mux|src_data[4]~54, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[4]~feeder , u0|piece_pio|data_out[4]~feeder, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[4] , u0|piece_pio|data_out[4], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[4] , u0|piece_pio|readdata[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~5 , u0|mm_interconnect_0|rsp_mux|src_payload~5, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[4] , u0|hex_digits|data_out[4], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[4] , u0|hex_digits|readdata[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[4], labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[4]~feeder , u0|leds_pio|data_out[4]~feeder, labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[4] , u0|leds_pio|data_out[4], labfinaltop, 1
instance = comp, \u0|leds_pio|readdata[4] , u0|leds_pio|readdata[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~52 , u0|mm_interconnect_0|rsp_mux|src_data[4]~52, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~55 , u0|mm_interconnect_0|rsp_mux|src_data[4]~55, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~6 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[4] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], labfinaltop, 1
instance = comp, \u0|jtag_uart|av_readdata[4]~5 , u0|jtag_uart|av_readdata[4]~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~50 , u0|mm_interconnect_0|rsp_mux|src_data[4]~50, labfinaltop, 1
instance = comp, \u0|keycode|readdata[4] , u0|keycode|readdata[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~4 , u0|mm_interconnect_0|rsp_mux|src_payload~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~51 , u0|mm_interconnect_0|rsp_mux|src_data[4]~51, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[4]~56 , u0|mm_interconnect_0|rsp_mux|src_data[4]~56, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[4] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9 , u0|nios2_gen2_0|cpu|W_rf_wr_data[4]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[1]~16 , u0|nios2_gen2_0|cpu|R_src2_lo[1]~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[1] , u0|nios2_gen2_0|cpu|E_src2[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~26 , u0|nios2_gen2_0|cpu|Add1~26, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~0 , u0|nios2_gen2_0|cpu|E_mem_byte_en[1]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_byteenable[1] , u0|nios2_gen2_0|cpu|d_byteenable[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[33] , u0|mm_interconnect_0|cmd_mux_005|src_data[33], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~104 , u0|mm_interconnect_0|rsp_mux|src_data[11]~104, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~105 , u0|mm_interconnect_0|rsp_mux|src_data[11]~105, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~106 , u0|mm_interconnect_0|rsp_mux|src_data[11]~106, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~107 , u0|mm_interconnect_0|rsp_mux|src_data[11]~107, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~108 , u0|mm_interconnect_0|rsp_mux|src_data[11]~108, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[11]~109 , u0|mm_interconnect_0|rsp_mux|src_data[11]~109, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~4 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[3], labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[3] , u0|noise_pio|data_out[3], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[3] , u0|noise_pio|readdata[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[3], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[3] , u0|spi_0|spi_slave_select_holding_reg[3], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[3] , u0|spi_0|spi_slave_select_reg[3], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~8 , u0|spi_0|p1_data_to_cpu[3]~8, labfinaltop, 1
instance = comp, \u0|spi_0|iROE_reg , u0|spi_0|iROE_reg, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~9 , u0|spi_0|p1_data_to_cpu[3]~9, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[3]~10 , u0|spi_0|p1_data_to_cpu[3]~10, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[3] , u0|spi_0|data_to_cpu[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~47 , u0|mm_interconnect_0|rsp_mux|src_data[3]~47, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[3] , u0|piece_pio|data_out[3], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[3] , u0|piece_pio|readdata[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[3], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[3]~3 , u0|timer|counter_snapshot[3]~3, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[3] , u0|timer|counter_snapshot[3], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[19] , u0|timer|counter_snapshot[19], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[3]~19 , u0|timer|read_mux_out[3]~19, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~3 , u0|mm_interconnect_0|cmd_mux_013|src_payload~3, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[3]~3 , u0|timer|period_halfword_0_register[3]~3, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[3] , u0|timer|period_halfword_0_register[3], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[3] , u0|timer|period_halfword_1_register[3], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[3]~17 , u0|timer|read_mux_out[3]~17, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[3] , u0|timer|period_halfword_2_register[3], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[3]~feeder , u0|timer|period_halfword_3_register[3]~feeder, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[3] , u0|timer|period_halfword_3_register[3], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[3]~18 , u0|timer|read_mux_out[3]~18, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[51] , u0|timer|counter_snapshot[51], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[35] , u0|timer|counter_snapshot[35], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[3]~20 , u0|timer|read_mux_out[3]~20, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[3]~21 , u0|timer|read_mux_out[3]~21, labfinaltop, 1
instance = comp, \u0|timer|control_register[3] , u0|timer|control_register[3], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[3] , u0|timer|read_mux_out[3], labfinaltop, 1
instance = comp, \u0|timer|readdata[3] , u0|timer|readdata[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~3 , u0|mm_interconnect_0|rsp_mux|src_payload~3, labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[3] , u0|leds_pio|data_out[3], labfinaltop, 1
instance = comp, \u0|leds_pio|readdata[3] , u0|leds_pio|readdata[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[3], labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[3] , u0|hex_digits|data_out[3], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[3] , u0|hex_digits|readdata[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~45 , u0|mm_interconnect_0|rsp_mux|src_data[3]~45, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|WideOr1~2 , u0|vga_text_mode_controller_0|game_states|WideOr1~2, labfinaltop, 1
instance = comp, \u0|generator_pio|read_mux_out[3] , u0|generator_pio|read_mux_out[3], labfinaltop, 1
instance = comp, \u0|generator_pio|readdata[3] , u0|generator_pio|readdata[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|generator_pio_s1_translator|av_readdata_pre[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~46 , u0|mm_interconnect_0|rsp_mux|src_data[3]~46, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~48 , u0|mm_interconnect_0|rsp_mux|src_data[3]~48, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~2 , u0|mm_interconnect_0|rsp_mux|src_payload~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~0 , u0|mm_interconnect_0|cmd_mux_003|src_payload~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|debugaccess , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|debugaccess, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~3 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[3] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], labfinaltop, 1
instance = comp, \u0|jtag_uart|av_readdata[3]~4 , u0|jtag_uart|av_readdata[3]~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~43 , u0|mm_interconnect_0|rsp_mux|src_data[3]~43, labfinaltop, 1
instance = comp, \u0|keycode|readdata[3] , u0|keycode|readdata[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~44 , u0|mm_interconnect_0|rsp_mux|src_data[3]~44, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~49 , u0|mm_interconnect_0|rsp_mux|src_data[3]~49, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[3] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~0 , u0|nios2_gen2_0|cpu|Equal132~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal135~0 , u0|nios2_gen2_0|cpu|Equal135~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_wrctl , u0|nios2_gen2_0|cpu|D_op_wrctl, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst , u0|nios2_gen2_0|cpu|R_ctrl_wrctl_inst, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0 , u0|nios2_gen2_0|cpu|W_ienable_reg_nxt~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[3] , u0|nios2_gen2_0|cpu|W_ienable_reg[3], labfinaltop, 1
instance = comp, \u0|spi_0|irq_reg~2 , u0|spi_0|irq_reg~2, labfinaltop, 1
instance = comp, \u0|spi_0|irq_reg~0 , u0|spi_0|irq_reg~0, labfinaltop, 1
instance = comp, \u0|spi_0|irq_reg~1 , u0|spi_0|irq_reg~1, labfinaltop, 1
instance = comp, \u0|spi_0|irq_reg~3 , u0|spi_0|irq_reg~3, labfinaltop, 1
instance = comp, \u0|spi_0|irq_reg , u0|spi_0|irq_reg, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[3] , u0|nios2_gen2_0|cpu|W_ipending_reg[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8 , u0|nios2_gen2_0|cpu|E_control_rd_data[3]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9 , u0|nios2_gen2_0|cpu|E_control_rd_data[3]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[3] , u0|nios2_gen2_0|cpu|W_control_rd_data[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8 , u0|nios2_gen2_0|cpu|W_rf_wr_data[3]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[11]~4 , u0|nios2_gen2_0|cpu|E_st_data[11]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[11] , u0|nios2_gen2_0|cpu|d_writedata[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~8 , u0|mm_interconnect_0|cmd_mux_013|src_payload~8, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[11] , u0|timer|period_halfword_3_register[11], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[59] , u0|timer|internal_counter[59], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[60] , u0|timer|internal_counter[60], labfinaltop, 1
instance = comp, \u0|timer|Equal0~18 , u0|timer|Equal0~18, labfinaltop, 1
instance = comp, \u0|timer|Equal0~15 , u0|timer|Equal0~15, labfinaltop, 1
instance = comp, \u0|timer|Equal0~17 , u0|timer|Equal0~17, labfinaltop, 1
instance = comp, \u0|timer|Equal0~16 , u0|timer|Equal0~16, labfinaltop, 1
instance = comp, \u0|timer|Equal0~19 , u0|timer|Equal0~19, labfinaltop, 1
instance = comp, \u0|timer|Equal0~2 , u0|timer|Equal0~2, labfinaltop, 1
instance = comp, \u0|timer|Equal0~3 , u0|timer|Equal0~3, labfinaltop, 1
instance = comp, \u0|timer|Equal0~0 , u0|timer|Equal0~0, labfinaltop, 1
instance = comp, \u0|timer|Equal0~1 , u0|timer|Equal0~1, labfinaltop, 1
instance = comp, \u0|timer|Equal0~4 , u0|timer|Equal0~4, labfinaltop, 1
instance = comp, \u0|timer|Equal0~5 , u0|timer|Equal0~5, labfinaltop, 1
instance = comp, \u0|timer|Equal0~8 , u0|timer|Equal0~8, labfinaltop, 1
instance = comp, \u0|timer|Equal0~6 , u0|timer|Equal0~6, labfinaltop, 1
instance = comp, \u0|timer|Equal0~7 , u0|timer|Equal0~7, labfinaltop, 1
instance = comp, \u0|timer|Equal0~9 , u0|timer|Equal0~9, labfinaltop, 1
instance = comp, \u0|timer|Equal0~20 , u0|timer|Equal0~20, labfinaltop, 1
instance = comp, \u0|timer|always0~0 , u0|timer|always0~0, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[0] , u0|timer|internal_counter[0], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[1]~66 , u0|timer|internal_counter[1]~66, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[1]~1 , u0|timer|period_halfword_0_register[1]~1, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[1] , u0|timer|period_halfword_0_register[1], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[1] , u0|timer|internal_counter[1], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[2]~68 , u0|timer|internal_counter[2]~68, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~2 , u0|mm_interconnect_0|cmd_mux_013|src_payload~2, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[2]~2 , u0|timer|period_halfword_0_register[2]~2, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[2] , u0|timer|period_halfword_0_register[2], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[2] , u0|timer|internal_counter[2], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[3]~70 , u0|timer|internal_counter[3]~70, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[3] , u0|timer|internal_counter[3], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[4]~72 , u0|timer|internal_counter[4]~72, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[4] , u0|timer|internal_counter[4], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[5]~74 , u0|timer|internal_counter[5]~74, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[5] , u0|timer|internal_counter[5], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[6]~76 , u0|timer|internal_counter[6]~76, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[6] , u0|timer|internal_counter[6], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[7]~78 , u0|timer|internal_counter[7]~78, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[7] , u0|timer|internal_counter[7], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[8]~80 , u0|timer|internal_counter[8]~80, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[8] , u0|timer|internal_counter[8], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[9]~82 , u0|timer|internal_counter[9]~82, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[9] , u0|timer|internal_counter[9], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[10]~84 , u0|timer|internal_counter[10]~84, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_payload~11 , u0|mm_interconnect_0|cmd_mux_013|src_payload~11, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_register[10] , u0|timer|period_halfword_0_register[10], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[10] , u0|timer|internal_counter[10], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[11]~86 , u0|timer|internal_counter[11]~86, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[11] , u0|timer|internal_counter[11], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[12]~88 , u0|timer|internal_counter[12]~88, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[12] , u0|timer|internal_counter[12], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[13]~90 , u0|timer|internal_counter[13]~90, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[13] , u0|timer|internal_counter[13], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[14]~92 , u0|timer|internal_counter[14]~92, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[14] , u0|timer|internal_counter[14], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[15]~94 , u0|timer|internal_counter[15]~94, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[15] , u0|timer|internal_counter[15], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[16]~96 , u0|timer|internal_counter[16]~96, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[0] , u0|timer|period_halfword_1_register[0], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[16] , u0|timer|internal_counter[16], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[17]~98 , u0|timer|internal_counter[17]~98, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[1] , u0|timer|period_halfword_1_register[1], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[17] , u0|timer|internal_counter[17], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[18]~100 , u0|timer|internal_counter[18]~100, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[2] , u0|timer|period_halfword_1_register[2], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[18] , u0|timer|internal_counter[18], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[19]~102 , u0|timer|internal_counter[19]~102, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[19] , u0|timer|internal_counter[19], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[20]~104 , u0|timer|internal_counter[20]~104, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[20] , u0|timer|internal_counter[20], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[21]~106 , u0|timer|internal_counter[21]~106, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[21] , u0|timer|internal_counter[21], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[22]~108 , u0|timer|internal_counter[22]~108, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[22] , u0|timer|internal_counter[22], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[23]~110 , u0|timer|internal_counter[23]~110, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[23] , u0|timer|internal_counter[23], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[24]~112 , u0|timer|internal_counter[24]~112, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[24] , u0|timer|internal_counter[24], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[25]~114 , u0|timer|internal_counter[25]~114, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[25] , u0|timer|internal_counter[25], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[26]~116 , u0|timer|internal_counter[26]~116, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[10]~feeder , u0|timer|period_halfword_1_register[10]~feeder, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_1_register[10] , u0|timer|period_halfword_1_register[10], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[26] , u0|timer|internal_counter[26], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[27]~118 , u0|timer|internal_counter[27]~118, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[27] , u0|timer|internal_counter[27], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[28]~120 , u0|timer|internal_counter[28]~120, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[28] , u0|timer|internal_counter[28], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[29]~122 , u0|timer|internal_counter[29]~122, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[29] , u0|timer|internal_counter[29], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[30]~124 , u0|timer|internal_counter[30]~124, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[30] , u0|timer|internal_counter[30], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[31]~126 , u0|timer|internal_counter[31]~126, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[31] , u0|timer|internal_counter[31], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[32]~128 , u0|timer|internal_counter[32]~128, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[0] , u0|timer|period_halfword_2_register[0], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[32] , u0|timer|internal_counter[32], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[33]~130 , u0|timer|internal_counter[33]~130, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[1] , u0|timer|period_halfword_2_register[1], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[33] , u0|timer|internal_counter[33], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[34]~132 , u0|timer|internal_counter[34]~132, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[2] , u0|timer|period_halfword_2_register[2], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[34] , u0|timer|internal_counter[34], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[35]~134 , u0|timer|internal_counter[35]~134, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[35] , u0|timer|internal_counter[35], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[36]~136 , u0|timer|internal_counter[36]~136, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[36] , u0|timer|internal_counter[36], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[37]~138 , u0|timer|internal_counter[37]~138, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[37] , u0|timer|internal_counter[37], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[38]~140 , u0|timer|internal_counter[38]~140, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[38] , u0|timer|internal_counter[38], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[39]~142 , u0|timer|internal_counter[39]~142, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[39] , u0|timer|internal_counter[39], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[40]~144 , u0|timer|internal_counter[40]~144, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[40] , u0|timer|internal_counter[40], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[41]~146 , u0|timer|internal_counter[41]~146, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[41] , u0|timer|internal_counter[41], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[42]~148 , u0|timer|internal_counter[42]~148, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_2_register[10] , u0|timer|period_halfword_2_register[10], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[42] , u0|timer|internal_counter[42], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[43]~150 , u0|timer|internal_counter[43]~150, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[43] , u0|timer|internal_counter[43], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[44]~152 , u0|timer|internal_counter[44]~152, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[44] , u0|timer|internal_counter[44], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[45]~154 , u0|timer|internal_counter[45]~154, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[45] , u0|timer|internal_counter[45], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[46]~156 , u0|timer|internal_counter[46]~156, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[46] , u0|timer|internal_counter[46], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[47]~158 , u0|timer|internal_counter[47]~158, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[47] , u0|timer|internal_counter[47], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[48]~160 , u0|timer|internal_counter[48]~160, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[0] , u0|timer|period_halfword_3_register[0], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[48] , u0|timer|internal_counter[48], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[49]~162 , u0|timer|internal_counter[49]~162, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[1] , u0|timer|period_halfword_3_register[1], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[49] , u0|timer|internal_counter[49], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[50]~164 , u0|timer|internal_counter[50]~164, labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[2] , u0|timer|period_halfword_3_register[2], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[50] , u0|timer|internal_counter[50], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[51]~166 , u0|timer|internal_counter[51]~166, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[51] , u0|timer|internal_counter[51], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[52]~168 , u0|timer|internal_counter[52]~168, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[52] , u0|timer|internal_counter[52], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[53]~170 , u0|timer|internal_counter[53]~170, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[53] , u0|timer|internal_counter[53], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[54]~172 , u0|timer|internal_counter[54]~172, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[54] , u0|timer|internal_counter[54], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[55]~174 , u0|timer|internal_counter[55]~174, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[55] , u0|timer|internal_counter[55], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[56]~176 , u0|timer|internal_counter[56]~176, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[56] , u0|timer|internal_counter[56], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[57]~178 , u0|timer|internal_counter[57]~178, labfinaltop, 1
instance = comp, \u0|timer|internal_counter[57] , u0|timer|internal_counter[57], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_3_register[10] , u0|timer|period_halfword_3_register[10], labfinaltop, 1
instance = comp, \u0|timer|internal_counter[58] , u0|timer|internal_counter[58], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[58] , u0|timer|counter_snapshot[58], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[42] , u0|timer|counter_snapshot[42], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[10]~60 , u0|timer|read_mux_out[10]~60, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[10]~57 , u0|timer|read_mux_out[10]~57, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[10] , u0|timer|counter_snapshot[10], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[26] , u0|timer|counter_snapshot[26], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[10]~59 , u0|timer|read_mux_out[10]~59, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[10]~58 , u0|timer|read_mux_out[10]~58, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[10]~61 , u0|timer|read_mux_out[10]~61, labfinaltop, 1
instance = comp, \u0|timer|readdata[10] , u0|timer|readdata[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~100 , u0|mm_interconnect_0|rsp_mux|src_data[10]~100, labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[10]~feeder , u0|leds_pio|data_out[10]~feeder, labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[10] , u0|leds_pio|data_out[10], labfinaltop, 1
instance = comp, \u0|leds_pio|readdata[10] , u0|leds_pio|readdata[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[10], labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[10] , u0|hex_digits|data_out[10], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[10] , u0|hex_digits|readdata[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~99 , u0|mm_interconnect_0|rsp_mux|src_data[10]~99, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~23 , u0|spi_0|p1_data_to_cpu[10]~23, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[10] , u0|spi_0|spi_slave_select_holding_reg[10], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[10] , u0|spi_0|spi_slave_select_reg[10], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~22 , u0|spi_0|p1_data_to_cpu[10]~22, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[10]~24 , u0|spi_0|p1_data_to_cpu[10]~24, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[10] , u0|spi_0|data_to_cpu[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10], labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[10]~feeder , u0|noise_pio|data_out[10]~feeder, labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[10] , u0|noise_pio|data_out[10], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[10] , u0|noise_pio|readdata[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~101 , u0|mm_interconnect_0|rsp_mux|src_data[10]~101, labfinaltop, 1
instance = comp, \u0|jtag_uart|ac~0 , u0|jtag_uart|ac~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|ac~1 , u0|jtag_uart|ac~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|ac , u0|jtag_uart|ac, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~26 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~26, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[10] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~97 , u0|mm_interconnect_0|rsp_mux|src_data[10]~97, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~98 , u0|mm_interconnect_0|rsp_mux|src_data[10]~98, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~102 , u0|mm_interconnect_0|rsp_mux|src_data[10]~102, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~21 , u0|mm_interconnect_0|rsp_mux|src_data[10]~21, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[10]~103 , u0|mm_interconnect_0|rsp_mux|src_data[10]~103, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~3 , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte1_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte1_data[2], labfinaltop, 1
instance = comp, \u0|keycode|readdata[2] , u0|keycode|readdata[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2], labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[2]~feeder , u0|hex_digits|data_out[2]~feeder, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[2] , u0|hex_digits|data_out[2], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[2] , u0|hex_digits|readdata[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~37 , u0|mm_interconnect_0|rsp_mux|src_data[2]~37, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[2] , u0|piece_pio|data_out[2], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[2] , u0|piece_pio|readdata[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~39 , u0|mm_interconnect_0|rsp_mux|src_data[2]~39, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[2] , u0|spi_0|spi_slave_select_holding_reg[2], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[2] , u0|spi_0|spi_slave_select_reg[2], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[2]~6 , u0|spi_0|p1_data_to_cpu[2]~6, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[2]~7 , u0|spi_0|p1_data_to_cpu[2]~7, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[2] , u0|spi_0|data_to_cpu[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2], labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[2]~feeder , u0|noise_pio|data_out[2]~feeder, labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[2] , u0|noise_pio|data_out[2], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[2] , u0|noise_pio|readdata[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~40 , u0|mm_interconnect_0|rsp_mux|src_data[2]~40, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[2]~12 , u0|timer|read_mux_out[2]~12, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[2]~2 , u0|timer|counter_snapshot[2]~2, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[2] , u0|timer|counter_snapshot[2], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[18] , u0|timer|counter_snapshot[18], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[2]~14 , u0|timer|read_mux_out[2]~14, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[2]~13 , u0|timer|read_mux_out[2]~13, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[50]~feeder , u0|timer|counter_snapshot[50]~feeder, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[50] , u0|timer|counter_snapshot[50], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[34] , u0|timer|counter_snapshot[34], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[2]~15 , u0|timer|read_mux_out[2]~15, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[2]~16 , u0|timer|read_mux_out[2]~16, labfinaltop, 1
instance = comp, \u0|timer|control_register[2] , u0|timer|control_register[2], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[2] , u0|timer|read_mux_out[2], labfinaltop, 1
instance = comp, \u0|timer|readdata[2] , u0|timer|readdata[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[2], labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[2] , u0|leds_pio|data_out[2], labfinaltop, 1
instance = comp, \u0|leds_pio|readdata[2] , u0|leds_pio|readdata[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~38 , u0|mm_interconnect_0|rsp_mux|src_data[2]~38, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~41 , u0|mm_interconnect_0|rsp_mux|src_data[2]~41, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~2 , u0|mm_interconnect_0|rsp_mux|src_data[2]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~2 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[2] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~35 , u0|mm_interconnect_0|rsp_mux|src_data[2]~35, labfinaltop, 1
instance = comp, \u0|jtag_uart|av_readdata[2]~3 , u0|jtag_uart|av_readdata[2]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~36 , u0|mm_interconnect_0|rsp_mux|src_data[2]~36, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[2]~42 , u0|mm_interconnect_0|rsp_mux|src_data[2]~42, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~18 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[2] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[2] , u0|nios2_gen2_0|cpu|W_ienable_reg[2], labfinaltop, 1
instance = comp, \u0|timer|period_halfword_0_wr_strobe~0 , u0|timer|period_halfword_0_wr_strobe~0, labfinaltop, 1
instance = comp, \u0|timer|Equal9~0 , u0|timer|Equal9~0, labfinaltop, 1
instance = comp, \u0|timer|delayed_unxcounter_is_zeroxx0 , u0|timer|delayed_unxcounter_is_zeroxx0, labfinaltop, 1
instance = comp, \u0|timer|timeout_occurred~0 , u0|timer|timeout_occurred~0, labfinaltop, 1
instance = comp, \u0|timer|timeout_occurred~1 , u0|timer|timeout_occurred~1, labfinaltop, 1
instance = comp, \u0|timer|timeout_occurred , u0|timer|timeout_occurred, labfinaltop, 1
instance = comp, \u0|timer|control_register[0] , u0|timer|control_register[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[2] , u0|nios2_gen2_0|cpu|W_ipending_reg[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6 , u0|nios2_gen2_0|cpu|E_control_rd_data[2]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7 , u0|nios2_gen2_0|cpu|E_control_rd_data[2]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[2] , u0|nios2_gen2_0|cpu|W_control_rd_data[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6 , u0|nios2_gen2_0|cpu|W_rf_wr_data[2]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[4] , u0|nios2_gen2_0|cpu|d_writedata[4], labfinaltop, 1
instance = comp, \u0|keycode|data_out[4] , u0|keycode|data_out[4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal8~0 , u0|vga_text_mode_controller_0|game_states|Equal8~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|Equal8~1 , u0|vga_text_mode_controller_0|game_states|Equal8~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State~41 , u0|vga_text_mode_controller_0|game_states|State~41, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|State.S_ENDGAME , u0|vga_text_mode_controller_0|game_states|State.S_ENDGAME, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|WideOr2~2 , u0|vga_text_mode_controller_0|game_states|WideOr2~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|WideOr2~0 , u0|vga_text_mode_controller_0|game_states|WideOr2~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|WideOr2~1 , u0|vga_text_mode_controller_0|game_states|WideOr2~1, labfinaltop, 1
instance = comp, \u0|generator_pio|read_mux_out[2] , u0|generator_pio|read_mux_out[2], labfinaltop, 1
instance = comp, \u0|generator_pio|readdata[2] , u0|generator_pio|readdata[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|av_readdata_pre[2] , u0|mm_interconnect_0|generator_pio_s1_translator|av_readdata_pre[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_015|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_015|src1_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~12 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~12, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~11 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~11, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~13 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~13, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~14 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~14, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~7 , u0|mm_interconnect_0|rsp_mux_001|src_payload~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~9 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~10 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~10, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~15 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[2]~16 , u0|nios2_gen2_0|cpu|F_iw[2]~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[2] , u0|nios2_gen2_0|cpu|D_iw[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~6 , u0|nios2_gen2_0|cpu|Equal0~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4 , u0|nios2_gen2_0|cpu|D_ctrl_br_cmp~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_cmp , u0|nios2_gen2_0|cpu|R_ctrl_br_cmp, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[1]~6 , u0|timer|read_mux_out[1]~6, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[1]~7 , u0|timer|read_mux_out[1]~7, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[1]~1 , u0|timer|counter_snapshot[1]~1, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[1] , u0|timer|counter_snapshot[1], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[17] , u0|timer|counter_snapshot[17], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[1]~9 , u0|timer|read_mux_out[1]~9, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[1]~8 , u0|timer|read_mux_out[1]~8, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[33] , u0|timer|counter_snapshot[33], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[49] , u0|timer|counter_snapshot[49], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[1]~10 , u0|timer|read_mux_out[1]~10, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[1]~11 , u0|timer|read_mux_out[1]~11, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[1] , u0|timer|read_mux_out[1], labfinaltop, 1
instance = comp, \u0|timer|readdata[1] , u0|timer|readdata[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_states|WideOr3~0 , u0|vga_text_mode_controller_0|game_states|WideOr3~0, labfinaltop, 1
instance = comp, \u0|generator_pio|read_mux_out[1] , u0|generator_pio|read_mux_out[1], labfinaltop, 1
instance = comp, \u0|generator_pio|readdata[1] , u0|generator_pio|readdata[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|generator_pio_s1_translator|av_readdata_pre[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~31 , u0|mm_interconnect_0|rsp_mux|src_data[1]~31, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[1]~feeder , u0|spi_0|spi_slave_select_holding_reg[1]~feeder, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[1] , u0|spi_0|spi_slave_select_holding_reg[1], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[1] , u0|spi_0|spi_slave_select_reg[1], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[1]~4 , u0|spi_0|p1_data_to_cpu[1]~4, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[1]~5 , u0|spi_0|p1_data_to_cpu[1]~5, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[1] , u0|spi_0|data_to_cpu[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1], labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[1] , u0|noise_pio|data_out[1], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[1] , u0|noise_pio|readdata[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[1], labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[1]~feeder , u0|piece_pio|data_out[1]~feeder, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[1] , u0|piece_pio|data_out[1], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[1] , u0|piece_pio|readdata[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~32 , u0|mm_interconnect_0|rsp_mux|src_data[1]~32, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~33 , u0|mm_interconnect_0|rsp_mux|src_data[1]~33, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~1 , u0|mm_interconnect_0|rsp_mux|src_data[1]~1, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[1]~feeder , u0|hex_digits|data_out[1]~feeder, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[1] , u0|hex_digits|data_out[1], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[1] , u0|hex_digits|readdata[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[1], labfinaltop, 1
instance = comp, \u0|keycode|readdata[1] , u0|keycode|readdata[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~28 , u0|mm_interconnect_0|rsp_mux|src_data[1]~28, labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[1]~feeder , u0|leds_pio|data_out[1]~feeder, labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[1] , u0|leds_pio|data_out[1], labfinaltop, 1
instance = comp, \u0|leds_pio|readdata[1] , u0|leds_pio|readdata[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_valid~1 , u0|mm_interconnect_0|cmd_mux_012|src_valid~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src11_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src11_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_012|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|packet_in_progress , u0|mm_interconnect_0|cmd_mux_012|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_012|saved_grant[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|update_grant~0 , u0|mm_interconnect_0|cmd_mux_012|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_data[67] , u0|mm_interconnect_0|cmd_mux_012|src_data[67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|always1~4 , u0|mm_interconnect_0|router|always1~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|src_valid~0 , u0|mm_interconnect_0|cmd_mux_012|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|WideOr1 , u0|mm_interconnect_0|cmd_mux_012|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|m0_write~0 , u0|mm_interconnect_0|key_s1_agent|m0_write~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|m0_write~1 , u0|mm_interconnect_0|key_s1_agent|m0_write~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|Add0~0 , u0|mm_interconnect_0|key_s1_translator|Add0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent|cp_ready~0 , u0|mm_interconnect_0|key_s1_agent|cp_ready~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|update_grant~1 , u0|mm_interconnect_0|cmd_mux_012|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_012|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_012|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_012|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_012|saved_grant[1], labfinaltop, 1
instance = comp, \u0|key|Equal0~0 , u0|key|Equal0~0, labfinaltop, 1
instance = comp, \KEY[1]~input , KEY[1]~input, labfinaltop, 1
instance = comp, \u0|key|read_mux_out[1] , u0|key|read_mux_out[1], labfinaltop, 1
instance = comp, \u0|key|readdata[1] , u0|key|readdata[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1] , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_012|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_012|src0_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~29 , u0|mm_interconnect_0|rsp_mux|src_data[1]~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[1] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~26 , u0|mm_interconnect_0|rsp_mux|src_data[1]~26, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal13~0 , u0|mm_interconnect_0|router_001|Equal13~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src3_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src3_valid~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_valid~0 , u0|mm_interconnect_0|cmd_mux_004|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_004|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|packet_in_progress , u0|mm_interconnect_0|cmd_mux_004|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_004|saved_grant[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|altpll_0_pll_slave_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|altpll_0_pll_slave_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~0 , u0|mm_interconnect_0|cmd_mux_004|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|update_grant~1 , u0|mm_interconnect_0|cmd_mux_004|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_004|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|WideOr1 , u0|mm_interconnect_0|cmd_mux_004|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[39] , u0|mm_interconnect_0|cmd_mux_004|src_data[39], labfinaltop, 1
instance = comp, \u0|altpll_0|readdata[0]~0 , u0|altpll_0|readdata[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_004|src_data[38] , u0|mm_interconnect_0|cmd_mux_004|src_data[38], labfinaltop, 1
instance = comp, \u0|altpll_0|w_reset~0 , u0|altpll_0|w_reset~0, labfinaltop, 1
instance = comp, \u0|altpll_0|w_reset~1 , u0|altpll_0|w_reset~1, labfinaltop, 1
instance = comp, \u0|altpll_0|pfdena_reg~0 , u0|altpll_0|pfdena_reg~0, labfinaltop, 1
instance = comp, \u0|altpll_0|pfdena_reg , u0|altpll_0|pfdena_reg, labfinaltop, 1
instance = comp, \u0|altpll_0|readdata[1]~2 , u0|altpll_0|readdata[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|altpll_0_pll_slave_translator|av_readdata_pre[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_004|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_004|src0_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~27 , u0|mm_interconnect_0|rsp_mux|src_data[1]~27, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~30 , u0|mm_interconnect_0|rsp_mux|src_data[1]~30, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[1]~34 , u0|mm_interconnect_0|rsp_mux|src_data[1]~34, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[1] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5 , u0|nios2_gen2_0|cpu|E_control_rd_data[1]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[1] , u0|nios2_gen2_0|cpu|W_control_rd_data[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4 , u0|nios2_gen2_0|cpu|W_rf_wr_data[1]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[3]~14 , u0|nios2_gen2_0|cpu|R_src2_lo[3]~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[3] , u0|nios2_gen2_0|cpu|E_src2[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[3]~25 , u0|nios2_gen2_0|cpu|E_logic_result[3]~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3]~25 , u0|nios2_gen2_0|cpu|W_alu_result[3]~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[3] , u0|nios2_gen2_0|cpu|W_alu_result[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_data[39] , u0|mm_interconnect_0|cmd_mux_005|src_data[39], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~36 , u0|nios2_gen2_0|cpu|F_iw[23]~36, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[23]~37 , u0|nios2_gen2_0|cpu|F_iw[23]~37, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[23] , u0|nios2_gen2_0|cpu|D_iw[23], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25]~2 , u0|nios2_gen2_0|cpu|E_src2[25]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[25] , u0|nios2_gen2_0|cpu|E_src2[25], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~2 , u0|nios2_gen2_0|cpu|Add1~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~5 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[23] , u0|nios2_gen2_0|cpu|F_pc[23], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~4 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[24] , u0|nios2_gen2_0|cpu|F_pc[24], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~3 , u0|mm_interconnect_0|router_001|Equal0~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[4]~8 , u0|mm_interconnect_0|router_001|src_channel[4]~8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src4_valid~2 , u0|mm_interconnect_0|cmd_demux_001|src4_valid~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|src_valid~0 , u0|mm_interconnect_0|cmd_mux_005|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~0 , u0|mm_interconnect_0|cmd_mux_005|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|packet_in_progress , u0|mm_interconnect_0|cmd_mux_005|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|WideOr1 , u0|mm_interconnect_0|cmd_mux_005|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|update_grant~1 , u0|mm_interconnect_0|cmd_mux_005|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[0], labfinaltop, 1
instance = comp, \u0|onchip_memory2_0|wren~0 , u0|onchip_memory2_0|wren~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~89 , u0|nios2_gen2_0|cpu|F_iw[29]~89, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~90 , u0|nios2_gen2_0|cpu|F_iw[29]~90, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[29]~91 , u0|nios2_gen2_0|cpu|F_iw[29]~91, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[29] , u0|nios2_gen2_0|cpu|D_iw[29], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9]~18 , u0|nios2_gen2_0|cpu|E_src1[9]~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[9] , u0|nios2_gen2_0|cpu|E_src1[9], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[9]~18 , u0|nios2_gen2_0|cpu|E_logic_result[9]~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9]~18 , u0|nios2_gen2_0|cpu|W_alu_result[9]~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[9] , u0|nios2_gen2_0|cpu|W_alu_result[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal15~0 , u0|mm_interconnect_0|router|Equal15~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|always1~1 , u0|mm_interconnect_0|router|always1~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_valid~0 , u0|mm_interconnect_0|cmd_mux_002|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[38] , u0|mm_interconnect_0|cmd_mux_002|src_data[38], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] , u0|mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~8 , u0|mm_interconnect_0|rsp_mux_001|src_payload~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~33 , u0|nios2_gen2_0|cpu|F_iw[22]~33, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~34 , u0|nios2_gen2_0|cpu|F_iw[22]~34, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[22]~35 , u0|nios2_gen2_0|cpu|F_iw[22]~35, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[22] , u0|nios2_gen2_0|cpu|D_iw[22], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_data[8]~0 , u0|nios2_gen2_0|cpu|E_st_data[8]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[8] , u0|nios2_gen2_0|cpu|d_writedata[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_payload~27 , u0|mm_interconnect_0|cmd_mux_003|src_payload~27, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[8] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|writedata[8], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~26, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~24 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~24, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[28] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[28], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~92 , u0|nios2_gen2_0|cpu|F_iw[28]~92, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[28]~93 , u0|nios2_gen2_0|cpu|F_iw[28]~93, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[28] , u0|nios2_gen2_0|cpu|D_iw[28], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10]~17 , u0|nios2_gen2_0|cpu|E_src1[10]~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[10] , u0|nios2_gen2_0|cpu|E_src1[10], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[10]~17 , u0|nios2_gen2_0|cpu|E_logic_result[10]~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10]~17 , u0|nios2_gen2_0|cpu|W_alu_result[10]~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[10] , u0|nios2_gen2_0|cpu|W_alu_result[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[46] , u0|mm_interconnect_0|cmd_mux_003|src_data[46], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[8] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[8], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~11 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[26] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[26], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~43 , u0|nios2_gen2_0|cpu|F_iw[26]~43, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[26]~44 , u0|nios2_gen2_0|cpu|F_iw[26]~44, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[26] , u0|nios2_gen2_0|cpu|D_iw[26], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22]~5 , u0|nios2_gen2_0|cpu|E_src1[22]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[22] , u0|nios2_gen2_0|cpu|E_src1[22], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[22]~5 , u0|nios2_gen2_0|cpu|E_logic_result[22]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22]~5 , u0|nios2_gen2_0|cpu|W_alu_result[22]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[22] , u0|nios2_gen2_0|cpu|W_alu_result[22], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~1 , u0|mm_interconnect_0|router|Equal16~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~0 , u0|mm_interconnect_0|router|Equal16~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~2 , u0|mm_interconnect_0|router|Equal16~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~3 , u0|mm_interconnect_0|router|Equal16~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_valid~0 , u0|mm_interconnect_0|cmd_mux_003|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|WideOr1 , u0|mm_interconnect_0|cmd_mux_003|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~0 , u0|mm_interconnect_0|cmd_mux_003|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|update_grant~1 , u0|mm_interconnect_0|cmd_mux_003|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|src_data[41] , u0|mm_interconnect_0|cmd_mux_003|src_data[41], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[3] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|address[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~4 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~5 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~17 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[16] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[16], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~74 , u0|nios2_gen2_0|cpu|F_iw[16]~74, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~75 , u0|nios2_gen2_0|cpu|F_iw[16]~75, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[16]~76 , u0|nios2_gen2_0|cpu|F_iw[16]~76, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[16] , u0|nios2_gen2_0|cpu|D_iw[16], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~0 , u0|nios2_gen2_0|cpu|D_ctrl_exception~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~1 , u0|nios2_gen2_0|cpu|D_ctrl_exception~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~2 , u0|nios2_gen2_0|cpu|D_ctrl_exception~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_exception~13 , u0|nios2_gen2_0|cpu|D_ctrl_exception~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_exception , u0|nios2_gen2_0|cpu|R_ctrl_exception, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~3 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~18 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[9] , u0|nios2_gen2_0|cpu|F_pc[9], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~19 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~20 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[10] , u0|nios2_gen2_0|cpu|F_pc[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src2_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_003|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_003|saved_grant[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_003|src1_valid~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~94 , u0|nios2_gen2_0|cpu|F_iw[27]~94, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[27]~95 , u0|nios2_gen2_0|cpu|F_iw[27]~95, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[27] , u0|nios2_gen2_0|cpu|D_iw[27], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7]~20 , u0|nios2_gen2_0|cpu|E_src1[7]~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8 , u0|nios2_gen2_0|cpu|F_pc_plus_one[4]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10 , u0|nios2_gen2_0|cpu|F_pc_plus_one[5]~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[7] , u0|nios2_gen2_0|cpu|E_src1[7], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~24 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~24, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[5] , u0|nios2_gen2_0|cpu|F_pc[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12 , u0|nios2_gen2_0|cpu|F_pc_plus_one[6]~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~25 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[7] , u0|nios2_gen2_0|cpu|F_pc[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~0 , u0|mm_interconnect_0|router_001|Equal1~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src12_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src12_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|WideOr1 , u0|mm_interconnect_0|cmd_mux_013|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_013|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|packet_in_progress , u0|mm_interconnect_0|cmd_mux_013|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|update_grant~0 , u0|mm_interconnect_0|cmd_mux_013|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|update_grant~1 , u0|mm_interconnect_0|cmd_mux_013|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_013|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_data[67] , u0|mm_interconnect_0|cmd_mux_013|src_data[67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|timer_s1_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_013|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_013|src1_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~48 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~48, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~49 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~49, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~45 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~45, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~14 , u0|mm_interconnect_0|rsp_mux_001|src_payload~14, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~46 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~46, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~47 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~47, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~50 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~50, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[7]~99 , u0|nios2_gen2_0|cpu|F_iw[7]~99, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[7] , u0|nios2_gen2_0|cpu|D_iw[7], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3]~25 , u0|nios2_gen2_0|cpu|E_src1[3]~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2 , u0|nios2_gen2_0|cpu|F_pc_plus_one[1]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[3] , u0|nios2_gen2_0|cpu|E_src1[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~28 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[1] , u0|nios2_gen2_0|cpu|F_pc[1], labfinaltop, 1
instance = comp, \u0|usb_irq|read_mux_out~0 , u0|usb_irq|read_mux_out~0, labfinaltop, 1
instance = comp, \u0|leds_pio|Equal0~0 , u0|leds_pio|Equal0~0, labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[8] , u0|leds_pio|data_out[8], labfinaltop, 1
instance = comp, \u0|leds_pio|readdata[8] , u0|leds_pio|readdata[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[8] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~41 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~41, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~42 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~42, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~43 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~43, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~39 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~39, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~40 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~40, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~44 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~44, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[8]~98 , u0|nios2_gen2_0|cpu|F_iw[8]~98, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[8] , u0|nios2_gen2_0|cpu|D_iw[8], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[2]~15 , u0|nios2_gen2_0|cpu|R_src2_lo[2]~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[2] , u0|nios2_gen2_0|cpu|E_src2[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~25 , u0|nios2_gen2_0|cpu|Add1~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~29 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[0] , u0|nios2_gen2_0|cpu|F_pc[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_data[38] , u0|mm_interconnect_0|cmd_mux_018|src_data[38], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[15]~16 , u0|spi_0|p1_data_to_cpu[15]~16, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[13] , u0|spi_0|spi_slave_select_holding_reg[13], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[13]~feeder , u0|spi_0|spi_slave_select_reg[13]~feeder, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[13] , u0|spi_0|spi_slave_select_reg[13], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[13]~20 , u0|spi_0|p1_data_to_cpu[13]~20, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[13] , u0|spi_0|data_to_cpu[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~70 , u0|nios2_gen2_0|cpu|F_iw[13]~70, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~71 , u0|nios2_gen2_0|cpu|F_iw[13]~71, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~72 , u0|nios2_gen2_0|cpu|F_iw[13]~72, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~68 , u0|nios2_gen2_0|cpu|F_iw[13]~68, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~67 , u0|nios2_gen2_0|cpu|F_iw[13]~67, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~69 , u0|nios2_gen2_0|cpu|F_iw[13]~69, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[13]~73 , u0|nios2_gen2_0|cpu|F_iw[13]~73, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[13] , u0|nios2_gen2_0|cpu|D_iw[13], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_break~0 , u0|nios2_gen2_0|cpu|D_ctrl_break~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_break , u0|nios2_gen2_0|cpu|R_ctrl_break, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled~0 , u0|nios2_gen2_0|cpu|hbreak_enabled~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|hbreak_enabled , u0|nios2_gen2_0|cpu|hbreak_enabled, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write1~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write1~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write1 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write1, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write2 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|write2, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|t_ena~2 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|t_ena~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|t_ena~3 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|t_ena~3, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|t_ena~reg0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|t_ena~reg0, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, labfinaltop, 1
instance = comp, \u0|jtag_uart|wr_rfifo , u0|jtag_uart|wr_rfifo, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~78 , u0|nios2_gen2_0|cpu|F_iw[21]~78, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~79 , u0|nios2_gen2_0|cpu|F_iw[21]~79, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[21]~80 , u0|nios2_gen2_0|cpu|F_iw[21]~80, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[21] , u0|nios2_gen2_0|cpu|D_iw[21], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7 , u0|nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~2 , u0|nios2_gen2_0|cpu|D_dst_regnum[2]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[4]~4 , u0|nios2_gen2_0|cpu|D_dst_regnum[4]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[4] , u0|nios2_gen2_0|cpu|R_dst_regnum[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26]~1 , u0|nios2_gen2_0|cpu|E_src1[26]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[26] , u0|nios2_gen2_0|cpu|E_src1[26], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[26]~1 , u0|nios2_gen2_0|cpu|E_logic_result[26]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26]~1 , u0|nios2_gen2_0|cpu|W_alu_result[26]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[26] , u0|nios2_gen2_0|cpu|W_alu_result[26], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal16~5 , u0|mm_interconnect_0|router|Equal16~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal17~0 , u0|mm_interconnect_0|router|Equal17~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[5]~4 , u0|mm_interconnect_0|router|src_channel[5]~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[5]~5 , u0|mm_interconnect_0|router|src_channel[5]~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal15~1 , u0|mm_interconnect_0|router|Equal15~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|always1~0 , u0|mm_interconnect_0|router|always1~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~2 , u0|mm_interconnect_0|router|Equal1~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[5]~10 , u0|mm_interconnect_0|router|src_channel[5]~10, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[5]~6 , u0|mm_interconnect_0|router|src_channel[5]~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[5]~3 , u0|mm_interconnect_0|router|src_channel[5]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|always1~2 , u0|mm_interconnect_0|router|always1~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[5]~2 , u0|mm_interconnect_0|router|src_channel[5]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[5]~7 , u0|mm_interconnect_0|router|src_channel[5]~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[5]~8 , u0|mm_interconnect_0|router|src_channel[5]~8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_005|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_005|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_005|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_005|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_005|src1_valid~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~40 , u0|nios2_gen2_0|cpu|F_iw[25]~40, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~41 , u0|nios2_gen2_0|cpu|F_iw[25]~41, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[25]~42 , u0|nios2_gen2_0|cpu|F_iw[25]~42, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[25] , u0|nios2_gen2_0|cpu|D_iw[25], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[3]~6 , u0|nios2_gen2_0|cpu|D_dst_regnum[3]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[3] , u0|nios2_gen2_0|cpu|R_dst_regnum[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19]~8 , u0|nios2_gen2_0|cpu|E_src1[19]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[19] , u0|nios2_gen2_0|cpu|E_src1[19], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~11 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[17] , u0|nios2_gen2_0|cpu|F_pc[17], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[55] , u0|mm_interconnect_0|cmd_mux_006|src_data[55], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~10 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~10, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|wr_address~0 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|wr_address~0, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|wr_address , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|wr_address, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[43]~0 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[43]~0, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[36] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[36], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entries[0]~3 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entries[0]~3, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entries[0] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entries[0], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|Equal1~0 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|Equal1~0, labfinaltop, 1
instance = comp, \u0|sdram|WideOr9~0 , u0|sdram|WideOr9~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector41~1 , u0|sdram|Selector41~1, labfinaltop, 1
instance = comp, \u0|sdram|Selector41~2 , u0|sdram|Selector41~2, labfinaltop, 1
instance = comp, \u0|sdram|f_pop , u0|sdram|f_pop, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_address~0 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_address~0, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_address , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_address, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[43]~0 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[43]~0, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[36] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[36], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[36]~11 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[36]~11, labfinaltop, 1
instance = comp, \u0|sdram|active_rnw~2 , u0|sdram|active_rnw~2, labfinaltop, 1
instance = comp, \u0|sdram|active_rnw~0 , u0|sdram|active_rnw~0, labfinaltop, 1
instance = comp, \u0|sdram|active_cs_n~0 , u0|sdram|active_cs_n~0, labfinaltop, 1
instance = comp, \u0|sdram|active_cs_n~1 , u0|sdram|active_cs_n~1, labfinaltop, 1
instance = comp, \u0|sdram|active_cs_n , u0|sdram|active_cs_n, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[51] , u0|mm_interconnect_0|cmd_mux_006|src_data[51], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~6 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~6, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[32] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[32], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[32] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[32], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[32]~7 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[32]~7, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[14] , u0|sdram|active_addr[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[52] , u0|mm_interconnect_0|cmd_mux_006|src_data[52], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~5 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~5, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[33] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[33], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[33] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[33], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[33]~6 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[33]~6, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[15] , u0|sdram|active_addr[15], labfinaltop, 1
instance = comp, \u0|sdram|pending~3 , u0|sdram|pending~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[47] , u0|mm_interconnect_0|cmd_mux_006|src_data[47], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~0, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[28] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[28], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[28] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[28], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[28]~0 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[28]~0, labfinaltop, 1
instance = comp, \u0|sdram|active_rnw , u0|sdram|active_rnw, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[10] , u0|sdram|active_addr[10], labfinaltop, 1
instance = comp, \u0|sdram|pending~0 , u0|sdram|pending~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[61] , u0|mm_interconnect_0|cmd_mux_006|src_data[61], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~1 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~1, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[42] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[42], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[42] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[42], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[42]~2 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[42]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[48] , u0|mm_interconnect_0|cmd_mux_006|src_data[48], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~2 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~2, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[29]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[29]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[29] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[29], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[29] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[29], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[29]~3 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[29]~3, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[24] , u0|sdram|active_addr[24], labfinaltop, 1
instance = comp, \u0|sdram|active_addr[11] , u0|sdram|active_addr[11], labfinaltop, 1
instance = comp, \u0|sdram|pending~1 , u0|sdram|pending~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[49] , u0|mm_interconnect_0|cmd_mux_006|src_data[49], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~4 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~4, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[30]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[30]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[30] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[30], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[30] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[30], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[30]~5 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[30]~5, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[12] , u0|sdram|active_addr[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[50] , u0|mm_interconnect_0|cmd_mux_006|src_data[50], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~3 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~3, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[31] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[31], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[31] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[31], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[31]~4 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[31]~4, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[13] , u0|sdram|active_addr[13], labfinaltop, 1
instance = comp, \u0|sdram|pending~2 , u0|sdram|pending~2, labfinaltop, 1
instance = comp, \u0|sdram|pending~4 , u0|sdram|pending~4, labfinaltop, 1
instance = comp, \u0|sdram|pending~10 , u0|sdram|pending~10, labfinaltop, 1
instance = comp, \u0|sdram|active_rnw~1 , u0|sdram|active_rnw~1, labfinaltop, 1
instance = comp, \u0|sdram|active_rnw~3 , u0|sdram|active_rnw~3, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[18] , u0|sdram|active_addr[18], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[56] , u0|mm_interconnect_0|cmd_mux_006|src_data[56], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~9 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~9, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[37]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[37]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[37] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[37], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[37] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[37], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[37]~10 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[37]~10, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[19] , u0|sdram|active_addr[19], labfinaltop, 1
instance = comp, \u0|sdram|pending~6 , u0|sdram|pending~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[59] , u0|mm_interconnect_0|cmd_mux_006|src_data[59], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~14 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~14, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[40] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[40], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[40]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[40]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[40] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[40], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[40]~15 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[40]~15, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[22] , u0|sdram|active_addr[22], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[60] , u0|mm_interconnect_0|cmd_mux_006|src_data[60], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~13 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~13, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[41]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[41]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[41] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[41], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[41] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[41], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[41]~14 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[41]~14, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[23] , u0|sdram|active_addr[23], labfinaltop, 1
instance = comp, \u0|sdram|pending~8 , u0|sdram|pending~8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[53] , u0|mm_interconnect_0|cmd_mux_006|src_data[53], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~8 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~8, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[34]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[34]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[34] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[34], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[34] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[34], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[34]~9 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[34]~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[54] , u0|mm_interconnect_0|cmd_mux_006|src_data[54], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~7 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~7, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[35] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[35], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[35]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[35]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[35] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[35], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[35]~8 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[35]~8, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[16] , u0|sdram|active_addr[16], labfinaltop, 1
instance = comp, \u0|sdram|active_addr[17] , u0|sdram|active_addr[17], labfinaltop, 1
instance = comp, \u0|sdram|pending~5 , u0|sdram|pending~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[57] , u0|mm_interconnect_0|cmd_mux_006|src_data[57], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~12 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~12, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[38] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[38], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[38]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[38]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[38] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[38], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[38]~13 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[38]~13, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[20] , u0|sdram|active_addr[20], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[58] , u0|mm_interconnect_0|cmd_mux_006|src_data[58], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~11 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~11, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[39]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[39]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[39] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[39], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[39] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[39], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[39]~12 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[39]~12, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[21] , u0|sdram|active_addr[21], labfinaltop, 1
instance = comp, \u0|sdram|pending~7 , u0|sdram|pending~7, labfinaltop, 1
instance = comp, \u0|sdram|pending~9 , u0|sdram|pending~9, labfinaltop, 1
instance = comp, \u0|sdram|Selector41~0 , u0|sdram|Selector41~0, labfinaltop, 1
instance = comp, \u0|sdram|m_next~18 , u0|sdram|m_next~18, labfinaltop, 1
instance = comp, \u0|sdram|m_next~17 , u0|sdram|m_next~17, labfinaltop, 1
instance = comp, \u0|sdram|Selector29~0 , u0|sdram|Selector29~0, labfinaltop, 1
instance = comp, \u0|sdram|m_state.000100000 , u0|sdram|m_state.000100000, labfinaltop, 1
instance = comp, \u0|sdram|Selector30~0 , u0|sdram|Selector30~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector30~1 , u0|sdram|Selector30~1, labfinaltop, 1
instance = comp, \u0|sdram|m_state.001000000 , u0|sdram|m_state.001000000, labfinaltop, 1
instance = comp, \u0|sdram|Selector36~0 , u0|sdram|Selector36~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector26~0 , u0|sdram|Selector26~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector26~1 , u0|sdram|Selector26~1, labfinaltop, 1
instance = comp, \u0|sdram|Selector25~5 , u0|sdram|Selector25~5, labfinaltop, 1
instance = comp, \u0|sdram|m_state.000000010 , u0|sdram|m_state.000000010, labfinaltop, 1
instance = comp, \u0|sdram|WideOr8~0 , u0|sdram|WideOr8~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector26~2 , u0|sdram|Selector26~2, labfinaltop, 1
instance = comp, \u0|sdram|m_state.000000100 , u0|sdram|m_state.000000100, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[9]~1 , u0|sdram|m_addr[9]~1, labfinaltop, 1
instance = comp, \u0|sdram|Selector36~1 , u0|sdram|Selector36~1, labfinaltop, 1
instance = comp, \u0|sdram|Selector36~2 , u0|sdram|Selector36~2, labfinaltop, 1
instance = comp, \u0|sdram|m_next.010000000 , u0|sdram|m_next.010000000, labfinaltop, 1
instance = comp, \u0|sdram|Selector31~0 , u0|sdram|Selector31~0, labfinaltop, 1
instance = comp, \u0|sdram|m_state.010000000 , u0|sdram|m_state.010000000, labfinaltop, 1
instance = comp, \u0|sdram|Selector23~0 , u0|sdram|Selector23~0, labfinaltop, 1
instance = comp, \u0|sdram|ack_refresh_request , u0|sdram|ack_refresh_request, labfinaltop, 1
instance = comp, \u0|sdram|refresh_request~0 , u0|sdram|refresh_request~0, labfinaltop, 1
instance = comp, \u0|sdram|refresh_request , u0|sdram|refresh_request, labfinaltop, 1
instance = comp, \u0|sdram|Selector32~0 , u0|sdram|Selector32~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector32~1 , u0|sdram|Selector32~1, labfinaltop, 1
instance = comp, \u0|sdram|m_state.100000000 , u0|sdram|m_state.100000000, labfinaltop, 1
instance = comp, \u0|sdram|Selector27~1 , u0|sdram|Selector27~1, labfinaltop, 1
instance = comp, \u0|sdram|Selector34~2 , u0|sdram|Selector34~2, labfinaltop, 1
instance = comp, \u0|sdram|Selector34~3 , u0|sdram|Selector34~3, labfinaltop, 1
instance = comp, \u0|sdram|Selector34~6 , u0|sdram|Selector34~6, labfinaltop, 1
instance = comp, \u0|sdram|Selector34~4 , u0|sdram|Selector34~4, labfinaltop, 1
instance = comp, \u0|sdram|Selector34~5 , u0|sdram|Selector34~5, labfinaltop, 1
instance = comp, \u0|sdram|m_next.000001000 , u0|sdram|m_next.000001000, labfinaltop, 1
instance = comp, \u0|sdram|Selector27~0 , u0|sdram|Selector27~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector27~2 , u0|sdram|Selector27~2, labfinaltop, 1
instance = comp, \u0|sdram|Selector27~3 , u0|sdram|Selector27~3, labfinaltop, 1
instance = comp, \u0|sdram|Selector27~5 , u0|sdram|Selector27~5, labfinaltop, 1
instance = comp, \u0|sdram|Selector27~4 , u0|sdram|Selector27~4, labfinaltop, 1
instance = comp, \u0|sdram|Selector27~6 , u0|sdram|Selector27~6, labfinaltop, 1
instance = comp, \u0|sdram|m_state.000001000 , u0|sdram|m_state.000001000, labfinaltop, 1
instance = comp, \u0|sdram|Selector38~0 , u0|sdram|Selector38~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector38~2 , u0|sdram|Selector38~2, labfinaltop, 1
instance = comp, \u0|sdram|Selector39~1 , u0|sdram|Selector39~1, labfinaltop, 1
instance = comp, \u0|sdram|Selector39~2 , u0|sdram|Selector39~2, labfinaltop, 1
instance = comp, \u0|sdram|Selector39~0 , u0|sdram|Selector39~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector39~3 , u0|sdram|Selector39~3, labfinaltop, 1
instance = comp, \u0|sdram|m_count[0] , u0|sdram|m_count[0], labfinaltop, 1
instance = comp, \u0|sdram|Selector38~1 , u0|sdram|Selector38~1, labfinaltop, 1
instance = comp, \u0|sdram|Selector38~3 , u0|sdram|Selector38~3, labfinaltop, 1
instance = comp, \u0|sdram|Selector38~4 , u0|sdram|Selector38~4, labfinaltop, 1
instance = comp, \u0|sdram|m_count[1] , u0|sdram|m_count[1], labfinaltop, 1
instance = comp, \u0|sdram|Selector24~0 , u0|sdram|Selector24~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector33~0 , u0|sdram|Selector33~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector33~1 , u0|sdram|Selector33~1, labfinaltop, 1
instance = comp, \u0|sdram|Selector33~2 , u0|sdram|Selector33~2, labfinaltop, 1
instance = comp, \u0|sdram|Selector33~3 , u0|sdram|Selector33~3, labfinaltop, 1
instance = comp, \u0|sdram|m_next.000000001 , u0|sdram|m_next.000000001, labfinaltop, 1
instance = comp, \u0|sdram|Selector24~1 , u0|sdram|Selector24~1, labfinaltop, 1
instance = comp, \u0|sdram|Selector24~2 , u0|sdram|Selector24~2, labfinaltop, 1
instance = comp, \u0|sdram|m_state.000000001 , u0|sdram|m_state.000000001, labfinaltop, 1
instance = comp, \u0|sdram|Selector1~0 , u0|sdram|Selector1~0, labfinaltop, 1
instance = comp, \u0|sdram|i_cmd[2] , u0|sdram|i_cmd[2], labfinaltop, 1
instance = comp, \u0|sdram|Selector20~0 , u0|sdram|Selector20~0, labfinaltop, 1
instance = comp, \u0|sdram|m_cmd[2]~_Duplicate_1 , u0|sdram|m_cmd[2]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|Selector3~0 , u0|sdram|Selector3~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector3~1 , u0|sdram|Selector3~1, labfinaltop, 1
instance = comp, \u0|sdram|i_cmd[0] , u0|sdram|i_cmd[0], labfinaltop, 1
instance = comp, \u0|sdram|Selector22~0 , u0|sdram|Selector22~0, labfinaltop, 1
instance = comp, \u0|sdram|always5~0 , u0|sdram|always5~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector22~1 , u0|sdram|Selector22~1, labfinaltop, 1
instance = comp, \u0|sdram|m_cmd[0]~_Duplicate_1 , u0|sdram|m_cmd[0]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|Selector2~0 , u0|sdram|Selector2~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector2~1 , u0|sdram|Selector2~1, labfinaltop, 1
instance = comp, \u0|sdram|i_cmd[1] , u0|sdram|i_cmd[1], labfinaltop, 1
instance = comp, \u0|sdram|Selector21~0 , u0|sdram|Selector21~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector21~1 , u0|sdram|Selector21~1, labfinaltop, 1
instance = comp, \u0|sdram|m_cmd[1]~_Duplicate_1 , u0|sdram|m_cmd[1]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|Equal4~0 , u0|sdram|Equal4~0, labfinaltop, 1
instance = comp, \u0|sdram|rd_valid[0] , u0|sdram|rd_valid[0], labfinaltop, 1
instance = comp, \u0|sdram|rd_valid[1] , u0|sdram|rd_valid[1], labfinaltop, 1
instance = comp, \u0|sdram|rd_valid[2] , u0|sdram|rd_valid[2], labfinaltop, 1
instance = comp, \u0|sdram|za_valid , u0|sdram|za_valid, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|full, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|write, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~38 , u0|nios2_gen2_0|cpu|F_iw[24]~38, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[24]~39 , u0|nios2_gen2_0|cpu|F_iw[24]~39, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[24] , u0|nios2_gen2_0|cpu|D_iw[24], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3 , u0|nios2_gen2_0|cpu|D_dst_regnum[2]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[2] , u0|nios2_gen2_0|cpu|R_dst_regnum[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2]~24 , u0|nios2_gen2_0|cpu|E_src1[2]~24, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[2] , u0|nios2_gen2_0|cpu|E_src1[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[2]~24 , u0|nios2_gen2_0|cpu|E_logic_result[2]~24, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2]~24 , u0|nios2_gen2_0|cpu|W_alu_result[2]~24, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[2] , u0|nios2_gen2_0|cpu|W_alu_result[2], labfinaltop, 1
instance = comp, \u0|usb_irq|read_mux_out~1 , u0|usb_irq|read_mux_out~1, labfinaltop, 1
instance = comp, \u0|noise_pio|Equal0~0 , u0|noise_pio|Equal0~0, labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[4] , u0|noise_pio|data_out[4], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[4] , u0|noise_pio|readdata[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[4] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~30 , u0|nios2_gen2_0|cpu|F_iw[4]~30, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~28 , u0|nios2_gen2_0|cpu|F_iw[4]~28, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~25 , u0|nios2_gen2_0|cpu|F_iw[4]~25, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~26 , u0|nios2_gen2_0|cpu|F_iw[4]~26, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~10 , u0|mm_interconnect_0|rsp_mux_001|src_payload~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~27 , u0|nios2_gen2_0|cpu|F_iw[4]~27, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~29 , u0|nios2_gen2_0|cpu|F_iw[4]~29, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~31 , u0|nios2_gen2_0|cpu|F_iw[4]~31, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[4]~32 , u0|nios2_gen2_0|cpu|F_iw[4]~32, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[4] , u0|nios2_gen2_0|cpu|D_iw[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2 , u0|nios2_gen2_0|cpu|D_ctrl_b_is_dst~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5 , u0|nios2_gen2_0|cpu|D_dst_regnum[0]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_dst_regnum[0] , u0|nios2_gen2_0|cpu|R_dst_regnum[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_writedata[0] , u0|nios2_gen2_0|cpu|d_writedata[0], labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[0] , u0|piece_pio|data_out[0], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[0] , u0|piece_pio|readdata[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[0], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[0]~0 , u0|spi_0|spi_slave_select_holding_reg[0]~0, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[0] , u0|spi_0|spi_slave_select_holding_reg[0], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[0] , u0|spi_0|spi_slave_select_reg[0], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[0]~2 , u0|spi_0|p1_data_to_cpu[0]~2, labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[0]~3 , u0|spi_0|p1_data_to_cpu[0]~3, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[0] , u0|spi_0|data_to_cpu[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0], labfinaltop, 1
instance = comp, \u0|noise_pio|data_out[0] , u0|noise_pio|data_out[0], labfinaltop, 1
instance = comp, \u0|noise_pio|readdata[0] , u0|noise_pio|readdata[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|noise_pio_s1_translator|av_readdata_pre[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~12 , u0|mm_interconnect_0|rsp_mux|src_data[0]~12, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src13_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src13_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_valid~0 , u0|mm_interconnect_0|cmd_mux_014|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_014|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_014|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|src_data[67] , u0|mm_interconnect_0|cmd_mux_014|src_data[67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~4 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~1, labfinaltop, 1
instance = comp, \u0|usb_rst|always0~0 , u0|usb_rst|always0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~2 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~0 , u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~1 , u0|mm_interconnect_0|usb_rst_s1_agent|cp_ready~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_014|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|packet_in_progress , u0|mm_interconnect_0|cmd_mux_014|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|update_grant~0 , u0|mm_interconnect_0|cmd_mux_014|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|update_grant~1 , u0|mm_interconnect_0|cmd_mux_014|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_014|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_014|saved_grant[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_014|WideOr1 , u0|mm_interconnect_0|cmd_mux_014|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|usb_rst|Equal0~0 , u0|usb_rst|Equal0~0, labfinaltop, 1
instance = comp, \u0|usb_rst|always0~1 , u0|usb_rst|always0~1, labfinaltop, 1
instance = comp, \u0|usb_rst|data_out~0 , u0|usb_rst|data_out~0, labfinaltop, 1
instance = comp, \u0|usb_rst|data_out , u0|usb_rst|data_out, labfinaltop, 1
instance = comp, \u0|usb_rst|readdata[0] , u0|usb_rst|readdata[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85]~feeder , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_payload~0 , u0|mm_interconnect_0|rsp_mux|src_payload~0, labfinaltop, 1
instance = comp, \u0|generator_pio|read_mux_out[0] , u0|generator_pio|read_mux_out[0], labfinaltop, 1
instance = comp, \u0|generator_pio|readdata[0] , u0|generator_pio|readdata[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|generator_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|generator_pio_s1_translator|av_readdata_pre[0], labfinaltop, 1
instance = comp, \KEY[0]~input , KEY[0]~input, labfinaltop, 1
instance = comp, \u0|key|read_mux_out[0] , u0|key|read_mux_out[0], labfinaltop, 1
instance = comp, \u0|key|readdata[0] , u0|key|readdata[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|key_s1_translator|av_readdata_pre[0], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[0]~0 , u0|timer|read_mux_out[0]~0, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[0]~2 , u0|timer|read_mux_out[0]~2, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[48] , u0|timer|counter_snapshot[48], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[32] , u0|timer|counter_snapshot[32], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[0]~4 , u0|timer|read_mux_out[0]~4, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[0]~0 , u0|timer|counter_snapshot[0]~0, labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[0] , u0|timer|counter_snapshot[0], labfinaltop, 1
instance = comp, \u0|timer|counter_snapshot[16] , u0|timer|counter_snapshot[16], labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[0]~3 , u0|timer|read_mux_out[0]~3, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[0]~1 , u0|timer|read_mux_out[0]~1, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[0]~5 , u0|timer|read_mux_out[0]~5, labfinaltop, 1
instance = comp, \u0|timer|read_mux_out[0] , u0|timer|read_mux_out[0], labfinaltop, 1
instance = comp, \u0|timer|readdata[0] , u0|timer|readdata[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|timer_s1_translator|av_readdata_pre[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~10 , u0|mm_interconnect_0|rsp_mux|src_data[0]~10, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~11 , u0|mm_interconnect_0|rsp_mux|src_data[0]~11, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~13 , u0|mm_interconnect_0|rsp_mux|src_data[0]~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[0] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], labfinaltop, 1
instance = comp, \u0|jtag_uart|av_readdata[0]~1 , u0|jtag_uart|av_readdata[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~5 , u0|mm_interconnect_0|rsp_mux|src_data[0]~5, labfinaltop, 1
instance = comp, \ARDUINO_IO[9]~input , ARDUINO_IO[9]~input, labfinaltop, 1
instance = comp, \u0|usb_irq|read_mux_out~2 , u0|usb_irq|read_mux_out~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~0 , u0|mm_interconnect_0|router_001|Equal2~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~1 , u0|mm_interconnect_0|router_001|always1~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src7_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src7_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_valid~0 , u0|mm_interconnect_0|cmd_mux_008|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~0 , u0|mm_interconnect_0|usb_irq_s1_agent|m0_write~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|usb_irq_s1_translator|av_waitrequest_generated~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|src_data[67] , u0|mm_interconnect_0|cmd_mux_008|src_data[67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready , u0|mm_interconnect_0|usb_irq_s1_agent|cp_ready, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|update_grant~0 , u0|mm_interconnect_0|cmd_mux_008|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_008|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|packet_in_progress , u0|mm_interconnect_0|cmd_mux_008|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|update_grant~1 , u0|mm_interconnect_0|cmd_mux_008|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_008|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_008|saved_grant[0]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_008|saved_grant[0], labfinaltop, 1
instance = comp, \u0|usb_irq|read_mux_out~3 , u0|usb_irq|read_mux_out~3, labfinaltop, 1
instance = comp, \u0|usb_irq|readdata[0] , u0|usb_irq|readdata[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0], labfinaltop, 1
instance = comp, \u0|keycode|readdata[0] , u0|keycode|readdata[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~7 , u0|mm_interconnect_0|rsp_mux|src_data[0]~7, labfinaltop, 1
instance = comp, \u0|altpll_0|w_reset~2 , u0|altpll_0|w_reset~2, labfinaltop, 1
instance = comp, \u0|altpll_0|prev_reset , u0|altpll_0|prev_reset, labfinaltop, 1
instance = comp, \u0|altpll_0|prev_reset~clkctrl , u0|altpll_0|prev_reset~clkctrl, labfinaltop, 1
instance = comp, \u0|altpll_0|sd1|pll7 , u0|altpll_0|sd1|pll7, labfinaltop, 1
instance = comp, \u0|altpll_0|sd1|pll_lock_sync~feeder , u0|altpll_0|sd1|pll_lock_sync~feeder, labfinaltop, 1
instance = comp, \u0|altpll_0|sd1|pll_lock_sync , u0|altpll_0|sd1|pll_lock_sync, labfinaltop, 1
instance = comp, \u0|altpll_0|sd1|locked , u0|altpll_0|sd1|locked, labfinaltop, 1
instance = comp, \u0|altpll_0|stdsync2|dffpipe3|dffe4a[0] , u0|altpll_0|stdsync2|dffpipe3|dffe4a[0], labfinaltop, 1
instance = comp, \u0|altpll_0|stdsync2|dffpipe3|dffe5a[0]~feeder , u0|altpll_0|stdsync2|dffpipe3|dffe5a[0]~feeder, labfinaltop, 1
instance = comp, \u0|altpll_0|stdsync2|dffpipe3|dffe5a[0] , u0|altpll_0|stdsync2|dffpipe3|dffe5a[0], labfinaltop, 1
instance = comp, \u0|altpll_0|stdsync2|dffpipe3|dffe6a[0]~feeder , u0|altpll_0|stdsync2|dffpipe3|dffe6a[0]~feeder, labfinaltop, 1
instance = comp, \u0|altpll_0|stdsync2|dffpipe3|dffe6a[0] , u0|altpll_0|stdsync2|dffpipe3|dffe6a[0], labfinaltop, 1
instance = comp, \u0|altpll_0|readdata[0]~1 , u0|altpll_0|readdata[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|altpll_0_pll_slave_translator|av_readdata_pre[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~6 , u0|mm_interconnect_0|rsp_mux|src_data[0]~6, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[0]~feeder , u0|hex_digits|data_out[0]~feeder, labfinaltop, 1
instance = comp, \u0|hex_digits|data_out[0] , u0|hex_digits|data_out[0], labfinaltop, 1
instance = comp, \u0|hex_digits|readdata[0] , u0|hex_digits|readdata[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|hex_digits_s1_translator|av_readdata_pre[0], labfinaltop, 1
instance = comp, \u0|leds_pio|data_out[0] , u0|leds_pio|data_out[0], labfinaltop, 1
instance = comp, \u0|leds_pio|readdata[0] , u0|leds_pio|readdata[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[0] , u0|mm_interconnect_0|leds_pio_s1_translator|av_readdata_pre[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~8 , u0|mm_interconnect_0|rsp_mux|src_data[0]~8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~9 , u0|mm_interconnect_0|rsp_mux|src_data[0]~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~0 , u0|mm_interconnect_0|rsp_mux|src_data[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[0]~14 , u0|mm_interconnect_0|rsp_mux|src_data[0]~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16 , u0|nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_byte0_data[0] , u0|nios2_gen2_0|cpu|av_ld_byte0_data[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_op_eret , u0|nios2_gen2_0|cpu|D_op_eret, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal133~0 , u0|nios2_gen2_0|cpu|Equal133~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_estatus_reg , u0|nios2_gen2_0|cpu|W_estatus_reg, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal132~1 , u0|nios2_gen2_0|cpu|Equal132~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2 , u0|nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_status_reg_pie , u0|nios2_gen2_0|cpu|W_status_reg_pie, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal134~0 , u0|nios2_gen2_0|cpu|Equal134~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1 , u0|nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_bstatus_reg , u0|nios2_gen2_0|cpu|W_bstatus_reg, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1 , u0|nios2_gen2_0|cpu|E_control_rd_data[0]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_control_rd_data[0] , u0|nios2_gen2_0|cpu|W_control_rd_data[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~0 , u0|nios2_gen2_0|cpu|Equal127~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[12]~16 , u0|nios2_gen2_0|cpu|E_logic_result[12]~16, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~3 , u0|nios2_gen2_0|cpu|Equal127~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~1 , u0|nios2_gen2_0|cpu|Equal127~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~2 , u0|nios2_gen2_0|cpu|Equal127~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~4 , u0|nios2_gen2_0|cpu|Equal127~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~5 , u0|nios2_gen2_0|cpu|Equal127~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~7 , u0|nios2_gen2_0|cpu|Equal127~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~8 , u0|nios2_gen2_0|cpu|Equal127~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~6 , u0|nios2_gen2_0|cpu|Equal127~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~9 , u0|nios2_gen2_0|cpu|Equal127~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal127~10 , u0|nios2_gen2_0|cpu|Equal127~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[1] , u0|nios2_gen2_0|cpu|R_compare_op[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~98 , u0|nios2_gen2_0|cpu|Add1~98, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op_raw[0]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_compare_op[0] , u0|nios2_gen2_0|cpu|R_compare_op[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_cmp_result~0 , u0|nios2_gen2_0|cpu|E_cmp_result~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_cmp_result , u0|nios2_gen2_0|cpu|W_cmp_result, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2 , u0|nios2_gen2_0|cpu|W_rf_wr_data[0]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4]~23 , u0|nios2_gen2_0|cpu|E_src1[4]~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4 , u0|nios2_gen2_0|cpu|F_pc_plus_one[2]~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[4] , u0|nios2_gen2_0|cpu|E_src1[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[4]~23 , u0|nios2_gen2_0|cpu|E_logic_result[4]~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4]~23 , u0|nios2_gen2_0|cpu|W_alu_result[4]~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[4] , u0|nios2_gen2_0|cpu|W_alu_result[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~3 , u0|mm_interconnect_0|router|Equal0~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[6]~9 , u0|mm_interconnect_0|router|src_channel[6]~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|packet_in_progress , u0|mm_interconnect_0|cmd_mux_006|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|update_grant~0 , u0|mm_interconnect_0|cmd_mux_006|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_006|saved_grant[0]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[67] , u0|mm_interconnect_0|cmd_mux_006|src_data[67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[90]~0 , u0|mm_interconnect_0|sdram_s1_agent|rf_source_data[90]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][90], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][90], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][90], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][90], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][90], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][90], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][90], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][90], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, labfinaltop, 1
instance = comp, \DRAM_DQ[3]~input , DRAM_DQ[3]~input, labfinaltop, 1
instance = comp, \u0|sdram|za_data[3] , u0|sdram|za_data[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147 , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3] , u0|mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[3]~3 , u0|mm_interconnect_0|rsp_mux|src_data[3]~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~22 , u0|nios2_gen2_0|cpu|F_iw[3]~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~20 , u0|nios2_gen2_0|cpu|F_iw[3]~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~21 , u0|nios2_gen2_0|cpu|F_iw[3]~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~23 , u0|nios2_gen2_0|cpu|F_iw[3]~23, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~9 , u0|mm_interconnect_0|rsp_mux_001|src_payload~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~17 , u0|nios2_gen2_0|cpu|F_iw[3]~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~18 , u0|nios2_gen2_0|cpu|F_iw[3]~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~19 , u0|nios2_gen2_0|cpu|F_iw[3]~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[3]~24 , u0|nios2_gen2_0|cpu|F_iw[3]~24, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[3] , u0|nios2_gen2_0|cpu|D_iw[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~9 , u0|nios2_gen2_0|cpu|Equal0~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~10 , u0|nios2_gen2_0|cpu|Equal0~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic~0 , u0|nios2_gen2_0|cpu|D_ctrl_logic~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~8 , u0|nios2_gen2_0|cpu|Equal0~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_logic , u0|nios2_gen2_0|cpu|D_ctrl_logic, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_logic , u0|nios2_gen2_0|cpu|R_ctrl_logic, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12]~15 , u0|nios2_gen2_0|cpu|W_alu_result[12]~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[12] , u0|nios2_gen2_0|cpu|W_alu_result[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~0 , u0|mm_interconnect_0|router|Equal0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~1 , u0|mm_interconnect_0|router|Equal0~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal0~2 , u0|mm_interconnect_0|router|Equal0~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_valid~0 , u0|mm_interconnect_0|cmd_mux|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1 , u0|mm_interconnect_0|cmd_mux|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|jtag_uart|fifo_rd~0 , u0|jtag_uart|fifo_rd~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|av_waitrequest~0 , u0|jtag_uart|av_waitrequest~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|av_waitrequest , u0|jtag_uart|av_waitrequest, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~17 , u0|mm_interconnect_0|cmd_demux|sink_ready~17, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~1 , u0|mm_interconnect_0|cmd_mux|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1] , u0|mm_interconnect_0|cmd_mux|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[67] , u0|mm_interconnect_0|cmd_mux|src_data[67], labfinaltop, 1
instance = comp, \u0|jtag_uart|fifo_rd~2 , u0|jtag_uart|fifo_rd~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|read_0 , u0|jtag_uart|read_0, labfinaltop, 1
instance = comp, \u0|jtag_uart|av_readdata[1]~2 , u0|jtag_uart|av_readdata[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~6 , u0|mm_interconnect_0|rsp_mux_001|src_payload~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~7 , u0|nios2_gen2_0|cpu|F_iw[1]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~8 , u0|nios2_gen2_0|cpu|F_iw[1]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~9 , u0|nios2_gen2_0|cpu|F_iw[1]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~12 , u0|nios2_gen2_0|cpu|F_iw[1]~12, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~11 , u0|nios2_gen2_0|cpu|F_iw[1]~11, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 , u0|mm_interconnect_0|rsp_mux_001|src_payload~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~1 , u0|mm_interconnect_0|rsp_mux_001|src_payload~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~13 , u0|nios2_gen2_0|cpu|F_iw[1]~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~10 , u0|nios2_gen2_0|cpu|F_iw[1]~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~14 , u0|nios2_gen2_0|cpu|F_iw[1]~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[1]~15 , u0|nios2_gen2_0|cpu|F_iw[1]~15, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[1] , u0|nios2_gen2_0|cpu|D_iw[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~5 , u0|nios2_gen2_0|cpu|Equal0~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1 , u0|nios2_gen2_0|cpu|D_dst_regnum[1]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~17 , u0|nios2_gen2_0|cpu|Equal0~17, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~0 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~1 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_wr_dst_reg~2 , u0|nios2_gen2_0|cpu|D_wr_dst_reg~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_wr_dst_reg , u0|nios2_gen2_0|cpu|R_wr_dst_reg, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_rf_wren , u0|nios2_gen2_0|cpu|W_rf_wren, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[5]~10 , u0|nios2_gen2_0|cpu|R_src2_lo[5]~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[5] , u0|nios2_gen2_0|cpu|E_src2[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[5]~22 , u0|nios2_gen2_0|cpu|E_logic_result[5]~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5]~22 , u0|nios2_gen2_0|cpu|W_alu_result[5]~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[5] , u0|nios2_gen2_0|cpu|W_alu_result[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0 , u0|mm_interconnect_0|router|Equal2~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~1 , u0|mm_interconnect_0|router|Equal2~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~2 , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_valid~0 , u0|mm_interconnect_0|cmd_mux_018|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_018|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~3 , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_018|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_018|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_018|saved_grant[0]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_018|saved_grant[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|src_payload~12 , u0|mm_interconnect_0|cmd_mux_018|src_payload~12, labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_holding_reg[15] , u0|spi_0|spi_slave_select_holding_reg[15], labfinaltop, 1
instance = comp, \u0|spi_0|spi_slave_select_reg[15] , u0|spi_0|spi_slave_select_reg[15], labfinaltop, 1
instance = comp, \u0|spi_0|p1_data_to_cpu[15]~18 , u0|spi_0|p1_data_to_cpu[15]~18, labfinaltop, 1
instance = comp, \u0|spi_0|data_to_cpu[15] , u0|spi_0|data_to_cpu[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~57 , u0|nios2_gen2_0|cpu|F_iw[15]~57, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~56 , u0|nios2_gen2_0|cpu|F_iw[15]~56, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~54 , u0|nios2_gen2_0|cpu|F_iw[15]~54, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~55 , u0|nios2_gen2_0|cpu|F_iw[15]~55, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~58 , u0|nios2_gen2_0|cpu|F_iw[15]~58, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[15]~60 , u0|nios2_gen2_0|cpu|F_iw[15]~60, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[15] , u0|nios2_gen2_0|cpu|D_iw[15], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~6 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3 , u0|nios2_gen2_0|cpu|D_ctrl_alu_subtract~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub~0 , u0|nios2_gen2_0|cpu|E_alu_sub~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_alu_sub , u0|nios2_gen2_0|cpu|E_alu_sub, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[8]~7 , u0|nios2_gen2_0|cpu|R_src2_lo[8]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[8] , u0|nios2_gen2_0|cpu|E_src2[8], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~19 , u0|nios2_gen2_0|cpu|Add1~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~22 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~22, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[6] , u0|nios2_gen2_0|cpu|F_pc[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal6~0 , u0|mm_interconnect_0|router_001|Equal6~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src16_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src16_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_017|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_017|saved_grant[0]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_017|saved_grant[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_017|src_data[67] , u0|mm_interconnect_0|cmd_mux_017|src_data[67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|noise_pio_s1_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|noise_pio_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|noise_pio_s1_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_017|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_017|src1_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~5 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~6 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~4 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 , u0|mm_interconnect_0|rsp_mux_001|src_payload~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~5 , u0|mm_interconnect_0|rsp_mux_001|src_payload~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~4 , u0|mm_interconnect_0|rsp_mux_001|src_payload~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~7 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~8 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[0]~6 , u0|nios2_gen2_0|cpu|F_iw[0]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[0] , u0|nios2_gen2_0|cpu|D_iw[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~2 , u0|nios2_gen2_0|cpu|D_ctrl_ld~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_ld~3 , u0|nios2_gen2_0|cpu|D_ctrl_ld~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_ld , u0|nios2_gen2_0|cpu|R_ctrl_ld, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_st~0 , u0|nios2_gen2_0|cpu|D_ctrl_st~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_st , u0|nios2_gen2_0|cpu|R_ctrl_st, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 , u0|nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~3 , u0|nios2_gen2_0|cpu|E_stall~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~4 , u0|nios2_gen2_0|cpu|E_stall~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13 , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4] , u0|nios2_gen2_0|cpu|E_shift_rot_cnt[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~0 , u0|nios2_gen2_0|cpu|E_stall~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~1 , u0|nios2_gen2_0|cpu|E_stall~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~2 , u0|nios2_gen2_0|cpu|E_stall~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_stall~5 , u0|nios2_gen2_0|cpu|E_stall~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid~0 , u0|nios2_gen2_0|cpu|W_valid~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_valid , u0|nios2_gen2_0|cpu|W_valid, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read_nxt~0 , u0|nios2_gen2_0|cpu|i_read_nxt~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|i_read , u0|nios2_gen2_0|cpu|i_read, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_007|src_data[67] , u0|mm_interconnect_0|cmd_mux_007|src_data[67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_007|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_007|src1_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~0 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 , u0|mm_interconnect_0|rsp_mux_001|src_payload~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~4 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~5 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~2 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|src_valid~0 , u0|mm_interconnect_0|cmd_mux_009|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src8_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src8_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_009|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_009|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|WideOr1 , u0|mm_interconnect_0|cmd_mux_009|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1] , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~1 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~2 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~4 , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0] , u0|mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~0 , u0|mm_interconnect_0|usb_gpx_s1_agent|m0_write~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|av_waitrequest_generated~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|av_waitrequest_generated~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready~0 , u0|mm_interconnect_0|usb_gpx_s1_agent|cp_ready~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_009|packet_in_progress~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|packet_in_progress , u0|mm_interconnect_0|cmd_mux_009|packet_in_progress, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|update_grant~0 , u0|mm_interconnect_0|cmd_mux_009|update_grant~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|update_grant~1 , u0|mm_interconnect_0|cmd_mux_009|update_grant~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_009|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_009|saved_grant[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_009|src_data[67] , u0|mm_interconnect_0|cmd_mux_009|src_data[67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~1 , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][85] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][85] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][85], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1~3 , u0|mm_interconnect_0|rsp_mux_001|WideOr1~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_valid~0 , u0|nios2_gen2_0|cpu|F_valid~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid~feeder , u0|nios2_gen2_0|cpu|D_valid~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_valid , u0|nios2_gen2_0|cpu|D_valid, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_valid , u0|nios2_gen2_0|cpu|R_valid, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R~0 , u0|nios2_gen2_0|cpu|E_valid_from_R~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_valid_from_R , u0|nios2_gen2_0|cpu|E_valid_from_R, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~7, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~3, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~4, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~5, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8 , u0|nios2_gen2_0|cpu|D_ctrl_retaddr~8, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_retaddr , u0|nios2_gen2_0|cpu|R_ctrl_retaddr, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br , u0|nios2_gen2_0|cpu|R_ctrl_br, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1~13 , u0|nios2_gen2_0|cpu|R_src1~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src1[1]~14 , u0|nios2_gen2_0|cpu|R_src1[1]~14, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[1] , u0|nios2_gen2_0|cpu|E_src1[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ienable_reg[1] , u0|nios2_gen2_0|cpu|W_ienable_reg[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2 , u0|nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_ipending_reg[1] , u0|nios2_gen2_0|cpu|W_ipending_reg[1], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9]~0 , u0|nios2_gen2_0|cpu|D_iw[9]~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[9]~1 , u0|nios2_gen2_0|cpu|D_iw[9]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~22 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~22, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~24 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~24, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~23 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~23, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~25 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~25, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~21 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~21, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~26 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~26, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[12]~77 , u0|nios2_gen2_0|cpu|F_iw[12]~77, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[12] , u0|nios2_gen2_0|cpu|D_iw[12], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8]~19 , u0|nios2_gen2_0|cpu|E_src1[8]~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src1[8] , u0|nios2_gen2_0|cpu|E_src1[8], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[8]~19 , u0|nios2_gen2_0|cpu|E_logic_result[8]~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8]~19 , u0|nios2_gen2_0|cpu|W_alu_result[8]~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[8] , u0|nios2_gen2_0|cpu|W_alu_result[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal6~0 , u0|mm_interconnect_0|router|Equal6~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|src_valid~0 , u0|mm_interconnect_0|cmd_mux_016|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_016|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|saved_grant[0]~feeder , u0|mm_interconnect_0|cmd_mux_016|saved_grant[0]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_016|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_016|saved_grant[0], labfinaltop, 1
instance = comp, \u0|piece_pio|Equal0~0 , u0|piece_pio|Equal0~0, labfinaltop, 1
instance = comp, \u0|piece_pio|data_out[10] , u0|piece_pio|data_out[10], labfinaltop, 1
instance = comp, \u0|piece_pio|readdata[10] , u0|piece_pio|readdata[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[10] , u0|mm_interconnect_0|piece_pio_s1_translator|av_readdata_pre[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~29 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~29, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~12 , u0|mm_interconnect_0|rsp_mux_001|src_payload~12, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~30 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~30, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~27 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~27, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~31 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~31, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~28 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~28, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~32 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~32, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[10]~96 , u0|nios2_gen2_0|cpu|F_iw[10]~96, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[10] , u0|nios2_gen2_0|cpu|D_iw[10], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_src2_lo[4]~13 , u0|nios2_gen2_0|cpu|R_src2_lo[4]~13, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_src2[4] , u0|nios2_gen2_0|cpu|E_src2[4], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Add1~23 , u0|nios2_gen2_0|cpu|Add1~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~27 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~27, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[2] , u0|nios2_gen2_0|cpu|F_pc[2], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6 , u0|nios2_gen2_0|cpu|F_pc_plus_one[3]~6, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~26 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~26, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[3] , u0|nios2_gen2_0|cpu|F_pc[3], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~23 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~23, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[4] , u0|nios2_gen2_0|cpu|F_pc[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[4]~9 , u0|mm_interconnect_0|router_001|src_channel[4]~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[4]~2 , u0|mm_interconnect_0|router_001|src_channel[4]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal12~1 , u0|mm_interconnect_0|router_001|Equal12~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal1~1 , u0|mm_interconnect_0|router_001|Equal1~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal15~1 , u0|mm_interconnect_0|router_001|Equal15~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[4]~3 , u0|mm_interconnect_0|router_001|src_channel[4]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|always1~4 , u0|mm_interconnect_0|router_001|always1~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~1 , u0|mm_interconnect_0|router_001|Equal2~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[4]~4 , u0|mm_interconnect_0|router_001|src_channel[4]~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[4]~5 , u0|mm_interconnect_0|router_001|src_channel[4]~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[4]~6 , u0|mm_interconnect_0|router_001|src_channel[4]~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|src_channel[5]~7 , u0|mm_interconnect_0|router_001|src_channel[5]~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|altpll_0_pll_slave_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal5~2 , u0|mm_interconnect_0|router_001|Equal5~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~18 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~18, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal3~0 , u0|mm_interconnect_0|router_001|Equal3~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal6~2 , u0|mm_interconnect_0|router_001|Equal6~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~19 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~19, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~20 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~20, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~21 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~21, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~22 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~22, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~23 , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~23, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid , u0|mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src17_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src17_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_018|WideOr1 , u0|mm_interconnect_0|cmd_mux_018|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_018|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_018|src1_valid~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~50 , u0|nios2_gen2_0|cpu|F_iw[5]~50, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~48 , u0|nios2_gen2_0|cpu|F_iw[5]~48, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~49 , u0|nios2_gen2_0|cpu|F_iw[5]~49, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~51 , u0|nios2_gen2_0|cpu|F_iw[5]~51, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~45 , u0|nios2_gen2_0|cpu|F_iw[5]~45, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~46 , u0|nios2_gen2_0|cpu|F_iw[5]~46, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~47 , u0|nios2_gen2_0|cpu|F_iw[5]~47, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[5]~52 , u0|nios2_gen2_0|cpu|F_iw[5]~52, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[5] , u0|nios2_gen2_0|cpu|D_iw[5], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1 , u0|nios2_gen2_0|cpu|D_ctrl_jmp_direct~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2 , u0|nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br , u0|nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|Equal0~18 , u0|nios2_gen2_0|cpu|Equal0~18, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_ctrl_br_uncond , u0|nios2_gen2_0|cpu|R_ctrl_br_uncond, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 , u0|nios2_gen2_0|cpu|F_pc_sel_nxt.10~0, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~10 , u0|nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~10, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_pc[18] , u0|nios2_gen2_0|cpu|F_pc[18], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~1 , u0|mm_interconnect_0|router_001|Equal16~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~2 , u0|mm_interconnect_0|router_001|Equal16~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~3 , u0|mm_interconnect_0|router_001|Equal16~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~0 , u0|mm_interconnect_0|router_001|Equal16~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal16~4 , u0|mm_interconnect_0|router_001|Equal16~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~1 , u0|mm_interconnect_0|router_001|Equal0~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal0~2 , u0|mm_interconnect_0|router_001|Equal0~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0] , u0|mm_interconnect_0|cmd_mux|saved_grant[0], labfinaltop, 1
instance = comp, \u0|jtag_uart|woverflow~0 , u0|jtag_uart|woverflow~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|fifo_wr~0 , u0|jtag_uart|fifo_wr~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|fifo_wr , u0|jtag_uart|fifo_wr, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , u0|jtag_uart|the_labfinalsoc_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, labfinaltop, 1
instance = comp, \u0|jtag_uart|r_val~0 , u0|jtag_uart|r_val~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|r_val~feeder , u0|jtag_uart|r_val~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|r_val , u0|jtag_uart|r_val, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rvalid0~0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rvalid0~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read_req~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read_req~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read_req , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read_req, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read~0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read1~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read1~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read1 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read1, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read2 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|read2, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rvalid0~1 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rvalid0~1, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rvalid0~2 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rvalid0~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rvalid0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rvalid0, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rvalid , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|rvalid, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~13 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~13, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~14 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~14, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[4] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[4], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~11 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~11, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~12 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~12, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[3] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[3], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~8 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~8, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~9 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~9, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[2] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[2], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~5 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~5, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~6 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~6, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[1] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[1], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~0 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~0, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~2 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~2, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~3 , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift~3, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[0] , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[0], labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|adapted_tdo~feeder, labfinaltop, 1
instance = comp, \u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|adapted_tdo , u0|jtag_uart|labfinalsoc_jtag_uart_alt_jtag_atlantic|adapted_tdo, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~12, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~13, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, labfinaltop, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~57 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~57, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~58 , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr~58, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[22], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~feeder, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~clkctrl , u0|nios2_gen2_0|cpu|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest~clkctrl, labfinaltop, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], labfinaltop, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], labfinaltop, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, labfinaltop, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, labfinaltop, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[0] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[0], labfinaltop, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller_001|altera_reset_synchronizer_int_chain[1]~feeder, labfinaltop, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[1] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[1], labfinaltop, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder , u0|rst_controller_001|altera_reset_synchronizer_int_chain[2]~feeder, labfinaltop, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[2] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[2], labfinaltop, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[3]~feeder , u0|rst_controller_001|r_sync_rst_chain[3]~feeder, labfinaltop, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[3] , u0|rst_controller_001|r_sync_rst_chain[3], labfinaltop, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain~1 , u0|rst_controller_001|r_sync_rst_chain~1, labfinaltop, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[2] , u0|rst_controller_001|r_sync_rst_chain[2], labfinaltop, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain~0 , u0|rst_controller_001|r_sync_rst_chain~0, labfinaltop, 1
instance = comp, \u0|rst_controller_001|r_sync_rst_chain[1] , u0|rst_controller_001|r_sync_rst_chain[1], labfinaltop, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder , u0|rst_controller_001|altera_reset_synchronizer_int_chain[3]~feeder, labfinaltop, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[3] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[3], labfinaltop, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0 , u0|rst_controller_001|altera_reset_synchronizer_int_chain[4]~0, labfinaltop, 1
instance = comp, \u0|rst_controller_001|altera_reset_synchronizer_int_chain[4] , u0|rst_controller_001|altera_reset_synchronizer_int_chain[4], labfinaltop, 1
instance = comp, \u0|rst_controller_001|WideOr0~0 , u0|rst_controller_001|WideOr0~0, labfinaltop, 1
instance = comp, \u0|rst_controller_001|r_sync_rst , u0|rst_controller_001|r_sync_rst, labfinaltop, 1
instance = comp, \u0|rst_controller_001|r_sync_rst~clkctrl , u0|rst_controller_001|r_sync_rst~clkctrl, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_008|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_008|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_008|WideOr1 , u0|mm_interconnect_0|cmd_mux_008|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_008|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_008|src0_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~2 , u0|mm_interconnect_0|rsp_mux|WideOr1~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~3 , u0|mm_interconnect_0|rsp_mux|WideOr1~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~4 , u0|mm_interconnect_0|rsp_mux|WideOr1~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0 , u0|mm_interconnect_0|rsp_demux_002|src0_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|write~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|write~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem_used[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem_used[1]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_agent|m0_write~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_agent|m0_write~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter[0]~1 , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter[0]~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter[0]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter~3 , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter~4 , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter[1] , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter[0]~0 , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~18 , u0|mm_interconnect_0|cmd_demux|sink_ready~18, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|read_latency_shift_reg~2 , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|read_latency_shift_reg~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|vga_text_mode_controller_0_avalon_mm_slave_translator|read_latency_shift_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~0 , u0|mm_interconnect_0|rsp_mux|WideOr1~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~1 , u0|mm_interconnect_0|rsp_mux|WideOr1~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~5 , u0|mm_interconnect_0|rsp_mux|WideOr1~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~6 , u0|mm_interconnect_0|rsp_mux|WideOr1~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1~7 , u0|mm_interconnect_0|rsp_mux|WideOr1~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_st_stall , u0|nios2_gen2_0|cpu|E_st_stall, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|d_write , u0|nios2_gen2_0|cpu|d_write, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_valid~0 , u0|mm_interconnect_0|cmd_mux_006|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_006|saved_grant[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|WideOr1 , u0|mm_interconnect_0|cmd_mux_006|WideOr1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|comb~0 , u0|mm_interconnect_0|sdram_s1_agent|comb~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~1 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~2 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|cp_ready , u0|mm_interconnect_0|sdram_s1_agent|cp_ready, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[34] , u0|mm_interconnect_0|cmd_mux_006|src_data[34], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[35] , u0|mm_interconnect_0|cmd_mux_006|src_data[35], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0~0 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|WideOr0~1 , u0|mm_interconnect_0|sdram_s1_agent|WideOr0~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write~2 , u0|mm_interconnect_0|sdram_s1_agent|m0_write~2, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|always2~0 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|always2~0, labfinaltop, 1
instance = comp, \u0|sdram|f_select , u0|sdram|f_select, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entries[1]~2 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entries[1]~2, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entries[1] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entries[1], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|Equal0~0 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|Equal0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~3 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49] , u0|mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_006|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_006|src1_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~19 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~19, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~16 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~16, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~17 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~17, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~18 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~18, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~20 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~53 , u0|nios2_gen2_0|cpu|F_iw[14]~53, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|F_iw[14]~110 , u0|nios2_gen2_0|cpu|F_iw[14]~110, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_iw[14] , u0|nios2_gen2_0|cpu|D_iw[14], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|D_logic_op[0]~1 , u0|nios2_gen2_0|cpu|D_logic_op[0]~1, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|R_logic_op[0] , u0|nios2_gen2_0|cpu|R_logic_op[0], labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|E_logic_result[6]~20 , u0|nios2_gen2_0|cpu|E_logic_result[6]~20, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6]~21 , u0|nios2_gen2_0|cpu|W_alu_result[6]~21, labfinaltop, 1
instance = comp, \u0|nios2_gen2_0|cpu|W_alu_result[6] , u0|nios2_gen2_0|cpu|W_alu_result[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|src_valid~0 , u0|mm_interconnect_0|cmd_mux_013|src_valid~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|grant[1]~1 , u0|mm_interconnect_0|cmd_mux_013|arb|grant[1]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|arb|grant[0]~0 , u0|mm_interconnect_0|cmd_mux_013|arb|grant[0]~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_013|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_013|saved_grant[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal1~1 , u0|mm_interconnect_0|router|Equal1~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~3 , u0|mm_interconnect_0|cmd_demux|sink_ready~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal12~0 , u0|mm_interconnect_0|router|Equal12~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2 , u0|mm_interconnect_0|cmd_demux|sink_ready~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~0 , u0|mm_interconnect_0|cmd_demux|WideOr0~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~1 , u0|mm_interconnect_0|cmd_demux|WideOr0~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~2 , u0|mm_interconnect_0|cmd_demux|WideOr0~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~3 , u0|mm_interconnect_0|cmd_demux|WideOr0~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~4 , u0|mm_interconnect_0|cmd_demux|WideOr0~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~8 , u0|mm_interconnect_0|cmd_demux|sink_ready~8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~9 , u0|mm_interconnect_0|cmd_demux|sink_ready~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~16 , u0|mm_interconnect_0|cmd_demux|sink_ready~16, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~15 , u0|mm_interconnect_0|cmd_demux|sink_ready~15, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~11 , u0|mm_interconnect_0|cmd_demux|WideOr0~11, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~14 , u0|mm_interconnect_0|cmd_demux|sink_ready~14, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~13 , u0|mm_interconnect_0|cmd_demux|sink_ready~13, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~10 , u0|mm_interconnect_0|cmd_demux|WideOr0~10, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~11 , u0|mm_interconnect_0|cmd_demux|sink_ready~11, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~10 , u0|mm_interconnect_0|cmd_demux|sink_ready~10, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~7 , u0|mm_interconnect_0|cmd_demux|WideOr0~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~8 , u0|mm_interconnect_0|cmd_demux|WideOr0~8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~12 , u0|mm_interconnect_0|cmd_demux|sink_ready~12, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~9 , u0|mm_interconnect_0|cmd_demux|WideOr0~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~12 , u0|mm_interconnect_0|cmd_demux|WideOr0~12, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~7 , u0|mm_interconnect_0|cmd_demux|sink_ready~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~5 , u0|mm_interconnect_0|cmd_demux|sink_ready~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~6 , u0|mm_interconnect_0|cmd_demux|sink_ready~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~5 , u0|mm_interconnect_0|cmd_demux|WideOr0~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|router|Equal5~3 , u0|mm_interconnect_0|router|Equal5~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~4 , u0|mm_interconnect_0|cmd_demux|sink_ready~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|WideOr0~6 , u0|mm_interconnect_0|cmd_demux|WideOr0~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1 , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted , u0|mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_agent|m0_write , u0|mm_interconnect_0|sdram_s1_agent|m0_write, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[43]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[43]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[43] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[43], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[43]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[43]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[43] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[43], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[43]~1 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[43]~1, labfinaltop, 1
instance = comp, \u0|sdram|Selector35~0 , u0|sdram|Selector35~0, labfinaltop, 1
instance = comp, \u0|sdram|m_next.000010000 , u0|sdram|m_next.000010000, labfinaltop, 1
instance = comp, \u0|sdram|Selector28~0 , u0|sdram|Selector28~0, labfinaltop, 1
instance = comp, \u0|sdram|m_state.000010000 , u0|sdram|m_state.000010000, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~0 , u0|mm_interconnect_0|cmd_mux_006|src_payload~0, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~25 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~25, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[0] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[0], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[0] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[0], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[0]~28 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[0]~28, labfinaltop, 1
instance = comp, \u0|sdram|active_data[0] , u0|sdram|active_data[0], labfinaltop, 1
instance = comp, \u0|sdram|m_data[0]~_Duplicate_1 , u0|sdram|m_data[0]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|Selector116~0 , u0|sdram|Selector116~0, labfinaltop, 1
instance = comp, \u0|sdram|m_data[1]~0 , u0|sdram|m_data[1]~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector116~1 , u0|sdram|Selector116~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[0] , u0|sdram|m_data[0], labfinaltop, 1
instance = comp, \u0|sdram|oe , u0|sdram|oe, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~1 , u0|mm_interconnect_0|cmd_mux_006|src_payload~1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~26 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~26, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[1] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[1], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[1] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[1], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[1]~29 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[1]~29, labfinaltop, 1
instance = comp, \u0|sdram|active_data[1] , u0|sdram|active_data[1], labfinaltop, 1
instance = comp, \u0|sdram|m_data[1]~_Duplicate_1 , u0|sdram|m_data[1]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|Selector115~0 , u0|sdram|Selector115~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector115~1 , u0|sdram|Selector115~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[1] , u0|sdram|m_data[1], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_1 , u0|sdram|oe~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[2]~_Duplicate_1 , u0|sdram|m_data[2]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~2 , u0|mm_interconnect_0|cmd_mux_006|src_payload~2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~27 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~27, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[2] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[2], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[2]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[2]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[2] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[2], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[2]~30 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[2]~30, labfinaltop, 1
instance = comp, \u0|sdram|active_data[2] , u0|sdram|active_data[2], labfinaltop, 1
instance = comp, \u0|sdram|Selector114~0 , u0|sdram|Selector114~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector114~1 , u0|sdram|Selector114~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[2] , u0|sdram|m_data[2], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_2 , u0|sdram|oe~_Duplicate_2, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~3 , u0|mm_interconnect_0|cmd_mux_006|src_payload~3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~28 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~28, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[3] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[3], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[3] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[3], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[3]~31 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[3]~31, labfinaltop, 1
instance = comp, \u0|sdram|active_data[3] , u0|sdram|active_data[3], labfinaltop, 1
instance = comp, \u0|sdram|m_data[3]~_Duplicate_1 , u0|sdram|m_data[3]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|Selector113~0 , u0|sdram|Selector113~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector113~1 , u0|sdram|Selector113~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[3] , u0|sdram|m_data[3], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_3 , u0|sdram|oe~_Duplicate_3, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~4 , u0|mm_interconnect_0|cmd_mux_006|src_payload~4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~29 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~29, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[4] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[4], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[4] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[4], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[4]~32 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[4]~32, labfinaltop, 1
instance = comp, \u0|sdram|m_data[4]~_Duplicate_1 , u0|sdram|m_data[4]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|active_data[4] , u0|sdram|active_data[4], labfinaltop, 1
instance = comp, \u0|sdram|Selector112~0 , u0|sdram|Selector112~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector112~1 , u0|sdram|Selector112~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[4] , u0|sdram|m_data[4], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_4 , u0|sdram|oe~_Duplicate_4, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~5 , u0|mm_interconnect_0|cmd_mux_006|src_payload~5, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~30 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~30, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[5] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[5], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[5] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[5], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[5]~33 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[5]~33, labfinaltop, 1
instance = comp, \u0|sdram|m_data[5]~_Duplicate_1 , u0|sdram|m_data[5]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|active_data[5] , u0|sdram|active_data[5], labfinaltop, 1
instance = comp, \u0|sdram|Selector111~0 , u0|sdram|Selector111~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector111~1 , u0|sdram|Selector111~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[5] , u0|sdram|m_data[5], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_5 , u0|sdram|oe~_Duplicate_5, labfinaltop, 1
instance = comp, \u0|sdram|m_data[6]~_Duplicate_1 , u0|sdram|m_data[6]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~6 , u0|mm_interconnect_0|cmd_mux_006|src_payload~6, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~31 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~31, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[6] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[6], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[6] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[6], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[6]~34 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[6]~34, labfinaltop, 1
instance = comp, \u0|sdram|active_data[6] , u0|sdram|active_data[6], labfinaltop, 1
instance = comp, \u0|sdram|Selector110~0 , u0|sdram|Selector110~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector110~1 , u0|sdram|Selector110~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[6] , u0|sdram|m_data[6], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_6 , u0|sdram|oe~_Duplicate_6, labfinaltop, 1
instance = comp, \u0|sdram|m_data[7]~_Duplicate_1 , u0|sdram|m_data[7]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~7 , u0|mm_interconnect_0|cmd_mux_006|src_payload~7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~32 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~32, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[7] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[7], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[7] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[7], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[7]~35 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[7]~35, labfinaltop, 1
instance = comp, \u0|sdram|active_data[7] , u0|sdram|active_data[7], labfinaltop, 1
instance = comp, \u0|sdram|Selector109~0 , u0|sdram|Selector109~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector109~1 , u0|sdram|Selector109~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[7] , u0|sdram|m_data[7], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_7 , u0|sdram|oe~_Duplicate_7, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~8 , u0|mm_interconnect_0|cmd_mux_006|src_payload~8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~33 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~33, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[8] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[8], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[8]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[8]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[8] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[8], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[8]~36 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[8]~36, labfinaltop, 1
instance = comp, \u0|sdram|active_data[8] , u0|sdram|active_data[8], labfinaltop, 1
instance = comp, \u0|sdram|m_data[8]~_Duplicate_1 , u0|sdram|m_data[8]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|Selector108~0 , u0|sdram|Selector108~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector108~1 , u0|sdram|Selector108~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[8] , u0|sdram|m_data[8], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_8 , u0|sdram|oe~_Duplicate_8, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~9 , u0|mm_interconnect_0|cmd_mux_006|src_payload~9, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~34 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~34, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[9]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[9]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[9] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[9], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[9] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[9], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[9]~37 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[9]~37, labfinaltop, 1
instance = comp, \u0|sdram|active_data[9] , u0|sdram|active_data[9], labfinaltop, 1
instance = comp, \u0|sdram|m_data[9]~_Duplicate_1 , u0|sdram|m_data[9]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|Selector107~0 , u0|sdram|Selector107~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector107~1 , u0|sdram|Selector107~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[9] , u0|sdram|m_data[9], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_9 , u0|sdram|oe~_Duplicate_9, labfinaltop, 1
instance = comp, \u0|sdram|m_data[10]~_Duplicate_1 , u0|sdram|m_data[10]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~10 , u0|mm_interconnect_0|cmd_mux_006|src_payload~10, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~35 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~35, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[10]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[10]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[10] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[10], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[10] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[10], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[10]~38 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[10]~38, labfinaltop, 1
instance = comp, \u0|sdram|active_data[10] , u0|sdram|active_data[10], labfinaltop, 1
instance = comp, \u0|sdram|Selector106~0 , u0|sdram|Selector106~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector106~1 , u0|sdram|Selector106~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[10] , u0|sdram|m_data[10], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_10 , u0|sdram|oe~_Duplicate_10, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~11 , u0|mm_interconnect_0|cmd_mux_006|src_payload~11, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~36 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~36, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[11] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[11], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[11]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[11]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[11] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[11], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[11]~39 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[11]~39, labfinaltop, 1
instance = comp, \u0|sdram|active_data[11] , u0|sdram|active_data[11], labfinaltop, 1
instance = comp, \u0|sdram|m_data[11]~_Duplicate_1 , u0|sdram|m_data[11]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|Selector105~0 , u0|sdram|Selector105~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector105~1 , u0|sdram|Selector105~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[11] , u0|sdram|m_data[11], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_11 , u0|sdram|oe~_Duplicate_11, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~12 , u0|mm_interconnect_0|cmd_mux_006|src_payload~12, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~37 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~37, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[12] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[12], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[12]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[12]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[12] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[12], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[12]~40 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[12]~40, labfinaltop, 1
instance = comp, \u0|sdram|active_data[12] , u0|sdram|active_data[12], labfinaltop, 1
instance = comp, \u0|sdram|m_data[12]~_Duplicate_1 , u0|sdram|m_data[12]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|Selector104~0 , u0|sdram|Selector104~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector104~1 , u0|sdram|Selector104~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[12] , u0|sdram|m_data[12], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_12 , u0|sdram|oe~_Duplicate_12, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~13 , u0|mm_interconnect_0|cmd_mux_006|src_payload~13, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~38 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~38, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[13]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[13]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[13] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[13], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[13] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[13], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[13]~41 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[13]~41, labfinaltop, 1
instance = comp, \u0|sdram|m_data[13]~_Duplicate_1 , u0|sdram|m_data[13]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|active_data[13] , u0|sdram|active_data[13], labfinaltop, 1
instance = comp, \u0|sdram|Selector103~0 , u0|sdram|Selector103~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector103~1 , u0|sdram|Selector103~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[13] , u0|sdram|m_data[13], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_13 , u0|sdram|oe~_Duplicate_13, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~14 , u0|mm_interconnect_0|cmd_mux_006|src_payload~14, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~39 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~39, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[14] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[14], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[14]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[14]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[14] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[14], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[14]~42 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[14]~42, labfinaltop, 1
instance = comp, \u0|sdram|active_data[14] , u0|sdram|active_data[14], labfinaltop, 1
instance = comp, \u0|sdram|m_data[14]~_Duplicate_1 , u0|sdram|m_data[14]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|Selector102~0 , u0|sdram|Selector102~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector102~1 , u0|sdram|Selector102~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[14] , u0|sdram|m_data[14], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_14 , u0|sdram|oe~_Duplicate_14, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_payload~15 , u0|mm_interconnect_0|cmd_mux_006|src_payload~15, labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~40 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~40, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[15] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[15], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[15] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[15], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[15]~43 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[15]~43, labfinaltop, 1
instance = comp, \u0|sdram|active_data[15] , u0|sdram|active_data[15], labfinaltop, 1
instance = comp, \u0|sdram|m_data[15]~_Duplicate_1 , u0|sdram|m_data[15]~_Duplicate_1, labfinaltop, 1
instance = comp, \u0|sdram|Selector101~0 , u0|sdram|Selector101~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector101~1 , u0|sdram|Selector101~1, labfinaltop, 1
instance = comp, \u0|sdram|m_data[15] , u0|sdram|m_data[15], labfinaltop, 1
instance = comp, \u0|sdram|oe~_Duplicate_15 , u0|sdram|oe~_Duplicate_15, labfinaltop, 1
instance = comp, \u0|spi_0|stateZero , u0|spi_0|stateZero, labfinaltop, 1
instance = comp, \u0|spi_0|SS_n~0 , u0|spi_0|SS_n~0, labfinaltop, 1
instance = comp, \hex_driver0|WideOr6~0 , hex_driver0|WideOr6~0, labfinaltop, 1
instance = comp, \hex_driver0|WideOr5~0 , hex_driver0|WideOr5~0, labfinaltop, 1
instance = comp, \hex_driver0|WideOr4~0 , hex_driver0|WideOr4~0, labfinaltop, 1
instance = comp, \hex_driver0|WideOr3~0 , hex_driver0|WideOr3~0, labfinaltop, 1
instance = comp, \hex_driver0|WideOr2~0 , hex_driver0|WideOr2~0, labfinaltop, 1
instance = comp, \hex_driver0|WideOr1~0 , hex_driver0|WideOr1~0, labfinaltop, 1
instance = comp, \hex_driver0|WideOr0~0 , hex_driver0|WideOr0~0, labfinaltop, 1
instance = comp, \hex_driver1|WideOr6~0 , hex_driver1|WideOr6~0, labfinaltop, 1
instance = comp, \hex_driver1|WideOr5~0 , hex_driver1|WideOr5~0, labfinaltop, 1
instance = comp, \hex_driver1|WideOr4~0 , hex_driver1|WideOr4~0, labfinaltop, 1
instance = comp, \hex_driver1|WideOr3~0 , hex_driver1|WideOr3~0, labfinaltop, 1
instance = comp, \hex_driver1|WideOr2~0 , hex_driver1|WideOr2~0, labfinaltop, 1
instance = comp, \hex_driver1|WideOr1~0 , hex_driver1|WideOr1~0, labfinaltop, 1
instance = comp, \hex_driver1|WideOr0~0 , hex_driver1|WideOr0~0, labfinaltop, 1
instance = comp, \hex_driver3|WideOr6~0 , hex_driver3|WideOr6~0, labfinaltop, 1
instance = comp, \hex_driver3|WideOr5~0 , hex_driver3|WideOr5~0, labfinaltop, 1
instance = comp, \hex_driver3|WideOr4~0 , hex_driver3|WideOr4~0, labfinaltop, 1
instance = comp, \hex_driver3|WideOr3~0 , hex_driver3|WideOr3~0, labfinaltop, 1
instance = comp, \hex_driver3|WideOr2~0 , hex_driver3|WideOr2~0, labfinaltop, 1
instance = comp, \hex_driver3|WideOr1~0 , hex_driver3|WideOr1~0, labfinaltop, 1
instance = comp, \hex_driver3|WideOr0~0 , hex_driver3|WideOr0~0, labfinaltop, 1
instance = comp, \hex_driver4|WideOr6~0 , hex_driver4|WideOr6~0, labfinaltop, 1
instance = comp, \hex_driver4|WideOr5~0 , hex_driver4|WideOr5~0, labfinaltop, 1
instance = comp, \hex_driver4|WideOr4~0 , hex_driver4|WideOr4~0, labfinaltop, 1
instance = comp, \hex_driver4|WideOr3~0 , hex_driver4|WideOr3~0, labfinaltop, 1
instance = comp, \hex_driver4|WideOr2~0 , hex_driver4|WideOr2~0, labfinaltop, 1
instance = comp, \hex_driver4|WideOr1~0 , hex_driver4|WideOr1~0, labfinaltop, 1
instance = comp, \hex_driver4|WideOr0~0 , hex_driver4|WideOr0~0, labfinaltop, 1
instance = comp, \u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl , u0|altpll_0|sd1|wire_pll7_clk[1]~clkctrl, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[9]~0 , u0|sdram|m_addr[9]~0, labfinaltop, 1
instance = comp, \u0|sdram|i_addr[12] , u0|sdram|i_addr[12], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~15, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[18]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[18]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[18] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[18], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[18] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[18], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[18]~16 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[18]~16, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[0] , u0|sdram|active_addr[0], labfinaltop, 1
instance = comp, \u0|sdram|Selector98~0 , u0|sdram|Selector98~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector98~1 , u0|sdram|Selector98~1, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[9]~2 , u0|sdram|m_addr[9]~2, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[0] , u0|sdram|m_addr[0], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[38] , u0|mm_interconnect_0|cmd_mux_006|src_data[38], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~16 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~16, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[19] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[19], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[19] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[19], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[19]~17 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[19]~17, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[1] , u0|sdram|active_addr[1], labfinaltop, 1
instance = comp, \u0|sdram|Selector97~0 , u0|sdram|Selector97~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector97~1 , u0|sdram|Selector97~1, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[1] , u0|sdram|m_addr[1], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[39] , u0|mm_interconnect_0|cmd_mux_006|src_data[39], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~17 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~17, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[20] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[20], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[20]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[20]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[20] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[20], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[20]~18 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[20]~18, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[2] , u0|sdram|active_addr[2], labfinaltop, 1
instance = comp, \u0|sdram|Selector96~0 , u0|sdram|Selector96~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector96~1 , u0|sdram|Selector96~1, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[2] , u0|sdram|m_addr[2], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[40] , u0|mm_interconnect_0|cmd_mux_006|src_data[40], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~18 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~18, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[21] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[21], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[21] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[21], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[21]~19 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[21]~19, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[3] , u0|sdram|active_addr[3], labfinaltop, 1
instance = comp, \u0|sdram|Selector95~0 , u0|sdram|Selector95~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector95~1 , u0|sdram|Selector95~1, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[3] , u0|sdram|m_addr[3], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[41] , u0|mm_interconnect_0|cmd_mux_006|src_data[41], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~19 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~19, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[22] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[22], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[22] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[22], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[22]~20 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[22]~20, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[4] , u0|sdram|active_addr[4], labfinaltop, 1
instance = comp, \u0|sdram|Selector94~0 , u0|sdram|Selector94~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector94~1 , u0|sdram|Selector94~1, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[4] , u0|sdram|m_addr[4], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[42] , u0|mm_interconnect_0|cmd_mux_006|src_data[42], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~20 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~20, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[23]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[23]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[23] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[23], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[23] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[23], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[23]~21 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[23]~21, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[5] , u0|sdram|active_addr[5], labfinaltop, 1
instance = comp, \u0|sdram|Selector93~0 , u0|sdram|Selector93~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector93~1 , u0|sdram|Selector93~1, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[5] , u0|sdram|m_addr[5], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[43] , u0|mm_interconnect_0|cmd_mux_006|src_data[43], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~21 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~21, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[24]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[24]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[24] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[24], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[24] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[24], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[24]~22 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[24]~22, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[6] , u0|sdram|active_addr[6], labfinaltop, 1
instance = comp, \u0|sdram|Selector92~0 , u0|sdram|Selector92~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector92~1 , u0|sdram|Selector92~1, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[6] , u0|sdram|m_addr[6], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[44] , u0|mm_interconnect_0|cmd_mux_006|src_data[44], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~22 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~22, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[25] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[25], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[25]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[25]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[25] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[25], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[25]~23 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[25]~23, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[7] , u0|sdram|active_addr[7], labfinaltop, 1
instance = comp, \u0|sdram|Selector91~0 , u0|sdram|Selector91~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector91~1 , u0|sdram|Selector91~1, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[7] , u0|sdram|m_addr[7], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[45] , u0|mm_interconnect_0|cmd_mux_006|src_data[45], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~23 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~23, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[26] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[26], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[26]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[26]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[26] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[26], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[26]~24 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[26]~24, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[8] , u0|sdram|active_addr[8], labfinaltop, 1
instance = comp, \u0|sdram|Selector90~0 , u0|sdram|Selector90~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector90~1 , u0|sdram|Selector90~1, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[8] , u0|sdram|m_addr[8], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_006|src_data[46] , u0|mm_interconnect_0|cmd_mux_006|src_data[46], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10] , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10], labfinaltop, 1
instance = comp, \u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~24 , u0|mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~24, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[27] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[27], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[27]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[27]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[27] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[27], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[27]~25 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[27]~25, labfinaltop, 1
instance = comp, \u0|sdram|Selector89~0 , u0|sdram|Selector89~0, labfinaltop, 1
instance = comp, \u0|sdram|active_addr[9] , u0|sdram|active_addr[9], labfinaltop, 1
instance = comp, \u0|sdram|Selector89~1 , u0|sdram|Selector89~1, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[9] , u0|sdram|m_addr[9], labfinaltop, 1
instance = comp, \u0|sdram|Selector88~2 , u0|sdram|Selector88~2, labfinaltop, 1
instance = comp, \u0|sdram|Selector88~3 , u0|sdram|Selector88~3, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[10] , u0|sdram|m_addr[10], labfinaltop, 1
instance = comp, \u0|sdram|Selector87~2 , u0|sdram|Selector87~2, labfinaltop, 1
instance = comp, \u0|sdram|Selector87~3 , u0|sdram|Selector87~3, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[11] , u0|sdram|m_addr[11], labfinaltop, 1
instance = comp, \u0|sdram|Selector86~2 , u0|sdram|Selector86~2, labfinaltop, 1
instance = comp, \u0|sdram|Selector86~3 , u0|sdram|Selector86~3, labfinaltop, 1
instance = comp, \u0|sdram|m_addr[12] , u0|sdram|m_addr[12], labfinaltop, 1
instance = comp, \u0|sdram|Selector100~0 , u0|sdram|Selector100~0, labfinaltop, 1
instance = comp, \u0|sdram|WideOr16~0 , u0|sdram|WideOr16~0, labfinaltop, 1
instance = comp, \u0|sdram|m_bank[0] , u0|sdram|m_bank[0], labfinaltop, 1
instance = comp, \u0|sdram|Selector99~0 , u0|sdram|Selector99~0, labfinaltop, 1
instance = comp, \u0|sdram|m_bank[1] , u0|sdram|m_bank[1], labfinaltop, 1
instance = comp, \u0|sdram|comb~0 , u0|sdram|comb~0, labfinaltop, 1
instance = comp, \u0|sdram|comb~1 , u0|sdram|comb~1, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[16] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[16], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[16] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[16], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[16]~26 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[16]~26, labfinaltop, 1
instance = comp, \u0|sdram|active_dqm[0] , u0|sdram|active_dqm[0], labfinaltop, 1
instance = comp, \u0|sdram|Selector118~0 , u0|sdram|Selector118~0, labfinaltop, 1
instance = comp, \u0|sdram|m_dqm[0] , u0|sdram|m_dqm[0], labfinaltop, 1
instance = comp, \u0|sdram|comb~2 , u0|sdram|comb~2, labfinaltop, 1
instance = comp, \u0|sdram|comb~3 , u0|sdram|comb~3, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[17] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_0[17], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[17]~feeder , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[17]~feeder, labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[17] , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|entry_1[17], labfinaltop, 1
instance = comp, \u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[17]~27 , u0|sdram|the_labfinalsoc_sdram_input_efifo_module|rd_data[17]~27, labfinaltop, 1
instance = comp, \u0|sdram|active_dqm[1] , u0|sdram|active_dqm[1], labfinaltop, 1
instance = comp, \u0|sdram|Selector117~0 , u0|sdram|Selector117~0, labfinaltop, 1
instance = comp, \u0|sdram|m_dqm[1] , u0|sdram|m_dqm[1], labfinaltop, 1
instance = comp, \u0|sdram|Selector0~0 , u0|sdram|Selector0~0, labfinaltop, 1
instance = comp, \u0|sdram|i_cmd[3] , u0|sdram|i_cmd[3], labfinaltop, 1
instance = comp, \u0|sdram|Selector19~0 , u0|sdram|Selector19~0, labfinaltop, 1
instance = comp, \u0|sdram|Selector19~1 , u0|sdram|Selector19~1, labfinaltop, 1
instance = comp, \u0|sdram|Selector19~2 , u0|sdram|Selector19~2, labfinaltop, 1
instance = comp, \u0|sdram|Selector19~3 , u0|sdram|Selector19~3, labfinaltop, 1
instance = comp, \u0|sdram|m_cmd[3] , u0|sdram|m_cmd[3], labfinaltop, 1
instance = comp, \u0|sdram|m_cmd[0] , u0|sdram|m_cmd[0], labfinaltop, 1
instance = comp, \u0|sdram|m_cmd[1] , u0|sdram|m_cmd[1], labfinaltop, 1
instance = comp, \u0|sdram|m_cmd[2] , u0|sdram|m_cmd[2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|clkdiv~0 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|clkdiv~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|clkdiv , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|clkdiv, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|clkdiv~clkctrl , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|clkdiv~clkctrl, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~0 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[0] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~2 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[1] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~4 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[2] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~6 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[3] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~8 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[4] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~10 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~12 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[6] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~14 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[7] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[7], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~16 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc~1 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[8] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~18 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc~0 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[9] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[9], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal0~0 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal0~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal0~1 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal0~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal0~2 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal0~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal0~3 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal0~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc~2 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[5] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hc[5], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|always2~0 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|always2~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~20 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add0~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|always2~1 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|always2~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hs , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|hs, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[5] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[5], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~0 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc~0 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[0] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~2 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[1] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~4 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc~2 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[2] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~10 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~12 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[6] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~14 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[7] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[7], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~16 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[8] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal1~1 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal1~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~18 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc~3 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[9] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[9], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal1~0 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal1~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal1~2 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal1~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~6 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc~1 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[3] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~8 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[4] , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vc[4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal2~1 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal2~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal2~0 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal2~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~20 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Add1~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal2~2 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|Equal2~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vs , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|vs, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~3 , u0|vga_text_mode_controller_0|always0~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~0 , u0|vga_text_mode_controller_0|LessThan2~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~0 , u0|vga_text_mode_controller_0|LessThan6~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~2 , u0|vga_text_mode_controller_0|always0~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~4 , u0|vga_text_mode_controller_0|always0~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal0~0 , u0|vga_text_mode_controller_0|Equal0~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|numberoflines[0]~6 , u0|vga_text_mode_controller_0|game_board|numberoflines[0]~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|numberoflines[4]~8 , u0|vga_text_mode_controller_0|game_board|numberoflines[4]~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|numberoflines[0] , u0|vga_text_mode_controller_0|game_board|numberoflines[0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|numberoflines[1]~9 , u0|vga_text_mode_controller_0|game_board|numberoflines[1]~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|numberoflines[1] , u0|vga_text_mode_controller_0|game_board|numberoflines[1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|numberoflines[2]~11 , u0|vga_text_mode_controller_0|game_board|numberoflines[2]~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|numberoflines[2] , u0|vga_text_mode_controller_0|game_board|numberoflines[2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|numberoflines[3]~13 , u0|vga_text_mode_controller_0|game_board|numberoflines[3]~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|numberoflines[3] , u0|vga_text_mode_controller_0|game_board|numberoflines[3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|numberoflines[4]~15 , u0|vga_text_mode_controller_0|game_board|numberoflines[4]~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|numberoflines[4] , u0|vga_text_mode_controller_0|game_board|numberoflines[4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|numberoflines[5]~17 , u0|vga_text_mode_controller_0|game_board|numberoflines[5]~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|game_board|numberoflines[5] , u0|vga_text_mode_controller_0|game_board|numberoflines[5], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score[3]~8 , u0|vga_text_mode_controller_0|score[3]~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score[3] , u0|vga_text_mode_controller_0|score[3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score~7 , u0|vga_text_mode_controller_0|score~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score[4]~13 , u0|vga_text_mode_controller_0|score[4]~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score[4] , u0|vga_text_mode_controller_0|score[4], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score~12 , u0|vga_text_mode_controller_0|score~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score[5]~15 , u0|vga_text_mode_controller_0|score[5]~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score[5] , u0|vga_text_mode_controller_0|score[5], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score~11 , u0|vga_text_mode_controller_0|score~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score[6]~17 , u0|vga_text_mode_controller_0|score[6]~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score[6] , u0|vga_text_mode_controller_0|score[6], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score~10 , u0|vga_text_mode_controller_0|score~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score[7]~21 , u0|vga_text_mode_controller_0|score[7]~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score[7] , u0|vga_text_mode_controller_0|score[7], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score~20 , u0|vga_text_mode_controller_0|score~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score[8]~23 , u0|vga_text_mode_controller_0|score[8]~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score[8] , u0|vga_text_mode_controller_0|score[8], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score~19 , u0|vga_text_mode_controller_0|score~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score[9]~25 , u0|vga_text_mode_controller_0|score[9]~25, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score~27 , u0|vga_text_mode_controller_0|score~27, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|score[9] , u0|vga_text_mode_controller_0|score[9], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr11~0 , u0|vga_text_mode_controller_0|scoreconverter|WideOr11~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr11~3 , u0|vga_text_mode_controller_0|scoreconverter|WideOr11~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr11~1 , u0|vga_text_mode_controller_0|scoreconverter|WideOr11~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr11~2 , u0|vga_text_mode_controller_0|scoreconverter|WideOr11~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr11~4 , u0|vga_text_mode_controller_0|scoreconverter|WideOr11~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~0 , u0|vga_text_mode_controller_0|Add1~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr11~5 , u0|vga_text_mode_controller_0|scoreconverter|WideOr11~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr11~6 , u0|vga_text_mode_controller_0|scoreconverter|WideOr11~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr11~7 , u0|vga_text_mode_controller_0|scoreconverter|WideOr11~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[4]~23 , u0|vga_text_mode_controller_0|FONT_ADDR[4]~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal2~0 , u0|vga_text_mode_controller_0|Equal2~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr7~8 , u0|vga_text_mode_controller_0|scoreconverter|WideOr7~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr7~4 , u0|vga_text_mode_controller_0|scoreconverter|WideOr7~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr7~5 , u0|vga_text_mode_controller_0|scoreconverter|WideOr7~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr7~6 , u0|vga_text_mode_controller_0|scoreconverter|WideOr7~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr7~7 , u0|vga_text_mode_controller_0|scoreconverter|WideOr7~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr7~9 , u0|vga_text_mode_controller_0|scoreconverter|WideOr7~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr7~2 , u0|vga_text_mode_controller_0|scoreconverter|WideOr7~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr7~0 , u0|vga_text_mode_controller_0|scoreconverter|WideOr7~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr7~1 , u0|vga_text_mode_controller_0|scoreconverter|WideOr7~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr7~3 , u0|vga_text_mode_controller_0|scoreconverter|WideOr7~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[4]~24 , u0|vga_text_mode_controller_0|FONT_ADDR[4]~24, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[4]~25 , u0|vga_text_mode_controller_0|FONT_ADDR[4]~25, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add41~0 , u0|vga_text_mode_controller_0|Add41~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add43~1 , u0|vga_text_mode_controller_0|Add43~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add44~0 , u0|vga_text_mode_controller_0|Add44~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~5 , u0|vga_text_mode_controller_0|Add1~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add43~2 , u0|vga_text_mode_controller_0|Add43~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~4 , u0|vga_text_mode_controller_0|Add1~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add43~3 , u0|vga_text_mode_controller_0|Add43~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add45~0 , u0|vga_text_mode_controller_0|Add45~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add45~2 , u0|vga_text_mode_controller_0|Add45~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add45~4 , u0|vga_text_mode_controller_0|Add45~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add45~6 , u0|vga_text_mode_controller_0|Add45~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[4]~26 , u0|vga_text_mode_controller_0|FONT_ADDR[4]~26, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add43~0 , u0|vga_text_mode_controller_0|Add43~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add44~2 , u0|vga_text_mode_controller_0|Add44~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add45~8 , u0|vga_text_mode_controller_0|Add45~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[4]~27 , u0|vga_text_mode_controller_0|FONT_ADDR[4]~27, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add42~0 , u0|vga_text_mode_controller_0|Add42~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add44~4 , u0|vga_text_mode_controller_0|Add44~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add45~10 , u0|vga_text_mode_controller_0|Add45~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|CHAR_DATA~0 , u0|vga_text_mode_controller_0|CHAR_DATA~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~0 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[4]~28 , u0|vga_text_mode_controller_0|FONT_ADDR[4]~28, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|char_code|WideOr1~0 , u0|vga_text_mode_controller_0|char_code|WideOr1~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~9 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr4~2 , u0|vga_text_mode_controller_0|scoreconverter|WideOr4~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr4~0 , u0|vga_text_mode_controller_0|scoreconverter|WideOr4~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr4~1 , u0|vga_text_mode_controller_0|scoreconverter|WideOr4~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr4~3 , u0|vga_text_mode_controller_0|scoreconverter|WideOr4~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr4~4 , u0|vga_text_mode_controller_0|scoreconverter|WideOr4~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr4~5 , u0|vga_text_mode_controller_0|scoreconverter|WideOr4~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr4~6 , u0|vga_text_mode_controller_0|scoreconverter|WideOr4~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr4~7 , u0|vga_text_mode_controller_0|scoreconverter|WideOr4~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr4~8 , u0|vga_text_mode_controller_0|scoreconverter|WideOr4~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~10 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~11 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~12 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~13 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal4~0 , u0|vga_text_mode_controller_0|Equal4~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~14 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Equal1~0 , u0|vga_text_mode_controller_0|Equal1~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr8~4 , u0|vga_text_mode_controller_0|scoreconverter|WideOr8~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr8~1 , u0|vga_text_mode_controller_0|scoreconverter|WideOr8~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr8~2 , u0|vga_text_mode_controller_0|scoreconverter|WideOr8~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr8~3 , u0|vga_text_mode_controller_0|scoreconverter|WideOr8~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr8~0 , u0|vga_text_mode_controller_0|scoreconverter|WideOr8~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr8~5 , u0|vga_text_mode_controller_0|scoreconverter|WideOr8~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr8~6 , u0|vga_text_mode_controller_0|scoreconverter|WideOr8~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr8~7 , u0|vga_text_mode_controller_0|scoreconverter|WideOr8~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr8~9 , u0|vga_text_mode_controller_0|scoreconverter|WideOr8~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr8~8 , u0|vga_text_mode_controller_0|scoreconverter|WideOr8~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr8~10 , u0|vga_text_mode_controller_0|scoreconverter|WideOr8~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~16 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~19 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~17 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~18 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~20 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr12~2 , u0|vga_text_mode_controller_0|scoreconverter|WideOr12~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr12~3 , u0|vga_text_mode_controller_0|scoreconverter|WideOr12~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr12~0 , u0|vga_text_mode_controller_0|scoreconverter|WideOr12~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr12~1 , u0|vga_text_mode_controller_0|scoreconverter|WideOr12~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr12~4 , u0|vga_text_mode_controller_0|scoreconverter|WideOr12~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~15 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~21 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[7]~22 , u0|vga_text_mode_controller_0|FONT_ADDR[7]~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|char_code|WideOr3~0 , u0|vga_text_mode_controller_0|char_code|WideOr3~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[5]~1 , u0|vga_text_mode_controller_0|FONT_ADDR[5]~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|CHAR_DATA~1 , u0|vga_text_mode_controller_0|CHAR_DATA~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr6~0 , u0|vga_text_mode_controller_0|scoreconverter|WideOr6~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[5]~6 , u0|vga_text_mode_controller_0|FONT_ADDR[5]~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr6~2 , u0|vga_text_mode_controller_0|scoreconverter|WideOr6~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr6~1 , u0|vga_text_mode_controller_0|scoreconverter|WideOr6~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr6~3 , u0|vga_text_mode_controller_0|scoreconverter|WideOr6~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr6~5 , u0|vga_text_mode_controller_0|scoreconverter|WideOr6~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr6~4 , u0|vga_text_mode_controller_0|scoreconverter|WideOr6~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr6~6 , u0|vga_text_mode_controller_0|scoreconverter|WideOr6~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr6~7 , u0|vga_text_mode_controller_0|scoreconverter|WideOr6~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[5]~7 , u0|vga_text_mode_controller_0|FONT_ADDR[5]~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[5]~4 , u0|vga_text_mode_controller_0|FONT_ADDR[5]~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[5]~3 , u0|vga_text_mode_controller_0|FONT_ADDR[5]~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[5]~2 , u0|vga_text_mode_controller_0|FONT_ADDR[5]~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[5]~5 , u0|vga_text_mode_controller_0|FONT_ADDR[5]~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[5]~8 , u0|vga_text_mode_controller_0|FONT_ADDR[5]~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|char_code|WideOr2~0 , u0|vga_text_mode_controller_0|char_code|WideOr2~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|char_code|WideOr2~1 , u0|vga_text_mode_controller_0|char_code|WideOr2~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr1~0 , u0|vga_text_mode_controller_0|scoreconverter|WideOr1~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|CHAR_DATA~2 , u0|vga_text_mode_controller_0|CHAR_DATA~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr1~1 , u0|vga_text_mode_controller_0|scoreconverter|WideOr1~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|CHAR_DATA~3 , u0|vga_text_mode_controller_0|CHAR_DATA~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~31 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~31, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr5~0 , u0|vga_text_mode_controller_0|scoreconverter|WideOr5~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~32 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~32, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|CHAR_DATA~4 , u0|vga_text_mode_controller_0|CHAR_DATA~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~33 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~33, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~36 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~36, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~38 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~38, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~37 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~37, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~39 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~39, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~35 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~35, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~40 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~40, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr5~1 , u0|vga_text_mode_controller_0|scoreconverter|WideOr5~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr5~2 , u0|vga_text_mode_controller_0|scoreconverter|WideOr5~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|CHAR_DATA~5 , u0|vga_text_mode_controller_0|CHAR_DATA~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|scoreconverter|WideOr5~3 , u0|vga_text_mode_controller_0|scoreconverter|WideOr5~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|CHAR_DATA~6 , u0|vga_text_mode_controller_0|CHAR_DATA~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~34 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~34, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~41 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~41, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~43 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~43, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~42 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~42, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~44 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~44, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~6 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~5 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~7 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~9 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~8 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~10 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~11 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~1 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~0 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~2 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~3 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~4 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~13 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~12 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~14 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr1~15 , u0|vga_text_mode_controller_0|comb_1234|WideOr1~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~0 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~3 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~1 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~2 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~4 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~11 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~12 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~13 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~14 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~8 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~29 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~29, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|FONT_ADDR[6]~30 , u0|vga_text_mode_controller_0|FONT_ADDR[6]~30, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~0 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~7 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~8 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~9 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~5 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~6 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~7 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~10 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr3~15 , u0|vga_text_mode_controller_0|comb_1234|WideOr3~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~8 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~7 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~9 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~11 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~12 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~13 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~10 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~14 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~15 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~16 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~17 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~18 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~3 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~2 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~4 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~5 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~1 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~6 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr2~19 , u0|vga_text_mode_controller_0|comb_1234|WideOr2~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~12 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~13 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~5 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~3 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~4 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~15 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~16 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~6 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~9 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~7 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~8 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~10 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~11 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~1 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~0 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~2 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr0~14 , u0|vga_text_mode_controller_0|comb_1234|WideOr0~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux57~2 , u0|vga_text_mode_controller_0|Mux57~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux57~3 , u0|vga_text_mode_controller_0|Mux57~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~3 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~0 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~1 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~2 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~4 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~6 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~5 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~7 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~11 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~8 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~9 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~10 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~12 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~13 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~14 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~15 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~16 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr6~17 , u0|vga_text_mode_controller_0|comb_1234|WideOr6~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr5~3 , u0|vga_text_mode_controller_0|comb_1234|WideOr5~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr5~1 , u0|vga_text_mode_controller_0|comb_1234|WideOr5~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr5~0 , u0|vga_text_mode_controller_0|comb_1234|WideOr5~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr5~2 , u0|vga_text_mode_controller_0|comb_1234|WideOr5~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr5~4 , u0|vga_text_mode_controller_0|comb_1234|WideOr5~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr5~8 , u0|vga_text_mode_controller_0|comb_1234|WideOr5~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr5~9 , u0|vga_text_mode_controller_0|comb_1234|WideOr5~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr5~5 , u0|vga_text_mode_controller_0|comb_1234|WideOr5~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr5~6 , u0|vga_text_mode_controller_0|comb_1234|WideOr5~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr5~7 , u0|vga_text_mode_controller_0|comb_1234|WideOr5~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr5~10 , u0|vga_text_mode_controller_0|comb_1234|WideOr5~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr5~11 , u0|vga_text_mode_controller_0|comb_1234|WideOr5~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr5~12 , u0|vga_text_mode_controller_0|comb_1234|WideOr5~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr5~13 , u0|vga_text_mode_controller_0|comb_1234|WideOr5~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~3 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~1 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~0 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~2 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~4 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~9 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~10 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~11 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~5 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~6 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~12 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~14 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~13 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~15 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|comb_1234|WideOr4~16 , u0|vga_text_mode_controller_0|comb_1234|WideOr4~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux57~0 , u0|vga_text_mode_controller_0|Mux57~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux57~1 , u0|vga_text_mode_controller_0|Mux57~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux57~4 , u0|vga_text_mode_controller_0|Mux57~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~1 , u0|vga_text_mode_controller_0|Mux7~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~1 , u0|vga_text_mode_controller_0|Mux6~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~2 , u0|vga_text_mode_controller_0|Mux7~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~0 , u0|vga_text_mode_controller_0|Mux6~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~2 , u0|vga_text_mode_controller_0|Mux6~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~3 , u0|vga_text_mode_controller_0|Add1~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~2 , u0|vga_text_mode_controller_0|Add1~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add29~1 , u0|vga_text_mode_controller_0|Add29~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add29~3 , u0|vga_text_mode_controller_0|Add29~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add29~5 , u0|vga_text_mode_controller_0|Add29~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add29~6 , u0|vga_text_mode_controller_0|Add29~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan24~0 , u0|vga_text_mode_controller_0|LessThan24~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan24~1 , u0|vga_text_mode_controller_0|LessThan24~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan24~2 , u0|vga_text_mode_controller_0|LessThan24~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add29~8 , u0|vga_text_mode_controller_0|Add29~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add29~10 , u0|vga_text_mode_controller_0|Add29~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan24~3 , u0|vga_text_mode_controller_0|LessThan24~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always1~5 , u0|vga_text_mode_controller_0|always1~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add30~0 , u0|vga_text_mode_controller_0|Add30~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add30~2 , u0|vga_text_mode_controller_0|Add30~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add30~4 , u0|vga_text_mode_controller_0|Add30~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add30~6 , u0|vga_text_mode_controller_0|Add30~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add30~8 , u0|vga_text_mode_controller_0|Add30~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add30~10 , u0|vga_text_mode_controller_0|Add30~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan26~1 , u0|vga_text_mode_controller_0|LessThan26~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan26~3 , u0|vga_text_mode_controller_0|LessThan26~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan26~5 , u0|vga_text_mode_controller_0|LessThan26~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan26~7 , u0|vga_text_mode_controller_0|LessThan26~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan26~9 , u0|vga_text_mode_controller_0|LessThan26~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan26~10 , u0|vga_text_mode_controller_0|LessThan26~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan27~0 , u0|vga_text_mode_controller_0|LessThan27~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan27~1 , u0|vga_text_mode_controller_0|LessThan27~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan27~2 , u0|vga_text_mode_controller_0|LessThan27~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan27~3 , u0|vga_text_mode_controller_0|LessThan27~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan25~0 , u0|vga_text_mode_controller_0|LessThan25~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan25~1 , u0|vga_text_mode_controller_0|LessThan25~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan25~2 , u0|vga_text_mode_controller_0|LessThan25~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~1 , u0|vga_text_mode_controller_0|Add1~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always1~2 , u0|vga_text_mode_controller_0|always1~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~1 , u0|vga_text_mode_controller_0|Mux14~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~0 , u0|vga_text_mode_controller_0|Mux14~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~2 , u0|vga_text_mode_controller_0|Mux14~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~8 , u0|vga_text_mode_controller_0|Mux14~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~9 , u0|vga_text_mode_controller_0|Mux14~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add10~0 , u0|vga_text_mode_controller_0|Add10~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~3 , u0|vga_text_mode_controller_0|Mux14~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~4 , u0|vga_text_mode_controller_0|Mux14~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~5 , u0|vga_text_mode_controller_0|Mux14~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~6 , u0|vga_text_mode_controller_0|Mux14~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add12~0 , u0|vga_text_mode_controller_0|Add12~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~7 , u0|vga_text_mode_controller_0|Mux14~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux14~10 , u0|vga_text_mode_controller_0|Mux14~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always1~3 , u0|vga_text_mode_controller_0|always1~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add1~6 , u0|vga_text_mode_controller_0|Add1~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux8~0 , u0|vga_text_mode_controller_0|Mux8~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~4 , u0|vga_text_mode_controller_0|Mux30~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~5 , u0|vga_text_mode_controller_0|Mux30~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~2 , u0|vga_text_mode_controller_0|Mux30~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~3 , u0|vga_text_mode_controller_0|Mux30~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~6 , u0|vga_text_mode_controller_0|Mux30~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~0 , u0|vga_text_mode_controller_0|Mux30~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~1 , u0|vga_text_mode_controller_0|Mux30~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~7 , u0|vga_text_mode_controller_0|Mux30~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~8 , u0|vga_text_mode_controller_0|Mux30~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~16 , u0|vga_text_mode_controller_0|Mux30~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~17 , u0|vga_text_mode_controller_0|Mux30~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~9 , u0|vga_text_mode_controller_0|Mux30~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~10 , u0|vga_text_mode_controller_0|Mux30~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~13 , u0|vga_text_mode_controller_0|Mux30~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~14 , u0|vga_text_mode_controller_0|Mux30~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~11 , u0|vga_text_mode_controller_0|Mux30~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~12 , u0|vga_text_mode_controller_0|Mux30~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~15 , u0|vga_text_mode_controller_0|Mux30~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~18 , u0|vga_text_mode_controller_0|Mux30~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux30~19 , u0|vga_text_mode_controller_0|Mux30~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~0 , u0|vga_text_mode_controller_0|Mux32~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~1 , u0|vga_text_mode_controller_0|Mux32~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~7 , u0|vga_text_mode_controller_0|Mux32~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~4 , u0|vga_text_mode_controller_0|Mux32~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~5 , u0|vga_text_mode_controller_0|Mux32~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~2 , u0|vga_text_mode_controller_0|Mux32~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~3 , u0|vga_text_mode_controller_0|Mux32~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~6 , u0|vga_text_mode_controller_0|Mux32~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~8 , u0|vga_text_mode_controller_0|Mux32~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~9 , u0|vga_text_mode_controller_0|Mux32~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~10 , u0|vga_text_mode_controller_0|Mux32~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~13 , u0|vga_text_mode_controller_0|Mux32~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~14 , u0|vga_text_mode_controller_0|Mux32~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~11 , u0|vga_text_mode_controller_0|Mux32~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~12 , u0|vga_text_mode_controller_0|Mux32~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~15 , u0|vga_text_mode_controller_0|Mux32~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~16 , u0|vga_text_mode_controller_0|Mux32~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~17 , u0|vga_text_mode_controller_0|Mux32~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~18 , u0|vga_text_mode_controller_0|Mux32~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux32~19 , u0|vga_text_mode_controller_0|Mux32~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~9 , u0|vga_text_mode_controller_0|Mux36~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~10 , u0|vga_text_mode_controller_0|Mux36~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~16 , u0|vga_text_mode_controller_0|Mux36~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~17 , u0|vga_text_mode_controller_0|Mux36~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~13 , u0|vga_text_mode_controller_0|Mux36~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~14 , u0|vga_text_mode_controller_0|Mux36~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~11 , u0|vga_text_mode_controller_0|Mux36~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~12 , u0|vga_text_mode_controller_0|Mux36~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~15 , u0|vga_text_mode_controller_0|Mux36~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~18 , u0|vga_text_mode_controller_0|Mux36~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~0 , u0|vga_text_mode_controller_0|Mux36~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~1 , u0|vga_text_mode_controller_0|Mux36~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~4 , u0|vga_text_mode_controller_0|Mux36~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~5 , u0|vga_text_mode_controller_0|Mux36~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~2 , u0|vga_text_mode_controller_0|Mux36~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~3 , u0|vga_text_mode_controller_0|Mux36~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~6 , u0|vga_text_mode_controller_0|Mux36~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~7 , u0|vga_text_mode_controller_0|Mux36~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~8 , u0|vga_text_mode_controller_0|Mux36~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux36~19 , u0|vga_text_mode_controller_0|Mux36~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~0 , u0|vga_text_mode_controller_0|Mux34~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~1 , u0|vga_text_mode_controller_0|Mux34~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~7 , u0|vga_text_mode_controller_0|Mux34~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~2 , u0|vga_text_mode_controller_0|Mux34~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~3 , u0|vga_text_mode_controller_0|Mux34~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~4 , u0|vga_text_mode_controller_0|Mux34~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~5 , u0|vga_text_mode_controller_0|Mux34~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~6 , u0|vga_text_mode_controller_0|Mux34~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~8 , u0|vga_text_mode_controller_0|Mux34~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~13 , u0|vga_text_mode_controller_0|Mux34~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~14 , u0|vga_text_mode_controller_0|Mux34~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~11 , u0|vga_text_mode_controller_0|Mux34~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~12 , u0|vga_text_mode_controller_0|Mux34~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~15 , u0|vga_text_mode_controller_0|Mux34~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~9 , u0|vga_text_mode_controller_0|Mux34~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~10 , u0|vga_text_mode_controller_0|Mux34~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~16 , u0|vga_text_mode_controller_0|Mux34~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~17 , u0|vga_text_mode_controller_0|Mux34~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~18 , u0|vga_text_mode_controller_0|Mux34~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux34~19 , u0|vga_text_mode_controller_0|Mux34~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~12 , u0|vga_text_mode_controller_0|Mux9~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~13 , u0|vga_text_mode_controller_0|Mux9~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always1~4 , u0|vga_text_mode_controller_0|always1~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~16 , u0|vga_text_mode_controller_0|Mux44~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~17 , u0|vga_text_mode_controller_0|Mux44~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~11 , u0|vga_text_mode_controller_0|Mux44~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~12 , u0|vga_text_mode_controller_0|Mux44~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~13 , u0|vga_text_mode_controller_0|Mux44~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~14 , u0|vga_text_mode_controller_0|Mux44~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~15 , u0|vga_text_mode_controller_0|Mux44~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~9 , u0|vga_text_mode_controller_0|Mux44~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~10 , u0|vga_text_mode_controller_0|Mux44~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~18 , u0|vga_text_mode_controller_0|Mux44~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~0 , u0|vga_text_mode_controller_0|Mux44~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~1 , u0|vga_text_mode_controller_0|Mux44~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~7 , u0|vga_text_mode_controller_0|Mux44~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~4 , u0|vga_text_mode_controller_0|Mux44~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~5 , u0|vga_text_mode_controller_0|Mux44~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~2 , u0|vga_text_mode_controller_0|Mux44~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~3 , u0|vga_text_mode_controller_0|Mux44~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~6 , u0|vga_text_mode_controller_0|Mux44~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux44~8 , u0|vga_text_mode_controller_0|Mux44~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~4 , u0|vga_text_mode_controller_0|Mux9~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~0 , u0|vga_text_mode_controller_0|Mux42~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~1 , u0|vga_text_mode_controller_0|Mux42~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~2 , u0|vga_text_mode_controller_0|Mux42~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~3 , u0|vga_text_mode_controller_0|Mux42~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~4 , u0|vga_text_mode_controller_0|Mux42~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~5 , u0|vga_text_mode_controller_0|Mux42~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~6 , u0|vga_text_mode_controller_0|Mux42~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~5 , u0|vga_text_mode_controller_0|Mux9~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~6 , u0|vga_text_mode_controller_0|Mux9~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~7 , u0|vga_text_mode_controller_0|Mux42~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~8 , u0|vga_text_mode_controller_0|Mux42~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~9 , u0|vga_text_mode_controller_0|Mux42~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~10 , u0|vga_text_mode_controller_0|Mux42~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~13 , u0|vga_text_mode_controller_0|Mux42~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~14 , u0|vga_text_mode_controller_0|Mux42~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~11 , u0|vga_text_mode_controller_0|Mux42~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~12 , u0|vga_text_mode_controller_0|Mux42~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~15 , u0|vga_text_mode_controller_0|Mux42~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~16 , u0|vga_text_mode_controller_0|Mux42~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux42~17 , u0|vga_text_mode_controller_0|Mux42~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~7 , u0|vga_text_mode_controller_0|Mux9~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~8 , u0|vga_text_mode_controller_0|Mux9~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~3 , u0|vga_text_mode_controller_0|Mux9~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~9 , u0|vga_text_mode_controller_0|Mux9~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~2 , u0|vga_text_mode_controller_0|Mux40~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~3 , u0|vga_text_mode_controller_0|Mux40~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~4 , u0|vga_text_mode_controller_0|Mux40~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~5 , u0|vga_text_mode_controller_0|Mux40~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~6 , u0|vga_text_mode_controller_0|Mux40~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~0 , u0|vga_text_mode_controller_0|Mux40~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~1 , u0|vga_text_mode_controller_0|Mux40~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~7 , u0|vga_text_mode_controller_0|Mux40~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~8 , u0|vga_text_mode_controller_0|Mux40~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~16 , u0|vga_text_mode_controller_0|Mux40~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~17 , u0|vga_text_mode_controller_0|Mux40~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~11 , u0|vga_text_mode_controller_0|Mux40~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~12 , u0|vga_text_mode_controller_0|Mux40~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~13 , u0|vga_text_mode_controller_0|Mux40~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~14 , u0|vga_text_mode_controller_0|Mux40~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~15 , u0|vga_text_mode_controller_0|Mux40~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~9 , u0|vga_text_mode_controller_0|Mux40~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~10 , u0|vga_text_mode_controller_0|Mux40~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~18 , u0|vga_text_mode_controller_0|Mux40~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux40~19 , u0|vga_text_mode_controller_0|Mux40~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~11 , u0|vga_text_mode_controller_0|Mux38~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~12 , u0|vga_text_mode_controller_0|Mux38~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~13 , u0|vga_text_mode_controller_0|Mux38~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~14 , u0|vga_text_mode_controller_0|Mux38~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~15 , u0|vga_text_mode_controller_0|Mux38~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~16 , u0|vga_text_mode_controller_0|Mux38~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~17 , u0|vga_text_mode_controller_0|Mux38~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~9 , u0|vga_text_mode_controller_0|Mux38~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~10 , u0|vga_text_mode_controller_0|Mux38~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~18 , u0|vga_text_mode_controller_0|Mux38~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~7 , u0|vga_text_mode_controller_0|Mux38~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~0 , u0|vga_text_mode_controller_0|Mux38~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~1 , u0|vga_text_mode_controller_0|Mux38~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~2 , u0|vga_text_mode_controller_0|Mux38~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~3 , u0|vga_text_mode_controller_0|Mux38~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~4 , u0|vga_text_mode_controller_0|Mux38~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~5 , u0|vga_text_mode_controller_0|Mux38~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~6 , u0|vga_text_mode_controller_0|Mux38~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~8 , u0|vga_text_mode_controller_0|Mux38~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux38~19 , u0|vga_text_mode_controller_0|Mux38~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~10 , u0|vga_text_mode_controller_0|Mux9~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~17 , u0|vga_text_mode_controller_0|Mux28~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~12 , u0|vga_text_mode_controller_0|Mux28~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~13 , u0|vga_text_mode_controller_0|Mux28~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~14 , u0|vga_text_mode_controller_0|Mux28~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~15 , u0|vga_text_mode_controller_0|Mux28~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~16 , u0|vga_text_mode_controller_0|Mux28~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~10 , u0|vga_text_mode_controller_0|Mux28~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~11 , u0|vga_text_mode_controller_0|Mux28~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~18 , u0|vga_text_mode_controller_0|Mux28~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~9 , u0|vga_text_mode_controller_0|Mux26~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~10 , u0|vga_text_mode_controller_0|Mux26~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~16 , u0|vga_text_mode_controller_0|Mux26~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~17 , u0|vga_text_mode_controller_0|Mux26~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~13 , u0|vga_text_mode_controller_0|Mux26~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~14 , u0|vga_text_mode_controller_0|Mux26~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~11 , u0|vga_text_mode_controller_0|Mux26~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~12 , u0|vga_text_mode_controller_0|Mux26~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~15 , u0|vga_text_mode_controller_0|Mux26~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~18 , u0|vga_text_mode_controller_0|Mux26~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~7 , u0|vga_text_mode_controller_0|Mux28~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~8 , u0|vga_text_mode_controller_0|Mux28~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~2 , u0|vga_text_mode_controller_0|Mux28~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~3 , u0|vga_text_mode_controller_0|Mux28~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~4 , u0|vga_text_mode_controller_0|Mux28~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~5 , u0|vga_text_mode_controller_0|Mux28~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~6 , u0|vga_text_mode_controller_0|Mux28~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~0 , u0|vga_text_mode_controller_0|Mux28~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~1 , u0|vga_text_mode_controller_0|Mux28~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux28~9 , u0|vga_text_mode_controller_0|Mux28~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~0 , u0|vga_text_mode_controller_0|Mux9~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~0 , u0|vga_text_mode_controller_0|Mux26~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~1 , u0|vga_text_mode_controller_0|Mux26~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~7 , u0|vga_text_mode_controller_0|Mux26~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~4 , u0|vga_text_mode_controller_0|Mux26~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~5 , u0|vga_text_mode_controller_0|Mux26~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~2 , u0|vga_text_mode_controller_0|Mux26~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~3 , u0|vga_text_mode_controller_0|Mux26~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~6 , u0|vga_text_mode_controller_0|Mux26~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux26~8 , u0|vga_text_mode_controller_0|Mux26~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~1 , u0|vga_text_mode_controller_0|Mux9~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~2 , u0|vga_text_mode_controller_0|Mux9~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~11 , u0|vga_text_mode_controller_0|Mux9~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux9~14 , u0|vga_text_mode_controller_0|Mux9~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~3 , u0|vga_text_mode_controller_0|Mux6~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux6~4 , u0|vga_text_mode_controller_0|Mux6~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~3 , u0|vga_text_mode_controller_0|Mux7~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~0 , u0|vga_text_mode_controller_0|Mux7~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux7~4 , u0|vga_text_mode_controller_0|Mux7~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~12 , u0|vga_text_mode_controller_0|red~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~16 , u0|vga_text_mode_controller_0|always0~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~17 , u0|vga_text_mode_controller_0|always0~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~2 , u0|vga_text_mode_controller_0|LessThan6~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~1 , u0|vga_text_mode_controller_0|LessThan6~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan6~3 , u0|vga_text_mode_controller_0|LessThan6~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan8~0 , u0|vga_text_mode_controller_0|LessThan8~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~15 , u0|vga_text_mode_controller_0|always0~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~18 , u0|vga_text_mode_controller_0|always0~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~9 , u0|vga_text_mode_controller_0|always0~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan22~0 , u0|vga_text_mode_controller_0|LessThan22~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~13 , u0|vga_text_mode_controller_0|always0~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~5 , u0|vga_text_mode_controller_0|always0~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan3~0 , u0|vga_text_mode_controller_0|LessThan3~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~12 , u0|vga_text_mode_controller_0|always0~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~14 , u0|vga_text_mode_controller_0|always0~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~7 , u0|vga_text_mode_controller_0|always0~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~8 , u0|vga_text_mode_controller_0|always0~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~10 , u0|vga_text_mode_controller_0|always0~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|LessThan2~1 , u0|vga_text_mode_controller_0|LessThan2~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~6 , u0|vga_text_mode_controller_0|always0~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~11 , u0|vga_text_mode_controller_0|always0~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|always4~0 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|always4~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|LessThan3~0 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|LessThan3~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~23 , u0|vga_text_mode_controller_0|red~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~20 , u0|vga_text_mode_controller_0|always0~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~21 , u0|vga_text_mode_controller_0|always0~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~19 , u0|vga_text_mode_controller_0|always0~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~22 , u0|vga_text_mode_controller_0|always0~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~24 , u0|vga_text_mode_controller_0|red~24, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~14 , u0|vga_text_mode_controller_0|red~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red[0] , u0|vga_text_mode_controller_0|red[0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|text_writing_controller_instantiation|always4~1 , u0|vga_text_mode_controller_0|text_writing_controller_instantiation|always4~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~25 , u0|vga_text_mode_controller_0|red~25, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~16 , u0|vga_text_mode_controller_0|red~16, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~15 , u0|vga_text_mode_controller_0|red~15, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~17 , u0|vga_text_mode_controller_0|red~17, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red[1] , u0|vga_text_mode_controller_0|red[1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~26 , u0|vga_text_mode_controller_0|red~26, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~13 , u0|vga_text_mode_controller_0|red~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~18 , u0|vga_text_mode_controller_0|red~18, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~19 , u0|vga_text_mode_controller_0|red~19, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red[2] , u0|vga_text_mode_controller_0|red[2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~27 , u0|vga_text_mode_controller_0|red~27, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~20 , u0|vga_text_mode_controller_0|red~20, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~21 , u0|vga_text_mode_controller_0|red~21, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~22 , u0|vga_text_mode_controller_0|red~22, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red[3]~feeder , u0|vga_text_mode_controller_0|red[3]~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red[3] , u0|vga_text_mode_controller_0|red[3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~27 , u0|vga_text_mode_controller_0|always0~27, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~31 , u0|vga_text_mode_controller_0|always0~31, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~28 , u0|vga_text_mode_controller_0|always0~28, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~29 , u0|vga_text_mode_controller_0|always0~29, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~30 , u0|vga_text_mode_controller_0|always0~30, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~24 , u0|vga_text_mode_controller_0|always0~24, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~25 , u0|vga_text_mode_controller_0|always0~25, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~26 , u0|vga_text_mode_controller_0|always0~26, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|always0~23 , u0|vga_text_mode_controller_0|always0~23, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green~7 , u0|vga_text_mode_controller_0|green~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~11 , u0|vga_text_mode_controller_0|Mux2~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~10 , u0|vga_text_mode_controller_0|Mux2~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~12 , u0|vga_text_mode_controller_0|Mux2~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~1 , u0|vga_text_mode_controller_0|Mux2~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~0 , u0|vga_text_mode_controller_0|Mux2~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~2 , u0|vga_text_mode_controller_0|Mux2~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add4~0 , u0|vga_text_mode_controller_0|Add4~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~4 , u0|vga_text_mode_controller_0|Mux2~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~3 , u0|vga_text_mode_controller_0|Mux2~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~5 , u0|vga_text_mode_controller_0|Mux2~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~7 , u0|vga_text_mode_controller_0|Mux2~7, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~6 , u0|vga_text_mode_controller_0|Mux2~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~8 , u0|vga_text_mode_controller_0|Mux2~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~9 , u0|vga_text_mode_controller_0|Mux2~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux2~13 , u0|vga_text_mode_controller_0|Mux2~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~0 , u0|vga_text_mode_controller_0|Add5~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~2 , u0|vga_text_mode_controller_0|Add5~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~2 , u0|vga_text_mode_controller_0|Mux3~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~3 , u0|vga_text_mode_controller_0|Mux3~3, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~0 , u0|vga_text_mode_controller_0|Mux3~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~1 , u0|vga_text_mode_controller_0|Mux3~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~4 , u0|vga_text_mode_controller_0|Mux3~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~5 , u0|vga_text_mode_controller_0|Mux3~5, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~4 , u0|vga_text_mode_controller_0|Add5~4, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Add5~6 , u0|vga_text_mode_controller_0|Add5~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|Mux3~6 , u0|vga_text_mode_controller_0|Mux3~6, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green~8 , u0|vga_text_mode_controller_0|green~8, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green~9 , u0|vga_text_mode_controller_0|green~9, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green~10 , u0|vga_text_mode_controller_0|green~10, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green~11 , u0|vga_text_mode_controller_0|green~11, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green~12 , u0|vga_text_mode_controller_0|green~12, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|red~28 , u0|vga_text_mode_controller_0|red~28, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green[0]~0 , u0|vga_text_mode_controller_0|green[0]~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green[0] , u0|vga_text_mode_controller_0|green[0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green~13 , u0|vga_text_mode_controller_0|green~13, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green[1]~1 , u0|vga_text_mode_controller_0|green[1]~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green[1] , u0|vga_text_mode_controller_0|green[1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green[2] , u0|vga_text_mode_controller_0|green[2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green~14 , u0|vga_text_mode_controller_0|green~14, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green[3]~2 , u0|vga_text_mode_controller_0|green[3]~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|green[3] , u0|vga_text_mode_controller_0|green[3], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~0 , u0|vga_text_mode_controller_0|blue~0, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~1 , u0|vga_text_mode_controller_0|blue~1, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|blue~2 , u0|vga_text_mode_controller_0|blue~2, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[0] , u0|vga_text_mode_controller_0|blue[0], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[1] , u0|vga_text_mode_controller_0|blue[1], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[2] , u0|vga_text_mode_controller_0|blue[2], labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[3]~feeder , u0|vga_text_mode_controller_0|blue[3]~feeder, labfinaltop, 1
instance = comp, \u0|vga_text_mode_controller_0|blue[3] , u0|vga_text_mode_controller_0|blue[3], labfinaltop, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, labfinaltop, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, labfinaltop, 1
instance = comp, \SW[0]~input , SW[0]~input, labfinaltop, 1
instance = comp, \SW[1]~input , SW[1]~input, labfinaltop, 1
instance = comp, \SW[2]~input , SW[2]~input, labfinaltop, 1
instance = comp, \SW[3]~input , SW[3]~input, labfinaltop, 1
instance = comp, \SW[4]~input , SW[4]~input, labfinaltop, 1
instance = comp, \SW[5]~input , SW[5]~input, labfinaltop, 1
instance = comp, \SW[6]~input , SW[6]~input, labfinaltop, 1
instance = comp, \SW[7]~input , SW[7]~input, labfinaltop, 1
instance = comp, \SW[8]~input , SW[8]~input, labfinaltop, 1
instance = comp, \SW[9]~input , SW[9]~input, labfinaltop, 1
instance = comp, \ARDUINO_IO[0]~input , ARDUINO_IO[0]~input, labfinaltop, 1
instance = comp, \ARDUINO_IO[1]~input , ARDUINO_IO[1]~input, labfinaltop, 1
instance = comp, \ARDUINO_IO[2]~input , ARDUINO_IO[2]~input, labfinaltop, 1
instance = comp, \ARDUINO_IO[3]~input , ARDUINO_IO[3]~input, labfinaltop, 1
instance = comp, \ARDUINO_IO[4]~input , ARDUINO_IO[4]~input, labfinaltop, 1
instance = comp, \ARDUINO_IO[5]~input , ARDUINO_IO[5]~input, labfinaltop, 1
instance = comp, \ARDUINO_IO[6]~input , ARDUINO_IO[6]~input, labfinaltop, 1
instance = comp, \ARDUINO_IO[7]~input , ARDUINO_IO[7]~input, labfinaltop, 1
instance = comp, \ARDUINO_IO[14]~input , ARDUINO_IO[14]~input, labfinaltop, 1
instance = comp, \ARDUINO_IO[15]~input , ARDUINO_IO[15]~input, labfinaltop, 1
instance = comp, \ARDUINO_IO[8]~input , ARDUINO_IO[8]~input, labfinaltop, 1
instance = comp, \ARDUINO_IO[10]~input , ARDUINO_IO[10]~input, labfinaltop, 1
instance = comp, \ARDUINO_IO[11]~input , ARDUINO_IO[11]~input, labfinaltop, 1
instance = comp, \ARDUINO_IO[13]~input , ARDUINO_IO[13]~input, labfinaltop, 1
instance = comp, \ARDUINO_RESET_N~input , ARDUINO_RESET_N~input, labfinaltop, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, labfinaltop, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, labfinaltop, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, labfinaltop, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, labfinaltop, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, labfinaltop, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, labfinaltop, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, labfinaltop, 1
