|vga_test
CLOCK_50 => vga_pll:pll_clk.clk_in_clk
CLOCK_50 => rand_clk.CLK
CLOCK_50 => moving_clk.CLK
CLOCK_50 => rand_cnt[0].CLK
CLOCK_50 => rand_cnt[1].CLK
CLOCK_50 => rand_cnt[2].CLK
CLOCK_50 => rand_cnt[3].CLK
CLOCK_50 => rand_cnt[4].CLK
CLOCK_50 => rand_cnt[5].CLK
CLOCK_50 => rand_cnt[6].CLK
CLOCK_50 => rand_cnt[7].CLK
CLOCK_50 => rand_cnt[8].CLK
CLOCK_50 => rand_cnt[9].CLK
CLOCK_50 => rand_cnt[10].CLK
CLOCK_50 => rand_cnt[11].CLK
CLOCK_50 => rand_cnt[12].CLK
CLOCK_50 => rand_cnt[13].CLK
CLOCK_50 => rand_cnt[14].CLK
CLOCK_50 => rand_cnt[15].CLK
CLOCK_50 => rand_cnt[16].CLK
CLOCK_50 => rand_cnt[17].CLK
CLOCK_50 => rand_cnt[18].CLK
CLOCK_50 => rand_cnt[19].CLK
CLOCK_50 => rand_cnt[20].CLK
CLOCK_50 => rand_cnt[21].CLK
CLOCK_50 => rand_cnt[22].CLK
CLOCK_50 => rand_cnt[23].CLK
CLOCK_50 => clk_counter[0].CLK
CLOCK_50 => clk_counter[1].CLK
CLOCK_50 => clk_counter[2].CLK
CLOCK_50 => clk_counter[3].CLK
CLOCK_50 => clk_counter[4].CLK
CLOCK_50 => clk_counter[5].CLK
CLOCK_50 => clk_counter[6].CLK
CLOCK_50 => clk_counter[7].CLK
CLOCK_50 => clk_counter[8].CLK
CLOCK_50 => clk_counter[9].CLK
CLOCK_50 => clk_counter[10].CLK
CLOCK_50 => clk_counter[11].CLK
CLOCK_50 => clk_counter[12].CLK
CLOCK_50 => clk_counter[13].CLK
CLOCK_50 => clk_counter[14].CLK
CLOCK_50 => clk_counter[15].CLK
CLOCK_50 => clk_counter[16].CLK
CLOCK_50 => clk_counter[17].CLK
CLOCK_50 => PIXEL_GEN:image_gen.CLOCK_50
SW[0] => PIXEL_GEN:image_gen.SW[0]
SW[1] => PIXEL_GEN:image_gen.SW[1]
SW[2] => PIXEL_GEN:image_gen.SW[2]
SW[3] => PIXEL_GEN:image_gen.SW[3]
SW[4] => PIXEL_GEN:image_gen.SW[4]
SW[5] => PIXEL_GEN:image_gen.SW[5]
SW[6] => PIXEL_GEN:image_gen.SW[6]
SW[7] => PIXEL_GEN:image_gen.SW[7]
SW[8] => PIXEL_GEN:image_gen.SW[8]
SW[9] => PIXEL_GEN:image_gen.SW[9]
SW[10] => PIXEL_GEN:image_gen.SW[10]
SW[11] => PIXEL_GEN:image_gen.SW[11]
SW[12] => PIXEL_GEN:image_gen.SW[12]
SW[13] => PIXEL_GEN:image_gen.SW[13]
SW[14] => PIXEL_GEN:image_gen.SW[14]
SW[15] => PIXEL_GEN:image_gen.SW[15]
SW[16] => PIXEL_GEN:image_gen.SW[16]
SW[17] => vga_pll:pll_clk.reset_reset
SW[17] => rand_cnt[0].ACLR
SW[17] => rand_cnt[1].ACLR
SW[17] => rand_cnt[2].ACLR
SW[17] => rand_cnt[3].ACLR
SW[17] => rand_cnt[4].ACLR
SW[17] => rand_cnt[5].ACLR
SW[17] => rand_cnt[6].ACLR
SW[17] => rand_cnt[7].ACLR
SW[17] => rand_cnt[8].ACLR
SW[17] => rand_cnt[9].ACLR
SW[17] => rand_cnt[10].ACLR
SW[17] => rand_cnt[11].ACLR
SW[17] => rand_cnt[12].ACLR
SW[17] => rand_cnt[13].ACLR
SW[17] => rand_cnt[14].ACLR
SW[17] => rand_cnt[15].ACLR
SW[17] => rand_cnt[16].ACLR
SW[17] => rand_cnt[17].ACLR
SW[17] => rand_cnt[18].ACLR
SW[17] => rand_cnt[19].ACLR
SW[17] => rand_cnt[20].ACLR
SW[17] => rand_cnt[21].ACLR
SW[17] => rand_cnt[22].ACLR
SW[17] => rand_cnt[23].ACLR
SW[17] => clk_counter[0].ACLR
SW[17] => clk_counter[1].ACLR
SW[17] => clk_counter[2].ACLR
SW[17] => clk_counter[3].ACLR
SW[17] => clk_counter[4].ACLR
SW[17] => clk_counter[5].ACLR
SW[17] => clk_counter[6].ACLR
SW[17] => clk_counter[7].ACLR
SW[17] => clk_counter[8].ACLR
SW[17] => clk_counter[9].ACLR
SW[17] => clk_counter[10].ACLR
SW[17] => clk_counter[11].ACLR
SW[17] => clk_counter[12].ACLR
SW[17] => clk_counter[13].ACLR
SW[17] => clk_counter[14].ACLR
SW[17] => clk_counter[15].ACLR
SW[17] => clk_counter[16].ACLR
SW[17] => clk_counter[17].ACLR
SW[17] => PIXEL_GEN:image_gen.SW[17]
SW[17] => vga_controller:vga_ctrl.reset_n
SW[17] => rand_clk.ENA
SW[17] => moving_clk.ENA
KEY[0] => PIXEL_GEN:image_gen.KEY[0]
KEY[0] => LEDG[1].DATAIN
KEY[0] => LEDG[0].DATAIN
KEY[1] => PIXEL_GEN:image_gen.KEY[1]
KEY[1] => LEDG[3].DATAIN
KEY[1] => LEDG[2].DATAIN
KEY[2] => PIXEL_GEN:image_gen.KEY[2]
KEY[2] => LEDG[5].DATAIN
KEY[2] => LEDG[4].DATAIN
KEY[3] => PIXEL_GEN:image_gen.KEY[3]
KEY[3] => LEDG[7].DATAIN
KEY[3] => LEDG[6].DATAIN
LEDR[0] <= PIXEL_GEN:image_gen.LEDR[0]
LEDR[1] <= PIXEL_GEN:image_gen.LEDR[1]
LEDR[2] <= PIXEL_GEN:image_gen.LEDR[2]
LEDR[3] <= PIXEL_GEN:image_gen.LEDR[3]
LEDR[4] <= PIXEL_GEN:image_gen.LEDR[4]
LEDR[5] <= PIXEL_GEN:image_gen.LEDR[5]
LEDR[6] <= PIXEL_GEN:image_gen.LEDR[6]
LEDR[7] <= PIXEL_GEN:image_gen.LEDR[7]
LEDR[8] <= PIXEL_GEN:image_gen.LEDR[8]
LEDR[9] <= PIXEL_GEN:image_gen.LEDR[9]
LEDR[10] <= PIXEL_GEN:image_gen.LEDR[10]
LEDR[11] <= PIXEL_GEN:image_gen.LEDR[11]
LEDR[12] <= PIXEL_GEN:image_gen.LEDR[12]
LEDR[13] <= PIXEL_GEN:image_gen.LEDR[13]
LEDR[14] <= PIXEL_GEN:image_gen.LEDR[14]
LEDR[15] <= PIXEL_GEN:image_gen.LEDR[15]
LEDR[16] <= PIXEL_GEN:image_gen.LEDR[16]
LEDR[17] <= PIXEL_GEN:image_gen.LEDR[17]
LEDG[0] <= KEY[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= KEY[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= KEY[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= KEY[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= KEY[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= KEY[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= KEY[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= KEY[3].DB_MAX_OUTPUT_PORT_TYPE
HEX3[0] <= bcd_7seg:BCD_U3.seg[0]
HEX3[1] <= bcd_7seg:BCD_U3.seg[1]
HEX3[2] <= bcd_7seg:BCD_U3.seg[2]
HEX3[3] <= bcd_7seg:BCD_U3.seg[3]
HEX3[4] <= bcd_7seg:BCD_U3.seg[4]
HEX3[5] <= bcd_7seg:BCD_U3.seg[5]
HEX3[6] <= bcd_7seg:BCD_U3.seg[6]
HEX2[0] <= bcd_7seg:BCD_U2.seg[0]
HEX2[1] <= bcd_7seg:BCD_U2.seg[1]
HEX2[2] <= bcd_7seg:BCD_U2.seg[2]
HEX2[3] <= bcd_7seg:BCD_U2.seg[3]
HEX2[4] <= bcd_7seg:BCD_U2.seg[4]
HEX2[5] <= bcd_7seg:BCD_U2.seg[5]
HEX2[6] <= bcd_7seg:BCD_U2.seg[6]
HEX1[0] <= bcd_7seg:BCD_U1.seg[0]
HEX1[1] <= bcd_7seg:BCD_U1.seg[1]
HEX1[2] <= bcd_7seg:BCD_U1.seg[2]
HEX1[3] <= bcd_7seg:BCD_U1.seg[3]
HEX1[4] <= bcd_7seg:BCD_U1.seg[4]
HEX1[5] <= bcd_7seg:BCD_U1.seg[5]
HEX1[6] <= bcd_7seg:BCD_U1.seg[6]
HEX0[0] <= bcd_7seg:BCD_U0.seg[0]
HEX0[1] <= bcd_7seg:BCD_U0.seg[1]
HEX0[2] <= bcd_7seg:BCD_U0.seg[2]
HEX0[3] <= bcd_7seg:BCD_U0.seg[3]
HEX0[4] <= bcd_7seg:BCD_U0.seg[4]
HEX0[5] <= bcd_7seg:BCD_U0.seg[5]
HEX0[6] <= bcd_7seg:BCD_U0.seg[6]
VGA_CLK <= vga_pll:pll_clk.clk_out_clk
VGA_HS <= vga_controller:vga_ctrl.h_sync
VGA_VS <= vga_controller:vga_ctrl.v_sync
VGA_BLANK <= vga_controller:vga_ctrl.n_blank
VGA_SYNC <= vga_controller:vga_ctrl.n_sync
VGA_R[0] <= PIXEL_GEN:image_gen.red[0]
VGA_R[1] <= PIXEL_GEN:image_gen.red[1]
VGA_R[2] <= PIXEL_GEN:image_gen.red[2]
VGA_R[3] <= PIXEL_GEN:image_gen.red[3]
VGA_R[4] <= PIXEL_GEN:image_gen.red[4]
VGA_R[5] <= PIXEL_GEN:image_gen.red[5]
VGA_R[6] <= PIXEL_GEN:image_gen.red[6]
VGA_R[7] <= PIXEL_GEN:image_gen.red[7]
VGA_G[0] <= PIXEL_GEN:image_gen.green[0]
VGA_G[1] <= PIXEL_GEN:image_gen.green[1]
VGA_G[2] <= PIXEL_GEN:image_gen.green[2]
VGA_G[3] <= PIXEL_GEN:image_gen.green[3]
VGA_G[4] <= PIXEL_GEN:image_gen.green[4]
VGA_G[5] <= PIXEL_GEN:image_gen.green[5]
VGA_G[6] <= PIXEL_GEN:image_gen.green[6]
VGA_G[7] <= PIXEL_GEN:image_gen.green[7]
VGA_B[0] <= PIXEL_GEN:image_gen.blue[0]
VGA_B[1] <= PIXEL_GEN:image_gen.blue[1]
VGA_B[2] <= PIXEL_GEN:image_gen.blue[2]
VGA_B[3] <= PIXEL_GEN:image_gen.blue[3]
VGA_B[4] <= PIXEL_GEN:image_gen.blue[4]
VGA_B[5] <= PIXEL_GEN:image_gen.blue[5]
VGA_B[6] <= PIXEL_GEN:image_gen.blue[6]
VGA_B[7] <= PIXEL_GEN:image_gen.blue[7]


|vga_test|vga_pll:pll_clk
clk_in_clk => vga_pll_altpll_0:altpll_0.clk
reset_reset => vga_pll_altpll_0:altpll_0.reset
clk_out_clk <= vga_pll_altpll_0:altpll_0.c0


|vga_test|vga_pll:pll_clk|vga_pll_altpll_0:altpll_0
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= altpll:sd1.clk
clk => clk.IN2
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|vga_test|vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|vga_pll_altpll_0_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= vga_pll_altpll_0_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|vga_test|vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|vga_pll_altpll_0_stdsync_sv6:stdsync2|vga_pll_altpll_0_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|vga_test|vga_pll:pll_clk|vga_pll_altpll_0:altpll_0|altpll:sd1
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|vga_test|vga_controller:vga_ctrl
pixel_clk => row[0]~reg0.CLK
pixel_clk => row[1]~reg0.CLK
pixel_clk => row[2]~reg0.CLK
pixel_clk => row[3]~reg0.CLK
pixel_clk => row[4]~reg0.CLK
pixel_clk => row[5]~reg0.CLK
pixel_clk => row[6]~reg0.CLK
pixel_clk => row[7]~reg0.CLK
pixel_clk => row[8]~reg0.CLK
pixel_clk => row[9]~reg0.CLK
pixel_clk => row[10]~reg0.CLK
pixel_clk => row[11]~reg0.CLK
pixel_clk => row[12]~reg0.CLK
pixel_clk => row[13]~reg0.CLK
pixel_clk => row[14]~reg0.CLK
pixel_clk => row[15]~reg0.CLK
pixel_clk => row[16]~reg0.CLK
pixel_clk => row[17]~reg0.CLK
pixel_clk => row[18]~reg0.CLK
pixel_clk => row[19]~reg0.CLK
pixel_clk => row[20]~reg0.CLK
pixel_clk => row[21]~reg0.CLK
pixel_clk => row[22]~reg0.CLK
pixel_clk => row[23]~reg0.CLK
pixel_clk => row[24]~reg0.CLK
pixel_clk => row[25]~reg0.CLK
pixel_clk => row[26]~reg0.CLK
pixel_clk => row[27]~reg0.CLK
pixel_clk => row[28]~reg0.CLK
pixel_clk => row[29]~reg0.CLK
pixel_clk => row[30]~reg0.CLK
pixel_clk => row[31]~reg0.CLK
pixel_clk => column[0]~reg0.CLK
pixel_clk => column[1]~reg0.CLK
pixel_clk => column[2]~reg0.CLK
pixel_clk => column[3]~reg0.CLK
pixel_clk => column[4]~reg0.CLK
pixel_clk => column[5]~reg0.CLK
pixel_clk => column[6]~reg0.CLK
pixel_clk => column[7]~reg0.CLK
pixel_clk => column[8]~reg0.CLK
pixel_clk => column[9]~reg0.CLK
pixel_clk => column[10]~reg0.CLK
pixel_clk => column[11]~reg0.CLK
pixel_clk => column[12]~reg0.CLK
pixel_clk => column[13]~reg0.CLK
pixel_clk => column[14]~reg0.CLK
pixel_clk => column[15]~reg0.CLK
pixel_clk => column[16]~reg0.CLK
pixel_clk => column[17]~reg0.CLK
pixel_clk => column[18]~reg0.CLK
pixel_clk => column[19]~reg0.CLK
pixel_clk => column[20]~reg0.CLK
pixel_clk => column[21]~reg0.CLK
pixel_clk => column[22]~reg0.CLK
pixel_clk => column[23]~reg0.CLK
pixel_clk => column[24]~reg0.CLK
pixel_clk => column[25]~reg0.CLK
pixel_clk => column[26]~reg0.CLK
pixel_clk => column[27]~reg0.CLK
pixel_clk => column[28]~reg0.CLK
pixel_clk => column[29]~reg0.CLK
pixel_clk => column[30]~reg0.CLK
pixel_clk => column[31]~reg0.CLK
pixel_clk => disp_ena~reg0.CLK
pixel_clk => v_sync~reg0.CLK
pixel_clk => h_sync~reg0.CLK
pixel_clk => v_count[0].CLK
pixel_clk => v_count[1].CLK
pixel_clk => v_count[2].CLK
pixel_clk => v_count[3].CLK
pixel_clk => v_count[4].CLK
pixel_clk => v_count[5].CLK
pixel_clk => v_count[6].CLK
pixel_clk => v_count[7].CLK
pixel_clk => v_count[8].CLK
pixel_clk => v_count[9].CLK
pixel_clk => v_count[10].CLK
pixel_clk => h_count[0].CLK
pixel_clk => h_count[1].CLK
pixel_clk => h_count[2].CLK
pixel_clk => h_count[3].CLK
pixel_clk => h_count[4].CLK
pixel_clk => h_count[5].CLK
pixel_clk => h_count[6].CLK
pixel_clk => h_count[7].CLK
pixel_clk => h_count[8].CLK
pixel_clk => h_count[9].CLK
pixel_clk => h_count[10].CLK
reset_n => row[0]~reg0.ACLR
reset_n => row[1]~reg0.ACLR
reset_n => row[2]~reg0.ACLR
reset_n => row[3]~reg0.ACLR
reset_n => row[4]~reg0.ACLR
reset_n => row[5]~reg0.ACLR
reset_n => row[6]~reg0.ACLR
reset_n => row[7]~reg0.ACLR
reset_n => row[8]~reg0.ACLR
reset_n => row[9]~reg0.ACLR
reset_n => row[10]~reg0.ACLR
reset_n => row[11]~reg0.ACLR
reset_n => row[12]~reg0.ACLR
reset_n => row[13]~reg0.ACLR
reset_n => row[14]~reg0.ACLR
reset_n => row[15]~reg0.ACLR
reset_n => row[16]~reg0.ACLR
reset_n => row[17]~reg0.ACLR
reset_n => row[18]~reg0.ACLR
reset_n => row[19]~reg0.ACLR
reset_n => row[20]~reg0.ACLR
reset_n => row[21]~reg0.ACLR
reset_n => row[22]~reg0.ACLR
reset_n => row[23]~reg0.ACLR
reset_n => row[24]~reg0.ACLR
reset_n => row[25]~reg0.ACLR
reset_n => row[26]~reg0.ACLR
reset_n => row[27]~reg0.ACLR
reset_n => row[28]~reg0.ACLR
reset_n => row[29]~reg0.ACLR
reset_n => row[30]~reg0.ACLR
reset_n => row[31]~reg0.ACLR
reset_n => column[0]~reg0.ACLR
reset_n => column[1]~reg0.ACLR
reset_n => column[2]~reg0.ACLR
reset_n => column[3]~reg0.ACLR
reset_n => column[4]~reg0.ACLR
reset_n => column[5]~reg0.ACLR
reset_n => column[6]~reg0.ACLR
reset_n => column[7]~reg0.ACLR
reset_n => column[8]~reg0.ACLR
reset_n => column[9]~reg0.ACLR
reset_n => column[10]~reg0.ACLR
reset_n => column[11]~reg0.ACLR
reset_n => column[12]~reg0.ACLR
reset_n => column[13]~reg0.ACLR
reset_n => column[14]~reg0.ACLR
reset_n => column[15]~reg0.ACLR
reset_n => column[16]~reg0.ACLR
reset_n => column[17]~reg0.ACLR
reset_n => column[18]~reg0.ACLR
reset_n => column[19]~reg0.ACLR
reset_n => column[20]~reg0.ACLR
reset_n => column[21]~reg0.ACLR
reset_n => column[22]~reg0.ACLR
reset_n => column[23]~reg0.ACLR
reset_n => column[24]~reg0.ACLR
reset_n => column[25]~reg0.ACLR
reset_n => column[26]~reg0.ACLR
reset_n => column[27]~reg0.ACLR
reset_n => column[28]~reg0.ACLR
reset_n => column[29]~reg0.ACLR
reset_n => column[30]~reg0.ACLR
reset_n => column[31]~reg0.ACLR
reset_n => disp_ena~reg0.ACLR
reset_n => v_sync~reg0.ACLR
reset_n => h_sync~reg0.ACLR
reset_n => v_count[0].ACLR
reset_n => v_count[1].ACLR
reset_n => v_count[2].ACLR
reset_n => v_count[3].ACLR
reset_n => v_count[4].ACLR
reset_n => v_count[5].ACLR
reset_n => v_count[6].ACLR
reset_n => v_count[7].ACLR
reset_n => v_count[8].ACLR
reset_n => v_count[9].ACLR
reset_n => v_count[10].ACLR
reset_n => h_count[0].ACLR
reset_n => h_count[1].ACLR
reset_n => h_count[2].ACLR
reset_n => h_count[3].ACLR
reset_n => h_count[4].ACLR
reset_n => h_count[5].ACLR
reset_n => h_count[6].ACLR
reset_n => h_count[7].ACLR
reset_n => h_count[8].ACLR
reset_n => h_count[9].ACLR
reset_n => h_count[10].ACLR
h_sync <= h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
v_sync <= v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_ena <= disp_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[0] <= column[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[1] <= column[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[2] <= column[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[3] <= column[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[4] <= column[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[5] <= column[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[6] <= column[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[7] <= column[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[8] <= column[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[9] <= column[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[10] <= column[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[11] <= column[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[12] <= column[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[13] <= column[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[14] <= column[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[15] <= column[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[16] <= column[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[17] <= column[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[18] <= column[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[19] <= column[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[20] <= column[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[21] <= column[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[22] <= column[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[23] <= column[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[24] <= column[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[25] <= column[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[26] <= column[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[27] <= column[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[28] <= column[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[29] <= column[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[30] <= column[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
column[31] <= column[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[0] <= row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[1] <= row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[2] <= row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[3] <= row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[4] <= row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[5] <= row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[6] <= row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[7] <= row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[8] <= row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[9] <= row[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[10] <= row[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[11] <= row[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[12] <= row[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[13] <= row[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[14] <= row[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[15] <= row[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[16] <= row[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[17] <= row[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[18] <= row[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[19] <= row[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[20] <= row[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[21] <= row[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[22] <= row[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[23] <= row[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[24] <= row[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[25] <= row[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[26] <= row[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[27] <= row[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[28] <= row[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[29] <= row[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[30] <= row[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
row[31] <= row[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_blank <= <VCC>
n_sync <= <GND>


|vga_test|PIXEL_GEN:image_gen
disp_ena => static_r.OUTPUTSELECT
disp_ena => static_r.OUTPUTSELECT
disp_ena => static_r.OUTPUTSELECT
disp_ena => static_r.OUTPUTSELECT
disp_ena => static_r.OUTPUTSELECT
disp_ena => static_r.OUTPUTSELECT
disp_ena => static_g.OUTPUTSELECT
disp_ena => static_g.OUTPUTSELECT
disp_ena => static_g.OUTPUTSELECT
disp_ena => static_g.OUTPUTSELECT
disp_ena => static_b.OUTPUTSELECT
disp_ena => static_b.OUTPUTSELECT
disp_ena => static_b.OUTPUTSELECT
disp_ena => static_b.OUTPUTSELECT
disp_ena => static_b.OUTPUTSELECT
disp_ena => static_b.OUTPUTSELECT
disp_ena => static_b.OUTPUTSELECT
disp_ena => moving_r.OUTPUTSELECT
disp_ena => moving_r.OUTPUTSELECT
disp_ena => moving_g.OUTPUTSELECT
disp_ena => moving_g.OUTPUTSELECT
disp_ena => moving_b.OUTPUTSELECT
disp_ena => moving_b.OUTPUTSELECT
disp_ena => moving_b.OUTPUTSELECT
disp_ena => moving_b.OUTPUTSELECT
disp_ena => moving_b.OUTPUTSELECT
disp_ena => moving_b.OUTPUTSELECT
disp_ena => yellow_click.IN1
disp_ena => blue_click.IN1
disp_ena => green_click.IN1
disp_ena => red_click.IN1
disp_ena => score_temp[30].IN1
disp_ena => yellow_y[3].OUTPUTSELECT
disp_ena => yellow_y[2].OUTPUTSELECT
disp_ena => yellow_y[1].OUTPUTSELECT
disp_ena => yellow_y[0].OUTPUTSELECT
disp_ena => yellow_en.OUTPUTSELECT
disp_ena => yellow_y[4].OUTPUTSELECT
disp_ena => yellow_y[5].OUTPUTSELECT
disp_ena => yellow_y[6].OUTPUTSELECT
disp_ena => yellow_y[7].OUTPUTSELECT
disp_ena => yellow_y[8].OUTPUTSELECT
disp_ena => yellow_y[9].OUTPUTSELECT
disp_ena => yellow_y[10].OUTPUTSELECT
disp_ena => yellow_y[11].OUTPUTSELECT
disp_ena => yellow_y[12].OUTPUTSELECT
disp_ena => yellow_y[13].OUTPUTSELECT
disp_ena => yellow_y[14].OUTPUTSELECT
disp_ena => yellow_y[15].OUTPUTSELECT
disp_ena => yellow_y[16].OUTPUTSELECT
disp_ena => yellow_y[17].OUTPUTSELECT
disp_ena => yellow_y[18].OUTPUTSELECT
disp_ena => yellow_y[19].OUTPUTSELECT
disp_ena => yellow_y[20].OUTPUTSELECT
disp_ena => yellow_y[21].OUTPUTSELECT
disp_ena => yellow_y[22].OUTPUTSELECT
disp_ena => yellow_y[23].OUTPUTSELECT
disp_ena => yellow_y[24].OUTPUTSELECT
disp_ena => yellow_y[25].OUTPUTSELECT
disp_ena => yellow_y[26].OUTPUTSELECT
disp_ena => yellow_y[27].OUTPUTSELECT
disp_ena => yellow_y[28].OUTPUTSELECT
disp_ena => yellow_y[29].OUTPUTSELECT
disp_ena => yellow_y[30].OUTPUTSELECT
disp_ena => blue_en.OUTPUTSELECT
disp_ena => blue_y[0].OUTPUTSELECT
disp_ena => blue_y[1].OUTPUTSELECT
disp_ena => blue_y[2].OUTPUTSELECT
disp_ena => blue_y[3].OUTPUTSELECT
disp_ena => blue_y[4].OUTPUTSELECT
disp_ena => blue_y[5].OUTPUTSELECT
disp_ena => blue_y[6].OUTPUTSELECT
disp_ena => blue_y[7].OUTPUTSELECT
disp_ena => blue_y[8].OUTPUTSELECT
disp_ena => blue_y[9].OUTPUTSELECT
disp_ena => blue_y[10].OUTPUTSELECT
disp_ena => blue_y[11].OUTPUTSELECT
disp_ena => blue_y[12].OUTPUTSELECT
disp_ena => blue_y[13].OUTPUTSELECT
disp_ena => blue_y[14].OUTPUTSELECT
disp_ena => blue_y[15].OUTPUTSELECT
disp_ena => blue_y[16].OUTPUTSELECT
disp_ena => blue_y[17].OUTPUTSELECT
disp_ena => blue_y[18].OUTPUTSELECT
disp_ena => blue_y[19].OUTPUTSELECT
disp_ena => blue_y[20].OUTPUTSELECT
disp_ena => blue_y[21].OUTPUTSELECT
disp_ena => blue_y[22].OUTPUTSELECT
disp_ena => blue_y[23].OUTPUTSELECT
disp_ena => blue_y[24].OUTPUTSELECT
disp_ena => blue_y[25].OUTPUTSELECT
disp_ena => blue_y[26].OUTPUTSELECT
disp_ena => blue_y[27].OUTPUTSELECT
disp_ena => blue_y[28].OUTPUTSELECT
disp_ena => blue_y[29].OUTPUTSELECT
disp_ena => blue_y[30].OUTPUTSELECT
disp_ena => green_en.OUTPUTSELECT
disp_ena => green_y[0].OUTPUTSELECT
disp_ena => green_y[1].OUTPUTSELECT
disp_ena => green_y[2].OUTPUTSELECT
disp_ena => green_y[3].OUTPUTSELECT
disp_ena => green_y[4].OUTPUTSELECT
disp_ena => green_y[5].OUTPUTSELECT
disp_ena => green_y[6].OUTPUTSELECT
disp_ena => green_y[7].OUTPUTSELECT
disp_ena => green_y[8].OUTPUTSELECT
disp_ena => green_y[9].OUTPUTSELECT
disp_ena => green_y[10].OUTPUTSELECT
disp_ena => green_y[11].OUTPUTSELECT
disp_ena => green_y[12].OUTPUTSELECT
disp_ena => green_y[13].OUTPUTSELECT
disp_ena => green_y[14].OUTPUTSELECT
disp_ena => green_y[15].OUTPUTSELECT
disp_ena => green_y[16].OUTPUTSELECT
disp_ena => green_y[17].OUTPUTSELECT
disp_ena => green_y[18].OUTPUTSELECT
disp_ena => green_y[19].OUTPUTSELECT
disp_ena => green_y[20].OUTPUTSELECT
disp_ena => green_y[21].OUTPUTSELECT
disp_ena => green_y[22].OUTPUTSELECT
disp_ena => green_y[23].OUTPUTSELECT
disp_ena => green_y[24].OUTPUTSELECT
disp_ena => green_y[25].OUTPUTSELECT
disp_ena => green_y[26].OUTPUTSELECT
disp_ena => green_y[27].OUTPUTSELECT
disp_ena => green_y[28].OUTPUTSELECT
disp_ena => green_y[29].OUTPUTSELECT
disp_ena => green_y[30].OUTPUTSELECT
disp_ena => red_en.OUTPUTSELECT
disp_ena => red_y[0].OUTPUTSELECT
disp_ena => red_y[1].OUTPUTSELECT
disp_ena => red_y[2].OUTPUTSELECT
disp_ena => red_y[3].OUTPUTSELECT
disp_ena => red_y[4].OUTPUTSELECT
disp_ena => red_y[5].OUTPUTSELECT
disp_ena => red_y[6].OUTPUTSELECT
disp_ena => red_y[7].OUTPUTSELECT
disp_ena => red_y[8].OUTPUTSELECT
disp_ena => red_y[9].OUTPUTSELECT
disp_ena => red_y[10].OUTPUTSELECT
disp_ena => red_y[11].OUTPUTSELECT
disp_ena => red_y[12].OUTPUTSELECT
disp_ena => red_y[13].OUTPUTSELECT
disp_ena => red_y[14].OUTPUTSELECT
disp_ena => red_y[15].OUTPUTSELECT
disp_ena => red_y[16].OUTPUTSELECT
disp_ena => red_y[17].OUTPUTSELECT
disp_ena => red_y[18].OUTPUTSELECT
disp_ena => red_y[19].OUTPUTSELECT
disp_ena => red_y[20].OUTPUTSELECT
disp_ena => red_y[21].OUTPUTSELECT
disp_ena => red_y[22].OUTPUTSELECT
disp_ena => red_y[23].OUTPUTSELECT
disp_ena => red_y[24].OUTPUTSELECT
disp_ena => red_y[25].OUTPUTSELECT
disp_ena => red_y[26].OUTPUTSELECT
disp_ena => red_y[27].OUTPUTSELECT
disp_ena => red_y[28].OUTPUTSELECT
disp_ena => red_y[29].OUTPUTSELECT
disp_ena => red_y[30].OUTPUTSELECT
disp_ena => speed_lock.OUTPUTSELECT
disp_ena => stat_mov_spd[30].ENA
disp_ena => stat_mov_spd[29].ENA
disp_ena => stat_mov_spd[28].ENA
disp_ena => stat_mov_spd[27].ENA
disp_ena => stat_mov_spd[26].ENA
disp_ena => stat_mov_spd[25].ENA
disp_ena => stat_mov_spd[24].ENA
disp_ena => stat_mov_spd[23].ENA
disp_ena => stat_mov_spd[22].ENA
disp_ena => stat_mov_spd[21].ENA
disp_ena => stat_mov_spd[20].ENA
disp_ena => stat_mov_spd[19].ENA
disp_ena => stat_mov_spd[18].ENA
disp_ena => stat_mov_spd[17].ENA
disp_ena => stat_mov_spd[16].ENA
disp_ena => stat_mov_spd[15].ENA
disp_ena => stat_mov_spd[14].ENA
disp_ena => stat_mov_spd[13].ENA
disp_ena => stat_mov_spd[12].ENA
disp_ena => stat_mov_spd[11].ENA
disp_ena => stat_mov_spd[10].ENA
disp_ena => stat_mov_spd[9].ENA
disp_ena => stat_mov_spd[8].ENA
disp_ena => stat_mov_spd[7].ENA
disp_ena => stat_mov_spd[6].ENA
disp_ena => stat_mov_spd[5].ENA
disp_ena => stat_mov_spd[4].ENA
disp_ena => stat_mov_spd[3].ENA
disp_ena => stat_mov_spd[2].ENA
disp_ena => stat_mov_spd[1].ENA
disp_ena => stat_mov_spd[0].ENA
row[0] => LessThan8.IN64
row[0] => LessThan9.IN64
row[0] => LessThan25.IN33
row[0] => LessThan26.IN65
row[0] => LessThan29.IN33
row[0] => LessThan30.IN65
row[0] => LessThan33.IN33
row[0] => LessThan34.IN65
row[0] => LessThan37.IN33
row[0] => LessThan38.IN65
row[1] => LessThan8.IN63
row[1] => LessThan9.IN63
row[1] => LessThan25.IN32
row[1] => LessThan26.IN64
row[1] => LessThan29.IN32
row[1] => LessThan30.IN64
row[1] => LessThan33.IN32
row[1] => LessThan34.IN64
row[1] => LessThan37.IN32
row[1] => LessThan38.IN64
row[2] => LessThan8.IN62
row[2] => LessThan9.IN62
row[2] => LessThan25.IN31
row[2] => LessThan26.IN63
row[2] => LessThan29.IN31
row[2] => LessThan30.IN63
row[2] => LessThan33.IN31
row[2] => LessThan34.IN63
row[2] => LessThan37.IN31
row[2] => LessThan38.IN63
row[3] => LessThan8.IN61
row[3] => LessThan9.IN61
row[3] => LessThan25.IN30
row[3] => LessThan26.IN62
row[3] => LessThan29.IN30
row[3] => LessThan30.IN62
row[3] => LessThan33.IN30
row[3] => LessThan34.IN62
row[3] => LessThan37.IN30
row[3] => LessThan38.IN62
row[4] => LessThan8.IN60
row[4] => LessThan9.IN60
row[4] => LessThan25.IN29
row[4] => LessThan26.IN61
row[4] => LessThan29.IN29
row[4] => LessThan30.IN61
row[4] => LessThan33.IN29
row[4] => LessThan34.IN61
row[4] => LessThan37.IN29
row[4] => LessThan38.IN61
row[5] => LessThan8.IN59
row[5] => LessThan9.IN59
row[5] => LessThan25.IN28
row[5] => LessThan26.IN60
row[5] => LessThan29.IN28
row[5] => LessThan30.IN60
row[5] => LessThan33.IN28
row[5] => LessThan34.IN60
row[5] => LessThan37.IN28
row[5] => LessThan38.IN60
row[6] => LessThan8.IN58
row[6] => LessThan9.IN58
row[6] => LessThan25.IN27
row[6] => LessThan26.IN59
row[6] => LessThan29.IN27
row[6] => LessThan30.IN59
row[6] => LessThan33.IN27
row[6] => LessThan34.IN59
row[6] => LessThan37.IN27
row[6] => LessThan38.IN59
row[7] => LessThan8.IN57
row[7] => LessThan9.IN57
row[7] => LessThan25.IN26
row[7] => LessThan26.IN58
row[7] => LessThan29.IN26
row[7] => LessThan30.IN58
row[7] => LessThan33.IN26
row[7] => LessThan34.IN58
row[7] => LessThan37.IN26
row[7] => LessThan38.IN58
row[8] => LessThan8.IN56
row[8] => LessThan9.IN56
row[8] => LessThan25.IN25
row[8] => LessThan26.IN57
row[8] => LessThan29.IN25
row[8] => LessThan30.IN57
row[8] => LessThan33.IN25
row[8] => LessThan34.IN57
row[8] => LessThan37.IN25
row[8] => LessThan38.IN57
row[9] => LessThan8.IN55
row[9] => LessThan9.IN55
row[9] => LessThan25.IN24
row[9] => LessThan26.IN56
row[9] => LessThan29.IN24
row[9] => LessThan30.IN56
row[9] => LessThan33.IN24
row[9] => LessThan34.IN56
row[9] => LessThan37.IN24
row[9] => LessThan38.IN56
row[10] => LessThan8.IN54
row[10] => LessThan9.IN54
row[10] => LessThan25.IN23
row[10] => LessThan26.IN55
row[10] => LessThan29.IN23
row[10] => LessThan30.IN55
row[10] => LessThan33.IN23
row[10] => LessThan34.IN55
row[10] => LessThan37.IN23
row[10] => LessThan38.IN55
row[11] => LessThan8.IN53
row[11] => LessThan9.IN53
row[11] => LessThan25.IN22
row[11] => LessThan26.IN54
row[11] => LessThan29.IN22
row[11] => LessThan30.IN54
row[11] => LessThan33.IN22
row[11] => LessThan34.IN54
row[11] => LessThan37.IN22
row[11] => LessThan38.IN54
row[12] => LessThan8.IN52
row[12] => LessThan9.IN52
row[12] => LessThan25.IN21
row[12] => LessThan26.IN53
row[12] => LessThan29.IN21
row[12] => LessThan30.IN53
row[12] => LessThan33.IN21
row[12] => LessThan34.IN53
row[12] => LessThan37.IN21
row[12] => LessThan38.IN53
row[13] => LessThan8.IN51
row[13] => LessThan9.IN51
row[13] => LessThan25.IN20
row[13] => LessThan26.IN52
row[13] => LessThan29.IN20
row[13] => LessThan30.IN52
row[13] => LessThan33.IN20
row[13] => LessThan34.IN52
row[13] => LessThan37.IN20
row[13] => LessThan38.IN52
row[14] => LessThan8.IN50
row[14] => LessThan9.IN50
row[14] => LessThan25.IN19
row[14] => LessThan26.IN51
row[14] => LessThan29.IN19
row[14] => LessThan30.IN51
row[14] => LessThan33.IN19
row[14] => LessThan34.IN51
row[14] => LessThan37.IN19
row[14] => LessThan38.IN51
row[15] => LessThan8.IN49
row[15] => LessThan9.IN49
row[15] => LessThan25.IN18
row[15] => LessThan26.IN50
row[15] => LessThan29.IN18
row[15] => LessThan30.IN50
row[15] => LessThan33.IN18
row[15] => LessThan34.IN50
row[15] => LessThan37.IN18
row[15] => LessThan38.IN50
row[16] => LessThan8.IN48
row[16] => LessThan9.IN48
row[16] => LessThan25.IN17
row[16] => LessThan26.IN49
row[16] => LessThan29.IN17
row[16] => LessThan30.IN49
row[16] => LessThan33.IN17
row[16] => LessThan34.IN49
row[16] => LessThan37.IN17
row[16] => LessThan38.IN49
row[17] => LessThan8.IN47
row[17] => LessThan9.IN47
row[17] => LessThan25.IN16
row[17] => LessThan26.IN48
row[17] => LessThan29.IN16
row[17] => LessThan30.IN48
row[17] => LessThan33.IN16
row[17] => LessThan34.IN48
row[17] => LessThan37.IN16
row[17] => LessThan38.IN48
row[18] => LessThan8.IN46
row[18] => LessThan9.IN46
row[18] => LessThan25.IN15
row[18] => LessThan26.IN47
row[18] => LessThan29.IN15
row[18] => LessThan30.IN47
row[18] => LessThan33.IN15
row[18] => LessThan34.IN47
row[18] => LessThan37.IN15
row[18] => LessThan38.IN47
row[19] => LessThan8.IN45
row[19] => LessThan9.IN45
row[19] => LessThan25.IN14
row[19] => LessThan26.IN46
row[19] => LessThan29.IN14
row[19] => LessThan30.IN46
row[19] => LessThan33.IN14
row[19] => LessThan34.IN46
row[19] => LessThan37.IN14
row[19] => LessThan38.IN46
row[20] => LessThan8.IN44
row[20] => LessThan9.IN44
row[20] => LessThan25.IN13
row[20] => LessThan26.IN45
row[20] => LessThan29.IN13
row[20] => LessThan30.IN45
row[20] => LessThan33.IN13
row[20] => LessThan34.IN45
row[20] => LessThan37.IN13
row[20] => LessThan38.IN45
row[21] => LessThan8.IN43
row[21] => LessThan9.IN43
row[21] => LessThan25.IN12
row[21] => LessThan26.IN44
row[21] => LessThan29.IN12
row[21] => LessThan30.IN44
row[21] => LessThan33.IN12
row[21] => LessThan34.IN44
row[21] => LessThan37.IN12
row[21] => LessThan38.IN44
row[22] => LessThan8.IN42
row[22] => LessThan9.IN42
row[22] => LessThan25.IN11
row[22] => LessThan26.IN43
row[22] => LessThan29.IN11
row[22] => LessThan30.IN43
row[22] => LessThan33.IN11
row[22] => LessThan34.IN43
row[22] => LessThan37.IN11
row[22] => LessThan38.IN43
row[23] => LessThan8.IN41
row[23] => LessThan9.IN41
row[23] => LessThan25.IN10
row[23] => LessThan26.IN42
row[23] => LessThan29.IN10
row[23] => LessThan30.IN42
row[23] => LessThan33.IN10
row[23] => LessThan34.IN42
row[23] => LessThan37.IN10
row[23] => LessThan38.IN42
row[24] => LessThan8.IN40
row[24] => LessThan9.IN40
row[24] => LessThan25.IN9
row[24] => LessThan26.IN41
row[24] => LessThan29.IN9
row[24] => LessThan30.IN41
row[24] => LessThan33.IN9
row[24] => LessThan34.IN41
row[24] => LessThan37.IN9
row[24] => LessThan38.IN41
row[25] => LessThan8.IN39
row[25] => LessThan9.IN39
row[25] => LessThan25.IN8
row[25] => LessThan26.IN40
row[25] => LessThan29.IN8
row[25] => LessThan30.IN40
row[25] => LessThan33.IN8
row[25] => LessThan34.IN40
row[25] => LessThan37.IN8
row[25] => LessThan38.IN40
row[26] => LessThan8.IN38
row[26] => LessThan9.IN38
row[26] => LessThan25.IN7
row[26] => LessThan26.IN39
row[26] => LessThan29.IN7
row[26] => LessThan30.IN39
row[26] => LessThan33.IN7
row[26] => LessThan34.IN39
row[26] => LessThan37.IN7
row[26] => LessThan38.IN39
row[27] => LessThan8.IN37
row[27] => LessThan9.IN37
row[27] => LessThan25.IN6
row[27] => LessThan26.IN38
row[27] => LessThan29.IN6
row[27] => LessThan30.IN38
row[27] => LessThan33.IN6
row[27] => LessThan34.IN38
row[27] => LessThan37.IN6
row[27] => LessThan38.IN38
row[28] => LessThan8.IN36
row[28] => LessThan9.IN36
row[28] => LessThan25.IN5
row[28] => LessThan26.IN37
row[28] => LessThan29.IN5
row[28] => LessThan30.IN37
row[28] => LessThan33.IN5
row[28] => LessThan34.IN37
row[28] => LessThan37.IN5
row[28] => LessThan38.IN37
row[29] => LessThan8.IN35
row[29] => LessThan9.IN35
row[29] => LessThan25.IN4
row[29] => LessThan26.IN36
row[29] => LessThan29.IN4
row[29] => LessThan30.IN36
row[29] => LessThan33.IN4
row[29] => LessThan34.IN36
row[29] => LessThan37.IN4
row[29] => LessThan38.IN36
row[30] => LessThan8.IN34
row[30] => LessThan9.IN34
row[30] => LessThan25.IN3
row[30] => LessThan26.IN35
row[30] => LessThan29.IN3
row[30] => LessThan30.IN35
row[30] => LessThan33.IN3
row[30] => LessThan34.IN35
row[30] => LessThan37.IN3
row[30] => LessThan38.IN35
row[31] => LessThan8.IN33
row[31] => LessThan9.IN33
row[31] => LessThan25.IN2
row[31] => LessThan26.IN33
row[31] => LessThan26.IN34
row[31] => LessThan29.IN2
row[31] => LessThan30.IN33
row[31] => LessThan30.IN34
row[31] => LessThan33.IN2
row[31] => LessThan34.IN33
row[31] => LessThan34.IN34
row[31] => LessThan37.IN2
row[31] => LessThan38.IN33
row[31] => LessThan38.IN34
column[0] => LessThan0.IN64
column[0] => LessThan1.IN64
column[0] => LessThan4.IN64
column[0] => LessThan5.IN64
column[0] => LessThan10.IN64
column[0] => LessThan11.IN64
column[0] => LessThan14.IN64
column[0] => LessThan15.IN64
column[0] => LessThan27.IN64
column[0] => LessThan28.IN64
column[0] => LessThan31.IN64
column[0] => LessThan32.IN64
column[0] => LessThan35.IN64
column[0] => LessThan36.IN64
column[0] => LessThan39.IN64
column[0] => LessThan40.IN64
column[1] => LessThan0.IN63
column[1] => LessThan1.IN63
column[1] => LessThan4.IN63
column[1] => LessThan5.IN63
column[1] => LessThan10.IN63
column[1] => LessThan11.IN63
column[1] => LessThan14.IN63
column[1] => LessThan15.IN63
column[1] => LessThan27.IN63
column[1] => LessThan28.IN63
column[1] => LessThan31.IN63
column[1] => LessThan32.IN63
column[1] => LessThan35.IN63
column[1] => LessThan36.IN63
column[1] => LessThan39.IN63
column[1] => LessThan40.IN63
column[2] => LessThan0.IN62
column[2] => LessThan1.IN62
column[2] => LessThan4.IN62
column[2] => LessThan5.IN62
column[2] => LessThan10.IN62
column[2] => LessThan11.IN62
column[2] => LessThan14.IN62
column[2] => LessThan15.IN62
column[2] => LessThan27.IN62
column[2] => LessThan28.IN62
column[2] => LessThan31.IN62
column[2] => LessThan32.IN62
column[2] => LessThan35.IN62
column[2] => LessThan36.IN62
column[2] => LessThan39.IN62
column[2] => LessThan40.IN62
column[3] => LessThan0.IN61
column[3] => LessThan1.IN61
column[3] => LessThan4.IN61
column[3] => LessThan5.IN61
column[3] => LessThan10.IN61
column[3] => LessThan11.IN61
column[3] => LessThan14.IN61
column[3] => LessThan15.IN61
column[3] => LessThan27.IN61
column[3] => LessThan28.IN61
column[3] => LessThan31.IN61
column[3] => LessThan32.IN61
column[3] => LessThan35.IN61
column[3] => LessThan36.IN61
column[3] => LessThan39.IN61
column[3] => LessThan40.IN61
column[4] => LessThan0.IN60
column[4] => LessThan1.IN60
column[4] => LessThan4.IN60
column[4] => LessThan5.IN60
column[4] => LessThan10.IN60
column[4] => LessThan11.IN60
column[4] => LessThan14.IN60
column[4] => LessThan15.IN60
column[4] => LessThan27.IN60
column[4] => LessThan28.IN60
column[4] => LessThan31.IN60
column[4] => LessThan32.IN60
column[4] => LessThan35.IN60
column[4] => LessThan36.IN60
column[4] => LessThan39.IN60
column[4] => LessThan40.IN60
column[5] => LessThan0.IN59
column[5] => LessThan1.IN59
column[5] => LessThan4.IN59
column[5] => LessThan5.IN59
column[5] => LessThan10.IN59
column[5] => LessThan11.IN59
column[5] => LessThan14.IN59
column[5] => LessThan15.IN59
column[5] => LessThan27.IN59
column[5] => LessThan28.IN59
column[5] => LessThan31.IN59
column[5] => LessThan32.IN59
column[5] => LessThan35.IN59
column[5] => LessThan36.IN59
column[5] => LessThan39.IN59
column[5] => LessThan40.IN59
column[6] => LessThan0.IN58
column[6] => LessThan1.IN58
column[6] => LessThan4.IN58
column[6] => LessThan5.IN58
column[6] => LessThan10.IN58
column[6] => LessThan11.IN58
column[6] => LessThan14.IN58
column[6] => LessThan15.IN58
column[6] => LessThan27.IN58
column[6] => LessThan28.IN58
column[6] => LessThan31.IN58
column[6] => LessThan32.IN58
column[6] => LessThan35.IN58
column[6] => LessThan36.IN58
column[6] => LessThan39.IN58
column[6] => LessThan40.IN58
column[7] => LessThan0.IN57
column[7] => LessThan1.IN57
column[7] => LessThan4.IN57
column[7] => LessThan5.IN57
column[7] => LessThan10.IN57
column[7] => LessThan11.IN57
column[7] => LessThan14.IN57
column[7] => LessThan15.IN57
column[7] => LessThan27.IN57
column[7] => LessThan28.IN57
column[7] => LessThan31.IN57
column[7] => LessThan32.IN57
column[7] => LessThan35.IN57
column[7] => LessThan36.IN57
column[7] => LessThan39.IN57
column[7] => LessThan40.IN57
column[8] => LessThan0.IN56
column[8] => LessThan1.IN56
column[8] => LessThan4.IN56
column[8] => LessThan5.IN56
column[8] => LessThan10.IN56
column[8] => LessThan11.IN56
column[8] => LessThan14.IN56
column[8] => LessThan15.IN56
column[8] => LessThan27.IN56
column[8] => LessThan28.IN56
column[8] => LessThan31.IN56
column[8] => LessThan32.IN56
column[8] => LessThan35.IN56
column[8] => LessThan36.IN56
column[8] => LessThan39.IN56
column[8] => LessThan40.IN56
column[9] => LessThan0.IN55
column[9] => LessThan1.IN55
column[9] => LessThan4.IN55
column[9] => LessThan5.IN55
column[9] => LessThan10.IN55
column[9] => LessThan11.IN55
column[9] => LessThan14.IN55
column[9] => LessThan15.IN55
column[9] => LessThan27.IN55
column[9] => LessThan28.IN55
column[9] => LessThan31.IN55
column[9] => LessThan32.IN55
column[9] => LessThan35.IN55
column[9] => LessThan36.IN55
column[9] => LessThan39.IN55
column[9] => LessThan40.IN55
column[10] => LessThan0.IN54
column[10] => LessThan1.IN54
column[10] => LessThan4.IN54
column[10] => LessThan5.IN54
column[10] => LessThan10.IN54
column[10] => LessThan11.IN54
column[10] => LessThan14.IN54
column[10] => LessThan15.IN54
column[10] => LessThan27.IN54
column[10] => LessThan28.IN54
column[10] => LessThan31.IN54
column[10] => LessThan32.IN54
column[10] => LessThan35.IN54
column[10] => LessThan36.IN54
column[10] => LessThan39.IN54
column[10] => LessThan40.IN54
column[11] => LessThan0.IN53
column[11] => LessThan1.IN53
column[11] => LessThan4.IN53
column[11] => LessThan5.IN53
column[11] => LessThan10.IN53
column[11] => LessThan11.IN53
column[11] => LessThan14.IN53
column[11] => LessThan15.IN53
column[11] => LessThan27.IN53
column[11] => LessThan28.IN53
column[11] => LessThan31.IN53
column[11] => LessThan32.IN53
column[11] => LessThan35.IN53
column[11] => LessThan36.IN53
column[11] => LessThan39.IN53
column[11] => LessThan40.IN53
column[12] => LessThan0.IN52
column[12] => LessThan1.IN52
column[12] => LessThan4.IN52
column[12] => LessThan5.IN52
column[12] => LessThan10.IN52
column[12] => LessThan11.IN52
column[12] => LessThan14.IN52
column[12] => LessThan15.IN52
column[12] => LessThan27.IN52
column[12] => LessThan28.IN52
column[12] => LessThan31.IN52
column[12] => LessThan32.IN52
column[12] => LessThan35.IN52
column[12] => LessThan36.IN52
column[12] => LessThan39.IN52
column[12] => LessThan40.IN52
column[13] => LessThan0.IN51
column[13] => LessThan1.IN51
column[13] => LessThan4.IN51
column[13] => LessThan5.IN51
column[13] => LessThan10.IN51
column[13] => LessThan11.IN51
column[13] => LessThan14.IN51
column[13] => LessThan15.IN51
column[13] => LessThan27.IN51
column[13] => LessThan28.IN51
column[13] => LessThan31.IN51
column[13] => LessThan32.IN51
column[13] => LessThan35.IN51
column[13] => LessThan36.IN51
column[13] => LessThan39.IN51
column[13] => LessThan40.IN51
column[14] => LessThan0.IN50
column[14] => LessThan1.IN50
column[14] => LessThan4.IN50
column[14] => LessThan5.IN50
column[14] => LessThan10.IN50
column[14] => LessThan11.IN50
column[14] => LessThan14.IN50
column[14] => LessThan15.IN50
column[14] => LessThan27.IN50
column[14] => LessThan28.IN50
column[14] => LessThan31.IN50
column[14] => LessThan32.IN50
column[14] => LessThan35.IN50
column[14] => LessThan36.IN50
column[14] => LessThan39.IN50
column[14] => LessThan40.IN50
column[15] => LessThan0.IN49
column[15] => LessThan1.IN49
column[15] => LessThan4.IN49
column[15] => LessThan5.IN49
column[15] => LessThan10.IN49
column[15] => LessThan11.IN49
column[15] => LessThan14.IN49
column[15] => LessThan15.IN49
column[15] => LessThan27.IN49
column[15] => LessThan28.IN49
column[15] => LessThan31.IN49
column[15] => LessThan32.IN49
column[15] => LessThan35.IN49
column[15] => LessThan36.IN49
column[15] => LessThan39.IN49
column[15] => LessThan40.IN49
column[16] => LessThan0.IN48
column[16] => LessThan1.IN48
column[16] => LessThan4.IN48
column[16] => LessThan5.IN48
column[16] => LessThan10.IN48
column[16] => LessThan11.IN48
column[16] => LessThan14.IN48
column[16] => LessThan15.IN48
column[16] => LessThan27.IN48
column[16] => LessThan28.IN48
column[16] => LessThan31.IN48
column[16] => LessThan32.IN48
column[16] => LessThan35.IN48
column[16] => LessThan36.IN48
column[16] => LessThan39.IN48
column[16] => LessThan40.IN48
column[17] => LessThan0.IN47
column[17] => LessThan1.IN47
column[17] => LessThan4.IN47
column[17] => LessThan5.IN47
column[17] => LessThan10.IN47
column[17] => LessThan11.IN47
column[17] => LessThan14.IN47
column[17] => LessThan15.IN47
column[17] => LessThan27.IN47
column[17] => LessThan28.IN47
column[17] => LessThan31.IN47
column[17] => LessThan32.IN47
column[17] => LessThan35.IN47
column[17] => LessThan36.IN47
column[17] => LessThan39.IN47
column[17] => LessThan40.IN47
column[18] => LessThan0.IN46
column[18] => LessThan1.IN46
column[18] => LessThan4.IN46
column[18] => LessThan5.IN46
column[18] => LessThan10.IN46
column[18] => LessThan11.IN46
column[18] => LessThan14.IN46
column[18] => LessThan15.IN46
column[18] => LessThan27.IN46
column[18] => LessThan28.IN46
column[18] => LessThan31.IN46
column[18] => LessThan32.IN46
column[18] => LessThan35.IN46
column[18] => LessThan36.IN46
column[18] => LessThan39.IN46
column[18] => LessThan40.IN46
column[19] => LessThan0.IN45
column[19] => LessThan1.IN45
column[19] => LessThan4.IN45
column[19] => LessThan5.IN45
column[19] => LessThan10.IN45
column[19] => LessThan11.IN45
column[19] => LessThan14.IN45
column[19] => LessThan15.IN45
column[19] => LessThan27.IN45
column[19] => LessThan28.IN45
column[19] => LessThan31.IN45
column[19] => LessThan32.IN45
column[19] => LessThan35.IN45
column[19] => LessThan36.IN45
column[19] => LessThan39.IN45
column[19] => LessThan40.IN45
column[20] => LessThan0.IN44
column[20] => LessThan1.IN44
column[20] => LessThan4.IN44
column[20] => LessThan5.IN44
column[20] => LessThan10.IN44
column[20] => LessThan11.IN44
column[20] => LessThan14.IN44
column[20] => LessThan15.IN44
column[20] => LessThan27.IN44
column[20] => LessThan28.IN44
column[20] => LessThan31.IN44
column[20] => LessThan32.IN44
column[20] => LessThan35.IN44
column[20] => LessThan36.IN44
column[20] => LessThan39.IN44
column[20] => LessThan40.IN44
column[21] => LessThan0.IN43
column[21] => LessThan1.IN43
column[21] => LessThan4.IN43
column[21] => LessThan5.IN43
column[21] => LessThan10.IN43
column[21] => LessThan11.IN43
column[21] => LessThan14.IN43
column[21] => LessThan15.IN43
column[21] => LessThan27.IN43
column[21] => LessThan28.IN43
column[21] => LessThan31.IN43
column[21] => LessThan32.IN43
column[21] => LessThan35.IN43
column[21] => LessThan36.IN43
column[21] => LessThan39.IN43
column[21] => LessThan40.IN43
column[22] => LessThan0.IN42
column[22] => LessThan1.IN42
column[22] => LessThan4.IN42
column[22] => LessThan5.IN42
column[22] => LessThan10.IN42
column[22] => LessThan11.IN42
column[22] => LessThan14.IN42
column[22] => LessThan15.IN42
column[22] => LessThan27.IN42
column[22] => LessThan28.IN42
column[22] => LessThan31.IN42
column[22] => LessThan32.IN42
column[22] => LessThan35.IN42
column[22] => LessThan36.IN42
column[22] => LessThan39.IN42
column[22] => LessThan40.IN42
column[23] => LessThan0.IN41
column[23] => LessThan1.IN41
column[23] => LessThan4.IN41
column[23] => LessThan5.IN41
column[23] => LessThan10.IN41
column[23] => LessThan11.IN41
column[23] => LessThan14.IN41
column[23] => LessThan15.IN41
column[23] => LessThan27.IN41
column[23] => LessThan28.IN41
column[23] => LessThan31.IN41
column[23] => LessThan32.IN41
column[23] => LessThan35.IN41
column[23] => LessThan36.IN41
column[23] => LessThan39.IN41
column[23] => LessThan40.IN41
column[24] => LessThan0.IN40
column[24] => LessThan1.IN40
column[24] => LessThan4.IN40
column[24] => LessThan5.IN40
column[24] => LessThan10.IN40
column[24] => LessThan11.IN40
column[24] => LessThan14.IN40
column[24] => LessThan15.IN40
column[24] => LessThan27.IN40
column[24] => LessThan28.IN40
column[24] => LessThan31.IN40
column[24] => LessThan32.IN40
column[24] => LessThan35.IN40
column[24] => LessThan36.IN40
column[24] => LessThan39.IN40
column[24] => LessThan40.IN40
column[25] => LessThan0.IN39
column[25] => LessThan1.IN39
column[25] => LessThan4.IN39
column[25] => LessThan5.IN39
column[25] => LessThan10.IN39
column[25] => LessThan11.IN39
column[25] => LessThan14.IN39
column[25] => LessThan15.IN39
column[25] => LessThan27.IN39
column[25] => LessThan28.IN39
column[25] => LessThan31.IN39
column[25] => LessThan32.IN39
column[25] => LessThan35.IN39
column[25] => LessThan36.IN39
column[25] => LessThan39.IN39
column[25] => LessThan40.IN39
column[26] => LessThan0.IN38
column[26] => LessThan1.IN38
column[26] => LessThan4.IN38
column[26] => LessThan5.IN38
column[26] => LessThan10.IN38
column[26] => LessThan11.IN38
column[26] => LessThan14.IN38
column[26] => LessThan15.IN38
column[26] => LessThan27.IN38
column[26] => LessThan28.IN38
column[26] => LessThan31.IN38
column[26] => LessThan32.IN38
column[26] => LessThan35.IN38
column[26] => LessThan36.IN38
column[26] => LessThan39.IN38
column[26] => LessThan40.IN38
column[27] => LessThan0.IN37
column[27] => LessThan1.IN37
column[27] => LessThan4.IN37
column[27] => LessThan5.IN37
column[27] => LessThan10.IN37
column[27] => LessThan11.IN37
column[27] => LessThan14.IN37
column[27] => LessThan15.IN37
column[27] => LessThan27.IN37
column[27] => LessThan28.IN37
column[27] => LessThan31.IN37
column[27] => LessThan32.IN37
column[27] => LessThan35.IN37
column[27] => LessThan36.IN37
column[27] => LessThan39.IN37
column[27] => LessThan40.IN37
column[28] => LessThan0.IN36
column[28] => LessThan1.IN36
column[28] => LessThan4.IN36
column[28] => LessThan5.IN36
column[28] => LessThan10.IN36
column[28] => LessThan11.IN36
column[28] => LessThan14.IN36
column[28] => LessThan15.IN36
column[28] => LessThan27.IN36
column[28] => LessThan28.IN36
column[28] => LessThan31.IN36
column[28] => LessThan32.IN36
column[28] => LessThan35.IN36
column[28] => LessThan36.IN36
column[28] => LessThan39.IN36
column[28] => LessThan40.IN36
column[29] => LessThan0.IN35
column[29] => LessThan1.IN35
column[29] => LessThan4.IN35
column[29] => LessThan5.IN35
column[29] => LessThan10.IN35
column[29] => LessThan11.IN35
column[29] => LessThan14.IN35
column[29] => LessThan15.IN35
column[29] => LessThan27.IN35
column[29] => LessThan28.IN35
column[29] => LessThan31.IN35
column[29] => LessThan32.IN35
column[29] => LessThan35.IN35
column[29] => LessThan36.IN35
column[29] => LessThan39.IN35
column[29] => LessThan40.IN35
column[30] => LessThan0.IN34
column[30] => LessThan1.IN34
column[30] => LessThan4.IN34
column[30] => LessThan5.IN34
column[30] => LessThan10.IN34
column[30] => LessThan11.IN34
column[30] => LessThan14.IN34
column[30] => LessThan15.IN34
column[30] => LessThan27.IN34
column[30] => LessThan28.IN34
column[30] => LessThan31.IN34
column[30] => LessThan32.IN34
column[30] => LessThan35.IN34
column[30] => LessThan36.IN34
column[30] => LessThan39.IN34
column[30] => LessThan40.IN34
column[31] => LessThan0.IN33
column[31] => LessThan1.IN33
column[31] => LessThan4.IN33
column[31] => LessThan5.IN33
column[31] => LessThan10.IN33
column[31] => LessThan11.IN33
column[31] => LessThan14.IN33
column[31] => LessThan15.IN33
column[31] => LessThan27.IN33
column[31] => LessThan28.IN33
column[31] => LessThan31.IN33
column[31] => LessThan32.IN33
column[31] => LessThan35.IN33
column[31] => LessThan36.IN33
column[31] => LessThan39.IN33
column[31] => LessThan40.IN33
SW[0] => yellow_en.OUTPUTSELECT
SW[0] => yellow_y[0].OUTPUTSELECT
SW[0] => yellow_y[1].OUTPUTSELECT
SW[0] => yellow_y[2].OUTPUTSELECT
SW[0] => yellow_y[3].OUTPUTSELECT
SW[0] => yellow_y[4].OUTPUTSELECT
SW[0] => yellow_y[5].OUTPUTSELECT
SW[0] => yellow_y[6].OUTPUTSELECT
SW[0] => yellow_y[7].OUTPUTSELECT
SW[0] => yellow_y[8].OUTPUTSELECT
SW[0] => yellow_y[9].OUTPUTSELECT
SW[0] => yellow_y[10].OUTPUTSELECT
SW[0] => yellow_y[11].OUTPUTSELECT
SW[0] => yellow_y[12].OUTPUTSELECT
SW[0] => yellow_y[13].OUTPUTSELECT
SW[0] => yellow_y[14].OUTPUTSELECT
SW[0] => yellow_y[15].OUTPUTSELECT
SW[0] => yellow_y[16].OUTPUTSELECT
SW[0] => yellow_y[17].OUTPUTSELECT
SW[0] => yellow_y[18].OUTPUTSELECT
SW[0] => yellow_y[19].OUTPUTSELECT
SW[0] => yellow_y[20].OUTPUTSELECT
SW[0] => yellow_y[21].OUTPUTSELECT
SW[0] => yellow_y[22].OUTPUTSELECT
SW[0] => yellow_y[23].OUTPUTSELECT
SW[0] => yellow_y[24].OUTPUTSELECT
SW[0] => yellow_y[25].OUTPUTSELECT
SW[0] => yellow_y[26].OUTPUTSELECT
SW[0] => yellow_y[27].OUTPUTSELECT
SW[0] => yellow_y[28].OUTPUTSELECT
SW[0] => yellow_y[29].OUTPUTSELECT
SW[0] => yellow_y[30].OUTPUTSELECT
SW[0] => blue_en.OUTPUTSELECT
SW[0] => blue_y[0].OUTPUTSELECT
SW[0] => blue_y[1].OUTPUTSELECT
SW[0] => blue_y[2].OUTPUTSELECT
SW[0] => blue_y[3].OUTPUTSELECT
SW[0] => blue_y[4].OUTPUTSELECT
SW[0] => blue_y[5].OUTPUTSELECT
SW[0] => blue_y[6].OUTPUTSELECT
SW[0] => blue_y[7].OUTPUTSELECT
SW[0] => blue_y[8].OUTPUTSELECT
SW[0] => blue_y[9].OUTPUTSELECT
SW[0] => blue_y[10].OUTPUTSELECT
SW[0] => blue_y[11].OUTPUTSELECT
SW[0] => blue_y[12].OUTPUTSELECT
SW[0] => blue_y[13].OUTPUTSELECT
SW[0] => blue_y[14].OUTPUTSELECT
SW[0] => blue_y[15].OUTPUTSELECT
SW[0] => blue_y[16].OUTPUTSELECT
SW[0] => blue_y[17].OUTPUTSELECT
SW[0] => blue_y[18].OUTPUTSELECT
SW[0] => blue_y[19].OUTPUTSELECT
SW[0] => blue_y[20].OUTPUTSELECT
SW[0] => blue_y[21].OUTPUTSELECT
SW[0] => blue_y[22].OUTPUTSELECT
SW[0] => blue_y[23].OUTPUTSELECT
SW[0] => blue_y[24].OUTPUTSELECT
SW[0] => blue_y[25].OUTPUTSELECT
SW[0] => blue_y[26].OUTPUTSELECT
SW[0] => blue_y[27].OUTPUTSELECT
SW[0] => blue_y[28].OUTPUTSELECT
SW[0] => blue_y[29].OUTPUTSELECT
SW[0] => blue_y[30].OUTPUTSELECT
SW[0] => green_en.OUTPUTSELECT
SW[0] => green_y[0].OUTPUTSELECT
SW[0] => green_y[1].OUTPUTSELECT
SW[0] => green_y[2].OUTPUTSELECT
SW[0] => green_y[3].OUTPUTSELECT
SW[0] => green_y[4].OUTPUTSELECT
SW[0] => green_y[5].OUTPUTSELECT
SW[0] => green_y[6].OUTPUTSELECT
SW[0] => green_y[7].OUTPUTSELECT
SW[0] => green_y[8].OUTPUTSELECT
SW[0] => green_y[9].OUTPUTSELECT
SW[0] => green_y[10].OUTPUTSELECT
SW[0] => green_y[11].OUTPUTSELECT
SW[0] => green_y[12].OUTPUTSELECT
SW[0] => green_y[13].OUTPUTSELECT
SW[0] => green_y[14].OUTPUTSELECT
SW[0] => green_y[15].OUTPUTSELECT
SW[0] => green_y[16].OUTPUTSELECT
SW[0] => green_y[17].OUTPUTSELECT
SW[0] => green_y[18].OUTPUTSELECT
SW[0] => green_y[19].OUTPUTSELECT
SW[0] => green_y[20].OUTPUTSELECT
SW[0] => green_y[21].OUTPUTSELECT
SW[0] => green_y[22].OUTPUTSELECT
SW[0] => green_y[23].OUTPUTSELECT
SW[0] => green_y[24].OUTPUTSELECT
SW[0] => green_y[25].OUTPUTSELECT
SW[0] => green_y[26].OUTPUTSELECT
SW[0] => green_y[27].OUTPUTSELECT
SW[0] => green_y[28].OUTPUTSELECT
SW[0] => green_y[29].OUTPUTSELECT
SW[0] => green_y[30].OUTPUTSELECT
SW[0] => red_en.OUTPUTSELECT
SW[0] => red_y[0].OUTPUTSELECT
SW[0] => red_y[1].OUTPUTSELECT
SW[0] => red_y[2].OUTPUTSELECT
SW[0] => red_y[3].OUTPUTSELECT
SW[0] => red_y[4].OUTPUTSELECT
SW[0] => red_y[5].OUTPUTSELECT
SW[0] => red_y[6].OUTPUTSELECT
SW[0] => red_y[7].OUTPUTSELECT
SW[0] => red_y[8].OUTPUTSELECT
SW[0] => red_y[9].OUTPUTSELECT
SW[0] => red_y[10].OUTPUTSELECT
SW[0] => red_y[11].OUTPUTSELECT
SW[0] => red_y[12].OUTPUTSELECT
SW[0] => red_y[13].OUTPUTSELECT
SW[0] => red_y[14].OUTPUTSELECT
SW[0] => red_y[15].OUTPUTSELECT
SW[0] => red_y[16].OUTPUTSELECT
SW[0] => red_y[17].OUTPUTSELECT
SW[0] => red_y[18].OUTPUTSELECT
SW[0] => red_y[19].OUTPUTSELECT
SW[0] => red_y[20].OUTPUTSELECT
SW[0] => red_y[21].OUTPUTSELECT
SW[0] => red_y[22].OUTPUTSELECT
SW[0] => red_y[23].OUTPUTSELECT
SW[0] => red_y[24].OUTPUTSELECT
SW[0] => red_y[25].OUTPUTSELECT
SW[0] => red_y[26].OUTPUTSELECT
SW[0] => red_y[27].OUTPUTSELECT
SW[0] => red_y[28].OUTPUTSELECT
SW[0] => red_y[29].OUTPUTSELECT
SW[0] => red_y[30].OUTPUTSELECT
SW[0] => speed_lock.OUTPUTSELECT
SW[0] => stat_mov_spd[0].OUTPUTSELECT
SW[0] => stat_mov_spd[1].OUTPUTSELECT
SW[0] => stat_mov_spd[2].OUTPUTSELECT
SW[0] => stat_mov_spd[3].OUTPUTSELECT
SW[0] => stat_mov_spd[4].OUTPUTSELECT
SW[0] => stat_mov_spd[5].OUTPUTSELECT
SW[0] => stat_mov_spd[6].OUTPUTSELECT
SW[0] => stat_mov_spd[7].OUTPUTSELECT
SW[0] => stat_mov_spd[8].OUTPUTSELECT
SW[0] => stat_mov_spd[9].OUTPUTSELECT
SW[0] => stat_mov_spd[10].OUTPUTSELECT
SW[0] => stat_mov_spd[11].OUTPUTSELECT
SW[0] => stat_mov_spd[12].OUTPUTSELECT
SW[0] => stat_mov_spd[13].OUTPUTSELECT
SW[0] => stat_mov_spd[14].OUTPUTSELECT
SW[0] => stat_mov_spd[15].OUTPUTSELECT
SW[0] => stat_mov_spd[16].OUTPUTSELECT
SW[0] => stat_mov_spd[17].OUTPUTSELECT
SW[0] => stat_mov_spd[18].OUTPUTSELECT
SW[0] => stat_mov_spd[19].OUTPUTSELECT
SW[0] => stat_mov_spd[20].OUTPUTSELECT
SW[0] => stat_mov_spd[21].OUTPUTSELECT
SW[0] => stat_mov_spd[22].OUTPUTSELECT
SW[0] => stat_mov_spd[23].OUTPUTSELECT
SW[0] => stat_mov_spd[24].OUTPUTSELECT
SW[0] => stat_mov_spd[25].OUTPUTSELECT
SW[0] => stat_mov_spd[26].OUTPUTSELECT
SW[0] => stat_mov_spd[27].OUTPUTSELECT
SW[0] => stat_mov_spd[28].OUTPUTSELECT
SW[0] => stat_mov_spd[29].OUTPUTSELECT
SW[0] => stat_mov_spd[30].OUTPUTSELECT
SW[0] => process_1.IN0
SW[0] => process_1.IN0
SW[0] => process_1.IN0
SW[0] => process_1.IN0
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => comb.IN0
SW[17] => comb.IN1
SW[17] => stat_mov_spd[0].ACLR
SW[17] => stat_mov_spd[1].PRESET
SW[17] => stat_mov_spd[2].ACLR
SW[17] => stat_mov_spd[3].PRESET
SW[17] => stat_mov_spd[4].ACLR
SW[17] => stat_mov_spd[5].ACLR
SW[17] => stat_mov_spd[6].ACLR
SW[17] => stat_mov_spd[7].ACLR
SW[17] => stat_mov_spd[8].ACLR
SW[17] => stat_mov_spd[9].ACLR
SW[17] => stat_mov_spd[10].ACLR
SW[17] => stat_mov_spd[11].ACLR
SW[17] => stat_mov_spd[12].ACLR
SW[17] => stat_mov_spd[13].ACLR
SW[17] => stat_mov_spd[14].ACLR
SW[17] => stat_mov_spd[15].ACLR
SW[17] => stat_mov_spd[16].ACLR
SW[17] => stat_mov_spd[17].ACLR
SW[17] => stat_mov_spd[18].ACLR
SW[17] => stat_mov_spd[19].ACLR
SW[17] => stat_mov_spd[20].ACLR
SW[17] => stat_mov_spd[21].ACLR
SW[17] => stat_mov_spd[22].ACLR
SW[17] => stat_mov_spd[23].ACLR
SW[17] => stat_mov_spd[24].ACLR
SW[17] => stat_mov_spd[25].ACLR
SW[17] => stat_mov_spd[26].ACLR
SW[17] => stat_mov_spd[27].ACLR
SW[17] => stat_mov_spd[28].ACLR
SW[17] => stat_mov_spd[29].ACLR
SW[17] => stat_mov_spd[30].ACLR
SW[17] => score_temp[0].ACLR
SW[17] => score_temp[1].ACLR
SW[17] => score_temp[2].ACLR
SW[17] => score_temp[3].ACLR
SW[17] => score_temp[4].ACLR
SW[17] => score_temp[5].ACLR
SW[17] => score_temp[6].ACLR
SW[17] => score_temp[7].ACLR
SW[17] => score_temp[8].ACLR
SW[17] => score_temp[9].ACLR
SW[17] => score_temp[10].ACLR
SW[17] => score_temp[11].ACLR
SW[17] => score_temp[12].ACLR
SW[17] => score_temp[13].ACLR
SW[17] => score_temp[14].ACLR
SW[17] => score_temp[15].ACLR
SW[17] => score_temp[16].ACLR
SW[17] => score_temp[17].ACLR
SW[17] => score_temp[18].ACLR
SW[17] => score_temp[19].ACLR
SW[17] => score_temp[20].ACLR
SW[17] => score_temp[21].ACLR
SW[17] => score_temp[22].ACLR
SW[17] => score_temp[23].ACLR
SW[17] => score_temp[24].ACLR
SW[17] => score_temp[25].ACLR
SW[17] => score_temp[26].ACLR
SW[17] => score_temp[27].ACLR
SW[17] => score_temp[28].ACLR
SW[17] => score_temp[29].ACLR
SW[17] => score_temp[30].ACLR
SW[17] => red_click.IN1
SW[17] => yellow_click.IN1
SW[17] => blue_click.IN1
SW[17] => green_click.IN1
SW[17] => moving_b[1].LATCH_ENABLE
SW[17] => moving_b[2].LATCH_ENABLE
SW[17] => moving_b[3].LATCH_ENABLE
SW[17] => moving_b[4].LATCH_ENABLE
SW[17] => moving_b[5].LATCH_ENABLE
SW[17] => moving_b[6].LATCH_ENABLE
SW[17] => moving_b[7].LATCH_ENABLE
SW[17] => moving_g[0].LATCH_ENABLE
SW[17] => moving_g[1].LATCH_ENABLE
SW[17] => moving_g[2].LATCH_ENABLE
SW[17] => moving_g[3].LATCH_ENABLE
SW[17] => moving_g[4].LATCH_ENABLE
SW[17] => moving_g[5].LATCH_ENABLE
SW[17] => moving_g[6].LATCH_ENABLE
SW[17] => moving_g[7].LATCH_ENABLE
SW[17] => moving_r[0].LATCH_ENABLE
SW[17] => moving_r[1].LATCH_ENABLE
SW[17] => moving_r[2].LATCH_ENABLE
SW[17] => moving_r[3].LATCH_ENABLE
SW[17] => moving_r[4].LATCH_ENABLE
SW[17] => moving_r[5].LATCH_ENABLE
SW[17] => moving_r[6].LATCH_ENABLE
SW[17] => moving_r[7].LATCH_ENABLE
SW[17] => static_b[0].LATCH_ENABLE
SW[17] => static_b[1].LATCH_ENABLE
SW[17] => static_b[2].LATCH_ENABLE
SW[17] => static_b[3].LATCH_ENABLE
SW[17] => static_b[4].LATCH_ENABLE
SW[17] => static_b[5].LATCH_ENABLE
SW[17] => static_b[6].LATCH_ENABLE
SW[17] => static_b[7].LATCH_ENABLE
SW[17] => static_g[0].LATCH_ENABLE
SW[17] => static_g[1].LATCH_ENABLE
SW[17] => static_g[2].LATCH_ENABLE
SW[17] => static_g[3].LATCH_ENABLE
SW[17] => static_g[4].LATCH_ENABLE
SW[17] => static_g[5].LATCH_ENABLE
SW[17] => static_g[6].LATCH_ENABLE
SW[17] => static_g[7].LATCH_ENABLE
SW[17] => static_r[0].LATCH_ENABLE
SW[17] => static_r[1].LATCH_ENABLE
SW[17] => static_r[2].LATCH_ENABLE
SW[17] => static_r[3].LATCH_ENABLE
SW[17] => static_r[4].LATCH_ENABLE
SW[17] => static_r[5].LATCH_ENABLE
SW[17] => static_r[6].LATCH_ENABLE
SW[17] => static_r[7].LATCH_ENABLE
SW[17] => moving_b[0].LATCH_ENABLE
SW[17] => yellow_en.ENA
SW[17] => red_y[30].ENA
SW[17] => red_y[29].ENA
SW[17] => red_y[28].ENA
SW[17] => red_y[27].ENA
SW[17] => red_y[26].ENA
SW[17] => red_y[25].ENA
SW[17] => red_y[24].ENA
SW[17] => red_y[23].ENA
SW[17] => red_y[22].ENA
SW[17] => red_y[21].ENA
SW[17] => red_y[20].ENA
SW[17] => red_y[19].ENA
SW[17] => red_y[18].ENA
SW[17] => red_y[17].ENA
SW[17] => red_y[16].ENA
SW[17] => red_y[15].ENA
SW[17] => red_y[14].ENA
SW[17] => red_y[13].ENA
SW[17] => red_y[12].ENA
SW[17] => red_y[11].ENA
SW[17] => red_y[10].ENA
SW[17] => red_y[9].ENA
SW[17] => red_y[8].ENA
SW[17] => red_y[7].ENA
SW[17] => red_y[6].ENA
SW[17] => red_y[5].ENA
SW[17] => red_y[4].ENA
SW[17] => red_y[3].ENA
SW[17] => red_y[2].ENA
SW[17] => red_y[1].ENA
SW[17] => red_y[0].ENA
SW[17] => red_en.ENA
SW[17] => green_y[30].ENA
SW[17] => green_y[29].ENA
SW[17] => green_y[28].ENA
SW[17] => green_y[27].ENA
SW[17] => green_y[26].ENA
SW[17] => green_y[25].ENA
SW[17] => green_y[24].ENA
SW[17] => green_y[23].ENA
SW[17] => green_y[22].ENA
SW[17] => green_y[21].ENA
SW[17] => green_y[20].ENA
SW[17] => green_y[19].ENA
SW[17] => green_y[18].ENA
SW[17] => green_y[17].ENA
SW[17] => green_y[16].ENA
SW[17] => green_y[15].ENA
SW[17] => green_y[14].ENA
SW[17] => green_y[13].ENA
SW[17] => green_y[12].ENA
SW[17] => green_y[11].ENA
SW[17] => green_y[10].ENA
SW[17] => green_y[9].ENA
SW[17] => green_y[8].ENA
SW[17] => green_y[7].ENA
SW[17] => green_y[6].ENA
SW[17] => green_y[5].ENA
SW[17] => green_y[4].ENA
SW[17] => green_y[3].ENA
SW[17] => green_y[2].ENA
SW[17] => green_y[1].ENA
SW[17] => green_y[0].ENA
SW[17] => green_en.ENA
SW[17] => blue_y[30].ENA
SW[17] => blue_y[29].ENA
SW[17] => blue_y[28].ENA
SW[17] => blue_y[27].ENA
SW[17] => blue_y[26].ENA
SW[17] => blue_y[25].ENA
SW[17] => blue_y[24].ENA
SW[17] => blue_y[23].ENA
SW[17] => blue_y[22].ENA
SW[17] => blue_y[21].ENA
SW[17] => blue_y[20].ENA
SW[17] => blue_y[19].ENA
SW[17] => blue_y[18].ENA
SW[17] => blue_y[17].ENA
SW[17] => blue_y[16].ENA
SW[17] => blue_y[15].ENA
SW[17] => blue_y[14].ENA
SW[17] => blue_y[13].ENA
SW[17] => blue_y[12].ENA
SW[17] => blue_y[11].ENA
SW[17] => blue_y[10].ENA
SW[17] => blue_y[9].ENA
SW[17] => blue_y[8].ENA
SW[17] => blue_y[7].ENA
SW[17] => blue_y[6].ENA
SW[17] => blue_y[5].ENA
SW[17] => blue_y[4].ENA
SW[17] => blue_y[3].ENA
SW[17] => blue_y[2].ENA
SW[17] => blue_y[1].ENA
SW[17] => blue_y[0].ENA
SW[17] => blue_en.ENA
SW[17] => yellow_y[30].ENA
SW[17] => yellow_y[29].ENA
SW[17] => yellow_y[28].ENA
SW[17] => yellow_y[27].ENA
SW[17] => yellow_y[26].ENA
SW[17] => yellow_y[25].ENA
SW[17] => yellow_y[24].ENA
SW[17] => yellow_y[23].ENA
SW[17] => yellow_y[22].ENA
SW[17] => yellow_y[21].ENA
SW[17] => yellow_y[20].ENA
SW[17] => yellow_y[19].ENA
SW[17] => yellow_y[18].ENA
SW[17] => yellow_y[17].ENA
SW[17] => yellow_y[16].ENA
SW[17] => yellow_y[15].ENA
SW[17] => yellow_y[14].ENA
SW[17] => yellow_y[13].ENA
SW[17] => yellow_y[12].ENA
SW[17] => yellow_y[11].ENA
SW[17] => yellow_y[10].ENA
SW[17] => yellow_y[9].ENA
SW[17] => yellow_y[8].ENA
SW[17] => yellow_y[7].ENA
SW[17] => yellow_y[6].ENA
SW[17] => yellow_y[5].ENA
SW[17] => yellow_y[4].ENA
SW[17] => yellow_y[3].ENA
SW[17] => yellow_y[2].ENA
SW[17] => yellow_y[1].ENA
SW[17] => yellow_y[0].ENA
SW[17] => speed_lock.ENA
KEY[0] => process_1.IN1
KEY[0] => process_1.IN1
KEY[1] => process_1.IN1
KEY[1] => process_1.IN1
KEY[2] => process_1.IN1
KEY[2] => process_1.IN1
KEY[3] => process_1.IN1
KEY[3] => process_1.IN1
CLOCK_50 => yellow_lock.CLK
CLOCK_50 => yellow_dbcnt[0].CLK
CLOCK_50 => yellow_dbcnt[1].CLK
CLOCK_50 => yellow_dbcnt[2].CLK
CLOCK_50 => yellow_dbcnt[3].CLK
CLOCK_50 => yellow_dbcnt[4].CLK
CLOCK_50 => yellow_dbcnt[5].CLK
CLOCK_50 => yellow_dbcnt[6].CLK
CLOCK_50 => yellow_dbcnt[7].CLK
CLOCK_50 => yellow_dbcnt[8].CLK
CLOCK_50 => yellow_dbcnt[9].CLK
CLOCK_50 => yellow_dbcnt[10].CLK
CLOCK_50 => yellow_dbcnt[11].CLK
CLOCK_50 => yellow_dbcnt[12].CLK
CLOCK_50 => yellow_dbcnt[13].CLK
CLOCK_50 => yellow_dbcnt[14].CLK
CLOCK_50 => yellow_dbcnt[15].CLK
CLOCK_50 => yellow_dbcnt[16].CLK
CLOCK_50 => green_lock.CLK
CLOCK_50 => green_dbcnt[0].CLK
CLOCK_50 => green_dbcnt[1].CLK
CLOCK_50 => green_dbcnt[2].CLK
CLOCK_50 => green_dbcnt[3].CLK
CLOCK_50 => green_dbcnt[4].CLK
CLOCK_50 => green_dbcnt[5].CLK
CLOCK_50 => green_dbcnt[6].CLK
CLOCK_50 => green_dbcnt[7].CLK
CLOCK_50 => green_dbcnt[8].CLK
CLOCK_50 => green_dbcnt[9].CLK
CLOCK_50 => green_dbcnt[10].CLK
CLOCK_50 => green_dbcnt[11].CLK
CLOCK_50 => green_dbcnt[12].CLK
CLOCK_50 => green_dbcnt[13].CLK
CLOCK_50 => green_dbcnt[14].CLK
CLOCK_50 => green_dbcnt[15].CLK
CLOCK_50 => green_dbcnt[16].CLK
CLOCK_50 => blue_lock.CLK
CLOCK_50 => blue_dbcnt[0].CLK
CLOCK_50 => blue_dbcnt[1].CLK
CLOCK_50 => blue_dbcnt[2].CLK
CLOCK_50 => blue_dbcnt[3].CLK
CLOCK_50 => blue_dbcnt[4].CLK
CLOCK_50 => blue_dbcnt[5].CLK
CLOCK_50 => blue_dbcnt[6].CLK
CLOCK_50 => blue_dbcnt[7].CLK
CLOCK_50 => blue_dbcnt[8].CLK
CLOCK_50 => blue_dbcnt[9].CLK
CLOCK_50 => blue_dbcnt[10].CLK
CLOCK_50 => blue_dbcnt[11].CLK
CLOCK_50 => blue_dbcnt[12].CLK
CLOCK_50 => blue_dbcnt[13].CLK
CLOCK_50 => blue_dbcnt[14].CLK
CLOCK_50 => blue_dbcnt[15].CLK
CLOCK_50 => blue_dbcnt[16].CLK
CLOCK_50 => red_lock.CLK
CLOCK_50 => red_dbcnt[0].CLK
CLOCK_50 => red_dbcnt[1].CLK
CLOCK_50 => red_dbcnt[2].CLK
CLOCK_50 => red_dbcnt[3].CLK
CLOCK_50 => red_dbcnt[4].CLK
CLOCK_50 => red_dbcnt[5].CLK
CLOCK_50 => red_dbcnt[6].CLK
CLOCK_50 => red_dbcnt[7].CLK
CLOCK_50 => red_dbcnt[8].CLK
CLOCK_50 => red_dbcnt[9].CLK
CLOCK_50 => red_dbcnt[10].CLK
CLOCK_50 => red_dbcnt[11].CLK
CLOCK_50 => red_dbcnt[12].CLK
CLOCK_50 => red_dbcnt[13].CLK
CLOCK_50 => red_dbcnt[14].CLK
CLOCK_50 => red_dbcnt[15].CLK
CLOCK_50 => red_dbcnt[16].CLK
CLOCK_50 => yellow_state~5.DATAIN
CLOCK_50 => green_state~5.DATAIN
CLOCK_50 => blue_state~5.DATAIN
CLOCK_50 => red_state~5.DATAIN
moving_clk => yellow_en.CLK
moving_clk => yellow_y[0].CLK
moving_clk => yellow_y[1].CLK
moving_clk => yellow_y[2].CLK
moving_clk => yellow_y[3].CLK
moving_clk => yellow_y[4].CLK
moving_clk => yellow_y[5].CLK
moving_clk => yellow_y[6].CLK
moving_clk => yellow_y[7].CLK
moving_clk => yellow_y[8].CLK
moving_clk => yellow_y[9].CLK
moving_clk => yellow_y[10].CLK
moving_clk => yellow_y[11].CLK
moving_clk => yellow_y[12].CLK
moving_clk => yellow_y[13].CLK
moving_clk => yellow_y[14].CLK
moving_clk => yellow_y[15].CLK
moving_clk => yellow_y[16].CLK
moving_clk => yellow_y[17].CLK
moving_clk => yellow_y[18].CLK
moving_clk => yellow_y[19].CLK
moving_clk => yellow_y[20].CLK
moving_clk => yellow_y[21].CLK
moving_clk => yellow_y[22].CLK
moving_clk => yellow_y[23].CLK
moving_clk => yellow_y[24].CLK
moving_clk => yellow_y[25].CLK
moving_clk => yellow_y[26].CLK
moving_clk => yellow_y[27].CLK
moving_clk => yellow_y[28].CLK
moving_clk => yellow_y[29].CLK
moving_clk => yellow_y[30].CLK
moving_clk => blue_en.CLK
moving_clk => blue_y[0].CLK
moving_clk => blue_y[1].CLK
moving_clk => blue_y[2].CLK
moving_clk => blue_y[3].CLK
moving_clk => blue_y[4].CLK
moving_clk => blue_y[5].CLK
moving_clk => blue_y[6].CLK
moving_clk => blue_y[7].CLK
moving_clk => blue_y[8].CLK
moving_clk => blue_y[9].CLK
moving_clk => blue_y[10].CLK
moving_clk => blue_y[11].CLK
moving_clk => blue_y[12].CLK
moving_clk => blue_y[13].CLK
moving_clk => blue_y[14].CLK
moving_clk => blue_y[15].CLK
moving_clk => blue_y[16].CLK
moving_clk => blue_y[17].CLK
moving_clk => blue_y[18].CLK
moving_clk => blue_y[19].CLK
moving_clk => blue_y[20].CLK
moving_clk => blue_y[21].CLK
moving_clk => blue_y[22].CLK
moving_clk => blue_y[23].CLK
moving_clk => blue_y[24].CLK
moving_clk => blue_y[25].CLK
moving_clk => blue_y[26].CLK
moving_clk => blue_y[27].CLK
moving_clk => blue_y[28].CLK
moving_clk => blue_y[29].CLK
moving_clk => blue_y[30].CLK
moving_clk => green_en.CLK
moving_clk => green_y[0].CLK
moving_clk => green_y[1].CLK
moving_clk => green_y[2].CLK
moving_clk => green_y[3].CLK
moving_clk => green_y[4].CLK
moving_clk => green_y[5].CLK
moving_clk => green_y[6].CLK
moving_clk => green_y[7].CLK
moving_clk => green_y[8].CLK
moving_clk => green_y[9].CLK
moving_clk => green_y[10].CLK
moving_clk => green_y[11].CLK
moving_clk => green_y[12].CLK
moving_clk => green_y[13].CLK
moving_clk => green_y[14].CLK
moving_clk => green_y[15].CLK
moving_clk => green_y[16].CLK
moving_clk => green_y[17].CLK
moving_clk => green_y[18].CLK
moving_clk => green_y[19].CLK
moving_clk => green_y[20].CLK
moving_clk => green_y[21].CLK
moving_clk => green_y[22].CLK
moving_clk => green_y[23].CLK
moving_clk => green_y[24].CLK
moving_clk => green_y[25].CLK
moving_clk => green_y[26].CLK
moving_clk => green_y[27].CLK
moving_clk => green_y[28].CLK
moving_clk => green_y[29].CLK
moving_clk => green_y[30].CLK
moving_clk => red_en.CLK
moving_clk => red_y[0].CLK
moving_clk => red_y[1].CLK
moving_clk => red_y[2].CLK
moving_clk => red_y[3].CLK
moving_clk => red_y[4].CLK
moving_clk => red_y[5].CLK
moving_clk => red_y[6].CLK
moving_clk => red_y[7].CLK
moving_clk => red_y[8].CLK
moving_clk => red_y[9].CLK
moving_clk => red_y[10].CLK
moving_clk => red_y[11].CLK
moving_clk => red_y[12].CLK
moving_clk => red_y[13].CLK
moving_clk => red_y[14].CLK
moving_clk => red_y[15].CLK
moving_clk => red_y[16].CLK
moving_clk => red_y[17].CLK
moving_clk => red_y[18].CLK
moving_clk => red_y[19].CLK
moving_clk => red_y[20].CLK
moving_clk => red_y[21].CLK
moving_clk => red_y[22].CLK
moving_clk => red_y[23].CLK
moving_clk => red_y[24].CLK
moving_clk => red_y[25].CLK
moving_clk => red_y[26].CLK
moving_clk => red_y[27].CLK
moving_clk => red_y[28].CLK
moving_clk => red_y[29].CLK
moving_clk => red_y[30].CLK
moving_clk => speed_lock.CLK
moving_clk => stat_mov_spd[0].CLK
moving_clk => stat_mov_spd[1].CLK
moving_clk => stat_mov_spd[2].CLK
moving_clk => stat_mov_spd[3].CLK
moving_clk => stat_mov_spd[4].CLK
moving_clk => stat_mov_spd[5].CLK
moving_clk => stat_mov_spd[6].CLK
moving_clk => stat_mov_spd[7].CLK
moving_clk => stat_mov_spd[8].CLK
moving_clk => stat_mov_spd[9].CLK
moving_clk => stat_mov_spd[10].CLK
moving_clk => stat_mov_spd[11].CLK
moving_clk => stat_mov_spd[12].CLK
moving_clk => stat_mov_spd[13].CLK
moving_clk => stat_mov_spd[14].CLK
moving_clk => stat_mov_spd[15].CLK
moving_clk => stat_mov_spd[16].CLK
moving_clk => stat_mov_spd[17].CLK
moving_clk => stat_mov_spd[18].CLK
moving_clk => stat_mov_spd[19].CLK
moving_clk => stat_mov_spd[20].CLK
moving_clk => stat_mov_spd[21].CLK
moving_clk => stat_mov_spd[22].CLK
moving_clk => stat_mov_spd[23].CLK
moving_clk => stat_mov_spd[24].CLK
moving_clk => stat_mov_spd[25].CLK
moving_clk => stat_mov_spd[26].CLK
moving_clk => stat_mov_spd[27].CLK
moving_clk => stat_mov_spd[28].CLK
moving_clk => stat_mov_spd[29].CLK
moving_clk => stat_mov_spd[30].CLK
rand_clk => random_num_gen:rand_u1.clk
red[0] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[1] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[2] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[3] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[4] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[5] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[6] <= red.DB_MAX_OUTPUT_PORT_TYPE
red[7] <= red.DB_MAX_OUTPUT_PORT_TYPE
green[0] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[1] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[2] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[3] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[4] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[5] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[6] <= green.DB_MAX_OUTPUT_PORT_TYPE
green[7] <= green.DB_MAX_OUTPUT_PORT_TYPE
blue[0] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[1] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[2] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[3] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[4] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[5] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[6] <= blue.DB_MAX_OUTPUT_PORT_TYPE
blue[7] <= blue.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= score_temp[0].DB_MAX_OUTPUT_PORT_TYPE
score[1] <= score_temp[1].DB_MAX_OUTPUT_PORT_TYPE
score[2] <= score_temp[2].DB_MAX_OUTPUT_PORT_TYPE
score[3] <= score_temp[3].DB_MAX_OUTPUT_PORT_TYPE
score[4] <= score_temp[4].DB_MAX_OUTPUT_PORT_TYPE
score[5] <= score_temp[5].DB_MAX_OUTPUT_PORT_TYPE
score[6] <= score_temp[6].DB_MAX_OUTPUT_PORT_TYPE
score[7] <= score_temp[7].DB_MAX_OUTPUT_PORT_TYPE
score[8] <= score_temp[8].DB_MAX_OUTPUT_PORT_TYPE
score[9] <= score_temp[9].DB_MAX_OUTPUT_PORT_TYPE
score[10] <= score_temp[10].DB_MAX_OUTPUT_PORT_TYPE
score[11] <= score_temp[11].DB_MAX_OUTPUT_PORT_TYPE
score[12] <= score_temp[12].DB_MAX_OUTPUT_PORT_TYPE
score[13] <= score_temp[13].DB_MAX_OUTPUT_PORT_TYPE
score[14] <= score_temp[14].DB_MAX_OUTPUT_PORT_TYPE
score[15] <= score_temp[15].DB_MAX_OUTPUT_PORT_TYPE
score[16] <= score_temp[16].DB_MAX_OUTPUT_PORT_TYPE
score[17] <= score_temp[17].DB_MAX_OUTPUT_PORT_TYPE
score[18] <= score_temp[18].DB_MAX_OUTPUT_PORT_TYPE
score[19] <= score_temp[19].DB_MAX_OUTPUT_PORT_TYPE
score[20] <= score_temp[20].DB_MAX_OUTPUT_PORT_TYPE
score[21] <= score_temp[21].DB_MAX_OUTPUT_PORT_TYPE
score[22] <= score_temp[22].DB_MAX_OUTPUT_PORT_TYPE
score[23] <= score_temp[23].DB_MAX_OUTPUT_PORT_TYPE
score[24] <= score_temp[24].DB_MAX_OUTPUT_PORT_TYPE
score[25] <= score_temp[25].DB_MAX_OUTPUT_PORT_TYPE
score[26] <= score_temp[26].DB_MAX_OUTPUT_PORT_TYPE
score[27] <= score_temp[27].DB_MAX_OUTPUT_PORT_TYPE
score[28] <= score_temp[28].DB_MAX_OUTPUT_PORT_TYPE
score[29] <= score_temp[29].DB_MAX_OUTPUT_PORT_TYPE
score[30] <= score_temp[30].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= <GND>
LEDR[1] <= red_click.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= red_lock.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>


|vga_test|PIXEL_GEN:image_gen|random_num_gen:rand_u1
seed[0] => rand_num[0]~reg0.ADATA
seed[1] => rand_num[1]~reg0.ADATA
seed[2] => rand_num[2]~reg0.ADATA
seed[3] => rand_num[3]~reg0.ADATA
seed[4] => rand_num[4]~reg0.ADATA
seed[5] => rand_num[5]~reg0.ADATA
seed[6] => rand_num[6]~reg0.ADATA
seed[7] => rand_num[7]~reg0.ADATA
seed[8] => rand_num[8]~reg0.ADATA
seed[9] => rand_num[9]~reg0.ADATA
seed[10] => rand_num[10]~reg0.ADATA
seed[11] => rand_num[11]~reg0.ADATA
seed[12] => rand_num[12]~reg0.ADATA
seed[13] => rand_num[13]~reg0.ADATA
seed[14] => rand_num[14]~reg0.ADATA
seed[15] => rand_num[15]~reg0.ADATA
seed[16] => rand_num[16]~reg0.ADATA
seed[17] => rand_num[17]~reg0.ADATA
seed[18] => rand_num[18]~reg0.ADATA
seed[19] => rand_num[19]~reg0.ADATA
seed[20] => rand_num[20]~reg0.ADATA
seed[21] => rand_num[21]~reg0.ADATA
seed[22] => rand_num[22]~reg0.ADATA
seed[23] => rand_num[23]~reg0.ADATA
seed[24] => rand_num[24]~reg0.ADATA
seed[25] => rand_num[25]~reg0.ADATA
seed[26] => rand_num[26]~reg0.ADATA
seed[27] => rand_num[27]~reg0.ADATA
seed[28] => rand_num[28]~reg0.ADATA
seed[29] => rand_num[29]~reg0.ADATA
seed[30] => rand_num[30]~reg0.ADATA
seed[31] => rand_num[31]~reg0.ADATA
clk => rand_num[0]~reg0.CLK
clk => rand_num[1]~reg0.CLK
clk => rand_num[2]~reg0.CLK
clk => rand_num[3]~reg0.CLK
clk => rand_num[4]~reg0.CLK
clk => rand_num[5]~reg0.CLK
clk => rand_num[6]~reg0.CLK
clk => rand_num[7]~reg0.CLK
clk => rand_num[8]~reg0.CLK
clk => rand_num[9]~reg0.CLK
clk => rand_num[10]~reg0.CLK
clk => rand_num[11]~reg0.CLK
clk => rand_num[12]~reg0.CLK
clk => rand_num[13]~reg0.CLK
clk => rand_num[14]~reg0.CLK
clk => rand_num[15]~reg0.CLK
clk => rand_num[16]~reg0.CLK
clk => rand_num[17]~reg0.CLK
clk => rand_num[18]~reg0.CLK
clk => rand_num[19]~reg0.CLK
clk => rand_num[20]~reg0.CLK
clk => rand_num[21]~reg0.CLK
clk => rand_num[22]~reg0.CLK
clk => rand_num[23]~reg0.CLK
clk => rand_num[24]~reg0.CLK
clk => rand_num[25]~reg0.CLK
clk => rand_num[26]~reg0.CLK
clk => rand_num[27]~reg0.CLK
clk => rand_num[28]~reg0.CLK
clk => rand_num[29]~reg0.CLK
clk => rand_num[30]~reg0.CLK
clk => rand_num[31]~reg0.CLK
clrn => rand_num[31].IN0
ld_sh => rand_num[0]~reg0.ALOAD
ld_sh => rand_num[1]~reg0.ALOAD
ld_sh => rand_num[2]~reg0.ALOAD
ld_sh => rand_num[3]~reg0.ALOAD
ld_sh => rand_num[4]~reg0.ALOAD
ld_sh => rand_num[5]~reg0.ALOAD
ld_sh => rand_num[6]~reg0.ALOAD
ld_sh => rand_num[7]~reg0.ALOAD
ld_sh => rand_num[8]~reg0.ALOAD
ld_sh => rand_num[9]~reg0.ALOAD
ld_sh => rand_num[10]~reg0.ALOAD
ld_sh => rand_num[11]~reg0.ALOAD
ld_sh => rand_num[12]~reg0.ALOAD
ld_sh => rand_num[13]~reg0.ALOAD
ld_sh => rand_num[14]~reg0.ALOAD
ld_sh => rand_num[15]~reg0.ALOAD
ld_sh => rand_num[16]~reg0.ALOAD
ld_sh => rand_num[17]~reg0.ALOAD
ld_sh => rand_num[18]~reg0.ALOAD
ld_sh => rand_num[19]~reg0.ALOAD
ld_sh => rand_num[20]~reg0.ALOAD
ld_sh => rand_num[21]~reg0.ALOAD
ld_sh => rand_num[22]~reg0.ALOAD
ld_sh => rand_num[23]~reg0.ALOAD
ld_sh => rand_num[24]~reg0.ALOAD
ld_sh => rand_num[25]~reg0.ALOAD
ld_sh => rand_num[26]~reg0.ALOAD
ld_sh => rand_num[27]~reg0.ALOAD
ld_sh => rand_num[28]~reg0.ALOAD
ld_sh => rand_num[29]~reg0.ALOAD
ld_sh => rand_num[30]~reg0.ALOAD
ld_sh => rand_num[31]~reg0.ALOAD
ld_sh => rand_num[31].IN1
rand_num[0] <> rand_num[0]~reg0
rand_num[1] <> rand_num[1]~reg0
rand_num[2] <> rand_num[2]~reg0
rand_num[3] <> rand_num[3]~reg0
rand_num[4] <> rand_num[4]~reg0
rand_num[5] <> rand_num[5]~reg0
rand_num[6] <> rand_num[6]~reg0
rand_num[7] <> rand_num[7]~reg0
rand_num[8] <> rand_num[8]~reg0
rand_num[9] <> rand_num[9]~reg0
rand_num[10] <> rand_num[10]~reg0
rand_num[11] <> rand_num[11]~reg0
rand_num[12] <> rand_num[12]~reg0
rand_num[13] <> rand_num[13]~reg0
rand_num[14] <> rand_num[14]~reg0
rand_num[15] <> rand_num[15]~reg0
rand_num[16] <> rand_num[16]~reg0
rand_num[17] <> rand_num[17]~reg0
rand_num[18] <> rand_num[18]~reg0
rand_num[19] <> rand_num[19]~reg0
rand_num[20] <> rand_num[20]~reg0
rand_num[21] <> rand_num[21]~reg0
rand_num[22] <> rand_num[22]~reg0
rand_num[23] <> rand_num[23]~reg0
rand_num[24] <> rand_num[24]~reg0
rand_num[25] <> rand_num[25]~reg0
rand_num[26] <> rand_num[26]~reg0
rand_num[27] <> rand_num[27]~reg0
rand_num[28] <> rand_num[28]~reg0
rand_num[29] <> rand_num[29]~reg0
rand_num[30] <> rand_num[30]~reg0
rand_num[31] <> rand_num[31]~reg0


|vga_test|bcd_7seg:BCD_U3
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
dcba[0] => Equal0.IN3
dcba[0] => Equal1.IN0
dcba[0] => Equal2.IN3
dcba[0] => Equal3.IN1
dcba[0] => Equal4.IN3
dcba[0] => Equal5.IN1
dcba[0] => Equal6.IN3
dcba[0] => Equal7.IN2
dcba[0] => Equal8.IN3
dcba[0] => Equal9.IN1
dcba[0] => Equal10.IN3
dcba[0] => Equal11.IN2
dcba[0] => Equal12.IN3
dcba[0] => Equal13.IN2
dcba[0] => Equal14.IN3
dcba[0] => Equal15.IN3
dcba[1] => Equal0.IN2
dcba[1] => Equal1.IN3
dcba[1] => Equal2.IN0
dcba[1] => Equal3.IN0
dcba[1] => Equal4.IN2
dcba[1] => Equal5.IN3
dcba[1] => Equal6.IN1
dcba[1] => Equal7.IN1
dcba[1] => Equal8.IN2
dcba[1] => Equal9.IN3
dcba[1] => Equal10.IN1
dcba[1] => Equal11.IN1
dcba[1] => Equal12.IN2
dcba[1] => Equal13.IN3
dcba[1] => Equal14.IN2
dcba[1] => Equal15.IN2
dcba[2] => Equal0.IN1
dcba[2] => Equal1.IN2
dcba[2] => Equal2.IN2
dcba[2] => Equal3.IN3
dcba[2] => Equal4.IN0
dcba[2] => Equal5.IN0
dcba[2] => Equal6.IN0
dcba[2] => Equal7.IN0
dcba[2] => Equal8.IN1
dcba[2] => Equal9.IN2
dcba[2] => Equal10.IN2
dcba[2] => Equal11.IN3
dcba[2] => Equal12.IN1
dcba[2] => Equal13.IN1
dcba[2] => Equal14.IN1
dcba[2] => Equal15.IN1
dcba[3] => Equal0.IN0
dcba[3] => Equal1.IN1
dcba[3] => Equal2.IN1
dcba[3] => Equal3.IN2
dcba[3] => Equal4.IN1
dcba[3] => Equal5.IN2
dcba[3] => Equal6.IN2
dcba[3] => Equal7.IN3
dcba[3] => Equal8.IN0
dcba[3] => Equal9.IN0
dcba[3] => Equal10.IN0
dcba[3] => Equal11.IN0
dcba[3] => Equal12.IN0
dcba[3] => Equal13.IN0
dcba[3] => Equal14.IN0
dcba[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|vga_test|bcd_7seg:BCD_U2
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
dcba[0] => Equal0.IN3
dcba[0] => Equal1.IN0
dcba[0] => Equal2.IN3
dcba[0] => Equal3.IN1
dcba[0] => Equal4.IN3
dcba[0] => Equal5.IN1
dcba[0] => Equal6.IN3
dcba[0] => Equal7.IN2
dcba[0] => Equal8.IN3
dcba[0] => Equal9.IN1
dcba[0] => Equal10.IN3
dcba[0] => Equal11.IN2
dcba[0] => Equal12.IN3
dcba[0] => Equal13.IN2
dcba[0] => Equal14.IN3
dcba[0] => Equal15.IN3
dcba[1] => Equal0.IN2
dcba[1] => Equal1.IN3
dcba[1] => Equal2.IN0
dcba[1] => Equal3.IN0
dcba[1] => Equal4.IN2
dcba[1] => Equal5.IN3
dcba[1] => Equal6.IN1
dcba[1] => Equal7.IN1
dcba[1] => Equal8.IN2
dcba[1] => Equal9.IN3
dcba[1] => Equal10.IN1
dcba[1] => Equal11.IN1
dcba[1] => Equal12.IN2
dcba[1] => Equal13.IN3
dcba[1] => Equal14.IN2
dcba[1] => Equal15.IN2
dcba[2] => Equal0.IN1
dcba[2] => Equal1.IN2
dcba[2] => Equal2.IN2
dcba[2] => Equal3.IN3
dcba[2] => Equal4.IN0
dcba[2] => Equal5.IN0
dcba[2] => Equal6.IN0
dcba[2] => Equal7.IN0
dcba[2] => Equal8.IN1
dcba[2] => Equal9.IN2
dcba[2] => Equal10.IN2
dcba[2] => Equal11.IN3
dcba[2] => Equal12.IN1
dcba[2] => Equal13.IN1
dcba[2] => Equal14.IN1
dcba[2] => Equal15.IN1
dcba[3] => Equal0.IN0
dcba[3] => Equal1.IN1
dcba[3] => Equal2.IN1
dcba[3] => Equal3.IN2
dcba[3] => Equal4.IN1
dcba[3] => Equal5.IN2
dcba[3] => Equal6.IN2
dcba[3] => Equal7.IN3
dcba[3] => Equal8.IN0
dcba[3] => Equal9.IN0
dcba[3] => Equal10.IN0
dcba[3] => Equal11.IN0
dcba[3] => Equal12.IN0
dcba[3] => Equal13.IN0
dcba[3] => Equal14.IN0
dcba[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|vga_test|bcd_7seg:BCD_U1
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
dcba[0] => Equal0.IN3
dcba[0] => Equal1.IN0
dcba[0] => Equal2.IN3
dcba[0] => Equal3.IN1
dcba[0] => Equal4.IN3
dcba[0] => Equal5.IN1
dcba[0] => Equal6.IN3
dcba[0] => Equal7.IN2
dcba[0] => Equal8.IN3
dcba[0] => Equal9.IN1
dcba[0] => Equal10.IN3
dcba[0] => Equal11.IN2
dcba[0] => Equal12.IN3
dcba[0] => Equal13.IN2
dcba[0] => Equal14.IN3
dcba[0] => Equal15.IN3
dcba[1] => Equal0.IN2
dcba[1] => Equal1.IN3
dcba[1] => Equal2.IN0
dcba[1] => Equal3.IN0
dcba[1] => Equal4.IN2
dcba[1] => Equal5.IN3
dcba[1] => Equal6.IN1
dcba[1] => Equal7.IN1
dcba[1] => Equal8.IN2
dcba[1] => Equal9.IN3
dcba[1] => Equal10.IN1
dcba[1] => Equal11.IN1
dcba[1] => Equal12.IN2
dcba[1] => Equal13.IN3
dcba[1] => Equal14.IN2
dcba[1] => Equal15.IN2
dcba[2] => Equal0.IN1
dcba[2] => Equal1.IN2
dcba[2] => Equal2.IN2
dcba[2] => Equal3.IN3
dcba[2] => Equal4.IN0
dcba[2] => Equal5.IN0
dcba[2] => Equal6.IN0
dcba[2] => Equal7.IN0
dcba[2] => Equal8.IN1
dcba[2] => Equal9.IN2
dcba[2] => Equal10.IN2
dcba[2] => Equal11.IN3
dcba[2] => Equal12.IN1
dcba[2] => Equal13.IN1
dcba[2] => Equal14.IN1
dcba[2] => Equal15.IN1
dcba[3] => Equal0.IN0
dcba[3] => Equal1.IN1
dcba[3] => Equal2.IN1
dcba[3] => Equal3.IN2
dcba[3] => Equal4.IN1
dcba[3] => Equal5.IN2
dcba[3] => Equal6.IN2
dcba[3] => Equal7.IN3
dcba[3] => Equal8.IN0
dcba[3] => Equal9.IN0
dcba[3] => Equal10.IN0
dcba[3] => Equal11.IN0
dcba[3] => Equal12.IN0
dcba[3] => Equal13.IN0
dcba[3] => Equal14.IN0
dcba[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|vga_test|bcd_7seg:BCD_U0
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
bi_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
lt_bar => seg.OUTPUTSELECT
dcba[0] => Equal0.IN3
dcba[0] => Equal1.IN0
dcba[0] => Equal2.IN3
dcba[0] => Equal3.IN1
dcba[0] => Equal4.IN3
dcba[0] => Equal5.IN1
dcba[0] => Equal6.IN3
dcba[0] => Equal7.IN2
dcba[0] => Equal8.IN3
dcba[0] => Equal9.IN1
dcba[0] => Equal10.IN3
dcba[0] => Equal11.IN2
dcba[0] => Equal12.IN3
dcba[0] => Equal13.IN2
dcba[0] => Equal14.IN3
dcba[0] => Equal15.IN3
dcba[1] => Equal0.IN2
dcba[1] => Equal1.IN3
dcba[1] => Equal2.IN0
dcba[1] => Equal3.IN0
dcba[1] => Equal4.IN2
dcba[1] => Equal5.IN3
dcba[1] => Equal6.IN1
dcba[1] => Equal7.IN1
dcba[1] => Equal8.IN2
dcba[1] => Equal9.IN3
dcba[1] => Equal10.IN1
dcba[1] => Equal11.IN1
dcba[1] => Equal12.IN2
dcba[1] => Equal13.IN3
dcba[1] => Equal14.IN2
dcba[1] => Equal15.IN2
dcba[2] => Equal0.IN1
dcba[2] => Equal1.IN2
dcba[2] => Equal2.IN2
dcba[2] => Equal3.IN3
dcba[2] => Equal4.IN0
dcba[2] => Equal5.IN0
dcba[2] => Equal6.IN0
dcba[2] => Equal7.IN0
dcba[2] => Equal8.IN1
dcba[2] => Equal9.IN2
dcba[2] => Equal10.IN2
dcba[2] => Equal11.IN3
dcba[2] => Equal12.IN1
dcba[2] => Equal13.IN1
dcba[2] => Equal14.IN1
dcba[2] => Equal15.IN1
dcba[3] => Equal0.IN0
dcba[3] => Equal1.IN1
dcba[3] => Equal2.IN1
dcba[3] => Equal3.IN2
dcba[3] => Equal4.IN1
dcba[3] => Equal5.IN2
dcba[3] => Equal6.IN2
dcba[3] => Equal7.IN3
dcba[3] => Equal8.IN0
dcba[3] => Equal9.IN0
dcba[3] => Equal10.IN0
dcba[3] => Equal11.IN0
dcba[3] => Equal12.IN0
dcba[3] => Equal13.IN0
dcba[3] => Equal14.IN0
dcba[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE


