
RTLS_UWB_ANCHOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aaac  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e4  0800abc0  0800abc0  0001abc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1a4  0800b1a4  00020264  2**0
                  CONTENTS
  4 .ARM          00000000  0800b1a4  0800b1a4  00020264  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b1a4  0800b1a4  00020264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b1a4  0800b1a4  0001b1a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b1a8  0800b1a8  0001b1a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000264  20000000  0800b1ac  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  20000268  0800b410  00020268  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200004f0  0800b410  000204f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ce1d  00000000  00000000  0002028d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002253  00000000  00000000  0002d0aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb8  00000000  00000000  0002f300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bc0  00000000  00000000  0002ffb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019486  00000000  00000000  00030b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000de36  00000000  00000000  00049ffe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088103  00000000  00000000  00057e34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dff37  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b60  00000000  00000000  000dff88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000268 	.word	0x20000268
 800012c:	00000000 	.word	0x00000000
 8000130:	0800aba4 	.word	0x0800aba4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000026c 	.word	0x2000026c
 800014c:	0800aba4 	.word	0x0800aba4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpun>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001118:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800111c:	d102      	bne.n	8001124 <__aeabi_fcmpun+0x14>
 800111e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001122:	d108      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001124:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001128:	d102      	bne.n	8001130 <__aeabi_fcmpun+0x20>
 800112a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800112e:	d102      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001130:	f04f 0000 	mov.w	r0, #0
 8001134:	4770      	bx	lr
 8001136:	f04f 0001 	mov.w	r0, #1
 800113a:	4770      	bx	lr

0800113c <__aeabi_f2iz>:
 800113c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001140:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001144:	d30f      	bcc.n	8001166 <__aeabi_f2iz+0x2a>
 8001146:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800114a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800114e:	d90d      	bls.n	800116c <__aeabi_f2iz+0x30>
 8001150:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001154:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001158:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800115c:	fa23 f002 	lsr.w	r0, r3, r2
 8001160:	bf18      	it	ne
 8001162:	4240      	negne	r0, r0
 8001164:	4770      	bx	lr
 8001166:	f04f 0000 	mov.w	r0, #0
 800116a:	4770      	bx	lr
 800116c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001170:	d101      	bne.n	8001176 <__aeabi_f2iz+0x3a>
 8001172:	0242      	lsls	r2, r0, #9
 8001174:	d105      	bne.n	8001182 <__aeabi_f2iz+0x46>
 8001176:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800117a:	bf08      	it	eq
 800117c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001180:	4770      	bx	lr
 8001182:	f04f 0000 	mov.w	r0, #0
 8001186:	4770      	bx	lr

08001188 <__aeabi_d2lz>:
 8001188:	b538      	push	{r3, r4, r5, lr}
 800118a:	4605      	mov	r5, r0
 800118c:	460c      	mov	r4, r1
 800118e:	2200      	movs	r2, #0
 8001190:	2300      	movs	r3, #0
 8001192:	4628      	mov	r0, r5
 8001194:	4621      	mov	r1, r4
 8001196:	f7ff fc11 	bl	80009bc <__aeabi_dcmplt>
 800119a:	b928      	cbnz	r0, 80011a8 <__aeabi_d2lz+0x20>
 800119c:	4628      	mov	r0, r5
 800119e:	4621      	mov	r1, r4
 80011a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011a4:	f000 b80a 	b.w	80011bc <__aeabi_d2ulz>
 80011a8:	4628      	mov	r0, r5
 80011aa:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80011ae:	f000 f805 	bl	80011bc <__aeabi_d2ulz>
 80011b2:	4240      	negs	r0, r0
 80011b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011b8:	bd38      	pop	{r3, r4, r5, pc}
 80011ba:	bf00      	nop

080011bc <__aeabi_d2ulz>:
 80011bc:	b5d0      	push	{r4, r6, r7, lr}
 80011be:	2200      	movs	r2, #0
 80011c0:	4b0b      	ldr	r3, [pc, #44]	; (80011f0 <__aeabi_d2ulz+0x34>)
 80011c2:	4606      	mov	r6, r0
 80011c4:	460f      	mov	r7, r1
 80011c6:	f7ff f987 	bl	80004d8 <__aeabi_dmul>
 80011ca:	f7ff fc5d 	bl	8000a88 <__aeabi_d2uiz>
 80011ce:	4604      	mov	r4, r0
 80011d0:	f7ff f908 	bl	80003e4 <__aeabi_ui2d>
 80011d4:	2200      	movs	r2, #0
 80011d6:	4b07      	ldr	r3, [pc, #28]	; (80011f4 <__aeabi_d2ulz+0x38>)
 80011d8:	f7ff f97e 	bl	80004d8 <__aeabi_dmul>
 80011dc:	4602      	mov	r2, r0
 80011de:	460b      	mov	r3, r1
 80011e0:	4630      	mov	r0, r6
 80011e2:	4639      	mov	r1, r7
 80011e4:	f7fe ffc0 	bl	8000168 <__aeabi_dsub>
 80011e8:	f7ff fc4e 	bl	8000a88 <__aeabi_d2uiz>
 80011ec:	4621      	mov	r1, r4
 80011ee:	bdd0      	pop	{r4, r6, r7, pc}
 80011f0:	3df00000 	.word	0x3df00000
 80011f4:	41f00000 	.word	0x41f00000

080011f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b088      	sub	sp, #32
 80011fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fe:	f107 0310 	add.w	r3, r7, #16
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800120c:	4b32      	ldr	r3, [pc, #200]	; (80012d8 <MX_GPIO_Init+0xe0>)
 800120e:	699b      	ldr	r3, [r3, #24]
 8001210:	4a31      	ldr	r2, [pc, #196]	; (80012d8 <MX_GPIO_Init+0xe0>)
 8001212:	f043 0320 	orr.w	r3, r3, #32
 8001216:	6193      	str	r3, [r2, #24]
 8001218:	4b2f      	ldr	r3, [pc, #188]	; (80012d8 <MX_GPIO_Init+0xe0>)
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	f003 0320 	and.w	r3, r3, #32
 8001220:	60fb      	str	r3, [r7, #12]
 8001222:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001224:	4b2c      	ldr	r3, [pc, #176]	; (80012d8 <MX_GPIO_Init+0xe0>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	4a2b      	ldr	r2, [pc, #172]	; (80012d8 <MX_GPIO_Init+0xe0>)
 800122a:	f043 0304 	orr.w	r3, r3, #4
 800122e:	6193      	str	r3, [r2, #24]
 8001230:	4b29      	ldr	r3, [pc, #164]	; (80012d8 <MX_GPIO_Init+0xe0>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	f003 0304 	and.w	r3, r3, #4
 8001238:	60bb      	str	r3, [r7, #8]
 800123a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123c:	4b26      	ldr	r3, [pc, #152]	; (80012d8 <MX_GPIO_Init+0xe0>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	4a25      	ldr	r2, [pc, #148]	; (80012d8 <MX_GPIO_Init+0xe0>)
 8001242:	f043 0308 	orr.w	r3, r3, #8
 8001246:	6193      	str	r3, [r2, #24]
 8001248:	4b23      	ldr	r3, [pc, #140]	; (80012d8 <MX_GPIO_Init+0xe0>)
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	f003 0308 	and.w	r3, r3, #8
 8001250:	607b      	str	r3, [r7, #4]
 8001252:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, WAKEUP_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 8001254:	2200      	movs	r2, #0
 8001256:	2112      	movs	r1, #18
 8001258:	4820      	ldr	r0, [pc, #128]	; (80012dc <MX_GPIO_Init+0xe4>)
 800125a:	f003 faf9 	bl	8004850 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RST_Pin|LED_ACT_Pin|LED_ERR_Pin|LED_SYS_Pin, GPIO_PIN_RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	213a      	movs	r1, #58	; 0x3a
 8001262:	481f      	ldr	r0, [pc, #124]	; (80012e0 <MX_GPIO_Init+0xe8>)
 8001264:	f003 faf4 	bl	8004850 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EXTON_Pin;
 8001268:	2301      	movs	r3, #1
 800126a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800126c:	2300      	movs	r3, #0
 800126e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(EXTON_GPIO_Port, &GPIO_InitStruct);
 8001274:	f107 0310 	add.w	r3, r7, #16
 8001278:	4619      	mov	r1, r3
 800127a:	4818      	ldr	r0, [pc, #96]	; (80012dc <MX_GPIO_Init+0xe4>)
 800127c:	f003 f964 	bl	8004548 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = WAKEUP_Pin|SPI1_CS_Pin;
 8001280:	2312      	movs	r3, #18
 8001282:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001284:	2301      	movs	r3, #1
 8001286:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128c:	2302      	movs	r3, #2
 800128e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001290:	f107 0310 	add.w	r3, r7, #16
 8001294:	4619      	mov	r1, r3
 8001296:	4811      	ldr	r0, [pc, #68]	; (80012dc <MX_GPIO_Init+0xe4>)
 8001298:	f003 f956 	bl	8004548 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_IRQ_Pin;
 800129c:	2301      	movs	r3, #1
 800129e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012a0:	2300      	movs	r3, #0
 80012a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI1_IRQ_GPIO_Port, &GPIO_InitStruct);
 80012a8:	f107 0310 	add.w	r3, r7, #16
 80012ac:	4619      	mov	r1, r3
 80012ae:	480c      	ldr	r0, [pc, #48]	; (80012e0 <MX_GPIO_Init+0xe8>)
 80012b0:	f003 f94a 	bl	8004548 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = RST_Pin|LED_ACT_Pin|LED_ERR_Pin|LED_SYS_Pin;
 80012b4:	233a      	movs	r3, #58	; 0x3a
 80012b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b8:	2301      	movs	r3, #1
 80012ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c0:	2302      	movs	r3, #2
 80012c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c4:	f107 0310 	add.w	r3, r7, #16
 80012c8:	4619      	mov	r1, r3
 80012ca:	4805      	ldr	r0, [pc, #20]	; (80012e0 <MX_GPIO_Init+0xe8>)
 80012cc:	f003 f93c 	bl	8004548 <HAL_GPIO_Init>

}
 80012d0:	bf00      	nop
 80012d2:	3720      	adds	r7, #32
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	40021000 	.word	0x40021000
 80012dc:	40010800 	.word	0x40010800
 80012e0:	40010c00 	.word	0x40010c00

080012e4 <dwInteruptHandler>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void dwInteruptHandler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  dwReadSystemEventStatusRegister(&device);
 80012e8:	481e      	ldr	r0, [pc, #120]	; (8001364 <dwInteruptHandler+0x80>)
 80012ea:	f000 ffb0 	bl	800224e <dwReadSystemEventStatusRegister>
  if (dwIsTransmitDone(&device))
 80012ee:	481d      	ldr	r0, [pc, #116]	; (8001364 <dwInteruptHandler+0x80>)
 80012f0:	f001 fe88 	bl	8003004 <dwIsTransmitDone>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d005      	beq.n	8001306 <dwInteruptHandler+0x22>
  {
    dwClearTransmitStatus(&device);
 80012fa:	481a      	ldr	r0, [pc, #104]	; (8001364 <dwInteruptHandler+0x80>)
 80012fc:	f001 ff54 	bl	80031a8 <dwClearTransmitStatus>
    sentAck = true;
 8001300:	4b19      	ldr	r3, [pc, #100]	; (8001368 <dwInteruptHandler+0x84>)
 8001302:	2201      	movs	r2, #1
 8001304:	701a      	strb	r2, [r3, #0]
  }
  if (dwIsReceiveDone(&device))
 8001306:	4817      	ldr	r0, [pc, #92]	; (8001364 <dwInteruptHandler+0x80>)
 8001308:	f001 fe9c 	bl	8003044 <dwIsReceiveDone>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d005      	beq.n	800131e <dwInteruptHandler+0x3a>
  {
    dwClearReceiveStatus(&device);
 8001312:	4814      	ldr	r0, [pc, #80]	; (8001364 <dwInteruptHandler+0x80>)
 8001314:	f001 ff36 	bl	8003184 <dwClearReceiveStatus>
    recievedAck = true;
 8001318:	4b14      	ldr	r3, [pc, #80]	; (800136c <dwInteruptHandler+0x88>)
 800131a:	2201      	movs	r2, #1
 800131c:	701a      	strb	r2, [r3, #0]
  }
  if (dwIsReceiveTimestampAvailable(&device))
 800131e:	4811      	ldr	r0, [pc, #68]	; (8001364 <dwInteruptHandler+0x80>)
 8001320:	f001 fe80 	bl	8003024 <dwIsReceiveTimestampAvailable>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d002      	beq.n	8001330 <dwInteruptHandler+0x4c>
  {
    dwClearReceiveTimestampAvailableStatus(&device);
 800132a:	480e      	ldr	r0, [pc, #56]	; (8001364 <dwInteruptHandler+0x80>)
 800132c:	f001 ff0e 	bl	800314c <dwClearReceiveTimestampAvailableStatus>
  }
  if (dwIsReceiveFailed(&device))
 8001330:	480c      	ldr	r0, [pc, #48]	; (8001364 <dwInteruptHandler+0x80>)
 8001332:	f001 fea5 	bl	8003080 <dwIsReceiveFailed>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d005      	beq.n	8001348 <dwInteruptHandler+0x64>
  {
    dwClearReceiveStatus(&device);
 800133c:	4809      	ldr	r0, [pc, #36]	; (8001364 <dwInteruptHandler+0x80>)
 800133e:	f001 ff21 	bl	8003184 <dwClearReceiveStatus>
    dwRxSoftReset(&device);
 8001342:	4808      	ldr	r0, [pc, #32]	; (8001364 <dwInteruptHandler+0x80>)
 8001344:	f000 ff34 	bl	80021b0 <dwRxSoftReset>
  }
  if (dwIsReceiveTimeout(&device))
 8001348:	4806      	ldr	r0, [pc, #24]	; (8001364 <dwInteruptHandler+0x80>)
 800134a:	f001 feef 	bl	800312c <dwIsReceiveTimeout>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d005      	beq.n	8001360 <dwInteruptHandler+0x7c>
  {
    dwClearReceiveStatus(&device);
 8001354:	4803      	ldr	r0, [pc, #12]	; (8001364 <dwInteruptHandler+0x80>)
 8001356:	f001 ff15 	bl	8003184 <dwClearReceiveStatus>
    dwRxSoftReset(&device);
 800135a:	4802      	ldr	r0, [pc, #8]	; (8001364 <dwInteruptHandler+0x80>)
 800135c:	f000 ff28 	bl	80021b0 <dwRxSoftReset>
  }
}
 8001360:	bf00      	nop
 8001362:	bd80      	pop	{r7, pc}
 8001364:	20000008 	.word	0x20000008
 8001368:	200003b5 	.word	0x200003b5
 800136c:	200003b6 	.word	0x200003b6

08001370 <log_data>:
void log_data(char *string)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)string, strlen(string), 1000);
 8001378:	6878      	ldr	r0, [r7, #4]
 800137a:	f7fe fee9 	bl	8000150 <strlen>
 800137e:	4603      	mov	r3, r0
 8001380:	b29a      	uxth	r2, r3
 8001382:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001386:	6879      	ldr	r1, [r7, #4]
 8001388:	4803      	ldr	r0, [pc, #12]	; (8001398 <log_data+0x28>)
 800138a:	f004 fc61 	bl	8005c50 <HAL_UART_Transmit>
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000414 	.word	0x20000414

0800139c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 800139c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013a0:	b086      	sub	sp, #24
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013a4:	f002 ff66 	bl	8004274 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013a8:	f000 fa10 	bl	80017cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013ac:	f7ff ff24 	bl	80011f8 <MX_GPIO_Init>
  MX_SPI1_Init();
 80013b0:	f000 fa56 	bl	8001860 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80013b4:	f000 fbf4 	bl	8001ba0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  log_data("[ANCHOR START]\r\n");
 80013b8:	4897      	ldr	r0, [pc, #604]	; (8001618 <main+0x27c>)
 80013ba:	f7ff ffd9 	bl	8001370 <log_data>
  MAC80215_PACKET_INIT(txPacket, MAC802154_TYPE_DATA);
 80013be:	4a97      	ldr	r2, [pc, #604]	; (800161c <main+0x280>)
 80013c0:	7813      	ldrb	r3, [r2, #0]
 80013c2:	2101      	movs	r1, #1
 80013c4:	f361 0302 	bfi	r3, r1, #0, #3
 80013c8:	7013      	strb	r3, [r2, #0]
 80013ca:	4a94      	ldr	r2, [pc, #592]	; (800161c <main+0x280>)
 80013cc:	7813      	ldrb	r3, [r2, #0]
 80013ce:	f36f 03c3 	bfc	r3, #3, #1
 80013d2:	7013      	strb	r3, [r2, #0]
 80013d4:	4a91      	ldr	r2, [pc, #580]	; (800161c <main+0x280>)
 80013d6:	7813      	ldrb	r3, [r2, #0]
 80013d8:	f36f 1304 	bfc	r3, #4, #1
 80013dc:	7013      	strb	r3, [r2, #0]
 80013de:	4a8f      	ldr	r2, [pc, #572]	; (800161c <main+0x280>)
 80013e0:	7813      	ldrb	r3, [r2, #0]
 80013e2:	f36f 1345 	bfc	r3, #5, #1
 80013e6:	7013      	strb	r3, [r2, #0]
 80013e8:	4a8c      	ldr	r2, [pc, #560]	; (800161c <main+0x280>)
 80013ea:	7813      	ldrb	r3, [r2, #0]
 80013ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013f0:	7013      	strb	r3, [r2, #0]
 80013f2:	4a8a      	ldr	r2, [pc, #552]	; (800161c <main+0x280>)
 80013f4:	7853      	ldrb	r3, [r2, #1]
 80013f6:	2102      	movs	r1, #2
 80013f8:	f361 0383 	bfi	r3, r1, #2, #2
 80013fc:	7053      	strb	r3, [r2, #1]
 80013fe:	4a87      	ldr	r2, [pc, #540]	; (800161c <main+0x280>)
 8001400:	7853      	ldrb	r3, [r2, #1]
 8001402:	2101      	movs	r1, #1
 8001404:	f361 1305 	bfi	r3, r1, #4, #2
 8001408:	7053      	strb	r3, [r2, #1]
 800140a:	4a84      	ldr	r2, [pc, #528]	; (800161c <main+0x280>)
 800140c:	7853      	ldrb	r3, [r2, #1]
 800140e:	2102      	movs	r1, #2
 8001410:	f361 1387 	bfi	r3, r1, #6, #2
 8001414:	7053      	strb	r3, [r2, #1]
 8001416:	4b81      	ldr	r3, [pc, #516]	; (800161c <main+0x280>)
 8001418:	2200      	movs	r2, #0
 800141a:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 800141e:	70da      	strb	r2, [r3, #3]
 8001420:	2200      	movs	r2, #0
 8001422:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 8001426:	711a      	strb	r2, [r3, #4]
  MAC80215_PACKET_INIT(rxPacket, MAC802154_TYPE_DATA);
 8001428:	4a7d      	ldr	r2, [pc, #500]	; (8001620 <main+0x284>)
 800142a:	7813      	ldrb	r3, [r2, #0]
 800142c:	2101      	movs	r1, #1
 800142e:	f361 0302 	bfi	r3, r1, #0, #3
 8001432:	7013      	strb	r3, [r2, #0]
 8001434:	4a7a      	ldr	r2, [pc, #488]	; (8001620 <main+0x284>)
 8001436:	7813      	ldrb	r3, [r2, #0]
 8001438:	f36f 03c3 	bfc	r3, #3, #1
 800143c:	7013      	strb	r3, [r2, #0]
 800143e:	4a78      	ldr	r2, [pc, #480]	; (8001620 <main+0x284>)
 8001440:	7813      	ldrb	r3, [r2, #0]
 8001442:	f36f 1304 	bfc	r3, #4, #1
 8001446:	7013      	strb	r3, [r2, #0]
 8001448:	4a75      	ldr	r2, [pc, #468]	; (8001620 <main+0x284>)
 800144a:	7813      	ldrb	r3, [r2, #0]
 800144c:	f36f 1345 	bfc	r3, #5, #1
 8001450:	7013      	strb	r3, [r2, #0]
 8001452:	4a73      	ldr	r2, [pc, #460]	; (8001620 <main+0x284>)
 8001454:	7813      	ldrb	r3, [r2, #0]
 8001456:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800145a:	7013      	strb	r3, [r2, #0]
 800145c:	4a70      	ldr	r2, [pc, #448]	; (8001620 <main+0x284>)
 800145e:	7853      	ldrb	r3, [r2, #1]
 8001460:	2102      	movs	r1, #2
 8001462:	f361 0383 	bfi	r3, r1, #2, #2
 8001466:	7053      	strb	r3, [r2, #1]
 8001468:	4a6d      	ldr	r2, [pc, #436]	; (8001620 <main+0x284>)
 800146a:	7853      	ldrb	r3, [r2, #1]
 800146c:	2101      	movs	r1, #1
 800146e:	f361 1305 	bfi	r3, r1, #4, #2
 8001472:	7053      	strb	r3, [r2, #1]
 8001474:	4a6a      	ldr	r2, [pc, #424]	; (8001620 <main+0x284>)
 8001476:	7853      	ldrb	r3, [r2, #1]
 8001478:	2102      	movs	r1, #2
 800147a:	f361 1387 	bfi	r3, r1, #6, #2
 800147e:	7053      	strb	r3, [r2, #1]
 8001480:	4b67      	ldr	r3, [pc, #412]	; (8001620 <main+0x284>)
 8001482:	2200      	movs	r2, #0
 8001484:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 8001488:	70da      	strb	r2, [r3, #3]
 800148a:	2200      	movs	r2, #0
 800148c:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 8001490:	711a      	strb	r2, [r3, #4]
  // init DW1000
  dwInit(&device);
 8001492:	4864      	ldr	r0, [pc, #400]	; (8001624 <main+0x288>)
 8001494:	f000 fce2 	bl	8001e5c <dwInit>
  if (dwConfigure(&device) == DW_ERROR_OK)
 8001498:	4862      	ldr	r0, [pc, #392]	; (8001624 <main+0x288>)
 800149a:	f000 fd01 	bl	8001ea0 <dwConfigure>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d10c      	bne.n	80014be <main+0x122>
  {
    dwEnableAllLeds(&device);
 80014a4:	485f      	ldr	r0, [pc, #380]	; (8001624 <main+0x288>)
 80014a6:	f000 fdce 	bl	8002046 <dwEnableAllLeds>
  {
    loge("[Configure failed]");
    while (1)
      ;
  }
  dwNewConfiguration(&device);
 80014aa:	485e      	ldr	r0, [pc, #376]	; (8001624 <main+0x288>)
 80014ac:	f001 f95e 	bl	800276c <dwNewConfiguration>
  dwSetDefaults(&device);
 80014b0:	485c      	ldr	r0, [pc, #368]	; (8001624 <main+0x288>)
 80014b2:	f001 fb54 	bl	8002b5e <dwSetDefaults>
  dwCommitConfiguration(&device);
 80014b6:	485b      	ldr	r0, [pc, #364]	; (8001624 <main+0x288>)
 80014b8:	f001 f972 	bl	80027a0 <dwCommitConfiguration>
 80014bc:	e008      	b.n	80014d0 <main+0x134>
    loge("[Configure failed]");
 80014be:	f002 ff31 	bl	8004324 <HAL_GetTick>
 80014c2:	4601      	mov	r1, r0
 80014c4:	23d5      	movs	r3, #213	; 0xd5
 80014c6:	4a58      	ldr	r2, [pc, #352]	; (8001628 <main+0x28c>)
 80014c8:	4858      	ldr	r0, [pc, #352]	; (800162c <main+0x290>)
 80014ca:	f005 fbff 	bl	8006ccc <iprintf>
    while (1)
 80014ce:	e7fe      	b.n	80014ce <main+0x132>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    dwInteruptHandler();
 80014d0:	f7ff ff08 	bl	80012e4 <dwInteruptHandler>
    // init receive range
    if (initAck)
 80014d4:	4b56      	ldr	r3, [pc, #344]	; (8001630 <main+0x294>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d00b      	beq.n	80014f6 <main+0x15a>
    {
      initAck = false;
 80014de:	4b54      	ldr	r3, [pc, #336]	; (8001630 <main+0x294>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	701a      	strb	r2, [r3, #0]
      dwNewReceive(&device);
 80014e4:	484f      	ldr	r0, [pc, #316]	; (8001624 <main+0x288>)
 80014e6:	f001 f897 	bl	8002618 <dwNewReceive>
      dwSetDefaults(&device);
 80014ea:	484e      	ldr	r0, [pc, #312]	; (8001624 <main+0x288>)
 80014ec:	f001 fb37 	bl	8002b5e <dwSetDefaults>
      dwStartReceive(&device);
 80014f0:	484c      	ldr	r0, [pc, #304]	; (8001624 <main+0x288>)
 80014f2:	f001 f8a9 	bl	8002648 <dwStartReceive>
    }

    if (recievedAck)
 80014f6:	4b4f      	ldr	r3, [pc, #316]	; (8001634 <main+0x298>)
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	f000 8103 	beq.w	8001708 <main+0x36c>
    {
      recievedAck = false;
 8001502:	4b4c      	ldr	r3, [pc, #304]	; (8001634 <main+0x298>)
 8001504:	2200      	movs	r2, #0
 8001506:	701a      	strb	r2, [r3, #0]
      log_data("RxCallback\r\n");
 8001508:	484b      	ldr	r0, [pc, #300]	; (8001638 <main+0x29c>)
 800150a:	f7ff ff31 	bl	8001370 <log_data>
      dwTimestamp_t arival;
      // check data length
      int datalength = dwGetDataLength(&device);
 800150e:	4845      	ldr	r0, [pc, #276]	; (8001624 <main+0x288>)
 8001510:	f001 fbb2 	bl	8002c78 <dwGetDataLength>
 8001514:	4603      	mov	r3, r0
 8001516:	617b      	str	r3, [r7, #20]
      if (datalength == 0)
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d101      	bne.n	8001522 <main+0x186>
      {
        return 0;
 800151e:	2300      	movs	r3, #0
 8001520:	e130      	b.n	8001784 <main+0x3e8>
      }
      memset(&rxPacket, 0, sizeof(rxPacket));
 8001522:	2289      	movs	r2, #137	; 0x89
 8001524:	2100      	movs	r1, #0
 8001526:	483e      	ldr	r0, [pc, #248]	; (8001620 <main+0x284>)
 8001528:	f004 fd5a 	bl	8005fe0 <memset>

      // get data from tag and out in rxPacket
      dwGetData(&device, (uint8_t *)&rxPacket, datalength);
 800152c:	697b      	ldr	r3, [r7, #20]
 800152e:	461a      	mov	r2, r3
 8001530:	493b      	ldr	r1, [pc, #236]	; (8001620 <main+0x284>)
 8001532:	483c      	ldr	r0, [pc, #240]	; (8001624 <main+0x288>)
 8001534:	f001 fbd8 	bl	8002ce8 <dwGetData>
      // check address of anchor due to tag send
      // correct return 0
      if (memcmp(rxPacket.destAddress, anchorAddress, 2))
 8001538:	2202      	movs	r2, #2
 800153a:	4940      	ldr	r1, [pc, #256]	; (800163c <main+0x2a0>)
 800153c:	4840      	ldr	r0, [pc, #256]	; (8001640 <main+0x2a4>)
 800153e:	f004 fd31 	bl	8005fa4 <memcmp>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d00a      	beq.n	800155e <main+0x1c2>
      {
        // wrong address and repeat receive
        dwNewReceive(&device);
 8001548:	4836      	ldr	r0, [pc, #216]	; (8001624 <main+0x288>)
 800154a:	f001 f865 	bl	8002618 <dwNewReceive>
        dwSetDefaults(&device);
 800154e:	4835      	ldr	r0, [pc, #212]	; (8001624 <main+0x288>)
 8001550:	f001 fb05 	bl	8002b5e <dwSetDefaults>
        dwStartReceive(&device);
 8001554:	4833      	ldr	r0, [pc, #204]	; (8001624 <main+0x288>)
 8001556:	f001 f877 	bl	8002648 <dwStartReceive>
        return 0;
 800155a:	2300      	movs	r3, #0
 800155c:	e112      	b.n	8001784 <main+0x3e8>
      }
      else
      {
        // oke address
        switch (rxPacket.payload[TYPE])
 800155e:	4b30      	ldr	r3, [pc, #192]	; (8001620 <main+0x284>)
 8001560:	7a5b      	ldrb	r3, [r3, #9]
 8001562:	2b01      	cmp	r3, #1
 8001564:	d002      	beq.n	800156c <main+0x1d0>
 8001566:	2b03      	cmp	r3, #3
 8001568:	d046      	beq.n	80015f8 <main+0x25c>
 800156a:	e0cd      	b.n	8001708 <main+0x36c>
        {
        case POLL:
          log_data("POLL\r\n");
 800156c:	4835      	ldr	r0, [pc, #212]	; (8001644 <main+0x2a8>)
 800156e:	f7ff feff 	bl	8001370 <log_data>
          if (rxPacket.payload[SEQ] != curr_seq) // 1
 8001572:	4b2b      	ldr	r3, [pc, #172]	; (8001620 <main+0x284>)
 8001574:	7a9a      	ldrb	r2, [r3, #10]
 8001576:	4b34      	ldr	r3, [pc, #208]	; (8001648 <main+0x2ac>)
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	429a      	cmp	r2, r3
 800157c:	d004      	beq.n	8001588 <main+0x1ec>
          {
            log_data("wrong sequence number\r\n");
 800157e:	4833      	ldr	r0, [pc, #204]	; (800164c <main+0x2b0>)
 8001580:	f7ff fef6 	bl	8001370 <log_data>
            return 0;
 8001584:	2300      	movs	r3, #0
 8001586:	e0fd      	b.n	8001784 <main+0x3e8>
          }
          dwGetReceiveTimestamp(&device, &arival);
 8001588:	f107 0308 	add.w	r3, r7, #8
 800158c:	4619      	mov	r1, r3
 800158e:	4825      	ldr	r0, [pc, #148]	; (8001624 <main+0x288>)
 8001590:	f001 fbd1 	bl	8002d36 <dwGetReceiveTimestamp>
          arival.timeFull -= ANTENNA_DELAY;
 8001594:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001598:	492d      	ldr	r1, [pc, #180]	; (8001650 <main+0x2b4>)
 800159a:	1854      	adds	r4, r2, r1
 800159c:	f143 35ff 	adc.w	r5, r3, #4294967295
 80015a0:	e9c7 4502 	strd	r4, r5, [r7, #8]
          poll_rx = arival;
 80015a4:	4b2b      	ldr	r3, [pc, #172]	; (8001654 <main+0x2b8>)
 80015a6:	461a      	mov	r2, r3
 80015a8:	f107 0308 	add.w	r3, r7, #8
 80015ac:	e893 0003 	ldmia.w	r3, {r0, r1}
 80015b0:	e882 0003 	stmia.w	r2, {r0, r1}

          txPacket.payload[TYPE] = ANSWER;
 80015b4:	4b19      	ldr	r3, [pc, #100]	; (800161c <main+0x280>)
 80015b6:	2202      	movs	r2, #2
 80015b8:	725a      	strb	r2, [r3, #9]
          txPacket.payload[SEQ] = rxPacket.payload[SEQ] + 1; // 2
 80015ba:	4b19      	ldr	r3, [pc, #100]	; (8001620 <main+0x284>)
 80015bc:	7a9b      	ldrb	r3, [r3, #10]
 80015be:	3301      	adds	r3, #1
 80015c0:	b2da      	uxtb	r2, r3
 80015c2:	4b16      	ldr	r3, [pc, #88]	; (800161c <main+0x280>)
 80015c4:	729a      	strb	r2, [r3, #10]
 80015c6:	4b24      	ldr	r3, [pc, #144]	; (8001658 <main+0x2bc>)
 80015c8:	881b      	ldrh	r3, [r3, #0]
          memcpy(txPacket.destAddress, tagBaseAddr, 2);
 80015ca:	4a14      	ldr	r2, [pc, #80]	; (800161c <main+0x280>)
 80015cc:	f8a2 3005 	strh.w	r3, [r2, #5]
 80015d0:	4b1a      	ldr	r3, [pc, #104]	; (800163c <main+0x2a0>)
 80015d2:	881b      	ldrh	r3, [r3, #0]
          memcpy(txPacket.sourceAddress, anchorAddress, 2);
 80015d4:	4a11      	ldr	r2, [pc, #68]	; (800161c <main+0x280>)
 80015d6:	f8a2 3007 	strh.w	r3, [r2, #7]
          dwNewTransmit(&device);
 80015da:	4812      	ldr	r0, [pc, #72]	; (8001624 <main+0x288>)
 80015dc:	f001 f860 	bl	80026a0 <dwNewTransmit>
          dwSetDefaults(&device);
 80015e0:	4810      	ldr	r0, [pc, #64]	; (8001624 <main+0x288>)
 80015e2:	f001 fabc 	bl	8002b5e <dwSetDefaults>
          dwSetData(&device, (uint8_t *)&txPacket, MAC802154_HEADER_LENGTH + 2);
 80015e6:	220b      	movs	r2, #11
 80015e8:	490c      	ldr	r1, [pc, #48]	; (800161c <main+0x280>)
 80015ea:	480e      	ldr	r0, [pc, #56]	; (8001624 <main+0x288>)
 80015ec:	f001 fb02 	bl	8002bf4 <dwSetData>
          dwStartTransmit(&device);
 80015f0:	480c      	ldr	r0, [pc, #48]	; (8001624 <main+0x288>)
 80015f2:	f001 f86d 	bl	80026d0 <dwStartTransmit>
          break;
 80015f6:	e087      	b.n	8001708 <main+0x36c>

        case FINAL:
          log_data("FINAL\r\n");
 80015f8:	4818      	ldr	r0, [pc, #96]	; (800165c <main+0x2c0>)
 80015fa:	f7ff feb9 	bl	8001370 <log_data>
          if (rxPacket.payload[SEQ] != curr_seq + 2) // 3
 80015fe:	4b08      	ldr	r3, [pc, #32]	; (8001620 <main+0x284>)
 8001600:	7a9b      	ldrb	r3, [r3, #10]
 8001602:	461a      	mov	r2, r3
 8001604:	4b10      	ldr	r3, [pc, #64]	; (8001648 <main+0x2ac>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	3302      	adds	r3, #2
 800160a:	429a      	cmp	r2, r3
 800160c:	d028      	beq.n	8001660 <main+0x2c4>
          {
            log_data("wrong sequence number\r\n");
 800160e:	480f      	ldr	r0, [pc, #60]	; (800164c <main+0x2b0>)
 8001610:	f7ff feae 	bl	8001370 <log_data>
            return 0;
 8001614:	2300      	movs	r3, #0
 8001616:	e0b5      	b.n	8001784 <main+0x3e8>
 8001618:	0800abc0 	.word	0x0800abc0
 800161c:	2000032c 	.word	0x2000032c
 8001620:	200002a0 	.word	0x200002a0
 8001624:	20000008 	.word	0x20000008
 8001628:	0800abd4 	.word	0x0800abd4
 800162c:	0800abe8 	.word	0x0800abe8
 8001630:	2000006c 	.word	0x2000006c
 8001634:	200003b6 	.word	0x200003b6
 8001638:	0800ac18 	.word	0x0800ac18
 800163c:	20000064 	.word	0x20000064
 8001640:	200002a5 	.word	0x200002a5
 8001644:	0800ac28 	.word	0x0800ac28
 8001648:	20000000 	.word	0x20000000
 800164c:	0800ac30 	.word	0x0800ac30
 8001650:	ffffbfa5 	.word	0xffffbfa5
 8001654:	20000288 	.word	0x20000288
 8001658:	20000060 	.word	0x20000060
 800165c:	0800ac48 	.word	0x0800ac48
          }

          dwGetReceiveTimestamp(&device, &arival);
 8001660:	f107 0308 	add.w	r3, r7, #8
 8001664:	4619      	mov	r1, r3
 8001666:	484a      	ldr	r0, [pc, #296]	; (8001790 <main+0x3f4>)
 8001668:	f001 fb65 	bl	8002d36 <dwGetReceiveTimestamp>
          arival.timeFull -= ANTENNA_DELAY;
 800166c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001670:	4948      	ldr	r1, [pc, #288]	; (8001794 <main+0x3f8>)
 8001672:	eb12 0801 	adds.w	r8, r2, r1
 8001676:	f143 39ff 	adc.w	r9, r3, #4294967295
 800167a:	e9c7 8902 	strd	r8, r9, [r7, #8]
          final_rx = arival;
 800167e:	4b46      	ldr	r3, [pc, #280]	; (8001798 <main+0x3fc>)
 8001680:	461a      	mov	r2, r3
 8001682:	f107 0308 	add.w	r3, r7, #8
 8001686:	e893 0003 	ldmia.w	r3, {r0, r1}
 800168a:	e882 0003 	stmia.w	r2, {r0, r1}

          memset(&txPacket, 0, sizeof(txPacket));
 800168e:	2289      	movs	r2, #137	; 0x89
 8001690:	2100      	movs	r1, #0
 8001692:	4842      	ldr	r0, [pc, #264]	; (800179c <main+0x400>)
 8001694:	f004 fca4 	bl	8005fe0 <memset>

          reportPayload_t *reportmess = (reportPayload_t *)(txPacket.payload + 2);
 8001698:	4b41      	ldr	r3, [pc, #260]	; (80017a0 <main+0x404>)
 800169a:	613b      	str	r3, [r7, #16]

          txPacket.payload[TYPE] = REPORT;
 800169c:	4b3f      	ldr	r3, [pc, #252]	; (800179c <main+0x400>)
 800169e:	2204      	movs	r2, #4
 80016a0:	725a      	strb	r2, [r3, #9]
          txPacket.payload[SEQ] = rxPacket.payload[SEQ] + 1; // 4
 80016a2:	4b40      	ldr	r3, [pc, #256]	; (80017a4 <main+0x408>)
 80016a4:	7a9b      	ldrb	r3, [r3, #10]
 80016a6:	3301      	adds	r3, #1
 80016a8:	b2da      	uxtb	r2, r3
 80016aa:	4b3c      	ldr	r3, [pc, #240]	; (800179c <main+0x400>)
 80016ac:	729a      	strb	r2, [r3, #10]
 80016ae:	4b3e      	ldr	r3, [pc, #248]	; (80017a8 <main+0x40c>)
 80016b0:	881b      	ldrh	r3, [r3, #0]
          memcpy(txPacket.destAddress, tagBaseAddr, 2);
 80016b2:	4a3a      	ldr	r2, [pc, #232]	; (800179c <main+0x400>)
 80016b4:	f8a2 3005 	strh.w	r3, [r2, #5]
 80016b8:	4b3c      	ldr	r3, [pc, #240]	; (80017ac <main+0x410>)
 80016ba:	881b      	ldrh	r3, [r3, #0]
          memcpy(txPacket.sourceAddress, anchorAddress, 2);
 80016bc:	4a37      	ldr	r2, [pc, #220]	; (800179c <main+0x400>)
 80016be:	f8a2 3007 	strh.w	r3, [r2, #7]
          memcpy(&reportmess->pollRx, &poll_rx, 5);
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	2205      	movs	r2, #5
 80016c6:	493a      	ldr	r1, [pc, #232]	; (80017b0 <main+0x414>)
 80016c8:	4618      	mov	r0, r3
 80016ca:	f004 fc7b 	bl	8005fc4 <memcpy>
          memcpy(&reportmess->answerTx, &answer_tx, 5);
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	3305      	adds	r3, #5
 80016d2:	2205      	movs	r2, #5
 80016d4:	4937      	ldr	r1, [pc, #220]	; (80017b4 <main+0x418>)
 80016d6:	4618      	mov	r0, r3
 80016d8:	f004 fc74 	bl	8005fc4 <memcpy>
          memcpy(&reportmess->finalRx, &final_rx, 5);
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	330a      	adds	r3, #10
 80016e0:	2205      	movs	r2, #5
 80016e2:	492d      	ldr	r1, [pc, #180]	; (8001798 <main+0x3fc>)
 80016e4:	4618      	mov	r0, r3
 80016e6:	f004 fc6d 	bl	8005fc4 <memcpy>
          dwNewTransmit(&device);
 80016ea:	4829      	ldr	r0, [pc, #164]	; (8001790 <main+0x3f4>)
 80016ec:	f000 ffd8 	bl	80026a0 <dwNewTransmit>
          dwSetDefaults(&device);
 80016f0:	4827      	ldr	r0, [pc, #156]	; (8001790 <main+0x3f4>)
 80016f2:	f001 fa34 	bl	8002b5e <dwSetDefaults>
          dwSetData(&device, (uint8_t *)&txPacket, MAC802154_HEADER_LENGTH + 2 + sizeof(reportPayload_t));
 80016f6:	221a      	movs	r2, #26
 80016f8:	4928      	ldr	r1, [pc, #160]	; (800179c <main+0x400>)
 80016fa:	4825      	ldr	r0, [pc, #148]	; (8001790 <main+0x3f4>)
 80016fc:	f001 fa7a 	bl	8002bf4 <dwSetData>
          dwStartTransmit(&device);
 8001700:	4823      	ldr	r0, [pc, #140]	; (8001790 <main+0x3f4>)
 8001702:	f000 ffe5 	bl	80026d0 <dwStartTransmit>
          break;
 8001706:	bf00      	nop
        }
      }
    }

    if (sentAck)
 8001708:	4b2b      	ldr	r3, [pc, #172]	; (80017b8 <main+0x41c>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b00      	cmp	r3, #0
 8001710:	f43f aede 	beq.w	80014d0 <main+0x134>
    {
      sentAck = false;
 8001714:	4b28      	ldr	r3, [pc, #160]	; (80017b8 <main+0x41c>)
 8001716:	2200      	movs	r2, #0
 8001718:	701a      	strb	r2, [r3, #0]
      dwTimestamp_t departure;
      dwGetTransmitTimestamp(&device, &departure);
 800171a:	463b      	mov	r3, r7
 800171c:	4619      	mov	r1, r3
 800171e:	481c      	ldr	r0, [pc, #112]	; (8001790 <main+0x3f4>)
 8001720:	f001 faf8 	bl	8002d14 <dwGetTransmitTimestamp>
      departure.timeFull += ANTENNA_DELAY;
 8001724:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001728:	f244 015b 	movw	r1, #16475	; 0x405b
 800172c:	eb12 0a01 	adds.w	sl, r2, r1
 8001730:	f143 0b00 	adc.w	fp, r3, #0
 8001734:	e9c7 ab00 	strd	sl, fp, [r7]
      log_data("TxCallback\r\n");
 8001738:	4820      	ldr	r0, [pc, #128]	; (80017bc <main+0x420>)
 800173a:	f7ff fe19 	bl	8001370 <log_data>
      switch (txPacket.payload[TYPE])
 800173e:	4b17      	ldr	r3, [pc, #92]	; (800179c <main+0x400>)
 8001740:	7a5b      	ldrb	r3, [r3, #9]
 8001742:	2b02      	cmp	r3, #2
 8001744:	d002      	beq.n	800174c <main+0x3b0>
 8001746:	2b04      	cmp	r3, #4
 8001748:	d00b      	beq.n	8001762 <main+0x3c6>
 800174a:	e011      	b.n	8001770 <main+0x3d4>
      {
      case ANSWER:
        log_data("ANSWER\r\n");
 800174c:	481c      	ldr	r0, [pc, #112]	; (80017c0 <main+0x424>)
 800174e:	f7ff fe0f 	bl	8001370 <log_data>
        answer_tx = departure;
 8001752:	4b18      	ldr	r3, [pc, #96]	; (80017b4 <main+0x418>)
 8001754:	461a      	mov	r2, r3
 8001756:	463b      	mov	r3, r7
 8001758:	e893 0003 	ldmia.w	r3, {r0, r1}
 800175c:	e882 0003 	stmia.w	r2, {r0, r1}
        break;
 8001760:	e006      	b.n	8001770 <main+0x3d4>
      case REPORT:
        log_data("REPORT\r\n");
 8001762:	4818      	ldr	r0, [pc, #96]	; (80017c4 <main+0x428>)
 8001764:	f7ff fe04 	bl	8001370 <log_data>
        curr_seq = 1;
 8001768:	4b17      	ldr	r3, [pc, #92]	; (80017c8 <main+0x42c>)
 800176a:	2201      	movs	r2, #1
 800176c:	701a      	strb	r2, [r3, #0]
        break;
 800176e:	bf00      	nop
      }
      //       dwSetReceiveWaitTimeout(&device, RX_TIMEOUT);
      // dwWriteSystemConfigurationRegister(&device);
      dwNewReceive(&device);
 8001770:	4807      	ldr	r0, [pc, #28]	; (8001790 <main+0x3f4>)
 8001772:	f000 ff51 	bl	8002618 <dwNewReceive>
      dwSetDefaults(&device);
 8001776:	4806      	ldr	r0, [pc, #24]	; (8001790 <main+0x3f4>)
 8001778:	f001 f9f1 	bl	8002b5e <dwSetDefaults>
      dwStartReceive(&device);
 800177c:	4804      	ldr	r0, [pc, #16]	; (8001790 <main+0x3f4>)
 800177e:	f000 ff63 	bl	8002648 <dwStartReceive>
    dwInteruptHandler();
 8001782:	e6a5      	b.n	80014d0 <main+0x134>
    }
  }
  /* USER CODE END 3 */
}
 8001784:	4618      	mov	r0, r3
 8001786:	3718      	adds	r7, #24
 8001788:	46bd      	mov	sp, r7
 800178a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800178e:	bf00      	nop
 8001790:	20000008 	.word	0x20000008
 8001794:	ffffbfa5 	.word	0xffffbfa5
 8001798:	20000298 	.word	0x20000298
 800179c:	2000032c 	.word	0x2000032c
 80017a0:	20000337 	.word	0x20000337
 80017a4:	200002a0 	.word	0x200002a0
 80017a8:	20000060 	.word	0x20000060
 80017ac:	20000064 	.word	0x20000064
 80017b0:	20000288 	.word	0x20000288
 80017b4:	20000290 	.word	0x20000290
 80017b8:	200003b5 	.word	0x200003b5
 80017bc:	0800ac50 	.word	0x0800ac50
 80017c0:	0800ac60 	.word	0x0800ac60
 80017c4:	0800ac6c 	.word	0x0800ac6c
 80017c8:	20000000 	.word	0x20000000

080017cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b090      	sub	sp, #64	; 0x40
 80017d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017d2:	f107 0318 	add.w	r3, r7, #24
 80017d6:	2228      	movs	r2, #40	; 0x28
 80017d8:	2100      	movs	r1, #0
 80017da:	4618      	mov	r0, r3
 80017dc:	f004 fc00 	bl	8005fe0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017e0:	1d3b      	adds	r3, r7, #4
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]
 80017e8:	609a      	str	r2, [r3, #8]
 80017ea:	60da      	str	r2, [r3, #12]
 80017ec:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017ee:	2301      	movs	r3, #1
 80017f0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017f6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80017f8:	2300      	movs	r3, #0
 80017fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017fc:	2301      	movs	r3, #1
 80017fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001800:	2302      	movs	r3, #2
 8001802:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001804:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001808:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800180a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800180e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001810:	f107 0318 	add.w	r3, r7, #24
 8001814:	4618      	mov	r0, r3
 8001816:	f003 f833 	bl	8004880 <HAL_RCC_OscConfig>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001820:	f000 f819 	bl	8001856 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001824:	230f      	movs	r3, #15
 8001826:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001828:	2302      	movs	r3, #2
 800182a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800182c:	2300      	movs	r3, #0
 800182e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001830:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001834:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001836:	2300      	movs	r3, #0
 8001838:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800183a:	1d3b      	adds	r3, r7, #4
 800183c:	2102      	movs	r1, #2
 800183e:	4618      	mov	r0, r3
 8001840:	f003 faa0 	bl	8004d84 <HAL_RCC_ClockConfig>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800184a:	f000 f804 	bl	8001856 <Error_Handler>
  }
}
 800184e:	bf00      	nop
 8001850:	3740      	adds	r7, #64	; 0x40
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}

08001856 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001856:	b480      	push	{r7}
 8001858:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800185a:	b672      	cpsid	i
}
 800185c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800185e:	e7fe      	b.n	800185e <Error_Handler+0x8>

08001860 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001864:	4b17      	ldr	r3, [pc, #92]	; (80018c4 <MX_SPI1_Init+0x64>)
 8001866:	4a18      	ldr	r2, [pc, #96]	; (80018c8 <MX_SPI1_Init+0x68>)
 8001868:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800186a:	4b16      	ldr	r3, [pc, #88]	; (80018c4 <MX_SPI1_Init+0x64>)
 800186c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001870:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001872:	4b14      	ldr	r3, [pc, #80]	; (80018c4 <MX_SPI1_Init+0x64>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001878:	4b12      	ldr	r3, [pc, #72]	; (80018c4 <MX_SPI1_Init+0x64>)
 800187a:	2200      	movs	r2, #0
 800187c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800187e:	4b11      	ldr	r3, [pc, #68]	; (80018c4 <MX_SPI1_Init+0x64>)
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001884:	4b0f      	ldr	r3, [pc, #60]	; (80018c4 <MX_SPI1_Init+0x64>)
 8001886:	2200      	movs	r2, #0
 8001888:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800188a:	4b0e      	ldr	r3, [pc, #56]	; (80018c4 <MX_SPI1_Init+0x64>)
 800188c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001890:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001892:	4b0c      	ldr	r3, [pc, #48]	; (80018c4 <MX_SPI1_Init+0x64>)
 8001894:	2208      	movs	r2, #8
 8001896:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001898:	4b0a      	ldr	r3, [pc, #40]	; (80018c4 <MX_SPI1_Init+0x64>)
 800189a:	2200      	movs	r2, #0
 800189c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800189e:	4b09      	ldr	r3, [pc, #36]	; (80018c4 <MX_SPI1_Init+0x64>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018a4:	4b07      	ldr	r3, [pc, #28]	; (80018c4 <MX_SPI1_Init+0x64>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018aa:	4b06      	ldr	r3, [pc, #24]	; (80018c4 <MX_SPI1_Init+0x64>)
 80018ac:	220a      	movs	r2, #10
 80018ae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018b0:	4804      	ldr	r0, [pc, #16]	; (80018c4 <MX_SPI1_Init+0x64>)
 80018b2:	f003 fbf5 	bl	80050a0 <HAL_SPI_Init>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018bc:	f7ff ffcb 	bl	8001856 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018c0:	bf00      	nop
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	200003b8 	.word	0x200003b8
 80018c8:	40013000 	.word	0x40013000

080018cc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b088      	sub	sp, #32
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d4:	f107 0310 	add.w	r3, r7, #16
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
 80018dc:	605a      	str	r2, [r3, #4]
 80018de:	609a      	str	r2, [r3, #8]
 80018e0:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a1b      	ldr	r2, [pc, #108]	; (8001954 <HAL_SPI_MspInit+0x88>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d12f      	bne.n	800194c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80018ec:	4b1a      	ldr	r3, [pc, #104]	; (8001958 <HAL_SPI_MspInit+0x8c>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	4a19      	ldr	r2, [pc, #100]	; (8001958 <HAL_SPI_MspInit+0x8c>)
 80018f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018f6:	6193      	str	r3, [r2, #24]
 80018f8:	4b17      	ldr	r3, [pc, #92]	; (8001958 <HAL_SPI_MspInit+0x8c>)
 80018fa:	699b      	ldr	r3, [r3, #24]
 80018fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001904:	4b14      	ldr	r3, [pc, #80]	; (8001958 <HAL_SPI_MspInit+0x8c>)
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	4a13      	ldr	r2, [pc, #76]	; (8001958 <HAL_SPI_MspInit+0x8c>)
 800190a:	f043 0304 	orr.w	r3, r3, #4
 800190e:	6193      	str	r3, [r2, #24]
 8001910:	4b11      	ldr	r3, [pc, #68]	; (8001958 <HAL_SPI_MspInit+0x8c>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	f003 0304 	and.w	r3, r3, #4
 8001918:	60bb      	str	r3, [r7, #8]
 800191a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800191c:	23a0      	movs	r3, #160	; 0xa0
 800191e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001920:	2302      	movs	r3, #2
 8001922:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001924:	2303      	movs	r3, #3
 8001926:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001928:	f107 0310 	add.w	r3, r7, #16
 800192c:	4619      	mov	r1, r3
 800192e:	480b      	ldr	r0, [pc, #44]	; (800195c <HAL_SPI_MspInit+0x90>)
 8001930:	f002 fe0a 	bl	8004548 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001934:	2340      	movs	r3, #64	; 0x40
 8001936:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193c:	2300      	movs	r3, #0
 800193e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001940:	f107 0310 	add.w	r3, r7, #16
 8001944:	4619      	mov	r1, r3
 8001946:	4805      	ldr	r0, [pc, #20]	; (800195c <HAL_SPI_MspInit+0x90>)
 8001948:	f002 fdfe 	bl	8004548 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800194c:	bf00      	nop
 800194e:	3720      	adds	r7, #32
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40013000 	.word	0x40013000
 8001958:	40021000 	.word	0x40021000
 800195c:	40010800 	.word	0x40010800

08001960 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001966:	4b15      	ldr	r3, [pc, #84]	; (80019bc <HAL_MspInit+0x5c>)
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	4a14      	ldr	r2, [pc, #80]	; (80019bc <HAL_MspInit+0x5c>)
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	6193      	str	r3, [r2, #24]
 8001972:	4b12      	ldr	r3, [pc, #72]	; (80019bc <HAL_MspInit+0x5c>)
 8001974:	699b      	ldr	r3, [r3, #24]
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	60bb      	str	r3, [r7, #8]
 800197c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800197e:	4b0f      	ldr	r3, [pc, #60]	; (80019bc <HAL_MspInit+0x5c>)
 8001980:	69db      	ldr	r3, [r3, #28]
 8001982:	4a0e      	ldr	r2, [pc, #56]	; (80019bc <HAL_MspInit+0x5c>)
 8001984:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001988:	61d3      	str	r3, [r2, #28]
 800198a:	4b0c      	ldr	r3, [pc, #48]	; (80019bc <HAL_MspInit+0x5c>)
 800198c:	69db      	ldr	r3, [r3, #28]
 800198e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001992:	607b      	str	r3, [r7, #4]
 8001994:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001996:	4b0a      	ldr	r3, [pc, #40]	; (80019c0 <HAL_MspInit+0x60>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	60fb      	str	r3, [r7, #12]
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80019a2:	60fb      	str	r3, [r7, #12]
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	4a04      	ldr	r2, [pc, #16]	; (80019c0 <HAL_MspInit+0x60>)
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019b2:	bf00      	nop
 80019b4:	3714      	adds	r7, #20
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bc80      	pop	{r7}
 80019ba:	4770      	bx	lr
 80019bc:	40021000 	.word	0x40021000
 80019c0:	40010000 	.word	0x40010000

080019c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019c8:	e7fe      	b.n	80019c8 <NMI_Handler+0x4>

080019ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019ca:	b480      	push	{r7}
 80019cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ce:	e7fe      	b.n	80019ce <HardFault_Handler+0x4>

080019d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019d4:	e7fe      	b.n	80019d4 <MemManage_Handler+0x4>

080019d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019da:	e7fe      	b.n	80019da <BusFault_Handler+0x4>

080019dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019e0:	e7fe      	b.n	80019e0 <UsageFault_Handler+0x4>

080019e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019e2:	b480      	push	{r7}
 80019e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bc80      	pop	{r7}
 80019ec:	4770      	bx	lr

080019ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019ee:	b480      	push	{r7}
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019f2:	bf00      	nop
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bc80      	pop	{r7}
 80019f8:	4770      	bx	lr

080019fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019fa:	b480      	push	{r7}
 80019fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bc80      	pop	{r7}
 8001a04:	4770      	bx	lr

08001a06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a0a:	f002 fc79 	bl	8004300 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a0e:	bf00      	nop
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a12:	b480      	push	{r7}
 8001a14:	af00      	add	r7, sp, #0
  return 1;
 8001a16:	2301      	movs	r3, #1
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr

08001a20 <_kill>:

int _kill(int pid, int sig)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
 8001a28:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a2a:	f004 fa91 	bl	8005f50 <__errno>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2216      	movs	r2, #22
 8001a32:	601a      	str	r2, [r3, #0]
  return -1;
 8001a34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3708      	adds	r7, #8
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <_exit>:

void _exit (int status)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a48:	f04f 31ff 	mov.w	r1, #4294967295
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7ff ffe7 	bl	8001a20 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a52:	e7fe      	b.n	8001a52 <_exit+0x12>

08001a54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b086      	sub	sp, #24
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a60:	2300      	movs	r3, #0
 8001a62:	617b      	str	r3, [r7, #20]
 8001a64:	e00a      	b.n	8001a7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a66:	f3af 8000 	nop.w
 8001a6a:	4601      	mov	r1, r0
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	1c5a      	adds	r2, r3, #1
 8001a70:	60ba      	str	r2, [r7, #8]
 8001a72:	b2ca      	uxtb	r2, r1
 8001a74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	617b      	str	r3, [r7, #20]
 8001a7c:	697a      	ldr	r2, [r7, #20]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	429a      	cmp	r2, r3
 8001a82:	dbf0      	blt.n	8001a66 <_read+0x12>
  }

  return len;
 8001a84:	687b      	ldr	r3, [r7, #4]
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3718      	adds	r7, #24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b086      	sub	sp, #24
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	60f8      	str	r0, [r7, #12]
 8001a96:	60b9      	str	r1, [r7, #8]
 8001a98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	617b      	str	r3, [r7, #20]
 8001a9e:	e009      	b.n	8001ab4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aa0:	68bb      	ldr	r3, [r7, #8]
 8001aa2:	1c5a      	adds	r2, r3, #1
 8001aa4:	60ba      	str	r2, [r7, #8]
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aae:	697b      	ldr	r3, [r7, #20]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	617b      	str	r3, [r7, #20]
 8001ab4:	697a      	ldr	r2, [r7, #20]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	dbf1      	blt.n	8001aa0 <_write+0x12>
  }
  return len;
 8001abc:	687b      	ldr	r3, [r7, #4]
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3718      	adds	r7, #24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <_close>:

int _close(int file)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b083      	sub	sp, #12
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ace:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	370c      	adds	r7, #12
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr

08001adc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001aec:	605a      	str	r2, [r3, #4]
  return 0;
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr

08001afa <_isatty>:

int _isatty(int file)
{
 8001afa:	b480      	push	{r7}
 8001afc:	b083      	sub	sp, #12
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b02:	2301      	movs	r3, #1
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr

08001b0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	b085      	sub	sp, #20
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	60f8      	str	r0, [r7, #12]
 8001b16:	60b9      	str	r1, [r7, #8]
 8001b18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b1a:	2300      	movs	r3, #0
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bc80      	pop	{r7}
 8001b24:	4770      	bx	lr
	...

08001b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b30:	4a14      	ldr	r2, [pc, #80]	; (8001b84 <_sbrk+0x5c>)
 8001b32:	4b15      	ldr	r3, [pc, #84]	; (8001b88 <_sbrk+0x60>)
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b3c:	4b13      	ldr	r3, [pc, #76]	; (8001b8c <_sbrk+0x64>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d102      	bne.n	8001b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b44:	4b11      	ldr	r3, [pc, #68]	; (8001b8c <_sbrk+0x64>)
 8001b46:	4a12      	ldr	r2, [pc, #72]	; (8001b90 <_sbrk+0x68>)
 8001b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b4a:	4b10      	ldr	r3, [pc, #64]	; (8001b8c <_sbrk+0x64>)
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4413      	add	r3, r2
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d207      	bcs.n	8001b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b58:	f004 f9fa 	bl	8005f50 <__errno>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	220c      	movs	r2, #12
 8001b60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b62:	f04f 33ff 	mov.w	r3, #4294967295
 8001b66:	e009      	b.n	8001b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b68:	4b08      	ldr	r3, [pc, #32]	; (8001b8c <_sbrk+0x64>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b6e:	4b07      	ldr	r3, [pc, #28]	; (8001b8c <_sbrk+0x64>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4413      	add	r3, r2
 8001b76:	4a05      	ldr	r2, [pc, #20]	; (8001b8c <_sbrk+0x64>)
 8001b78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3718      	adds	r7, #24
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20005000 	.word	0x20005000
 8001b88:	00000400 	.word	0x00000400
 8001b8c:	20000410 	.word	0x20000410
 8001b90:	200004f0 	.word	0x200004f0

08001b94 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr

08001ba0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ba4:	4b11      	ldr	r3, [pc, #68]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001ba6:	4a12      	ldr	r2, [pc, #72]	; (8001bf0 <MX_USART1_UART_Init+0x50>)
 8001ba8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001baa:	4b10      	ldr	r3, [pc, #64]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bb0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001bb2:	4b0e      	ldr	r3, [pc, #56]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bb8:	4b0c      	ldr	r3, [pc, #48]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bbe:	4b0b      	ldr	r3, [pc, #44]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bc4:	4b09      	ldr	r3, [pc, #36]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bc6:	220c      	movs	r2, #12
 8001bc8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bca:	4b08      	ldr	r3, [pc, #32]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bd0:	4b06      	ldr	r3, [pc, #24]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bd6:	4805      	ldr	r0, [pc, #20]	; (8001bec <MX_USART1_UART_Init+0x4c>)
 8001bd8:	f003 ffea 	bl	8005bb0 <HAL_UART_Init>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001be2:	f7ff fe38 	bl	8001856 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	20000414 	.word	0x20000414
 8001bf0:	40013800 	.word	0x40013800

08001bf4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b088      	sub	sp, #32
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfc:	f107 0310 	add.w	r3, r7, #16
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]
 8001c04:	605a      	str	r2, [r3, #4]
 8001c06:	609a      	str	r2, [r3, #8]
 8001c08:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a1c      	ldr	r2, [pc, #112]	; (8001c80 <HAL_UART_MspInit+0x8c>)
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d131      	bne.n	8001c78 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c14:	4b1b      	ldr	r3, [pc, #108]	; (8001c84 <HAL_UART_MspInit+0x90>)
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	4a1a      	ldr	r2, [pc, #104]	; (8001c84 <HAL_UART_MspInit+0x90>)
 8001c1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c1e:	6193      	str	r3, [r2, #24]
 8001c20:	4b18      	ldr	r3, [pc, #96]	; (8001c84 <HAL_UART_MspInit+0x90>)
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c28:	60fb      	str	r3, [r7, #12]
 8001c2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c2c:	4b15      	ldr	r3, [pc, #84]	; (8001c84 <HAL_UART_MspInit+0x90>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	4a14      	ldr	r2, [pc, #80]	; (8001c84 <HAL_UART_MspInit+0x90>)
 8001c32:	f043 0304 	orr.w	r3, r3, #4
 8001c36:	6193      	str	r3, [r2, #24]
 8001c38:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <HAL_UART_MspInit+0x90>)
 8001c3a:	699b      	ldr	r3, [r3, #24]
 8001c3c:	f003 0304 	and.w	r3, r3, #4
 8001c40:	60bb      	str	r3, [r7, #8]
 8001c42:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c52:	f107 0310 	add.w	r3, r7, #16
 8001c56:	4619      	mov	r1, r3
 8001c58:	480b      	ldr	r0, [pc, #44]	; (8001c88 <HAL_UART_MspInit+0x94>)
 8001c5a:	f002 fc75 	bl	8004548 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c64:	2300      	movs	r3, #0
 8001c66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6c:	f107 0310 	add.w	r3, r7, #16
 8001c70:	4619      	mov	r1, r3
 8001c72:	4805      	ldr	r0, [pc, #20]	; (8001c88 <HAL_UART_MspInit+0x94>)
 8001c74:	f002 fc68 	bl	8004548 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001c78:	bf00      	nop
 8001c7a:	3720      	adds	r7, #32
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	40013800 	.word	0x40013800
 8001c84:	40021000 	.word	0x40021000
 8001c88:	40010800 	.word	0x40010800

08001c8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c8c:	f7ff ff82 	bl	8001b94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c90:	480b      	ldr	r0, [pc, #44]	; (8001cc0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c92:	490c      	ldr	r1, [pc, #48]	; (8001cc4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c94:	4a0c      	ldr	r2, [pc, #48]	; (8001cc8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c98:	e002      	b.n	8001ca0 <LoopCopyDataInit>

08001c9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c9e:	3304      	adds	r3, #4

08001ca0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ca0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ca2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ca4:	d3f9      	bcc.n	8001c9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ca6:	4a09      	ldr	r2, [pc, #36]	; (8001ccc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ca8:	4c09      	ldr	r4, [pc, #36]	; (8001cd0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001caa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cac:	e001      	b.n	8001cb2 <LoopFillZerobss>

08001cae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cb0:	3204      	adds	r2, #4

08001cb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cb4:	d3fb      	bcc.n	8001cae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cb6:	f004 f951 	bl	8005f5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cba:	f7ff fb6f 	bl	800139c <main>
  bx lr
 8001cbe:	4770      	bx	lr
  ldr r0, =_sdata
 8001cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cc4:	20000264 	.word	0x20000264
  ldr r2, =_sidata
 8001cc8:	0800b1ac 	.word	0x0800b1ac
  ldr r2, =_sbss
 8001ccc:	20000268 	.word	0x20000268
  ldr r4, =_ebss
 8001cd0:	200004f0 	.word	0x200004f0

08001cd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cd4:	e7fe      	b.n	8001cd4 <ADC1_2_IRQHandler>

08001cd6 <setBit>:
static const uint8_t BIAS_900_16[] = {137, 122, 105, 88, 69, 47, 25, 0, 21, 48, 79, 105, 127, 147, 160, 169, 178, 197};
static const uint8_t BIAS_900_64[] = {147, 133, 117, 99, 75, 50, 29, 0, 24, 45, 63, 76, 87, 98, 116, 122, 132, 142};

// Utility functions
static void setBit(uint8_t data[], unsigned int n, unsigned int bit, bool val)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b089      	sub	sp, #36	; 0x24
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	60f8      	str	r0, [r7, #12]
 8001cde:	60b9      	str	r1, [r7, #8]
 8001ce0:	607a      	str	r2, [r7, #4]
 8001ce2:	70fb      	strb	r3, [r7, #3]
    unsigned int idx;
    unsigned int shift;
    idx = bit / 8;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	08db      	lsrs	r3, r3, #3
 8001ce8:	61fb      	str	r3, [r7, #28]
    if (idx >= n)
 8001cea:	69fa      	ldr	r2, [r7, #28]
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d228      	bcs.n	8001d44 <setBit+0x6e>
        return; // TODO proper error handling: out of bounds
    uint8_t *targetByte = &data[idx];
 8001cf2:	68fa      	ldr	r2, [r7, #12]
 8001cf4:	69fb      	ldr	r3, [r7, #28]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	61bb      	str	r3, [r7, #24]
    shift = bit % 8;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f003 0307 	and.w	r3, r3, #7
 8001d00:	617b      	str	r3, [r7, #20]
    if (val)
 8001d02:	78fb      	ldrb	r3, [r7, #3]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d00d      	beq.n	8001d24 <setBit+0x4e>
        *targetByte |= (1 << shift);
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	b25a      	sxtb	r2, r3
 8001d0e:	2101      	movs	r1, #1
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	fa01 f303 	lsl.w	r3, r1, r3
 8001d16:	b25b      	sxtb	r3, r3
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	b25b      	sxtb	r3, r3
 8001d1c:	b2da      	uxtb	r2, r3
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	701a      	strb	r2, [r3, #0]
 8001d22:	e010      	b.n	8001d46 <setBit+0x70>
    else
        *targetByte &= ~(1 << shift);
 8001d24:	69bb      	ldr	r3, [r7, #24]
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	b25a      	sxtb	r2, r3
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d32:	b25b      	sxtb	r3, r3
 8001d34:	43db      	mvns	r3, r3
 8001d36:	b25b      	sxtb	r3, r3
 8001d38:	4013      	ands	r3, r2
 8001d3a:	b25b      	sxtb	r3, r3
 8001d3c:	b2da      	uxtb	r2, r3
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	701a      	strb	r2, [r3, #0]
 8001d42:	e000      	b.n	8001d46 <setBit+0x70>
        return; // TODO proper error handling: out of bounds
 8001d44:	bf00      	nop
}
 8001d46:	3724      	adds	r7, #36	; 0x24
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bc80      	pop	{r7}
 8001d4c:	4770      	bx	lr

08001d4e <getBit>:

static bool getBit(uint8_t data[], unsigned int n, unsigned int bit)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	b089      	sub	sp, #36	; 0x24
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	60f8      	str	r0, [r7, #12]
 8001d56:	60b9      	str	r1, [r7, #8]
 8001d58:	607a      	str	r2, [r7, #4]
    unsigned int idx;
    unsigned int shift;

    idx = bit / 8;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	08db      	lsrs	r3, r3, #3
 8001d5e:	61fb      	str	r3, [r7, #28]
    if (idx >= n)
 8001d60:	69fa      	ldr	r2, [r7, #28]
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d301      	bcc.n	8001d6c <getBit+0x1e>
        return false; // TODO proper error handling: out of bounds
 8001d68:	2300      	movs	r3, #0
 8001d6a:	e013      	b.n	8001d94 <getBit+0x46>
    uint8_t targetByte = data[idx];
 8001d6c:	68fa      	ldr	r2, [r7, #12]
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	4413      	add	r3, r2
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	76fb      	strb	r3, [r7, #27]
    shift = bit % 8;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	f003 0307 	and.w	r3, r3, #7
 8001d7c:	617b      	str	r3, [r7, #20]
    return (targetByte >> shift) & 0x01;
 8001d7e:	7efa      	ldrb	r2, [r7, #27]
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	fa42 f303 	asr.w	r3, r2, r3
 8001d86:	f003 0301 	and.w	r3, r3, #1
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	bf14      	ite	ne
 8001d8e:	2301      	movne	r3, #1
 8001d90:	2300      	moveq	r3, #0
 8001d92:	b2db      	uxtb	r3, r3
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3724      	adds	r7, #36	; 0x24
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bc80      	pop	{r7}
 8001d9c:	4770      	bx	lr

08001d9e <writeValueToBytes>:

static void writeValueToBytes(uint8_t data[], long val, unsigned int n)
{
 8001d9e:	b480      	push	{r7}
 8001da0:	b087      	sub	sp, #28
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	60f8      	str	r0, [r7, #12]
 8001da6:	60b9      	str	r1, [r7, #8]
 8001da8:	607a      	str	r2, [r7, #4]
    unsigned int i;
    for (i = 0; i < n; i++)
 8001daa:	2300      	movs	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]
 8001dae:	e00c      	b.n	8001dca <writeValueToBytes+0x2c>
    {
        data[i] = ((val >> (i * 8)) & 0xFF);
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	00db      	lsls	r3, r3, #3
 8001db4:	68ba      	ldr	r2, [r7, #8]
 8001db6:	fa42 f103 	asr.w	r1, r2, r3
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	697b      	ldr	r3, [r7, #20]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	b2ca      	uxtb	r2, r1
 8001dc2:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < n; i++)
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	617b      	str	r3, [r7, #20]
 8001dca:	697a      	ldr	r2, [r7, #20]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d3ee      	bcc.n	8001db0 <writeValueToBytes+0x12>
    }
}
 8001dd2:	bf00      	nop
 8001dd4:	bf00      	nop
 8001dd6:	371c      	adds	r7, #28
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bc80      	pop	{r7}
 8001ddc:	4770      	bx	lr

08001dde <readBytesOTP>:

static void readBytesOTP(dwDeviceTypes_t *dev, uint16_t address, uint8_t data[])
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b088      	sub	sp, #32
 8001de2:	af02      	add	r7, sp, #8
 8001de4:	60f8      	str	r0, [r7, #12]
 8001de6:	460b      	mov	r3, r1
 8001de8:	607a      	str	r2, [r7, #4]
 8001dea:	817b      	strh	r3, [r7, #10]
    uint8_t addressBytes[LEN_OTP_ADDR];
    addressBytes[0] = (address & 0xFF);
 8001dec:	897b      	ldrh	r3, [r7, #10]
 8001dee:	b2db      	uxtb	r3, r3
 8001df0:	753b      	strb	r3, [r7, #20]
    addressBytes[1] = ((address >> 8) & 0xFF);
 8001df2:	897b      	ldrh	r3, [r7, #10]
 8001df4:	0a1b      	lsrs	r3, r3, #8
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	757b      	strb	r3, [r7, #21]
    // set address
    dwSpiWrite(dev, OTP_IF, OTP_ADDR_SUB, addressBytes, LEN_OTP_ADDR);
 8001dfc:	f107 0314 	add.w	r3, r7, #20
 8001e00:	2202      	movs	r2, #2
 8001e02:	9200      	str	r2, [sp, #0]
 8001e04:	2204      	movs	r2, #4
 8001e06:	212d      	movs	r1, #45	; 0x2d
 8001e08:	68f8      	ldr	r0, [r7, #12]
 8001e0a:	f002 f9c5 	bl	8004198 <dwSpiWrite>
    // switch into read mode
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x03); // OTPRDEN | OTPREAD
 8001e0e:	2303      	movs	r3, #3
 8001e10:	2206      	movs	r2, #6
 8001e12:	212d      	movs	r1, #45	; 0x2d
 8001e14:	68f8      	ldr	r0, [r7, #12]
 8001e16:	f002 fa02 	bl	800421e <dwSpiWrite8>
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x01); // OTPRDEN
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	2206      	movs	r2, #6
 8001e1e:	212d      	movs	r1, #45	; 0x2d
 8001e20:	68f8      	ldr	r0, [r7, #12]
 8001e22:	f002 f9fc 	bl	800421e <dwSpiWrite8>
    // read value/block - 4 bytes
    dwSpiRead(dev, OTP_IF, OTP_RDAT_SUB, data, LEN_OTP_RDAT);
 8001e26:	2304      	movs	r3, #4
 8001e28:	9300      	str	r3, [sp, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	220a      	movs	r2, #10
 8001e2e:	212d      	movs	r1, #45	; 0x2d
 8001e30:	68f8      	ldr	r0, [r7, #12]
 8001e32:	f002 f949 	bl	80040c8 <dwSpiRead>
    // end read mode
    dwSpiWrite8(dev, OTP_IF, OTP_CTRL_SUB, 0x00);
 8001e36:	2300      	movs	r3, #0
 8001e38:	2206      	movs	r2, #6
 8001e3a:	212d      	movs	r1, #45	; 0x2d
 8001e3c:	68f8      	ldr	r0, [r7, #12]
 8001e3e:	f002 f9ee 	bl	800421e <dwSpiWrite8>
}
 8001e42:	bf00      	nop
 8001e44:	3718      	adds	r7, #24
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <dummyHandler>:

void dummyHandler(dwDeviceTypes_t *dev)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b083      	sub	sp, #12
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
    ;
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bc80      	pop	{r7}
 8001e5a:	4770      	bx	lr

08001e5c <dwInit>:

void dwInit(dwDeviceTypes_t *dev)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
    dev->func = &dwFunc;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a0c      	ldr	r2, [pc, #48]	; (8001e98 <dwInit+0x3c>)
 8001e68:	601a      	str	r2, [r3, #0]
    dev->handleSent = dummyHandler;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a0b      	ldr	r2, [pc, #44]	; (8001e9c <dwInit+0x40>)
 8001e6e:	639a      	str	r2, [r3, #56]	; 0x38
	dev->handleError = dummyHandler;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <dwInit+0x40>)
 8001e74:	63da      	str	r2, [r3, #60]	; 0x3c
	dev->handleReceived = dummyHandler;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	4a08      	ldr	r2, [pc, #32]	; (8001e9c <dwInit+0x40>)
 8001e7a:	641a      	str	r2, [r3, #64]	; 0x40
	dev->handleReceiveTimeout = dummyHandler;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	4a07      	ldr	r2, [pc, #28]	; (8001e9c <dwInit+0x40>)
 8001e80:	645a      	str	r2, [r3, #68]	; 0x44
	dev->handleReceiveFailed = dummyHandler;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a05      	ldr	r2, [pc, #20]	; (8001e9c <dwInit+0x40>)
 8001e86:	649a      	str	r2, [r3, #72]	; 0x48
	dev->handleReceiveTimestampAvailable = dummyHandler;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	4a04      	ldr	r2, [pc, #16]	; (8001e9c <dwInit+0x40>)
 8001e8c:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8001e8e:	bf00      	nop
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr
 8001e98:	20000074 	.word	0x20000074
 8001e9c:	08001e4b 	.word	0x08001e4b

08001ea0 <dwConfigure>:

int dwConfigure(dwDeviceTypes_t *dev)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af02      	add	r7, sp, #8
 8001ea6:	6078      	str	r0, [r7, #4]
    dwEnableClock(dev, dwClockAuto);
 8001ea8:	2100      	movs	r1, #0
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f000 f91c 	bl	80020e8 <dwEnableClock>
    dev->func->delayms(dev, 5);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	68db      	ldr	r3, [r3, #12]
 8001eb6:	2105      	movs	r1, #5
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	4798      	blx	r3
	dev->func->reset(dev);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	691b      	ldr	r3, [r3, #16]
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	4798      	blx	r3
    dev->func->delayms(dev, 5);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	2105      	movs	r1, #5
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	4798      	blx	r3
    uint32_t deviceID = dwGetDeviceId(dev);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f8a9 	bl	800202a <dwGetDeviceId>
 8001ed8:	60f8      	str	r0, [r7, #12]
    if (deviceID != 0xdeca0130)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	4a27      	ldr	r2, [pc, #156]	; (8001f7c <dwConfigure+0xdc>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d001      	beq.n	8001ee6 <dwConfigure+0x46>
    {
        return DW_ERROR_WRONG_ID;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e045      	b.n	8001f72 <dwConfigure+0xd2>
    }

    memset(dev->networkAndAddress, 0x38, LEN_PANADR);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	3309      	adds	r3, #9
 8001eea:	2204      	movs	r2, #4
 8001eec:	2138      	movs	r1, #56	; 0x38
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f004 f876 	bl	8005fe0 <memset>
    dwSpiWrite(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	3309      	adds	r3, #9
 8001ef8:	2204      	movs	r2, #4
 8001efa:	9200      	str	r2, [sp, #0]
 8001efc:	2200      	movs	r2, #0
 8001efe:	2103      	movs	r1, #3
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f002 f949 	bl	8004198 <dwSpiWrite>

    memset(dev->syscfg, 0, LEN_SYS_CFG);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	330d      	adds	r3, #13
 8001f0a:	2204      	movs	r2, #4
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f004 f866 	bl	8005fe0 <memset>
    dwSetDoubleBuffering(dev, false);
 8001f14:	2100      	movs	r1, #0
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f000 fa68 	bl	80023ec <dwSetDoubleBuffering>
    dwSetInterruptPolarity(dev, true);
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 fa81 	bl	8002426 <dwSetInterruptPolarity>
    dwWriteSystemConfigurationRegister(dev);
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f000 f981 	bl	800222c <dwWriteSystemConfigurationRegister>

    dwClearInterrupts(dev);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f000 fb43 	bl	80025b6 <dwClearInterrupts>
    dwWriteSystemEventMaskRegister(dev);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f000 f9d0 	bl	80022d6 <dwWriteSystemEventMaskRegister>

    dwEnableClock(dev, dwClockXti);
 8001f36:	2101      	movs	r1, #1
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f000 f8d5 	bl	80020e8 <dwEnableClock>
    dev->func->delayms(dev, 5);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	2105      	movs	r1, #5
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	4798      	blx	r3
    dwManageLDE(dev);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f000 f818 	bl	8001f80 <dwManageLDE>
    dev->func->delayms(dev, 5);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	2105      	movs	r1, #5
 8001f58:	6878      	ldr	r0, [r7, #4]
 8001f5a:	4798      	blx	r3
    dwEnableClock(dev, dwClockPll);
 8001f5c:	2102      	movs	r1, #2
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f000 f8c2 	bl	80020e8 <dwEnableClock>
    dev->func->delayms(dev, 5);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	2105      	movs	r1, #5
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	4798      	blx	r3
//    dev->func->spiSetSpeed(dev, dwSpiSpeedHigh);
//    dev->func->delayms(dev, 5);
    return DW_ERROR_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3710      	adds	r7, #16
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	deca0130 	.word	0xdeca0130

08001f80 <dwManageLDE>:

void dwManageLDE(dwDeviceTypes_t *dev)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b086      	sub	sp, #24
 8001f84:	af02      	add	r7, sp, #8
 8001f86:	6078      	str	r0, [r7, #4]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    uint8_t otpctrl[LEN_OTP_CTRL];
    memset(pmscctrl0, 0, LEN_PMSC_CTRL0);
 8001f88:	f107 030c 	add.w	r3, r7, #12
 8001f8c:	2204      	movs	r2, #4
 8001f8e:	2100      	movs	r1, #0
 8001f90:	4618      	mov	r0, r3
 8001f92:	f004 f825 	bl	8005fe0 <memset>
    memset(otpctrl, 0, LEN_OTP_CTRL);
 8001f96:	f107 0308 	add.w	r3, r7, #8
 8001f9a:	2202      	movs	r2, #2
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f004 f81e 	bl	8005fe0 <memset>
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8001fa4:	f107 030c 	add.w	r3, r7, #12
 8001fa8:	2204      	movs	r2, #4
 8001faa:	9200      	str	r2, [sp, #0]
 8001fac:	2200      	movs	r2, #0
 8001fae:	2136      	movs	r1, #54	; 0x36
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f002 f889 	bl	80040c8 <dwSpiRead>
    dwSpiRead(dev, OTP_IF, OTP_CTRL_SUB, otpctrl, LEN_OTP_CTRL);
 8001fb6:	f107 0308 	add.w	r3, r7, #8
 8001fba:	2202      	movs	r2, #2
 8001fbc:	9200      	str	r2, [sp, #0]
 8001fbe:	2206      	movs	r2, #6
 8001fc0:	212d      	movs	r1, #45	; 0x2d
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f002 f880 	bl	80040c8 <dwSpiRead>
    pmscctrl0[0] = 0x01;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	733b      	strb	r3, [r7, #12]
    pmscctrl0[1] = 0x03;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	737b      	strb	r3, [r7, #13]
    otpctrl[0] = 0x00;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	723b      	strb	r3, [r7, #8]
    otpctrl[1] = 0x80;
 8001fd4:	2380      	movs	r3, #128	; 0x80
 8001fd6:	727b      	strb	r3, [r7, #9]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8001fd8:	f107 030c 	add.w	r3, r7, #12
 8001fdc:	2204      	movs	r2, #4
 8001fde:	9200      	str	r2, [sp, #0]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	2136      	movs	r1, #54	; 0x36
 8001fe4:	6878      	ldr	r0, [r7, #4]
 8001fe6:	f002 f8d7 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, OTP_IF, OTP_CTRL_SUB, otpctrl, LEN_OTP_CTRL);
 8001fea:	f107 0308 	add.w	r3, r7, #8
 8001fee:	2202      	movs	r2, #2
 8001ff0:	9200      	str	r2, [sp, #0]
 8001ff2:	2206      	movs	r2, #6
 8001ff4:	212d      	movs	r1, #45	; 0x2d
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f002 f8ce 	bl	8004198 <dwSpiWrite>
    dev->func->delayms(dev, 5);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	68db      	ldr	r3, [r3, #12]
 8002002:	2105      	movs	r1, #5
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	4798      	blx	r3
    pmscctrl0[0] = 0x00;
 8002008:	2300      	movs	r3, #0
 800200a:	733b      	strb	r3, [r7, #12]
    pmscctrl0[1] = 0x02;
 800200c:	2302      	movs	r3, #2
 800200e:	737b      	strb	r3, [r7, #13]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8002010:	f107 030c 	add.w	r3, r7, #12
 8002014:	2204      	movs	r2, #4
 8002016:	9200      	str	r2, [sp, #0]
 8002018:	2200      	movs	r2, #0
 800201a:	2136      	movs	r1, #54	; 0x36
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f002 f8bb 	bl	8004198 <dwSpiWrite>
}
 8002022:	bf00      	nop
 8002024:	3710      	adds	r7, #16
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}

0800202a <dwGetDeviceId>:

uint32_t dwGetDeviceId(dwDeviceTypes_t *dev)
{
 800202a:	b580      	push	{r7, lr}
 800202c:	b082      	sub	sp, #8
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
    return dwSpiRead32(dev, DEV_ID, 0);
 8002032:	2200      	movs	r2, #0
 8002034:	2100      	movs	r1, #0
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f002 f899 	bl	800416e <dwSpiRead32>
 800203c:	4603      	mov	r3, r0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <dwEnableAllLeds>:

void dwEnableAllLeds(dwDeviceTypes_t *dev)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b084      	sub	sp, #16
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
    uint32_t reg;
    // Set all 4 GPIO in LED mode
    reg = dwSpiRead32(dev, GPIO_CTRL, GPIO_MODE_SUB);
 800204e:	2200      	movs	r2, #0
 8002050:	2126      	movs	r1, #38	; 0x26
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f002 f88b 	bl	800416e <dwSpiRead32>
 8002058:	60f8      	str	r0, [r7, #12]
    reg &= ~0x00003FC0ul;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002060:	60fb      	str	r3, [r7, #12]
    reg |= 0x00001540ul;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	f443 53aa 	orr.w	r3, r3, #5440	; 0x1540
 8002068:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, GPIO_CTRL, GPIO_MODE_SUB, reg);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2200      	movs	r2, #0
 800206e:	2126      	movs	r1, #38	; 0x26
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	f002 f8eb 	bl	800424c <dwSpiWrite32>
    reg = 0;
 8002076:	2300      	movs	r3, #0
 8002078:	60fb      	str	r3, [r7, #12]
    reg = dwSpiRead32(dev, GPIO_CTRL, GPIO_MODE_SUB);
 800207a:	2200      	movs	r2, #0
 800207c:	2126      	movs	r1, #38	; 0x26
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f002 f875 	bl	800416e <dwSpiRead32>
 8002084:	60f8      	str	r0, [r7, #12]
    // Enable debounce clock (used to clock the LED blinking)
    reg = dwSpiRead32(dev, PMSC, PMSC_CTRL0_SUB);
 8002086:	2200      	movs	r2, #0
 8002088:	2136      	movs	r1, #54	; 0x36
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f002 f86f 	bl	800416e <dwSpiRead32>
 8002090:	60f8      	str	r0, [r7, #12]
    reg |= 0x00840000ul;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	f443 0304 	orr.w	r3, r3, #8650752	; 0x840000
 8002098:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_CTRL0_SUB, reg);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2200      	movs	r2, #0
 800209e:	2136      	movs	r1, #54	; 0x36
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f002 f8d3 	bl	800424c <dwSpiWrite32>

    // Enable LED blinking and set the rate
    reg = 0x00000110ul;
 80020a6:	f44f 7388 	mov.w	r3, #272	; 0x110
 80020aa:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2228      	movs	r2, #40	; 0x28
 80020b0:	2136      	movs	r1, #54	; 0x36
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f002 f8ca 	bl	800424c <dwSpiWrite32>

    // Trigger a manual blink of the LEDs for test
    reg |= 0x000f0000ul;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	f443 2370 	orr.w	r3, r3, #983040	; 0xf0000
 80020be:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2228      	movs	r2, #40	; 0x28
 80020c4:	2136      	movs	r1, #54	; 0x36
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f002 f8c0 	bl	800424c <dwSpiWrite32>
    reg &= ~0x000f0000ul;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80020d2:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, PMSC, PMSC_LEDC, reg);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2228      	movs	r2, #40	; 0x28
 80020d8:	2136      	movs	r1, #54	; 0x36
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f002 f8b6 	bl	800424c <dwSpiWrite32>
}
 80020e0:	bf00      	nop
 80020e2:	3710      	adds	r7, #16
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <dwEnableClock>:

void dwEnableClock(dwDeviceTypes_t *dev, dwClock_t clock)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af02      	add	r7, sp, #8
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	460b      	mov	r3, r1
 80020f2:	70fb      	strb	r3, [r7, #3]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    memset(pmscctrl0, 0, LEN_PMSC_CTRL0);
 80020f4:	f107 030c 	add.w	r3, r7, #12
 80020f8:	2204      	movs	r2, #4
 80020fa:	2100      	movs	r1, #0
 80020fc:	4618      	mov	r0, r3
 80020fe:	f003 ff6f 	bl	8005fe0 <memset>
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8002102:	f107 030c 	add.w	r3, r7, #12
 8002106:	2204      	movs	r2, #4
 8002108:	9200      	str	r2, [sp, #0]
 800210a:	2200      	movs	r2, #0
 800210c:	2136      	movs	r1, #54	; 0x36
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f001 ffda 	bl	80040c8 <dwSpiRead>
    if (clock == dwClockAuto)
 8002114:	78fb      	ldrb	r3, [r7, #3]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d10d      	bne.n	8002136 <dwEnableClock+0x4e>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedLow);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	2100      	movs	r1, #0
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	4798      	blx	r3
        pmscctrl0[0] = dwClockAuto;
 8002126:	2300      	movs	r3, #0
 8002128:	733b      	strb	r3, [r7, #12]
        pmscctrl0[1] &= 0xFE;
 800212a:	7b7b      	ldrb	r3, [r7, #13]
 800212c:	f023 0301 	bic.w	r3, r3, #1
 8002130:	b2db      	uxtb	r3, r3
 8002132:	737b      	strb	r3, [r7, #13]
 8002134:	e026      	b.n	8002184 <dwEnableClock+0x9c>
    }
    else if (clock == dwClockXti)
 8002136:	78fb      	ldrb	r3, [r7, #3]
 8002138:	2b01      	cmp	r3, #1
 800213a:	d110      	bne.n	800215e <dwEnableClock+0x76>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedLow);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	2100      	movs	r1, #0
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	4798      	blx	r3
        pmscctrl0[0] &= 0xFC;
 8002148:	7b3b      	ldrb	r3, [r7, #12]
 800214a:	f023 0303 	bic.w	r3, r3, #3
 800214e:	b2db      	uxtb	r3, r3
 8002150:	733b      	strb	r3, [r7, #12]
        pmscctrl0[0] |= dwClockXti;
 8002152:	7b3b      	ldrb	r3, [r7, #12]
 8002154:	f043 0301 	orr.w	r3, r3, #1
 8002158:	b2db      	uxtb	r3, r3
 800215a:	733b      	strb	r3, [r7, #12]
 800215c:	e012      	b.n	8002184 <dwEnableClock+0x9c>
    }
    else if (clock == dwClockPll)
 800215e:	78fb      	ldrb	r3, [r7, #3]
 8002160:	2b02      	cmp	r3, #2
 8002162:	d10f      	bne.n	8002184 <dwEnableClock+0x9c>
    {
        dev->func->spiSetSpeed(dev, dwSpiSpeedHigh);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	2101      	movs	r1, #1
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	4798      	blx	r3
        pmscctrl0[0] &= 0xFC;
 8002170:	7b3b      	ldrb	r3, [r7, #12]
 8002172:	f023 0303 	bic.w	r3, r3, #3
 8002176:	b2db      	uxtb	r3, r3
 8002178:	733b      	strb	r3, [r7, #12]
        pmscctrl0[0] |= dwClockPll;
 800217a:	7b3b      	ldrb	r3, [r7, #12]
 800217c:	f043 0302 	orr.w	r3, r3, #2
 8002180:	b2db      	uxtb	r3, r3
 8002182:	733b      	strb	r3, [r7, #12]
    }
    else
    {
        // TODO deliver proper warning
    }
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, 1);
 8002184:	f107 030c 	add.w	r3, r7, #12
 8002188:	2201      	movs	r2, #1
 800218a:	9200      	str	r2, [sp, #0]
 800218c:	2200      	movs	r2, #0
 800218e:	2136      	movs	r1, #54	; 0x36
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f002 f801 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 8002196:	f107 030c 	add.w	r3, r7, #12
 800219a:	2204      	movs	r2, #4
 800219c:	9200      	str	r2, [sp, #0]
 800219e:	2200      	movs	r2, #0
 80021a0:	2136      	movs	r1, #54	; 0x36
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f001 fff8 	bl	8004198 <dwSpiWrite>
}
 80021a8:	bf00      	nop
 80021aa:	3710      	adds	r7, #16
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <dwRxSoftReset>:
/**
    Reset the receiver. Needed after errors or timeouts.
    From the DW1000 User Manual, v2.13 page 35: "Due to an issue in the re-initialisation of the receiver, it is necessary to apply a receiver reset after certain receiver error or timeout events (i.e. RXPHE (PHY Header Error), RXRFSL (Reed Solomon error), RXRFTO (Frame wait timeout), etc.). This ensures that the next good frame will have correctly calculated timestamp. It is not necessary to do this in the cases of RXPTO (Preamble detection Timeout) and RXSFDTO (SFD timeout). For details on how to apply a receiver-only reset see SOFTRESET field of Sub- Register 0x36:00  PMSC_CTRL0."
 */
void dwRxSoftReset(dwDeviceTypes_t *dev)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af02      	add	r7, sp, #8
 80021b6:	6078      	str	r0, [r7, #4]
    uint8_t pmscctrl0[LEN_PMSC_CTRL0];
    dwSpiRead(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 80021b8:	f107 030c 	add.w	r3, r7, #12
 80021bc:	2204      	movs	r2, #4
 80021be:	9200      	str	r2, [sp, #0]
 80021c0:	2200      	movs	r2, #0
 80021c2:	2136      	movs	r1, #54	; 0x36
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f001 ff7f 	bl	80040c8 <dwSpiRead>
    pmscctrl0[3] = pmscctrl0[3] & 0xEF;
 80021ca:	7bfb      	ldrb	r3, [r7, #15]
 80021cc:	f023 0310 	bic.w	r3, r3, #16
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	73fb      	strb	r3, [r7, #15]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 80021d4:	f107 030c 	add.w	r3, r7, #12
 80021d8:	2204      	movs	r2, #4
 80021da:	9200      	str	r2, [sp, #0]
 80021dc:	2200      	movs	r2, #0
 80021de:	2136      	movs	r1, #54	; 0x36
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f001 ffd9 	bl	8004198 <dwSpiWrite>
    pmscctrl0[3] = pmscctrl0[3] | 0x10;
 80021e6:	7bfb      	ldrb	r3, [r7, #15]
 80021e8:	f043 0310 	orr.w	r3, r3, #16
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	73fb      	strb	r3, [r7, #15]
    dwSpiWrite(dev, PMSC, PMSC_CTRL0_SUB, pmscctrl0, LEN_PMSC_CTRL0);
 80021f0:	f107 030c 	add.w	r3, r7, #12
 80021f4:	2204      	movs	r2, #4
 80021f6:	9200      	str	r2, [sp, #0]
 80021f8:	2200      	movs	r2, #0
 80021fa:	2136      	movs	r1, #54	; 0x36
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f001 ffcb 	bl	8004198 <dwSpiWrite>
}
 8002202:	bf00      	nop
 8002204:	3710      	adds	r7, #16
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <dwReadSystemConfigurationRegister>:

/* ###########################################################################
 * #### DW1000 register read/write ###########################################
 * ######################################################################### */
void dwReadSystemConfigurationRegister(dwDeviceTypes_t *dev)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b084      	sub	sp, #16
 800220e:	af02      	add	r7, sp, #8
 8002210:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_CFG, NO_SUB, dev->syscfg, LEN_SYS_CFG);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	330d      	adds	r3, #13
 8002216:	2204      	movs	r2, #4
 8002218:	9200      	str	r2, [sp, #0]
 800221a:	2200      	movs	r2, #0
 800221c:	2104      	movs	r1, #4
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f001 ff52 	bl	80040c8 <dwSpiRead>
}
 8002224:	bf00      	nop
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <dwWriteSystemConfigurationRegister>:

void dwWriteSystemConfigurationRegister(dwDeviceTypes_t *dev)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af02      	add	r7, sp, #8
 8002232:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, SYS_CFG, NO_SUB, dev->syscfg, LEN_SYS_CFG);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	330d      	adds	r3, #13
 8002238:	2204      	movs	r2, #4
 800223a:	9200      	str	r2, [sp, #0]
 800223c:	2200      	movs	r2, #0
 800223e:	2104      	movs	r1, #4
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f001 ffa9 	bl	8004198 <dwSpiWrite>
}
 8002246:	bf00      	nop
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}

0800224e <dwReadSystemEventStatusRegister>:

void dwReadSystemEventStatusRegister(dwDeviceTypes_t *dev)
{
 800224e:	b580      	push	{r7, lr}
 8002250:	b084      	sub	sp, #16
 8002252:	af02      	add	r7, sp, #8
 8002254:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_STATUS, NO_SUB, dev->sysstatus, LEN_SYS_STATUS);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	3319      	adds	r3, #25
 800225a:	2205      	movs	r2, #5
 800225c:	9200      	str	r2, [sp, #0]
 800225e:	2200      	movs	r2, #0
 8002260:	210f      	movs	r1, #15
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f001 ff30 	bl	80040c8 <dwSpiRead>
}
 8002268:	bf00      	nop
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <dwReadNetworkIdAndDeviceAddress>:

void dwReadNetworkIdAndDeviceAddress(dwDeviceTypes_t *dev)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af02      	add	r7, sp, #8
 8002276:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	3309      	adds	r3, #9
 800227c:	2204      	movs	r2, #4
 800227e:	9200      	str	r2, [sp, #0]
 8002280:	2200      	movs	r2, #0
 8002282:	2103      	movs	r1, #3
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f001 ff1f 	bl	80040c8 <dwSpiRead>
}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <dwWriteNetworkIdAndDeviceAddress>:

void dwWriteNetworkIdAndDeviceAddress(dwDeviceTypes_t *dev)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b084      	sub	sp, #16
 8002296:	af02      	add	r7, sp, #8
 8002298:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, PANADR, NO_SUB, dev->networkAndAddress, LEN_PANADR);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	3309      	adds	r3, #9
 800229e:	2204      	movs	r2, #4
 80022a0:	9200      	str	r2, [sp, #0]
 80022a2:	2200      	movs	r2, #0
 80022a4:	2103      	movs	r1, #3
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f001 ff76 	bl	8004198 <dwSpiWrite>
}
 80022ac:	bf00      	nop
 80022ae:	3708      	adds	r7, #8
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}

080022b4 <dwReadSystemEventMaskRegister>:

void dwReadSystemEventMaskRegister(dwDeviceTypes_t *dev)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af02      	add	r7, sp, #8
 80022ba:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, SYS_MASK, NO_SUB, dev->sysmask, LEN_SYS_MASK);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	3311      	adds	r3, #17
 80022c0:	2204      	movs	r2, #4
 80022c2:	9200      	str	r2, [sp, #0]
 80022c4:	2200      	movs	r2, #0
 80022c6:	210e      	movs	r1, #14
 80022c8:	6878      	ldr	r0, [r7, #4]
 80022ca:	f001 fefd 	bl	80040c8 <dwSpiRead>
}
 80022ce:	bf00      	nop
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}

080022d6 <dwWriteSystemEventMaskRegister>:

void dwWriteSystemEventMaskRegister(dwDeviceTypes_t *dev)
{
 80022d6:	b580      	push	{r7, lr}
 80022d8:	b084      	sub	sp, #16
 80022da:	af02      	add	r7, sp, #8
 80022dc:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, SYS_MASK, NO_SUB, dev->sysmask, LEN_SYS_MASK);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	3311      	adds	r3, #17
 80022e2:	2204      	movs	r2, #4
 80022e4:	9200      	str	r2, [sp, #0]
 80022e6:	2200      	movs	r2, #0
 80022e8:	210e      	movs	r1, #14
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f001 ff54 	bl	8004198 <dwSpiWrite>
}
 80022f0:	bf00      	nop
 80022f2:	3708      	adds	r7, #8
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <dwReadChannelControlRegister>:

void dwReadChannelControlRegister(dwDeviceTypes_t *dev)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af02      	add	r7, sp, #8
 80022fe:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, CHAN_CTRL, NO_SUB, dev->chanctrl, LEN_CHAN_CTRL);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	3315      	adds	r3, #21
 8002304:	2204      	movs	r2, #4
 8002306:	9200      	str	r2, [sp, #0]
 8002308:	2200      	movs	r2, #0
 800230a:	211f      	movs	r1, #31
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f001 fedb 	bl	80040c8 <dwSpiRead>
}
 8002312:	bf00      	nop
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <dwWriteChannelControlRegister>:

void dwWriteChannelControlRegister(dwDeviceTypes_t *dev)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b084      	sub	sp, #16
 800231e:	af02      	add	r7, sp, #8
 8002320:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, CHAN_CTRL, NO_SUB, dev->chanctrl, LEN_CHAN_CTRL);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	3315      	adds	r3, #21
 8002326:	2204      	movs	r2, #4
 8002328:	9200      	str	r2, [sp, #0]
 800232a:	2200      	movs	r2, #0
 800232c:	211f      	movs	r1, #31
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	f001 ff32 	bl	8004198 <dwSpiWrite>
}
 8002334:	bf00      	nop
 8002336:	3708      	adds	r7, #8
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <dwReadTransmitFrameControlRegister>:

void dwReadTransmitFrameControlRegister(dwDeviceTypes_t *dev)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af02      	add	r7, sp, #8
 8002342:	6078      	str	r0, [r7, #4]
    dwSpiRead(dev, TX_FCTRL, NO_SUB, dev->txfctrl, LEN_TX_FCTRL);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	331e      	adds	r3, #30
 8002348:	2205      	movs	r2, #5
 800234a:	9200      	str	r2, [sp, #0]
 800234c:	2200      	movs	r2, #0
 800234e:	2108      	movs	r1, #8
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f001 feb9 	bl	80040c8 <dwSpiRead>
}
 8002356:	bf00      	nop
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <dwWriteTransmitFrameControlRegister>:

void dwWriteTransmitFrameControlRegister(dwDeviceTypes_t *dev)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b084      	sub	sp, #16
 8002362:	af02      	add	r7, sp, #8
 8002364:	6078      	str	r0, [r7, #4]
    dwSpiWrite(dev, TX_FCTRL, NO_SUB, dev->txfctrl, LEN_TX_FCTRL);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	331e      	adds	r3, #30
 800236a:	2205      	movs	r2, #5
 800236c:	9200      	str	r2, [sp, #0]
 800236e:	2200      	movs	r2, #0
 8002370:	2108      	movs	r1, #8
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f001 ff10 	bl	8004198 <dwSpiWrite>
}
 8002378:	bf00      	nop
 800237a:	3708      	adds	r7, #8
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <dwSetFrameFilter>:
    dwSpiWrite(dev, RX_FWTO, NO_SUB, &timeout, 2);
    setBit(dev->syscfg, LEN_SYS_CFG, RXWTOE_BIT, timeout != 0);
}

void dwSetFrameFilter(dwDeviceTypes_t *dev, bool val)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
 8002388:	460b      	mov	r3, r1
 800238a:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFEN_BIT, val);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	f103 000d 	add.w	r0, r3, #13
 8002392:	78fb      	ldrb	r3, [r7, #3]
 8002394:	2200      	movs	r2, #0
 8002396:	2104      	movs	r1, #4
 8002398:	f7ff fc9d 	bl	8001cd6 <setBit>
}
 800239c:	bf00      	nop
 800239e:	3708      	adds	r7, #8
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <dwSetFrameFilterAllowData>:
{
    setBit(dev->syscfg, LEN_SYS_CFG, FFAB_BIT, val);
}

void dwSetFrameFilterAllowData(dwDeviceTypes_t *dev, bool val)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b082      	sub	sp, #8
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
 80023ac:	460b      	mov	r3, r1
 80023ae:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFAD_BIT, val);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f103 000d 	add.w	r0, r3, #13
 80023b6:	78fb      	ldrb	r3, [r7, #3]
 80023b8:	2203      	movs	r2, #3
 80023ba:	2104      	movs	r1, #4
 80023bc:	f7ff fc8b 	bl	8001cd6 <setBit>
}
 80023c0:	bf00      	nop
 80023c2:	3708      	adds	r7, #8
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}

080023c8 <dwSetFrameFilterAllowReserved>:
{
    setBit(dev->syscfg, LEN_SYS_CFG, FFAM_BIT, val);
}

void dwSetFrameFilterAllowReserved(dwDeviceTypes_t *dev, bool val)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	460b      	mov	r3, r1
 80023d2:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, FFAR_BIT, val);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f103 000d 	add.w	r0, r3, #13
 80023da:	78fb      	ldrb	r3, [r7, #3]
 80023dc:	2206      	movs	r2, #6
 80023de:	2104      	movs	r1, #4
 80023e0:	f7ff fc79 	bl	8001cd6 <setBit>
}
 80023e4:	bf00      	nop
 80023e6:	3708      	adds	r7, #8
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}

080023ec <dwSetDoubleBuffering>:

void dwSetDoubleBuffering(dwDeviceTypes_t *dev, bool val)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	460b      	mov	r3, r1
 80023f6:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, DIS_DRXB_BIT, !val);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f103 000d 	add.w	r0, r3, #13
 80023fe:	78fb      	ldrb	r3, [r7, #3]
 8002400:	2b00      	cmp	r3, #0
 8002402:	bf14      	ite	ne
 8002404:	2301      	movne	r3, #1
 8002406:	2300      	moveq	r3, #0
 8002408:	b2db      	uxtb	r3, r3
 800240a:	f083 0301 	eor.w	r3, r3, #1
 800240e:	b2db      	uxtb	r3, r3
 8002410:	f003 0301 	and.w	r3, r3, #1
 8002414:	b2db      	uxtb	r3, r3
 8002416:	220c      	movs	r2, #12
 8002418:	2104      	movs	r1, #4
 800241a:	f7ff fc5c 	bl	8001cd6 <setBit>
}
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <dwSetInterruptPolarity>:

void dwSetInterruptPolarity(dwDeviceTypes_t *dev, bool val)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b082      	sub	sp, #8
 800242a:	af00      	add	r7, sp, #0
 800242c:	6078      	str	r0, [r7, #4]
 800242e:	460b      	mov	r3, r1
 8002430:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, HIRQ_POL_BIT, val);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f103 000d 	add.w	r0, r3, #13
 8002438:	78fb      	ldrb	r3, [r7, #3]
 800243a:	2209      	movs	r2, #9
 800243c:	2104      	movs	r1, #4
 800243e:	f7ff fc4a 	bl	8001cd6 <setBit>
}
 8002442:	bf00      	nop
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}

0800244a <dwSetReceiverAutoReenable>:

void dwSetReceiverAutoReenable(dwDeviceTypes_t *dev, bool val)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b082      	sub	sp, #8
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
 8002452:	460b      	mov	r3, r1
 8002454:	70fb      	strb	r3, [r7, #3]
    setBit(dev->syscfg, LEN_SYS_CFG, RXAUTR_BIT, val);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	f103 000d 	add.w	r0, r3, #13
 800245c:	78fb      	ldrb	r3, [r7, #3]
 800245e:	221d      	movs	r2, #29
 8002460:	2104      	movs	r1, #4
 8002462:	f7ff fc38 	bl	8001cd6 <setBit>
}
 8002466:	bf00      	nop
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <dwInterruptOnSent>:

void dwInterruptOnSent(dwDeviceTypes_t *dev, bool val)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b082      	sub	sp, #8
 8002472:	af00      	add	r7, sp, #0
 8002474:	6078      	str	r0, [r7, #4]
 8002476:	460b      	mov	r3, r1
 8002478:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, TXFRS_BIT, val);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f103 0011 	add.w	r0, r3, #17
 8002480:	78fb      	ldrb	r3, [r7, #3]
 8002482:	2207      	movs	r2, #7
 8002484:	2104      	movs	r1, #4
 8002486:	f7ff fc26 	bl	8001cd6 <setBit>
}
 800248a:	bf00      	nop
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}

08002492 <dwInterruptOnReceived>:

void dwInterruptOnReceived(dwDeviceTypes_t *dev, bool val)
{
 8002492:	b580      	push	{r7, lr}
 8002494:	b082      	sub	sp, #8
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
 800249a:	460b      	mov	r3, r1
 800249c:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, RXDFR_BIT, val);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f103 0011 	add.w	r0, r3, #17
 80024a4:	78fb      	ldrb	r3, [r7, #3]
 80024a6:	220d      	movs	r2, #13
 80024a8:	2104      	movs	r1, #4
 80024aa:	f7ff fc14 	bl	8001cd6 <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXFCG_BIT, val);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f103 0011 	add.w	r0, r3, #17
 80024b4:	78fb      	ldrb	r3, [r7, #3]
 80024b6:	220e      	movs	r2, #14
 80024b8:	2104      	movs	r1, #4
 80024ba:	f7ff fc0c 	bl	8001cd6 <setBit>
}
 80024be:	bf00      	nop
 80024c0:	3708      	adds	r7, #8
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <dwInterruptOnReceiveFailed>:

void dwInterruptOnReceiveFailed(dwDeviceTypes_t *dev, bool val)
{
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b082      	sub	sp, #8
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	6078      	str	r0, [r7, #4]
 80024ce:	460b      	mov	r3, r1
 80024d0:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_STATUS, LDEERR_BIT, val);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f103 0011 	add.w	r0, r3, #17
 80024d8:	78fb      	ldrb	r3, [r7, #3]
 80024da:	2212      	movs	r2, #18
 80024dc:	2105      	movs	r1, #5
 80024de:	f7ff fbfa 	bl	8001cd6 <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXFCE_BIT, val);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f103 0011 	add.w	r0, r3, #17
 80024e8:	78fb      	ldrb	r3, [r7, #3]
 80024ea:	220f      	movs	r2, #15
 80024ec:	2105      	movs	r1, #5
 80024ee:	f7ff fbf2 	bl	8001cd6 <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXPHE_BIT, val);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f103 0011 	add.w	r0, r3, #17
 80024f8:	78fb      	ldrb	r3, [r7, #3]
 80024fa:	220c      	movs	r2, #12
 80024fc:	2105      	movs	r1, #5
 80024fe:	f7ff fbea 	bl	8001cd6 <setBit>
    setBit(dev->sysmask, LEN_SYS_STATUS, RXRFSL_BIT, val);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	f103 0011 	add.w	r0, r3, #17
 8002508:	78fb      	ldrb	r3, [r7, #3]
 800250a:	2210      	movs	r2, #16
 800250c:	2105      	movs	r1, #5
 800250e:	f7ff fbe2 	bl	8001cd6 <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXSFDTO_BIT, val);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f103 0011 	add.w	r0, r3, #17
 8002518:	78fb      	ldrb	r3, [r7, #3]
 800251a:	221a      	movs	r2, #26
 800251c:	2104      	movs	r1, #4
 800251e:	f7ff fbda 	bl	8001cd6 <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, AFFREJ_BIT, val);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	f103 0011 	add.w	r0, r3, #17
 8002528:	78fb      	ldrb	r3, [r7, #3]
 800252a:	221d      	movs	r2, #29
 800252c:	2104      	movs	r1, #4
 800252e:	f7ff fbd2 	bl	8001cd6 <setBit>
}
 8002532:	bf00      	nop
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <dwInterruptOnReceiveTimeout>:

void dwInterruptOnReceiveTimeout(dwDeviceTypes_t *dev, bool val)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b082      	sub	sp, #8
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
 8002542:	460b      	mov	r3, r1
 8002544:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, RXRFTO_BIT, val);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	f103 0011 	add.w	r0, r3, #17
 800254c:	78fb      	ldrb	r3, [r7, #3]
 800254e:	2211      	movs	r2, #17
 8002550:	2104      	movs	r1, #4
 8002552:	f7ff fbc0 	bl	8001cd6 <setBit>
    setBit(dev->sysmask, LEN_SYS_MASK, RXPTO_BIT, val);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f103 0011 	add.w	r0, r3, #17
 800255c:	78fb      	ldrb	r3, [r7, #3]
 800255e:	2215      	movs	r2, #21
 8002560:	2104      	movs	r1, #4
 8002562:	f7ff fbb8 	bl	8001cd6 <setBit>
}
 8002566:	bf00      	nop
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <dwInterruptOnReceiveTimestampAvailable>:

void dwInterruptOnReceiveTimestampAvailable(dwDeviceTypes_t *dev, bool val)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b082      	sub	sp, #8
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
 8002576:	460b      	mov	r3, r1
 8002578:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, LDEDONE_BIT, val);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	f103 0011 	add.w	r0, r3, #17
 8002580:	78fb      	ldrb	r3, [r7, #3]
 8002582:	220a      	movs	r2, #10
 8002584:	2104      	movs	r1, #4
 8002586:	f7ff fba6 	bl	8001cd6 <setBit>
}
 800258a:	bf00      	nop
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <dwInterruptOnAutomaticAcknowledgeTrigger>:

void dwInterruptOnAutomaticAcknowledgeTrigger(dwDeviceTypes_t *dev, bool val)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b082      	sub	sp, #8
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
 800259a:	460b      	mov	r3, r1
 800259c:	70fb      	strb	r3, [r7, #3]
    setBit(dev->sysmask, LEN_SYS_MASK, AAT_BIT, val);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f103 0011 	add.w	r0, r3, #17
 80025a4:	78fb      	ldrb	r3, [r7, #3]
 80025a6:	2203      	movs	r2, #3
 80025a8:	2104      	movs	r1, #4
 80025aa:	f7ff fb94 	bl	8001cd6 <setBit>
}
 80025ae:	bf00      	nop
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}

080025b6 <dwClearInterrupts>:

void dwClearInterrupts(dwDeviceTypes_t *dev)
{
 80025b6:	b580      	push	{r7, lr}
 80025b8:	b082      	sub	sp, #8
 80025ba:	af00      	add	r7, sp, #0
 80025bc:	6078      	str	r0, [r7, #4]
    memset(dev->sysmask, 0, LEN_SYS_MASK);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	3311      	adds	r3, #17
 80025c2:	2204      	movs	r2, #4
 80025c4:	2100      	movs	r1, #0
 80025c6:	4618      	mov	r0, r3
 80025c8:	f003 fd0a 	bl	8005fe0 <memset>
}
 80025cc:	bf00      	nop
 80025ce:	3708      	adds	r7, #8
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bd80      	pop	{r7, pc}

080025d4 <dwIdle>:

void dwIdle(dwDeviceTypes_t *dev)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af02      	add	r7, sp, #8
 80025da:	6078      	str	r0, [r7, #4]
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	3304      	adds	r3, #4
 80025e0:	2204      	movs	r2, #4
 80025e2:	2100      	movs	r1, #0
 80025e4:	4618      	mov	r0, r3
 80025e6:	f003 fcfb 	bl	8005fe0 <memset>
    dev->sysctrl[0] |= 1 << TRXOFF_BIT;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	791b      	ldrb	r3, [r3, #4]
 80025ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025f2:	b2da      	uxtb	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	711a      	strb	r2, [r3, #4]
    dev->deviceMode = IDLE_MODE;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	721a      	strb	r2, [r3, #8]
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	3304      	adds	r3, #4
 8002602:	2204      	movs	r2, #4
 8002604:	9200      	str	r2, [sp, #0]
 8002606:	2200      	movs	r2, #0
 8002608:	210d      	movs	r1, #13
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f001 fdc4 	bl	8004198 <dwSpiWrite>
}
 8002610:	bf00      	nop
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}

08002618 <dwNewReceive>:
    else regval &= DRX_CARRIER_INT_MASK ;                               // make sure upper bits are clear if not sign extending
    return (int32_t) regval ; // cast unsigned value to signed quantity.
}

void dwNewReceive(dwDeviceTypes_t *dev)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f7ff ffd7 	bl	80025d4 <dwIdle>
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	3304      	adds	r3, #4
 800262a:	2204      	movs	r2, #4
 800262c:	2100      	movs	r1, #0
 800262e:	4618      	mov	r0, r3
 8002630:	f003 fcd6 	bl	8005fe0 <memset>
    dwClearReceiveStatus(dev);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f000 fda5 	bl	8003184 <dwClearReceiveStatus>
    dev->deviceMode = RX_MODE;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2201      	movs	r2, #1
 800263e:	721a      	strb	r2, [r3, #8]
}
 8002640:	bf00      	nop
 8002642:	3708      	adds	r7, #8
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <dwStartReceive>:

void dwStartReceive(dwDeviceTypes_t *dev)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af02      	add	r7, sp, #8
 800264e:	6078      	str	r0, [r7, #4]
    setBit(dev->sysctrl, LEN_SYS_CTRL, SFCST_BIT, !dev->frameCheck);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	1d18      	adds	r0, r3, #4
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 800265a:	2b00      	cmp	r3, #0
 800265c:	bf14      	ite	ne
 800265e:	2301      	movne	r3, #1
 8002660:	2300      	moveq	r3, #0
 8002662:	b2db      	uxtb	r3, r3
 8002664:	f083 0301 	eor.w	r3, r3, #1
 8002668:	b2db      	uxtb	r3, r3
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	b2db      	uxtb	r3, r3
 8002670:	2200      	movs	r2, #0
 8002672:	2104      	movs	r1, #4
 8002674:	f7ff fb2f 	bl	8001cd6 <setBit>
    setBit(dev->sysctrl, LEN_SYS_CTRL, RXENAB_BIT, true);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	1d18      	adds	r0, r3, #4
 800267c:	2301      	movs	r3, #1
 800267e:	2208      	movs	r2, #8
 8002680:	2104      	movs	r1, #4
 8002682:	f7ff fb28 	bl	8001cd6 <setBit>
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	3304      	adds	r3, #4
 800268a:	2204      	movs	r2, #4
 800268c:	9200      	str	r2, [sp, #0]
 800268e:	2200      	movs	r2, #0
 8002690:	210d      	movs	r1, #13
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f001 fd80 	bl	8004198 <dwSpiWrite>
}
 8002698:	bf00      	nop
 800269a:	3708      	adds	r7, #8
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <dwNewTransmit>:

void dwNewTransmit(dwDeviceTypes_t *dev)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f7ff ff93 	bl	80025d4 <dwIdle>
    memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	3304      	adds	r3, #4
 80026b2:	2204      	movs	r2, #4
 80026b4:	2100      	movs	r1, #0
 80026b6:	4618      	mov	r0, r3
 80026b8:	f003 fc92 	bl	8005fe0 <memset>
    dwClearTransmitStatus(dev);
 80026bc:	6878      	ldr	r0, [r7, #4]
 80026be:	f000 fd73 	bl	80031a8 <dwClearTransmitStatus>
    dev->deviceMode = TX_MODE;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2202      	movs	r2, #2
 80026c6:	721a      	strb	r2, [r3, #8]
}
 80026c8:	bf00      	nop
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <dwStartTransmit>:

void dwStartTransmit(dwDeviceTypes_t *dev)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af02      	add	r7, sp, #8
 80026d6:	6078      	str	r0, [r7, #4]
    dwWriteTransmitFrameControlRegister(dev);
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f7ff fe40 	bl	800235e <dwWriteTransmitFrameControlRegister>
    setBit(dev->sysctrl, LEN_SYS_CTRL, SFCST_BIT, !dev->frameCheck);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	1d18      	adds	r0, r3, #4
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	bf14      	ite	ne
 80026ec:	2301      	movne	r3, #1
 80026ee:	2300      	moveq	r3, #0
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	f083 0301 	eor.w	r3, r3, #1
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	2200      	movs	r2, #0
 8002700:	2104      	movs	r1, #4
 8002702:	f7ff fae8 	bl	8001cd6 <setBit>
    setBit(dev->sysctrl, LEN_SYS_CTRL, TXSTRT_BIT, true);
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	1d18      	adds	r0, r3, #4
 800270a:	2301      	movs	r3, #1
 800270c:	2201      	movs	r2, #1
 800270e:	2104      	movs	r1, #4
 8002710:	f7ff fae1 	bl	8001cd6 <setBit>
    dwSpiWrite(dev, SYS_CTRL, NO_SUB, dev->sysctrl, LEN_SYS_CTRL);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	3304      	adds	r3, #4
 8002718:	2204      	movs	r2, #4
 800271a:	9200      	str	r2, [sp, #0]
 800271c:	2200      	movs	r2, #0
 800271e:	210d      	movs	r1, #13
 8002720:	6878      	ldr	r0, [r7, #4]
 8002722:	f001 fd39 	bl	8004198 <dwSpiWrite>
    if (dev->permanentReceive)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800272c:	2b00      	cmp	r3, #0
 800272e:	d00d      	beq.n	800274c <dwStartTransmit+0x7c>
    {
        memset(dev->sysctrl, 0, LEN_SYS_CTRL);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3304      	adds	r3, #4
 8002734:	2204      	movs	r2, #4
 8002736:	2100      	movs	r1, #0
 8002738:	4618      	mov	r0, r3
 800273a:	f003 fc51 	bl	8005fe0 <memset>
        dev->deviceMode = RX_MODE;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2201      	movs	r2, #1
 8002742:	721a      	strb	r2, [r3, #8]
        dwStartReceive(dev);
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f7ff ff7f 	bl	8002648 <dwStartReceive>
    }
    else
    {
        dev->deviceMode = IDLE_MODE;
    }
}
 800274a:	e00b      	b.n	8002764 <dwStartTransmit+0x94>
    else if (dev->wait4resp)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8002752:	2b00      	cmp	r3, #0
 8002754:	d003      	beq.n	800275e <dwStartTransmit+0x8e>
        dev->deviceMode = RX_MODE;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2201      	movs	r2, #1
 800275a:	721a      	strb	r2, [r3, #8]
}
 800275c:	e002      	b.n	8002764 <dwStartTransmit+0x94>
        dev->deviceMode = IDLE_MODE;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	721a      	strb	r2, [r3, #8]
}
 8002764:	bf00      	nop
 8002766:	3708      	adds	r7, #8
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}

0800276c <dwNewConfiguration>:

void dwNewConfiguration(dwDeviceTypes_t *dev)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
    dwIdle(dev);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f7ff ff2d 	bl	80025d4 <dwIdle>
    dwReadNetworkIdAndDeviceAddress(dev);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7ff fd78 	bl	8002270 <dwReadNetworkIdAndDeviceAddress>
    dwReadSystemConfigurationRegister(dev);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f7ff fd42 	bl	800220a <dwReadSystemConfigurationRegister>
    dwReadChannelControlRegister(dev);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f7ff fdb6 	bl	80022f8 <dwReadChannelControlRegister>
    dwReadTransmitFrameControlRegister(dev);
 800278c:	6878      	ldr	r0, [r7, #4]
 800278e:	f7ff fdd5 	bl	800233c <dwReadTransmitFrameControlRegister>
    dwReadSystemEventMaskRegister(dev);
 8002792:	6878      	ldr	r0, [r7, #4]
 8002794:	f7ff fd8e 	bl	80022b4 <dwReadSystemEventMaskRegister>
}
 8002798:	bf00      	nop
 800279a:	3708      	adds	r7, #8
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <dwCommitConfiguration>:

void dwCommitConfiguration(dwDeviceTypes_t *dev)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af02      	add	r7, sp, #8
 80027a6:	6078      	str	r0, [r7, #4]
    // write all configurations back to device
    dwWriteNetworkIdAndDeviceAddress(dev);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7ff fd72 	bl	8002292 <dwWriteNetworkIdAndDeviceAddress>
    dwWriteSystemConfigurationRegister(dev);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f7ff fd3c 	bl	800222c <dwWriteSystemConfigurationRegister>
    dwWriteChannelControlRegister(dev);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f7ff fdb0 	bl	800231a <dwWriteChannelControlRegister>
    dwWriteTransmitFrameControlRegister(dev);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f7ff fdcf 	bl	800235e <dwWriteTransmitFrameControlRegister>
    dwWriteSystemEventMaskRegister(dev);
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f7ff fd88 	bl	80022d6 <dwWriteSystemEventMaskRegister>
    // tune according to configuration
    dwTune(dev);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f000 fdc6 	bl	8003358 <dwTune>
    // uint8_t antennaDelayBytes[LEN_STAMP];
    // writeValueToBytes(antennaDelayBytes, 16384, LEN_STAMP);
    // dev->antennaDelay.setTimestamp(antennaDelayBytes);
    // dwSpiRead(dev, TX_ANTD, NO_SUB, antennaDelayBytes, LEN_TX_ANTD);
    // dwSpiRead(dev, LDE_IF, LDE_RXANTD_SUB, antennaDelayBytes, LEN_LDE_RXANTD);
    dwSpiWrite(dev, TX_ANTD, NO_SUB, dev->antennaDelay.timeRaw, LEN_TX_ANTD);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	3330      	adds	r3, #48	; 0x30
 80027d0:	2202      	movs	r2, #2
 80027d2:	9200      	str	r2, [sp, #0]
 80027d4:	2200      	movs	r2, #0
 80027d6:	2118      	movs	r1, #24
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f001 fcdd 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_RXANTD_SUB, dev->antennaDelay.timeRaw, LEN_LDE_RXANTD);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	3330      	adds	r3, #48	; 0x30
 80027e2:	2202      	movs	r2, #2
 80027e4:	9200      	str	r2, [sp, #0]
 80027e6:	f641 0204 	movw	r2, #6148	; 0x1804
 80027ea:	212e      	movs	r1, #46	; 0x2e
 80027ec:	6878      	ldr	r0, [r7, #4]
 80027ee:	f001 fcd3 	bl	8004198 <dwSpiWrite>
}
 80027f2:	bf00      	nop
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}

080027fa <dwSuppressFrameCheck>:
    dev->wait4resp = val;
    setBit(dev->sysctrl, LEN_SYS_CTRL, WAIT4RESP_BIT, val);
}

void dwSuppressFrameCheck(dwDeviceTypes_t *dev, bool val)
{
 80027fa:	b480      	push	{r7}
 80027fc:	b083      	sub	sp, #12
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
 8002802:	460b      	mov	r3, r1
 8002804:	70fb      	strb	r3, [r7, #3]
    dev->frameCheck = !val;
 8002806:	78fb      	ldrb	r3, [r7, #3]
 8002808:	2b00      	cmp	r3, #0
 800280a:	bf14      	ite	ne
 800280c:	2301      	movne	r3, #1
 800280e:	2300      	moveq	r3, #0
 8002810:	b2db      	uxtb	r3, r3
 8002812:	f083 0301 	eor.w	r3, r3, #1
 8002816:	b2db      	uxtb	r3, r3
 8002818:	f003 0301 	and.w	r3, r3, #1
 800281c:	b2da      	uxtb	r2, r3
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	bc80      	pop	{r7}
 800282c:	4770      	bx	lr

0800282e <dwUseSmartPower>:

void dwUseSmartPower(dwDeviceTypes_t *dev, bool smartPower)
{
 800282e:	b580      	push	{r7, lr}
 8002830:	b082      	sub	sp, #8
 8002832:	af00      	add	r7, sp, #0
 8002834:	6078      	str	r0, [r7, #4]
 8002836:	460b      	mov	r3, r1
 8002838:	70fb      	strb	r3, [r7, #3]
    dev->smartPower = smartPower;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	78fa      	ldrb	r2, [r7, #3]
 800283e:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
    setBit(dev->syscfg, LEN_SYS_CFG, DIS_STXP_BIT, !smartPower);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	f103 000d 	add.w	r0, r3, #13
 8002848:	78fb      	ldrb	r3, [r7, #3]
 800284a:	2b00      	cmp	r3, #0
 800284c:	bf14      	ite	ne
 800284e:	2301      	movne	r3, #1
 8002850:	2300      	moveq	r3, #0
 8002852:	b2db      	uxtb	r3, r3
 8002854:	f083 0301 	eor.w	r3, r3, #1
 8002858:	b2db      	uxtb	r3, r3
 800285a:	f003 0301 	and.w	r3, r3, #1
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2212      	movs	r2, #18
 8002862:	2104      	movs	r1, #4
 8002864:	f7ff fa37 	bl	8001cd6 <setBit>
}
 8002868:	bf00      	nop
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <dwSetDataRate>:
    delayBytes[1] &= 0xFE;
    dwSpiWrite(dev, DX_TIME, NO_SUB, delayBytes, LEN_DX_TIME);
}

void dwSetDataRate(dwDeviceTypes_t *dev, uint8_t rate)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b086      	sub	sp, #24
 8002874:	af02      	add	r7, sp, #8
 8002876:	6078      	str	r0, [r7, #4]
 8002878:	460b      	mov	r3, r1
 800287a:	70fb      	strb	r3, [r7, #3]
    rate &= 0x03;
 800287c:	78fb      	ldrb	r3, [r7, #3]
 800287e:	f003 0303 	and.w	r3, r3, #3
 8002882:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[1] &= 0x83;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	7fdb      	ldrb	r3, [r3, #31]
 8002888:	f023 037c 	bic.w	r3, r3, #124	; 0x7c
 800288c:	b2da      	uxtb	r2, r3
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	77da      	strb	r2, [r3, #31]
    dev->txfctrl[1] |= (uint8_t)((rate << 5) & 0xFF);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	7fda      	ldrb	r2, [r3, #31]
 8002896:	78fb      	ldrb	r3, [r7, #3]
 8002898:	015b      	lsls	r3, r3, #5
 800289a:	b2db      	uxtb	r3, r3
 800289c:	4313      	orrs	r3, r2
 800289e:	b2da      	uxtb	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	77da      	strb	r2, [r3, #31]
    // special 110kbps flag
    if (rate == TRX_RATE_110KBPS)
 80028a4:	78fb      	ldrb	r3, [r7, #3]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d108      	bne.n	80028bc <dwSetDataRate+0x4c>
    {
        setBit(dev->syscfg, LEN_SYS_CFG, RXM110K_BIT, true);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f103 000d 	add.w	r0, r3, #13
 80028b0:	2301      	movs	r3, #1
 80028b2:	2216      	movs	r2, #22
 80028b4:	2104      	movs	r1, #4
 80028b6:	f7ff fa0e 	bl	8001cd6 <setBit>
 80028ba:	e007      	b.n	80028cc <dwSetDataRate+0x5c>
    }
    else
    {
        setBit(dev->syscfg, LEN_SYS_CFG, RXM110K_BIT, false);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f103 000d 	add.w	r0, r3, #13
 80028c2:	2300      	movs	r3, #0
 80028c4:	2216      	movs	r2, #22
 80028c6:	2104      	movs	r1, #4
 80028c8:	f7ff fa05 	bl	8001cd6 <setBit>
    }
    // SFD mode and type (non-configurable, as in Table )
    if (rate == TRX_RATE_6800KBPS)
 80028cc:	78fb      	ldrb	r3, [r7, #3]
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d118      	bne.n	8002904 <dwSetDataRate+0x94>
    {
        setBit(dev->chanctrl, LEN_CHAN_CTRL, DWSFD_BIT, false);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f103 0015 	add.w	r0, r3, #21
 80028d8:	2300      	movs	r3, #0
 80028da:	2211      	movs	r2, #17
 80028dc:	2104      	movs	r1, #4
 80028de:	f7ff f9fa 	bl	8001cd6 <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, TNSSFD_BIT, false);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f103 0015 	add.w	r0, r3, #21
 80028e8:	2300      	movs	r3, #0
 80028ea:	2214      	movs	r2, #20
 80028ec:	2104      	movs	r1, #4
 80028ee:	f7ff f9f2 	bl	8001cd6 <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, RNSSFD_BIT, false);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	f103 0015 	add.w	r0, r3, #21
 80028f8:	2300      	movs	r3, #0
 80028fa:	2215      	movs	r2, #21
 80028fc:	2104      	movs	r1, #4
 80028fe:	f7ff f9ea 	bl	8001cd6 <setBit>
 8002902:	e017      	b.n	8002934 <dwSetDataRate+0xc4>
    }
    else
    {
        setBit(dev->chanctrl, LEN_CHAN_CTRL, DWSFD_BIT, true);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f103 0015 	add.w	r0, r3, #21
 800290a:	2301      	movs	r3, #1
 800290c:	2211      	movs	r2, #17
 800290e:	2104      	movs	r1, #4
 8002910:	f7ff f9e1 	bl	8001cd6 <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, TNSSFD_BIT, true);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f103 0015 	add.w	r0, r3, #21
 800291a:	2301      	movs	r3, #1
 800291c:	2214      	movs	r2, #20
 800291e:	2104      	movs	r1, #4
 8002920:	f7ff f9d9 	bl	8001cd6 <setBit>
        setBit(dev->chanctrl, LEN_CHAN_CTRL, RNSSFD_BIT, true);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f103 0015 	add.w	r0, r3, #21
 800292a:	2301      	movs	r3, #1
 800292c:	2215      	movs	r2, #21
 800292e:	2104      	movs	r1, #4
 8002930:	f7ff f9d1 	bl	8001cd6 <setBit>
    }
    uint8_t sfdLength;
    if (rate == TRX_RATE_6800KBPS)
 8002934:	78fb      	ldrb	r3, [r7, #3]
 8002936:	2b02      	cmp	r3, #2
 8002938:	d102      	bne.n	8002940 <dwSetDataRate+0xd0>
    {
        sfdLength = 0x08;
 800293a:	2308      	movs	r3, #8
 800293c:	73fb      	strb	r3, [r7, #15]
 800293e:	e007      	b.n	8002950 <dwSetDataRate+0xe0>
    }
    else if (rate == TRX_RATE_850KBPS)
 8002940:	78fb      	ldrb	r3, [r7, #3]
 8002942:	2b01      	cmp	r3, #1
 8002944:	d102      	bne.n	800294c <dwSetDataRate+0xdc>
    {
        sfdLength = 0x10;
 8002946:	2310      	movs	r3, #16
 8002948:	73fb      	strb	r3, [r7, #15]
 800294a:	e001      	b.n	8002950 <dwSetDataRate+0xe0>
    }
    else
    {
        sfdLength = 0x40;
 800294c:	2340      	movs	r3, #64	; 0x40
 800294e:	73fb      	strb	r3, [r7, #15]
    }
    dwSpiWrite(dev, USR_SFD, SFD_LENGTH_SUB, &sfdLength, LEN_SFD_LENGTH);
 8002950:	f107 030f 	add.w	r3, r7, #15
 8002954:	2201      	movs	r2, #1
 8002956:	9200      	str	r2, [sp, #0]
 8002958:	2200      	movs	r2, #0
 800295a:	2121      	movs	r1, #33	; 0x21
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f001 fc1b 	bl	8004198 <dwSpiWrite>
    dev->dataRate = rate;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	78fa      	ldrb	r2, [r7, #3]
 8002966:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 800296a:	bf00      	nop
 800296c:	3710      	adds	r7, #16
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <dwSetPulseFrequency>:

void dwSetPulseFrequency(dwDeviceTypes_t *dev, uint8_t freq)
{
 8002972:	b480      	push	{r7}
 8002974:	b083      	sub	sp, #12
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
 800297a:	460b      	mov	r3, r1
 800297c:	70fb      	strb	r3, [r7, #3]
    freq &= 0x03;
 800297e:	78fb      	ldrb	r3, [r7, #3]
 8002980:	f003 0303 	and.w	r3, r3, #3
 8002984:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[2] &= 0xFC;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 3020 	ldrb.w	r3, [r3, #32]
 800298c:	f023 0303 	bic.w	r3, r3, #3
 8002990:	b2da      	uxtb	r2, r3
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f883 2020 	strb.w	r2, [r3, #32]
    dev->txfctrl[2] |= (uint8_t)(freq & 0xFF);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	f893 2020 	ldrb.w	r2, [r3, #32]
 800299e:	78fb      	ldrb	r3, [r7, #3]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	b2da      	uxtb	r2, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f883 2020 	strb.w	r2, [r3, #32]
    dev->chanctrl[2] &= 0xF3;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	7ddb      	ldrb	r3, [r3, #23]
 80029ae:	f023 030c 	bic.w	r3, r3, #12
 80029b2:	b2da      	uxtb	r2, r3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[2] |= (uint8_t)((freq << 2) & 0xFF);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	7dda      	ldrb	r2, [r3, #23]
 80029bc:	78fb      	ldrb	r3, [r7, #3]
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	4313      	orrs	r3, r2
 80029c4:	b2da      	uxtb	r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	75da      	strb	r2, [r3, #23]
    dev->pulseFrequency = freq;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	78fa      	ldrb	r2, [r7, #3]
 80029ce:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
}
 80029d2:	bf00      	nop
 80029d4:	370c      	adds	r7, #12
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr

080029dc <dwSetPreambleLength>:
{
    return dev->pulseFrequency;
}

void dwSetPreambleLength(dwDeviceTypes_t *dev, uint8_t prealen)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	460b      	mov	r3, r1
 80029e6:	70fb      	strb	r3, [r7, #3]
    prealen &= 0x0F;
 80029e8:	78fb      	ldrb	r3, [r7, #3]
 80029ea:	f003 030f 	and.w	r3, r3, #15
 80029ee:	70fb      	strb	r3, [r7, #3]
    dev->txfctrl[2] &= 0xC3;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029f6:	f023 033c 	bic.w	r3, r3, #60	; 0x3c
 80029fa:	b2da      	uxtb	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f883 2020 	strb.w	r2, [r3, #32]
    dev->txfctrl[2] |= (uint8_t)((prealen << 2) & 0xFF);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	f893 2020 	ldrb.w	r2, [r3, #32]
 8002a08:	78fb      	ldrb	r3, [r7, #3]
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	b2da      	uxtb	r2, r3
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	f883 2020 	strb.w	r2, [r3, #32]
    if (prealen == TX_PREAMBLE_LEN_64 || prealen == TX_PREAMBLE_LEN_128)
 8002a18:	78fb      	ldrb	r3, [r7, #3]
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d002      	beq.n	8002a24 <dwSetPreambleLength+0x48>
 8002a1e:	78fb      	ldrb	r3, [r7, #3]
 8002a20:	2b05      	cmp	r3, #5
 8002a22:	d104      	bne.n	8002a2e <dwSetPreambleLength+0x52>
    {
        dev->pacSize = PAC_SIZE_8;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2208      	movs	r2, #8
 8002a28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002a2c:	e016      	b.n	8002a5c <dwSetPreambleLength+0x80>
    }
    else if (prealen == TX_PREAMBLE_LEN_256 || prealen == TX_PREAMBLE_LEN_512)
 8002a2e:	78fb      	ldrb	r3, [r7, #3]
 8002a30:	2b09      	cmp	r3, #9
 8002a32:	d002      	beq.n	8002a3a <dwSetPreambleLength+0x5e>
 8002a34:	78fb      	ldrb	r3, [r7, #3]
 8002a36:	2b0d      	cmp	r3, #13
 8002a38:	d104      	bne.n	8002a44 <dwSetPreambleLength+0x68>
    {
        dev->pacSize = PAC_SIZE_16;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2210      	movs	r2, #16
 8002a3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002a42:	e00b      	b.n	8002a5c <dwSetPreambleLength+0x80>
    }
    else if (prealen == TX_PREAMBLE_LEN_1024)
 8002a44:	78fb      	ldrb	r3, [r7, #3]
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d104      	bne.n	8002a54 <dwSetPreambleLength+0x78>
    {
        dev->pacSize = PAC_SIZE_32;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2220      	movs	r2, #32
 8002a4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002a52:	e003      	b.n	8002a5c <dwSetPreambleLength+0x80>
    }
    else
    {
        dev->pacSize = PAC_SIZE_64;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	2240      	movs	r2, #64	; 0x40
 8002a58:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    }
    dev->preambleLength = prealen;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	78fa      	ldrb	r2, [r7, #3]
 8002a60:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bc80      	pop	{r7}
 8002a6c:	4770      	bx	lr

08002a6e <dwUseExtendedFrameLength>:

void dwUseExtendedFrameLength(dwDeviceTypes_t *dev, bool val)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b083      	sub	sp, #12
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
 8002a76:	460b      	mov	r3, r1
 8002a78:	70fb      	strb	r3, [r7, #3]
    dev->extendedFrameLength = (val ? FRAME_LENGTH_EXTENDED : FRAME_LENGTH_NORMAL);
 8002a7a:	78fb      	ldrb	r3, [r7, #3]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <dwUseExtendedFrameLength+0x16>
 8002a80:	2203      	movs	r2, #3
 8002a82:	e000      	b.n	8002a86 <dwUseExtendedFrameLength+0x18>
 8002a84:	2200      	movs	r2, #0
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    dev->syscfg[2] &= 0xFC;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	7bdb      	ldrb	r3, [r3, #15]
 8002a90:	f023 0303 	bic.w	r3, r3, #3
 8002a94:	b2da      	uxtb	r2, r3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	73da      	strb	r2, [r3, #15]
    dev->syscfg[2] |= dev->extendedFrameLength;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	7bda      	ldrb	r2, [r3, #15]
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	b2da      	uxtb	r2, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	73da      	strb	r2, [r3, #15]
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bc80      	pop	{r7}
 8002ab4:	4770      	bx	lr

08002ab6 <dwSetChannel>:
{
    dev->permanentReceive = val;
}

void dwSetChannel(dwDeviceTypes_t *dev, uint8_t channel)
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	b083      	sub	sp, #12
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
 8002abe:	460b      	mov	r3, r1
 8002ac0:	70fb      	strb	r3, [r7, #3]
    channel &= 0xF;
 8002ac2:	78fb      	ldrb	r3, [r7, #3]
 8002ac4:	f003 030f 	and.w	r3, r3, #15
 8002ac8:	70fb      	strb	r3, [r7, #3]
    dev->chanctrl[0] = ((channel | (channel << 4)) & 0xFF);
 8002aca:	78fb      	ldrb	r3, [r7, #3]
 8002acc:	011b      	lsls	r3, r3, #4
 8002ace:	b25a      	sxtb	r2, r3
 8002ad0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	b25b      	sxtb	r3, r3
 8002ad8:	b2da      	uxtb	r2, r3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	755a      	strb	r2, [r3, #21]
    dev->channel = channel;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	78fa      	ldrb	r2, [r7, #3]
 8002ae2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
}
 8002ae6:	bf00      	nop
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr

08002af0 <dwSetPreambleCode>:

void dwSetPreambleCode(dwDeviceTypes_t *dev, uint8_t preacode)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	460b      	mov	r3, r1
 8002afa:	70fb      	strb	r3, [r7, #3]
    preacode &= 0x1F;
 8002afc:	78fb      	ldrb	r3, [r7, #3]
 8002afe:	f003 031f 	and.w	r3, r3, #31
 8002b02:	70fb      	strb	r3, [r7, #3]
    dev->chanctrl[2] &= 0x3F;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	7ddb      	ldrb	r3, [r3, #23]
 8002b08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b0c:	b2da      	uxtb	r2, r3
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[2] |= ((preacode << 6) & 0xFF);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	7ddb      	ldrb	r3, [r3, #23]
 8002b16:	b25a      	sxtb	r2, r3
 8002b18:	78fb      	ldrb	r3, [r7, #3]
 8002b1a:	019b      	lsls	r3, r3, #6
 8002b1c:	b25b      	sxtb	r3, r3
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	b25b      	sxtb	r3, r3
 8002b22:	b2da      	uxtb	r2, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	75da      	strb	r2, [r3, #23]
    dev->chanctrl[3] = 0x00;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	761a      	strb	r2, [r3, #24]
    dev->chanctrl[3] = ((((preacode >> 2) & 0x07) | (preacode << 3)) & 0xFF);
 8002b2e:	78fb      	ldrb	r3, [r7, #3]
 8002b30:	089b      	lsrs	r3, r3, #2
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	b25b      	sxtb	r3, r3
 8002b36:	f003 0307 	and.w	r3, r3, #7
 8002b3a:	b25a      	sxtb	r2, r3
 8002b3c:	78fb      	ldrb	r3, [r7, #3]
 8002b3e:	00db      	lsls	r3, r3, #3
 8002b40:	b25b      	sxtb	r3, r3
 8002b42:	4313      	orrs	r3, r2
 8002b44:	b25b      	sxtb	r3, r3
 8002b46:	b2da      	uxtb	r2, r3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	761a      	strb	r2, [r3, #24]
    dev->preambleCode = preacode;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	78fa      	ldrb	r2, [r7, #3]
 8002b50:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bc80      	pop	{r7}
 8002b5c:	4770      	bx	lr

08002b5e <dwSetDefaults>:

void dwSetDefaults(dwDeviceTypes_t *dev)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b082      	sub	sp, #8
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
    if (dev->deviceMode == TX_MODE)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	7a1b      	ldrb	r3, [r3, #8]
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d03e      	beq.n	8002bec <dwSetDefaults+0x8e>
    {
    }
    else if (dev->deviceMode == RX_MODE)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	7a1b      	ldrb	r3, [r3, #8]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d03a      	beq.n	8002bec <dwSetDefaults+0x8e>
    {
    }
    else if (dev->deviceMode == IDLE_MODE)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	7a1b      	ldrb	r3, [r3, #8]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d136      	bne.n	8002bec <dwSetDefaults+0x8e>
    {
        dwUseExtendedFrameLength(dev, false);
 8002b7e:	2100      	movs	r1, #0
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f7ff ff74 	bl	8002a6e <dwUseExtendedFrameLength>
        dwUseSmartPower(dev, true);
 8002b86:	2101      	movs	r1, #1
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f7ff fe50 	bl	800282e <dwUseSmartPower>
        dwSuppressFrameCheck(dev, false);
 8002b8e:	2100      	movs	r1, #0
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f7ff fe32 	bl	80027fa <dwSuppressFrameCheck>
        // for global frame filtering
        dwSetFrameFilter(dev, false);
 8002b96:	2100      	movs	r1, #0
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f7ff fbf1 	bl	8002380 <dwSetFrameFilter>
        // for data frame (poll, poll_ack, range, range report, range failed) filtering
        dwSetFrameFilterAllowData(dev, false);
 8002b9e:	2100      	movs	r1, #0
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f7ff fbff 	bl	80023a4 <dwSetFrameFilterAllowData>
        // for reserved (blink) frame filtering
        dwSetFrameFilterAllowReserved(dev, false);
 8002ba6:	2100      	movs	r1, #0
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	f7ff fc0d 	bl	80023c8 <dwSetFrameFilterAllowReserved>
        // setFrameFilterAllowMAC(true);
        // setFrameFilterAllowBeacon(true);
        // setFrameFilterAllowAcknowledgement(true);
        dwInterruptOnSent(dev, true);
 8002bae:	2101      	movs	r1, #1
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f7ff fc5c 	bl	800246e <dwInterruptOnSent>
        dwInterruptOnReceived(dev, true);
 8002bb6:	2101      	movs	r1, #1
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f7ff fc6a 	bl	8002492 <dwInterruptOnReceived>
        dwInterruptOnReceiveTimeout(dev, true);
 8002bbe:	2101      	movs	r1, #1
 8002bc0:	6878      	ldr	r0, [r7, #4]
 8002bc2:	f7ff fcba 	bl	800253a <dwInterruptOnReceiveTimeout>
        dwInterruptOnReceiveFailed(dev, false);
 8002bc6:	2100      	movs	r1, #0
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f7ff fc7c 	bl	80024c6 <dwInterruptOnReceiveFailed>
        dwInterruptOnReceiveTimestampAvailable(dev, false);
 8002bce:	2100      	movs	r1, #0
 8002bd0:	6878      	ldr	r0, [r7, #4]
 8002bd2:	f7ff fccc 	bl	800256e <dwInterruptOnReceiveTimestampAvailable>
        dwInterruptOnAutomaticAcknowledgeTrigger(dev, false);
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f7ff fcda 	bl	8002592 <dwInterruptOnAutomaticAcknowledgeTrigger>
        dwSetReceiverAutoReenable(dev, true);
 8002bde:	2101      	movs	r1, #1
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f7ff fc32 	bl	800244a <dwSetReceiverAutoReenable>
        // default mode when powering up the chip
        // still explicitly selected for later tuning
        dwSetMode(dev);
 8002be6:	6878      	ldr	r0, [r7, #4]
 8002be8:	f000 fb8a 	bl	8003300 <dwSetMode>
    }
}
 8002bec:	bf00      	nop
 8002bee:	3708      	adds	r7, #8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <dwSetData>:

void dwSetData(dwDeviceTypes_t *dev, uint8_t data[], unsigned int n)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b086      	sub	sp, #24
 8002bf8:	af02      	add	r7, sp, #8
 8002bfa:	60f8      	str	r0, [r7, #12]
 8002bfc:	60b9      	str	r1, [r7, #8]
 8002bfe:	607a      	str	r2, [r7, #4]
    if (dev->frameCheck)
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d002      	beq.n	8002c10 <dwSetData+0x1c>
    {
        n += 2; // two bytes CRC-16
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	3302      	adds	r3, #2
 8002c0e:	607b      	str	r3, [r7, #4]
    }
    if (n > LEN_EXT_UWB_FRAMES)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c16:	d229      	bcs.n	8002c6c <dwSetData+0x78>
    {
        return; // TODO proper error handling: frame/buffer size
    }
    if (n > LEN_UWB_FRAMES && !dev->extendedFrameLength)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b7f      	cmp	r3, #127	; 0x7f
 8002c1c:	d904      	bls.n	8002c28 <dwSetData+0x34>
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d023      	beq.n	8002c70 <dwSetData+0x7c>
    {
        return; // TODO proper error handling: frame/buffer size
    }
    // transmit data and length
    dwSpiWrite(dev, TX_BUFFER, NO_SUB, data, n);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	9300      	str	r3, [sp, #0]
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	2109      	movs	r1, #9
 8002c32:	68f8      	ldr	r0, [r7, #12]
 8002c34:	f001 fab0 	bl	8004198 <dwSpiWrite>
    dev->txfctrl[0] = (uint8_t)(n & 0xFF); // 1 byte (regular length + 1 bit)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	b2da      	uxtb	r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	779a      	strb	r2, [r3, #30]
    dev->txfctrl[1] &= 0xE0;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	7fdb      	ldrb	r3, [r3, #31]
 8002c44:	f023 031f 	bic.w	r3, r3, #31
 8002c48:	b2da      	uxtb	r2, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	77da      	strb	r2, [r3, #31]
    dev->txfctrl[1] |= (uint8_t)((n >> 8) & 0x03); // 2 added bits if extended length
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	7fdb      	ldrb	r3, [r3, #31]
 8002c52:	b25a      	sxtb	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	0a1b      	lsrs	r3, r3, #8
 8002c58:	b25b      	sxtb	r3, r3
 8002c5a:	f003 0303 	and.w	r3, r3, #3
 8002c5e:	b25b      	sxtb	r3, r3
 8002c60:	4313      	orrs	r3, r2
 8002c62:	b25b      	sxtb	r3, r3
 8002c64:	b2da      	uxtb	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	77da      	strb	r2, [r3, #31]
 8002c6a:	e002      	b.n	8002c72 <dwSetData+0x7e>
        return; // TODO proper error handling: frame/buffer size
 8002c6c:	bf00      	nop
 8002c6e:	e000      	b.n	8002c72 <dwSetData+0x7e>
        return; // TODO proper error handling: frame/buffer size
 8002c70:	bf00      	nop
}
 8002c72:	3710      	adds	r7, #16
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}

08002c78 <dwGetDataLength>:

unsigned int dwGetDataLength(dwDeviceTypes_t *dev)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b086      	sub	sp, #24
 8002c7c:	af02      	add	r7, sp, #8
 8002c7e:	6078      	str	r0, [r7, #4]
    unsigned int len = 0;
 8002c80:	2300      	movs	r3, #0
 8002c82:	60fb      	str	r3, [r7, #12]
    if (dev->deviceMode == TX_MODE)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	7a1b      	ldrb	r3, [r3, #8]
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d109      	bne.n	8002ca0 <dwGetDataLength+0x28>
    {
        // 10 bits of TX frame control register
        len = ((((unsigned int)dev->txfctrl[1] << 8) | (unsigned int)dev->txfctrl[0]) & 0x03FF);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	7fdb      	ldrb	r3, [r3, #31]
 8002c90:	021b      	lsls	r3, r3, #8
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	7f92      	ldrb	r2, [r2, #30]
 8002c96:	4313      	orrs	r3, r2
 8002c98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c9c:	60fb      	str	r3, [r7, #12]
 8002c9e:	e013      	b.n	8002cc8 <dwGetDataLength+0x50>
    }
    else if (dev->deviceMode == RX_MODE)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	7a1b      	ldrb	r3, [r3, #8]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d10f      	bne.n	8002cc8 <dwGetDataLength+0x50>
    {
        // 10 bits of RX frame control register
        uint8_t rxFrameInfo[LEN_RX_FINFO];
        dwSpiRead(dev, RX_FINFO, NO_SUB, rxFrameInfo, LEN_RX_FINFO);
 8002ca8:	f107 0308 	add.w	r3, r7, #8
 8002cac:	2204      	movs	r2, #4
 8002cae:	9200      	str	r2, [sp, #0]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	2110      	movs	r1, #16
 8002cb4:	6878      	ldr	r0, [r7, #4]
 8002cb6:	f001 fa07 	bl	80040c8 <dwSpiRead>
        len = ((((unsigned int)rxFrameInfo[1] << 8) | (unsigned int)rxFrameInfo[0]) & 0x03FF);
 8002cba:	7a7b      	ldrb	r3, [r7, #9]
 8002cbc:	021b      	lsls	r3, r3, #8
 8002cbe:	7a3a      	ldrb	r2, [r7, #8]
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cc6:	60fb      	str	r3, [r7, #12]
    }
    if (dev->frameCheck && len > 2)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d005      	beq.n	8002cde <dwGetDataLength+0x66>
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d902      	bls.n	8002cde <dwGetDataLength+0x66>
    {
        return len - 2;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	3b02      	subs	r3, #2
 8002cdc:	e000      	b.n	8002ce0 <dwGetDataLength+0x68>
    }
    return len;
 8002cde:	68fb      	ldr	r3, [r7, #12]
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3710      	adds	r7, #16
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}

08002ce8 <dwGetData>:

void dwGetData(dwDeviceTypes_t *dev, uint8_t data[], unsigned int n)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af02      	add	r7, sp, #8
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
    if (n <= 0)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d008      	beq.n	8002d0c <dwGetData+0x24>
    {
        return;
    }
    dwSpiRead(dev, RX_BUFFER, NO_SUB, data, n);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	9300      	str	r3, [sp, #0]
 8002cfe:	68bb      	ldr	r3, [r7, #8]
 8002d00:	2200      	movs	r2, #0
 8002d02:	2111      	movs	r1, #17
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f001 f9df 	bl	80040c8 <dwSpiRead>
 8002d0a:	e000      	b.n	8002d0e <dwGetData+0x26>
        return;
 8002d0c:	bf00      	nop
}
 8002d0e:	3710      	adds	r7, #16
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <dwGetTransmitTimestamp>:

void dwGetTransmitTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *time)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af02      	add	r7, sp, #8
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
    dwSpiRead(dev, TX_TIME, TX_STAMP_SUB, time->timeRaw, LEN_TX_STAMP);
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	2205      	movs	r2, #5
 8002d22:	9200      	str	r2, [sp, #0]
 8002d24:	2200      	movs	r2, #0
 8002d26:	2117      	movs	r1, #23
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f001 f9cd 	bl	80040c8 <dwSpiRead>
}
 8002d2e:	bf00      	nop
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}

08002d36 <dwGetReceiveTimestamp>:

void dwGetReceiveTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *time)
{
 8002d36:	b580      	push	{r7, lr}
 8002d38:	b084      	sub	sp, #16
 8002d3a:	af02      	add	r7, sp, #8
 8002d3c:	6078      	str	r0, [r7, #4]
 8002d3e:	6039      	str	r1, [r7, #0]
    time->timeFull = 0;
 8002d40:	6839      	ldr	r1, [r7, #0]
 8002d42:	f04f 0200 	mov.w	r2, #0
 8002d46:	f04f 0300 	mov.w	r3, #0
 8002d4a:	e9c1 2300 	strd	r2, r3, [r1]
    dwSpiRead(dev, RX_TIME, RX_STAMP_SUB, time->timeRaw, LEN_RX_STAMP);
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	2205      	movs	r2, #5
 8002d52:	9200      	str	r2, [sp, #0]
 8002d54:	2200      	movs	r2, #0
 8002d56:	2115      	movs	r1, #21
 8002d58:	6878      	ldr	r0, [r7, #4]
 8002d5a:	f001 f9b5 	bl	80040c8 <dwSpiRead>
    // correct timestamp (i.e. consider range bias)
    dwCorrectTimestamp(dev, time);
 8002d5e:	6839      	ldr	r1, [r7, #0]
 8002d60:	6878      	ldr	r0, [r7, #4]
 8002d62:	f000 f805 	bl	8002d70 <dwCorrectTimestamp>
}
 8002d66:	bf00      	nop
 8002d68:	3708      	adds	r7, #8
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
	...

08002d70 <dwCorrectTimestamp>:
    time->timeFull = 0;
    dwSpiRead(dev, RX_TIME, RX_STAMP_SUB, time->timeRaw, LEN_RX_STAMP);
}

void dwCorrectTimestamp(dwDeviceTypes_t *dev, dwTimestamp_t *timestamp)
{
 8002d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d74:	b08a      	sub	sp, #40	; 0x28
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
 8002d7a:	6039      	str	r1, [r7, #0]
    // base line dBm, which is -61, 2 dBm steps, total 18 data points (down to -95 dBm)
    float rxPowerBase = -(dwGetReceivePower(dev) + 61.0f) * 0.5f;
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f000 fa97 	bl	80032b0 <dwGetReceivePower>
 8002d82:	4603      	mov	r3, r0
 8002d84:	4997      	ldr	r1, [pc, #604]	; (8002fe4 <dwCorrectTimestamp+0x274>)
 8002d86:	4618      	mov	r0, r3
 8002d88:	f7fd fef4 	bl	8000b74 <__addsf3>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002d92:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7fd fff4 	bl	8000d84 <__aeabi_fmul>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	617b      	str	r3, [r7, #20]

    if (!isfinite(rxPowerBase))
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8002da6:	4990      	ldr	r1, [pc, #576]	; (8002fe8 <dwCorrectTimestamp+0x278>)
 8002da8:	4630      	mov	r0, r6
 8002daa:	f7fe f9b1 	bl	8001110 <__aeabi_fcmpun>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	f040 8111 	bne.w	8002fd8 <dwCorrectTimestamp+0x268>
 8002db6:	498c      	ldr	r1, [pc, #560]	; (8002fe8 <dwCorrectTimestamp+0x278>)
 8002db8:	4630      	mov	r0, r6
 8002dba:	f7fe f99f 	bl	80010fc <__aeabi_fcmpgt>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	f040 8109 	bne.w	8002fd8 <dwCorrectTimestamp+0x268>
    {
        return;
    }
    int rxPowerBaseLow = (int)rxPowerBase;
 8002dc6:	6978      	ldr	r0, [r7, #20]
 8002dc8:	f7fe f9b8 	bl	800113c <__aeabi_f2iz>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	627b      	str	r3, [r7, #36]	; 0x24
    int rxPowerBaseHigh = rxPowerBaseLow + 1;
 8002dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	623b      	str	r3, [r7, #32]
    if (rxPowerBaseLow <= 0)
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	dc04      	bgt.n	8002de6 <dwCorrectTimestamp+0x76>
    {
        rxPowerBaseLow = 0;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	627b      	str	r3, [r7, #36]	; 0x24
        rxPowerBaseHigh = 0;
 8002de0:	2300      	movs	r3, #0
 8002de2:	623b      	str	r3, [r7, #32]
 8002de4:	e006      	b.n	8002df4 <dwCorrectTimestamp+0x84>
    }
    else if (rxPowerBaseHigh >= 17)
 8002de6:	6a3b      	ldr	r3, [r7, #32]
 8002de8:	2b10      	cmp	r3, #16
 8002dea:	dd03      	ble.n	8002df4 <dwCorrectTimestamp+0x84>
    {
        rxPowerBaseLow = 17;
 8002dec:	2311      	movs	r3, #17
 8002dee:	627b      	str	r3, [r7, #36]	; 0x24
        rxPowerBaseHigh = 17;
 8002df0:	2311      	movs	r3, #17
 8002df2:	623b      	str	r3, [r7, #32]
    }
    // select range low/high values from corresponding table
    int rangeBiasHigh = 0;
 8002df4:	2300      	movs	r3, #0
 8002df6:	61fb      	str	r3, [r7, #28]
    int rangeBiasLow = 0;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	61bb      	str	r3, [r7, #24]
    if (dev->channel == CHANNEL_4 || dev->channel == CHANNEL_7)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	d004      	beq.n	8002e10 <dwCorrectTimestamp+0xa0>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002e0c:	2b07      	cmp	r3, #7
 8002e0e:	d157      	bne.n	8002ec0 <dwCorrectTimestamp+0x150>
    {
        // 900 MHz receiver bandwidth
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d126      	bne.n	8002e68 <dwCorrectTimestamp+0xf8>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_900_16_ZERO ? -BIAS_900_16[rxPowerBaseHigh] : BIAS_900_16[rxPowerBaseHigh]);
 8002e1a:	2307      	movs	r3, #7
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	6a3b      	ldr	r3, [r7, #32]
 8002e20:	4293      	cmp	r3, r2
 8002e22:	da05      	bge.n	8002e30 <dwCorrectTimestamp+0xc0>
 8002e24:	4a71      	ldr	r2, [pc, #452]	; (8002fec <dwCorrectTimestamp+0x27c>)
 8002e26:	6a3b      	ldr	r3, [r7, #32]
 8002e28:	4413      	add	r3, r2
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	425b      	negs	r3, r3
 8002e2e:	e003      	b.n	8002e38 <dwCorrectTimestamp+0xc8>
 8002e30:	4a6e      	ldr	r2, [pc, #440]	; (8002fec <dwCorrectTimestamp+0x27c>)
 8002e32:	6a3b      	ldr	r3, [r7, #32]
 8002e34:	4413      	add	r3, r2
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	61fb      	str	r3, [r7, #28]
            rangeBiasHigh <<= 1;
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_900_16_ZERO ? -BIAS_900_16[rxPowerBaseLow] : BIAS_900_16[rxPowerBaseLow]);
 8002e40:	2307      	movs	r3, #7
 8002e42:	461a      	mov	r2, r3
 8002e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e46:	4293      	cmp	r3, r2
 8002e48:	da05      	bge.n	8002e56 <dwCorrectTimestamp+0xe6>
 8002e4a:	4a68      	ldr	r2, [pc, #416]	; (8002fec <dwCorrectTimestamp+0x27c>)
 8002e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4e:	4413      	add	r3, r2
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	425b      	negs	r3, r3
 8002e54:	e003      	b.n	8002e5e <dwCorrectTimestamp+0xee>
 8002e56:	4a65      	ldr	r2, [pc, #404]	; (8002fec <dwCorrectTimestamp+0x27c>)
 8002e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5a:	4413      	add	r3, r2
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	61bb      	str	r3, [r7, #24]
            rangeBiasLow <<= 1;
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	61bb      	str	r3, [r7, #24]
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8002e66:	e077      	b.n	8002f58 <dwCorrectTimestamp+0x1e8>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d172      	bne.n	8002f58 <dwCorrectTimestamp+0x1e8>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_900_64_ZERO ? -BIAS_900_64[rxPowerBaseHigh] : BIAS_900_64[rxPowerBaseHigh]);
 8002e72:	2307      	movs	r3, #7
 8002e74:	461a      	mov	r2, r3
 8002e76:	6a3b      	ldr	r3, [r7, #32]
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	da05      	bge.n	8002e88 <dwCorrectTimestamp+0x118>
 8002e7c:	4a5c      	ldr	r2, [pc, #368]	; (8002ff0 <dwCorrectTimestamp+0x280>)
 8002e7e:	6a3b      	ldr	r3, [r7, #32]
 8002e80:	4413      	add	r3, r2
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	425b      	negs	r3, r3
 8002e86:	e003      	b.n	8002e90 <dwCorrectTimestamp+0x120>
 8002e88:	4a59      	ldr	r2, [pc, #356]	; (8002ff0 <dwCorrectTimestamp+0x280>)
 8002e8a:	6a3b      	ldr	r3, [r7, #32]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	61fb      	str	r3, [r7, #28]
            rangeBiasHigh <<= 1;
 8002e92:	69fb      	ldr	r3, [r7, #28]
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_900_64_ZERO ? -BIAS_900_64[rxPowerBaseLow] : BIAS_900_64[rxPowerBaseLow]);
 8002e98:	2307      	movs	r3, #7
 8002e9a:	461a      	mov	r2, r3
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	da05      	bge.n	8002eae <dwCorrectTimestamp+0x13e>
 8002ea2:	4a53      	ldr	r2, [pc, #332]	; (8002ff0 <dwCorrectTimestamp+0x280>)
 8002ea4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea6:	4413      	add	r3, r2
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	425b      	negs	r3, r3
 8002eac:	e003      	b.n	8002eb6 <dwCorrectTimestamp+0x146>
 8002eae:	4a50      	ldr	r2, [pc, #320]	; (8002ff0 <dwCorrectTimestamp+0x280>)
 8002eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb2:	4413      	add	r3, r2
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	61bb      	str	r3, [r7, #24]
            rangeBiasLow <<= 1;
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	61bb      	str	r3, [r7, #24]
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8002ebe:	e04b      	b.n	8002f58 <dwCorrectTimestamp+0x1e8>
        }
    }
    else
    {
        // 500 MHz receiver bandwidth
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d120      	bne.n	8002f0c <dwCorrectTimestamp+0x19c>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_500_16_ZERO ? -BIAS_500_16[rxPowerBaseHigh] : BIAS_500_16[rxPowerBaseHigh]);
 8002eca:	230a      	movs	r3, #10
 8002ecc:	461a      	mov	r2, r3
 8002ece:	6a3b      	ldr	r3, [r7, #32]
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	da05      	bge.n	8002ee0 <dwCorrectTimestamp+0x170>
 8002ed4:	4a47      	ldr	r2, [pc, #284]	; (8002ff4 <dwCorrectTimestamp+0x284>)
 8002ed6:	6a3b      	ldr	r3, [r7, #32]
 8002ed8:	4413      	add	r3, r2
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	425b      	negs	r3, r3
 8002ede:	e003      	b.n	8002ee8 <dwCorrectTimestamp+0x178>
 8002ee0:	4a44      	ldr	r2, [pc, #272]	; (8002ff4 <dwCorrectTimestamp+0x284>)
 8002ee2:	6a3b      	ldr	r3, [r7, #32]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_500_16_ZERO ? -BIAS_500_16[rxPowerBaseLow] : BIAS_500_16[rxPowerBaseLow]);
 8002eea:	230a      	movs	r3, #10
 8002eec:	461a      	mov	r2, r3
 8002eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	da05      	bge.n	8002f00 <dwCorrectTimestamp+0x190>
 8002ef4:	4a3f      	ldr	r2, [pc, #252]	; (8002ff4 <dwCorrectTimestamp+0x284>)
 8002ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef8:	4413      	add	r3, r2
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	425b      	negs	r3, r3
 8002efe:	e003      	b.n	8002f08 <dwCorrectTimestamp+0x198>
 8002f00:	4a3c      	ldr	r2, [pc, #240]	; (8002ff4 <dwCorrectTimestamp+0x284>)
 8002f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f04:	4413      	add	r3, r2
 8002f06:	781b      	ldrb	r3, [r3, #0]
 8002f08:	61bb      	str	r3, [r7, #24]
 8002f0a:	e026      	b.n	8002f5a <dwCorrectTimestamp+0x1ea>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d121      	bne.n	8002f5a <dwCorrectTimestamp+0x1ea>
        {
            rangeBiasHigh = (rxPowerBaseHigh < BIAS_500_64_ZERO ? -BIAS_500_64[rxPowerBaseHigh] : BIAS_500_64[rxPowerBaseHigh]);
 8002f16:	2308      	movs	r3, #8
 8002f18:	461a      	mov	r2, r3
 8002f1a:	6a3b      	ldr	r3, [r7, #32]
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	da05      	bge.n	8002f2c <dwCorrectTimestamp+0x1bc>
 8002f20:	4a35      	ldr	r2, [pc, #212]	; (8002ff8 <dwCorrectTimestamp+0x288>)
 8002f22:	6a3b      	ldr	r3, [r7, #32]
 8002f24:	4413      	add	r3, r2
 8002f26:	781b      	ldrb	r3, [r3, #0]
 8002f28:	425b      	negs	r3, r3
 8002f2a:	e003      	b.n	8002f34 <dwCorrectTimestamp+0x1c4>
 8002f2c:	4a32      	ldr	r2, [pc, #200]	; (8002ff8 <dwCorrectTimestamp+0x288>)
 8002f2e:	6a3b      	ldr	r3, [r7, #32]
 8002f30:	4413      	add	r3, r2
 8002f32:	781b      	ldrb	r3, [r3, #0]
 8002f34:	61fb      	str	r3, [r7, #28]
            rangeBiasLow = (rxPowerBaseLow < BIAS_500_64_ZERO ? -BIAS_500_64[rxPowerBaseLow] : BIAS_500_64[rxPowerBaseLow]);
 8002f36:	2308      	movs	r3, #8
 8002f38:	461a      	mov	r2, r3
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	da05      	bge.n	8002f4c <dwCorrectTimestamp+0x1dc>
 8002f40:	4a2d      	ldr	r2, [pc, #180]	; (8002ff8 <dwCorrectTimestamp+0x288>)
 8002f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f44:	4413      	add	r3, r2
 8002f46:	781b      	ldrb	r3, [r3, #0]
 8002f48:	425b      	negs	r3, r3
 8002f4a:	e003      	b.n	8002f54 <dwCorrectTimestamp+0x1e4>
 8002f4c:	4a2a      	ldr	r2, [pc, #168]	; (8002ff8 <dwCorrectTimestamp+0x288>)
 8002f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f50:	4413      	add	r3, r2
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	61bb      	str	r3, [r7, #24]
 8002f56:	e000      	b.n	8002f5a <dwCorrectTimestamp+0x1ea>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8002f58:	bf00      	nop
        {
            // TODO proper error handling
        }
    }
    // linear interpolation of bias values
    float rangeBias = rangeBiasLow + (rxPowerBase - rxPowerBaseLow) * (rangeBiasHigh - rangeBiasLow);
 8002f5a:	69b8      	ldr	r0, [r7, #24]
 8002f5c:	f7fd febe 	bl	8000cdc <__aeabi_i2f>
 8002f60:	4606      	mov	r6, r0
 8002f62:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002f64:	f7fd feba 	bl	8000cdc <__aeabi_i2f>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	6978      	ldr	r0, [r7, #20]
 8002f6e:	f7fd fdff 	bl	8000b70 <__aeabi_fsub>
 8002f72:	4603      	mov	r3, r0
 8002f74:	469a      	mov	sl, r3
 8002f76:	69fa      	ldr	r2, [r7, #28]
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7fd fead 	bl	8000cdc <__aeabi_i2f>
 8002f82:	4603      	mov	r3, r0
 8002f84:	4619      	mov	r1, r3
 8002f86:	4650      	mov	r0, sl
 8002f88:	f7fd fefc 	bl	8000d84 <__aeabi_fmul>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	4619      	mov	r1, r3
 8002f90:	4630      	mov	r0, r6
 8002f92:	f7fd fdef 	bl	8000b74 <__addsf3>
 8002f96:	4603      	mov	r3, r0
 8002f98:	613b      	str	r3, [r7, #16]
    // range bias [mm] to timestamp modification value conversion
    dwTimestamp_t adjustmentTime;
    adjustmentTime.timeFull = (int)(rangeBias * DISTANCE_OF_RADIO_INV * 0.001f);
 8002f9a:	4918      	ldr	r1, [pc, #96]	; (8002ffc <dwCorrectTimestamp+0x28c>)
 8002f9c:	6938      	ldr	r0, [r7, #16]
 8002f9e:	f7fd fef1 	bl	8000d84 <__aeabi_fmul>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	4916      	ldr	r1, [pc, #88]	; (8003000 <dwCorrectTimestamp+0x290>)
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7fd feec 	bl	8000d84 <__aeabi_fmul>
 8002fac:	4603      	mov	r3, r0
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7fe f8c4 	bl	800113c <__aeabi_f2iz>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	17da      	asrs	r2, r3, #31
 8002fb8:	4698      	mov	r8, r3
 8002fba:	4691      	mov	r9, r2
 8002fbc:	e9c7 8902 	strd	r8, r9, [r7, #8]
    // apply correction
    timestamp->timeFull -= adjustmentTime.timeFull;
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002fc6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002fca:	1a84      	subs	r4, r0, r2
 8002fcc:	eb61 0503 	sbc.w	r5, r1, r3
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	e9c3 4500 	strd	r4, r5, [r3]
 8002fd6:	e000      	b.n	8002fda <dwCorrectTimestamp+0x26a>
        return;
 8002fd8:	bf00      	nop
}
 8002fda:	3728      	adds	r7, #40	; 0x28
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fe2:	bf00      	nop
 8002fe4:	42740000 	.word	0x42740000
 8002fe8:	7f7fffff 	.word	0x7f7fffff
 8002fec:	0800acb8 	.word	0x0800acb8
 8002ff0:	0800accc 	.word	0x0800accc
 8002ff4:	0800ac90 	.word	0x0800ac90
 8002ff8:	0800aca4 	.word	0x0800aca4
 8002ffc:	435523b3 	.word	0x435523b3
 8003000:	3a83126f 	.word	0x3a83126f

08003004 <dwIsTransmitDone>:
{
    dwSpiRead(dev, SYS_TIME, NO_SUB, time->timeRaw, LEN_SYS_TIME);
}

bool dwIsTransmitDone(dwDeviceTypes_t *dev)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, TXFRS_BIT);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	3319      	adds	r3, #25
 8003010:	2207      	movs	r2, #7
 8003012:	2105      	movs	r1, #5
 8003014:	4618      	mov	r0, r3
 8003016:	f7fe fe9a 	bl	8001d4e <getBit>
 800301a:	4603      	mov	r3, r0
}
 800301c:	4618      	mov	r0, r3
 800301e:	3708      	adds	r7, #8
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <dwIsReceiveTimestampAvailable>:

bool dwIsReceiveTimestampAvailable(dwDeviceTypes_t *dev)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, LDEDONE_BIT);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	3319      	adds	r3, #25
 8003030:	220a      	movs	r2, #10
 8003032:	2105      	movs	r1, #5
 8003034:	4618      	mov	r0, r3
 8003036:	f7fe fe8a 	bl	8001d4e <getBit>
 800303a:	4603      	mov	r3, r0
}
 800303c:	4618      	mov	r0, r3
 800303e:	3708      	adds	r7, #8
 8003040:	46bd      	mov	sp, r7
 8003042:	bd80      	pop	{r7, pc}

08003044 <dwIsReceiveDone>:

bool dwIsReceiveDone(dwDeviceTypes_t *dev)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
    if (dev->frameCheck)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8003052:	2b00      	cmp	r3, #0
 8003054:	d008      	beq.n	8003068 <dwIsReceiveDone+0x24>
    {
        return getBit(dev->sysstatus, LEN_SYS_STATUS, RXFCG_BIT);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	3319      	adds	r3, #25
 800305a:	220e      	movs	r2, #14
 800305c:	2105      	movs	r1, #5
 800305e:	4618      	mov	r0, r3
 8003060:	f7fe fe75 	bl	8001d4e <getBit>
 8003064:	4603      	mov	r3, r0
 8003066:	e007      	b.n	8003078 <dwIsReceiveDone+0x34>
    }
    return getBit(dev->sysstatus, LEN_SYS_STATUS, RXDFR_BIT);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	3319      	adds	r3, #25
 800306c:	220d      	movs	r2, #13
 800306e:	2105      	movs	r1, #5
 8003070:	4618      	mov	r0, r3
 8003072:	f7fe fe6c 	bl	8001d4e <getBit>
 8003076:	4603      	mov	r3, r0
}
 8003078:	4618      	mov	r0, r3
 800307a:	3708      	adds	r7, #8
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <dwIsReceiveFailed>:

bool dwIsReceiveFailed(dwDeviceTypes_t *dev)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
    bool ldeErr = getBit(dev->sysstatus, LEN_SYS_STATUS, LDEERR_BIT);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	3319      	adds	r3, #25
 800308c:	2212      	movs	r2, #18
 800308e:	2105      	movs	r1, #5
 8003090:	4618      	mov	r0, r3
 8003092:	f7fe fe5c 	bl	8001d4e <getBit>
 8003096:	4603      	mov	r3, r0
 8003098:	73fb      	strb	r3, [r7, #15]
    bool rxCRCErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXFCE_BIT);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	3319      	adds	r3, #25
 800309e:	220f      	movs	r2, #15
 80030a0:	2105      	movs	r1, #5
 80030a2:	4618      	mov	r0, r3
 80030a4:	f7fe fe53 	bl	8001d4e <getBit>
 80030a8:	4603      	mov	r3, r0
 80030aa:	73bb      	strb	r3, [r7, #14]
    bool rxHeaderErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXPHE_BIT);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	3319      	adds	r3, #25
 80030b0:	220c      	movs	r2, #12
 80030b2:	2105      	movs	r1, #5
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7fe fe4a 	bl	8001d4e <getBit>
 80030ba:	4603      	mov	r3, r0
 80030bc:	737b      	strb	r3, [r7, #13]
    bool rxDecodeErr = getBit(dev->sysstatus, LEN_SYS_STATUS, RXRFSL_BIT);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	3319      	adds	r3, #25
 80030c2:	2210      	movs	r2, #16
 80030c4:	2105      	movs	r1, #5
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7fe fe41 	bl	8001d4e <getBit>
 80030cc:	4603      	mov	r3, r0
 80030ce:	733b      	strb	r3, [r7, #12]

    bool rxSfdto = getBit(dev->sysstatus, LEN_SYS_STATUS, RXSFDTO_BIT);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	3319      	adds	r3, #25
 80030d4:	221a      	movs	r2, #26
 80030d6:	2105      	movs	r1, #5
 80030d8:	4618      	mov	r0, r3
 80030da:	f7fe fe38 	bl	8001d4e <getBit>
 80030de:	4603      	mov	r3, r0
 80030e0:	72fb      	strb	r3, [r7, #11]
    bool affrej = getBit(dev->sysstatus, LEN_SYS_STATUS, AFFREJ_BIT);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	3319      	adds	r3, #25
 80030e6:	221d      	movs	r2, #29
 80030e8:	2105      	movs	r1, #5
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7fe fe2f 	bl	8001d4e <getBit>
 80030f0:	4603      	mov	r3, r0
 80030f2:	72bb      	strb	r3, [r7, #10]

    return (ldeErr || rxCRCErr || rxHeaderErr || rxDecodeErr || rxSfdto || affrej);
 80030f4:	7bfb      	ldrb	r3, [r7, #15]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d10e      	bne.n	8003118 <dwIsReceiveFailed+0x98>
 80030fa:	7bbb      	ldrb	r3, [r7, #14]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d10b      	bne.n	8003118 <dwIsReceiveFailed+0x98>
 8003100:	7b7b      	ldrb	r3, [r7, #13]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d108      	bne.n	8003118 <dwIsReceiveFailed+0x98>
 8003106:	7b3b      	ldrb	r3, [r7, #12]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d105      	bne.n	8003118 <dwIsReceiveFailed+0x98>
 800310c:	7afb      	ldrb	r3, [r7, #11]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d102      	bne.n	8003118 <dwIsReceiveFailed+0x98>
 8003112:	7abb      	ldrb	r3, [r7, #10]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <dwIsReceiveFailed+0x9c>
 8003118:	2301      	movs	r3, #1
 800311a:	e000      	b.n	800311e <dwIsReceiveFailed+0x9e>
 800311c:	2300      	movs	r3, #0
 800311e:	f003 0301 	and.w	r3, r3, #1
 8003122:	b2db      	uxtb	r3, r3
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <dwIsReceiveTimeout>:

bool dwIsReceiveTimeout(dwDeviceTypes_t *dev)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
    return getBit(dev->sysstatus, LEN_SYS_STATUS, RXRFTO_BIT);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	3319      	adds	r3, #25
 8003138:	2211      	movs	r2, #17
 800313a:	2105      	movs	r1, #5
 800313c:	4618      	mov	r0, r3
 800313e:	f7fe fe06 	bl	8001d4e <getBit>
 8003142:	4603      	mov	r3, r0
}
 8003144:	4618      	mov	r0, r3
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}

0800314c <dwClearReceiveTimestampAvailableStatus>:
    uint32_t reg = 0xffffffff;
    dwSpiWrite(dev, SYS_STATUS, NO_SUB, &reg, LEN_SYS_STATUS);
}

void dwClearReceiveTimestampAvailableStatus(dwDeviceTypes_t *dev)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b086      	sub	sp, #24
 8003150:	af02      	add	r7, sp, #8
 8003152:	6078      	str	r0, [r7, #4]
    uint8_t reg[LEN_SYS_STATUS] = {0};
 8003154:	2300      	movs	r3, #0
 8003156:	60bb      	str	r3, [r7, #8]
 8003158:	2300      	movs	r3, #0
 800315a:	733b      	strb	r3, [r7, #12]
    setBit(reg, LEN_SYS_STATUS, LDEDONE_BIT, true);
 800315c:	f107 0008 	add.w	r0, r7, #8
 8003160:	2301      	movs	r3, #1
 8003162:	220a      	movs	r2, #10
 8003164:	2105      	movs	r1, #5
 8003166:	f7fe fdb6 	bl	8001cd6 <setBit>
    dwSpiWrite(dev, SYS_STATUS, NO_SUB, reg, LEN_SYS_STATUS);
 800316a:	f107 0308 	add.w	r3, r7, #8
 800316e:	2205      	movs	r2, #5
 8003170:	9200      	str	r2, [sp, #0]
 8003172:	2200      	movs	r2, #0
 8003174:	210f      	movs	r1, #15
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f001 f80e 	bl	8004198 <dwSpiWrite>
}
 800317c:	bf00      	nop
 800317e:	3710      	adds	r7, #16
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <dwClearReceiveStatus>:

void dwClearReceiveStatus(dwDeviceTypes_t *dev)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
    // clear latched RX bits (i.e. write 1 to clear)
    uint32_t regData = SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_GOOD;
 800318c:	4b05      	ldr	r3, [pc, #20]	; (80031a4 <dwClearReceiveStatus+0x20>)
 800318e:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, SYS_STATUS, NO_SUB, regData);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2200      	movs	r2, #0
 8003194:	210f      	movs	r1, #15
 8003196:	6878      	ldr	r0, [r7, #4]
 8003198:	f001 f858 	bl	800424c <dwSpiWrite32>
}
 800319c:	bf00      	nop
 800319e:	3710      	adds	r7, #16
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	2427ff00 	.word	0x2427ff00

080031a8 <dwClearTransmitStatus>:

void dwClearTransmitStatus(dwDeviceTypes_t *dev)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
    // clear latched TX bits
    uint32_t regData = SYS_STATUS_ALL_TX;
 80031b0:	23f8      	movs	r3, #248	; 0xf8
 80031b2:	60fb      	str	r3, [r7, #12]
    dwSpiWrite32(dev, SYS_STATUS, NO_SUB, regData);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2200      	movs	r2, #0
 80031b8:	210f      	movs	r1, #15
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f001 f846 	bl	800424c <dwSpiWrite32>
}
 80031c0:	bf00      	nop
 80031c2:	3710      	adds	r7, #16
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <spiReadRxInfo>:
    f2 = (unsigned int)fpAmpl2Bytes[0] | ((unsigned int)fpAmpl2Bytes[1] << 8);
    return (float)f2 / noise;
}

static float spiReadRxInfo(dwDeviceTypes_t *dev)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b086      	sub	sp, #24
 80031cc:	af02      	add	r7, sp, #8
 80031ce:	6078      	str	r0, [r7, #4]
    uint8_t rxFrameInfo[LEN_RX_FINFO];
    dwSpiRead(dev, RX_FINFO, NO_SUB, rxFrameInfo, LEN_RX_FINFO);
 80031d0:	f107 030c 	add.w	r3, r7, #12
 80031d4:	2204      	movs	r2, #4
 80031d6:	9200      	str	r2, [sp, #0]
 80031d8:	2200      	movs	r2, #0
 80031da:	2110      	movs	r1, #16
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 ff73 	bl	80040c8 <dwSpiRead>
    return (float)((((unsigned int)rxFrameInfo[2] >> 4) & 0xFF) | ((unsigned int)rxFrameInfo[3] << 4));
 80031e2:	7bbb      	ldrb	r3, [r7, #14]
 80031e4:	091b      	lsrs	r3, r3, #4
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	461a      	mov	r2, r3
 80031ea:	7bfb      	ldrb	r3, [r7, #15]
 80031ec:	011b      	lsls	r3, r3, #4
 80031ee:	4313      	orrs	r3, r2
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7fd fd6f 	bl	8000cd4 <__aeabi_ui2f>
 80031f6:	4603      	mov	r3, r0
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3710      	adds	r7, #16
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}

08003200 <calculatePower>:

static float calculatePower(float base, float N, uint8_t pulseFrequency)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b088      	sub	sp, #32
 8003204:	af00      	add	r7, sp, #0
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	4613      	mov	r3, r2
 800320c:	71fb      	strb	r3, [r7, #7]
    float A, corrFac;

    if (TX_PULSE_FREQ_16MHZ == pulseFrequency)
 800320e:	79fb      	ldrb	r3, [r7, #7]
 8003210:	2b01      	cmp	r3, #1
 8003212:	d104      	bne.n	800321e <calculatePower+0x1e>
    {
        A = 113.77f;
 8003214:	4b1f      	ldr	r3, [pc, #124]	; (8003294 <calculatePower+0x94>)
 8003216:	61fb      	str	r3, [r7, #28]
        corrFac = 2.3334f;
 8003218:	4b1f      	ldr	r3, [pc, #124]	; (8003298 <calculatePower+0x98>)
 800321a:	61bb      	str	r3, [r7, #24]
 800321c:	e003      	b.n	8003226 <calculatePower+0x26>
    }
    else
    {
        A = 121.74f;
 800321e:	4b1f      	ldr	r3, [pc, #124]	; (800329c <calculatePower+0x9c>)
 8003220:	61fb      	str	r3, [r7, #28]
        corrFac = 1.1667f;
 8003222:	4b1f      	ldr	r3, [pc, #124]	; (80032a0 <calculatePower+0xa0>)
 8003224:	61bb      	str	r3, [r7, #24]
    }

    float estFpPwr = 10.0f * log10f(base / (N * N)) - A;
 8003226:	68b9      	ldr	r1, [r7, #8]
 8003228:	68b8      	ldr	r0, [r7, #8]
 800322a:	f7fd fdab 	bl	8000d84 <__aeabi_fmul>
 800322e:	4603      	mov	r3, r0
 8003230:	4619      	mov	r1, r3
 8003232:	68f8      	ldr	r0, [r7, #12]
 8003234:	f7fd fe5a 	bl	8000eec <__aeabi_fdiv>
 8003238:	4603      	mov	r3, r0
 800323a:	4618      	mov	r0, r3
 800323c:	f007 fb14 	bl	800a868 <log10f>
 8003240:	4603      	mov	r3, r0
 8003242:	4918      	ldr	r1, [pc, #96]	; (80032a4 <calculatePower+0xa4>)
 8003244:	4618      	mov	r0, r3
 8003246:	f7fd fd9d 	bl	8000d84 <__aeabi_fmul>
 800324a:	4603      	mov	r3, r0
 800324c:	69f9      	ldr	r1, [r7, #28]
 800324e:	4618      	mov	r0, r3
 8003250:	f7fd fc8e 	bl	8000b70 <__aeabi_fsub>
 8003254:	4603      	mov	r3, r0
 8003256:	617b      	str	r3, [r7, #20]

    if (estFpPwr <= -88)
 8003258:	4913      	ldr	r1, [pc, #76]	; (80032a8 <calculatePower+0xa8>)
 800325a:	6978      	ldr	r0, [r7, #20]
 800325c:	f7fd ff3a 	bl	80010d4 <__aeabi_fcmple>
 8003260:	4603      	mov	r3, r0
 8003262:	2b00      	cmp	r3, #0
 8003264:	d001      	beq.n	800326a <calculatePower+0x6a>
    {
        return estFpPwr;
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	e010      	b.n	800328c <calculatePower+0x8c>
    }
    else
    {
        // approximation of Fig. 22 in user manual for dbm correction
        estFpPwr += (estFpPwr + 88) * corrFac;
 800326a:	4910      	ldr	r1, [pc, #64]	; (80032ac <calculatePower+0xac>)
 800326c:	6978      	ldr	r0, [r7, #20]
 800326e:	f7fd fc81 	bl	8000b74 <__addsf3>
 8003272:	4603      	mov	r3, r0
 8003274:	69b9      	ldr	r1, [r7, #24]
 8003276:	4618      	mov	r0, r3
 8003278:	f7fd fd84 	bl	8000d84 <__aeabi_fmul>
 800327c:	4603      	mov	r3, r0
 800327e:	4619      	mov	r1, r3
 8003280:	6978      	ldr	r0, [r7, #20]
 8003282:	f7fd fc77 	bl	8000b74 <__addsf3>
 8003286:	4603      	mov	r3, r0
 8003288:	617b      	str	r3, [r7, #20]
    }

    return estFpPwr;
 800328a:	697b      	ldr	r3, [r7, #20]
}
 800328c:	4618      	mov	r0, r3
 800328e:	3720      	adds	r7, #32
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	42e38a3d 	.word	0x42e38a3d
 8003298:	4015566d 	.word	0x4015566d
 800329c:	42f37ae1 	.word	0x42f37ae1
 80032a0:	3f95566d 	.word	0x3f95566d
 80032a4:	41200000 	.word	0x41200000
 80032a8:	c2b00000 	.word	0xc2b00000
 80032ac:	42b00000 	.word	0x42b00000

080032b0 <dwGetReceivePower>:

    return calculatePower(f1 * f1 + f2 * f2 + f3 * f3, N, dev->pulseFrequency);
}

float dwGetReceivePower(dwDeviceTypes_t *dev)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
    float C = (float)dwSpiRead16(dev, RX_FQUAL, CIR_PWR_SUB);
 80032b8:	2206      	movs	r2, #6
 80032ba:	2112      	movs	r1, #18
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f000 ff41 	bl	8004144 <dwSpiRead16>
 80032c2:	4603      	mov	r3, r0
 80032c4:	4618      	mov	r0, r3
 80032c6:	f7fd fd05 	bl	8000cd4 <__aeabi_ui2f>
 80032ca:	4603      	mov	r3, r0
 80032cc:	617b      	str	r3, [r7, #20]
    float N = spiReadRxInfo(dev);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f7ff ff7a 	bl	80031c8 <spiReadRxInfo>
 80032d4:	6138      	str	r0, [r7, #16]

    float twoPower17 = 131072.0f;
 80032d6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80032da:	60fb      	str	r3, [r7, #12]

    return calculatePower(C * twoPower17, N, dev->pulseFrequency);
 80032dc:	68f9      	ldr	r1, [r7, #12]
 80032de:	6978      	ldr	r0, [r7, #20]
 80032e0:	f7fd fd50 	bl	8000d84 <__aeabi_fmul>
 80032e4:	4603      	mov	r3, r0
 80032e6:	4618      	mov	r0, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80032ee:	461a      	mov	r2, r3
 80032f0:	6939      	ldr	r1, [r7, #16]
 80032f2:	f7ff ff85 	bl	8003200 <calculatePower>
 80032f6:	4603      	mov	r3, r0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3718      	adds	r7, #24
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}

08003300 <dwSetMode>:
    dwSetChannel(dev, dev->channel);
    dwSetPreambleCode(dev, dev->preambleCode);
}

void dwSetMode(dwDeviceTypes_t *dev)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
    dwSetDataRate(dev, dev->dataRate);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800330e:	4619      	mov	r1, r3
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f7ff faad 	bl	8002870 <dwSetDataRate>
    dwSetPulseFrequency(dev, dev->pulseFrequency);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800331c:	4619      	mov	r1, r3
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f7ff fb27 	bl	8002972 <dwSetPulseFrequency>
    dwSetPreambleLength(dev, dev->preambleLength);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800332a:	4619      	mov	r1, r3
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f7ff fb55 	bl	80029dc <dwSetPreambleLength>
    // TODO add channel and code to mode tuples
    // TODO add channel and code settings with checks (see Table 58)
    dwSetChannel(dev, dev->channel);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003338:	4619      	mov	r1, r3
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f7ff fbbb 	bl	8002ab6 <dwSetChannel>
    dwSetPreambleCode(dev, dev->preambleCode);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003346:	4619      	mov	r1, r3
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f7ff fbd1 	bl	8002af0 <dwSetPreambleCode>
}
 800334e:	bf00      	nop
 8003350:	3708      	adds	r7, #8
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
	...

08003358 <dwTune>:

void dwTune(dwDeviceTypes_t *dev)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b098      	sub	sp, #96	; 0x60
 800335c:	af02      	add	r7, sp, #8
 800335e:	6078      	str	r0, [r7, #4]
    uint8_t tcpgdelay[LEN_TC_PGDELAY];
    uint8_t fspllcfg[LEN_FS_PLLCFG];
    uint8_t fsplltune[LEN_FS_PLLTUNE];
    uint8_t fsxtalt[LEN_FS_XTALT];
    // AGC_TUNE1
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003366:	2b01      	cmp	r3, #1
 8003368:	d108      	bne.n	800337c <dwTune+0x24>
    {
        writeValueToBytes(agctune1, 0x8870, LEN_AGC_TUNE1);
 800336a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800336e:	2202      	movs	r2, #2
 8003370:	f648 0170 	movw	r1, #34928	; 0x8870
 8003374:	4618      	mov	r0, r3
 8003376:	f7fe fd12 	bl	8001d9e <writeValueToBytes>
 800337a:	e00c      	b.n	8003396 <dwTune+0x3e>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003382:	2b02      	cmp	r3, #2
 8003384:	d107      	bne.n	8003396 <dwTune+0x3e>
    {
        writeValueToBytes(agctune1, 0x889B, LEN_AGC_TUNE1);
 8003386:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800338a:	2202      	movs	r2, #2
 800338c:	f648 019b 	movw	r1, #34971	; 0x889b
 8003390:	4618      	mov	r0, r3
 8003392:	f7fe fd04 	bl	8001d9e <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // AGC_TUNE2
    writeValueToBytes(agctune2, 0x2502A907L, LEN_AGC_TUNE2);
 8003396:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800339a:	2204      	movs	r2, #4
 800339c:	49b9      	ldr	r1, [pc, #740]	; (8003684 <dwTune+0x32c>)
 800339e:	4618      	mov	r0, r3
 80033a0:	f7fe fcfd 	bl	8001d9e <writeValueToBytes>
    // AGC_TUNE3
    writeValueToBytes(agctune3, 0x0035, LEN_AGC_TUNE3);
 80033a4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80033a8:	2202      	movs	r2, #2
 80033aa:	2135      	movs	r1, #53	; 0x35
 80033ac:	4618      	mov	r0, r3
 80033ae:	f7fe fcf6 	bl	8001d9e <writeValueToBytes>
    // DRX_TUNE0b (already optimized according to Table 20 of user manual)
    if (dev->dataRate == TRX_RATE_110KBPS)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d107      	bne.n	80033cc <dwTune+0x74>
    {
        writeValueToBytes(drxtune0b, 0x0016, LEN_DRX_TUNE0b);
 80033bc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80033c0:	2202      	movs	r2, #2
 80033c2:	2116      	movs	r1, #22
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7fe fcea 	bl	8001d9e <writeValueToBytes>
 80033ca:	e018      	b.n	80033fe <dwTune+0xa6>
    }
    else if (dev->dataRate == TRX_RATE_850KBPS)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d107      	bne.n	80033e6 <dwTune+0x8e>
    {
        writeValueToBytes(drxtune0b, 0x0006, LEN_DRX_TUNE0b);
 80033d6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80033da:	2202      	movs	r2, #2
 80033dc:	2106      	movs	r1, #6
 80033de:	4618      	mov	r0, r3
 80033e0:	f7fe fcdd 	bl	8001d9e <writeValueToBytes>
 80033e4:	e00b      	b.n	80033fe <dwTune+0xa6>
    }
    else if (dev->dataRate == TRX_RATE_6800KBPS)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d106      	bne.n	80033fe <dwTune+0xa6>
    {
        writeValueToBytes(drxtune0b, 0x0001, LEN_DRX_TUNE0b);
 80033f0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80033f4:	2202      	movs	r2, #2
 80033f6:	2101      	movs	r1, #1
 80033f8:	4618      	mov	r0, r3
 80033fa:	f7fe fcd0 	bl	8001d9e <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE1a
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003404:	2b01      	cmp	r3, #1
 8003406:	d107      	bne.n	8003418 <dwTune+0xc0>
    {
        writeValueToBytes(drxtune1a, 0x0087, LEN_DRX_TUNE1a);
 8003408:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800340c:	2202      	movs	r2, #2
 800340e:	2187      	movs	r1, #135	; 0x87
 8003410:	4618      	mov	r0, r3
 8003412:	f7fe fcc4 	bl	8001d9e <writeValueToBytes>
 8003416:	e00b      	b.n	8003430 <dwTune+0xd8>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800341e:	2b02      	cmp	r3, #2
 8003420:	d106      	bne.n	8003430 <dwTune+0xd8>
    {
        writeValueToBytes(drxtune1a, 0x008D, LEN_DRX_TUNE1a);
 8003422:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003426:	2202      	movs	r2, #2
 8003428:	218d      	movs	r1, #141	; 0x8d
 800342a:	4618      	mov	r0, r3
 800342c:	f7fe fcb7 	bl	8001d9e <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE1b
    if (dev->preambleLength == TX_PREAMBLE_LEN_1536 || dev->preambleLength == TX_PREAMBLE_LEN_2048 ||
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003436:	2b06      	cmp	r3, #6
 8003438:	d009      	beq.n	800344e <dwTune+0xf6>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8003440:	2b0a      	cmp	r3, #10
 8003442:	d004      	beq.n	800344e <dwTune+0xf6>
        dev->preambleLength == TX_PREAMBLE_LEN_4096)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    if (dev->preambleLength == TX_PREAMBLE_LEN_1536 || dev->preambleLength == TX_PREAMBLE_LEN_2048 ||
 800344a:	2b03      	cmp	r3, #3
 800344c:	d10c      	bne.n	8003468 <dwTune+0x110>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003454:	2b00      	cmp	r3, #0
 8003456:	d12a      	bne.n	80034ae <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0064, LEN_DRX_TUNE1b);
 8003458:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800345c:	2202      	movs	r2, #2
 800345e:	2164      	movs	r1, #100	; 0x64
 8003460:	4618      	mov	r0, r3
 8003462:	f7fe fc9c 	bl	8001d9e <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003466:	e022      	b.n	80034ae <dwTune+0x156>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->preambleLength != TX_PREAMBLE_LEN_64)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800346e:	2b01      	cmp	r3, #1
 8003470:	d011      	beq.n	8003496 <dwTune+0x13e>
    {
        if (dev->dataRate == TRX_RATE_850KBPS || dev->dataRate == TRX_RATE_6800KBPS)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003478:	2b01      	cmp	r3, #1
 800347a:	d004      	beq.n	8003486 <dwTune+0x12e>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003482:	2b02      	cmp	r3, #2
 8003484:	d113      	bne.n	80034ae <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0020, LEN_DRX_TUNE1b);
 8003486:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800348a:	2202      	movs	r2, #2
 800348c:	2120      	movs	r1, #32
 800348e:	4618      	mov	r0, r3
 8003490:	f7fe fc85 	bl	8001d9e <writeValueToBytes>
 8003494:	e00b      	b.n	80034ae <dwTune+0x156>
            // TODO proper error/warning handling
        }
    }
    else
    {
        if (dev->dataRate == TRX_RATE_6800KBPS)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800349c:	2b02      	cmp	r3, #2
 800349e:	d106      	bne.n	80034ae <dwTune+0x156>
        {
            writeValueToBytes(drxtune1b, 0x0010, LEN_DRX_TUNE1b);
 80034a0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80034a4:	2202      	movs	r2, #2
 80034a6:	2110      	movs	r1, #16
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7fe fc78 	bl	8001d9e <writeValueToBytes>
        {
            // TODO proper error/warning handling
        }
    }
    // DRX_TUNE2
    if (dev->pacSize == PAC_SIZE_8)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034b4:	2b08      	cmp	r3, #8
 80034b6:	d119      	bne.n	80034ec <dwTune+0x194>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d107      	bne.n	80034d2 <dwTune+0x17a>
        {
            writeValueToBytes(drxtune2, 0x311A002DL, LEN_DRX_TUNE2);
 80034c2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80034c6:	2204      	movs	r2, #4
 80034c8:	496f      	ldr	r1, [pc, #444]	; (8003688 <dwTune+0x330>)
 80034ca:	4618      	mov	r0, r3
 80034cc:	f7fe fc67 	bl	8001d9e <writeValueToBytes>
 80034d0:	e068      	b.n	80035a4 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d163      	bne.n	80035a4 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x313B006BL, LEN_DRX_TUNE2);
 80034dc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80034e0:	2204      	movs	r2, #4
 80034e2:	496a      	ldr	r1, [pc, #424]	; (800368c <dwTune+0x334>)
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7fe fc5a 	bl	8001d9e <writeValueToBytes>
 80034ea:	e05b      	b.n	80035a4 <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_16)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034f2:	2b10      	cmp	r3, #16
 80034f4:	d119      	bne.n	800352a <dwTune+0x1d2>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d107      	bne.n	8003510 <dwTune+0x1b8>
        {
            writeValueToBytes(drxtune2, 0x331A0052L, LEN_DRX_TUNE2);
 8003500:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003504:	2204      	movs	r2, #4
 8003506:	4962      	ldr	r1, [pc, #392]	; (8003690 <dwTune+0x338>)
 8003508:	4618      	mov	r0, r3
 800350a:	f7fe fc48 	bl	8001d9e <writeValueToBytes>
 800350e:	e049      	b.n	80035a4 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003516:	2b02      	cmp	r3, #2
 8003518:	d144      	bne.n	80035a4 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x333B00BEL, LEN_DRX_TUNE2);
 800351a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800351e:	2204      	movs	r2, #4
 8003520:	495c      	ldr	r1, [pc, #368]	; (8003694 <dwTune+0x33c>)
 8003522:	4618      	mov	r0, r3
 8003524:	f7fe fc3b 	bl	8001d9e <writeValueToBytes>
 8003528:	e03c      	b.n	80035a4 <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_32)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003530:	2b20      	cmp	r3, #32
 8003532:	d119      	bne.n	8003568 <dwTune+0x210>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800353a:	2b01      	cmp	r3, #1
 800353c:	d107      	bne.n	800354e <dwTune+0x1f6>
        {
            writeValueToBytes(drxtune2, 0x351A009AL, LEN_DRX_TUNE2);
 800353e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003542:	2204      	movs	r2, #4
 8003544:	4954      	ldr	r1, [pc, #336]	; (8003698 <dwTune+0x340>)
 8003546:	4618      	mov	r0, r3
 8003548:	f7fe fc29 	bl	8001d9e <writeValueToBytes>
 800354c:	e02a      	b.n	80035a4 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003554:	2b02      	cmp	r3, #2
 8003556:	d125      	bne.n	80035a4 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x353B015EL, LEN_DRX_TUNE2);
 8003558:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800355c:	2204      	movs	r2, #4
 800355e:	494f      	ldr	r1, [pc, #316]	; (800369c <dwTune+0x344>)
 8003560:	4618      	mov	r0, r3
 8003562:	f7fe fc1c 	bl	8001d9e <writeValueToBytes>
 8003566:	e01d      	b.n	80035a4 <dwTune+0x24c>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->pacSize == PAC_SIZE_64)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800356e:	2b40      	cmp	r3, #64	; 0x40
 8003570:	d118      	bne.n	80035a4 <dwTune+0x24c>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003578:	2b01      	cmp	r3, #1
 800357a:	d107      	bne.n	800358c <dwTune+0x234>
        {
            writeValueToBytes(drxtune2, 0x371A011DL, LEN_DRX_TUNE2);
 800357c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003580:	2204      	movs	r2, #4
 8003582:	4947      	ldr	r1, [pc, #284]	; (80036a0 <dwTune+0x348>)
 8003584:	4618      	mov	r0, r3
 8003586:	f7fe fc0a 	bl	8001d9e <writeValueToBytes>
 800358a:	e00b      	b.n	80035a4 <dwTune+0x24c>
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003592:	2b02      	cmp	r3, #2
 8003594:	d106      	bne.n	80035a4 <dwTune+0x24c>
        {
            writeValueToBytes(drxtune2, 0x373B0296L, LEN_DRX_TUNE2);
 8003596:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800359a:	2204      	movs	r2, #4
 800359c:	4941      	ldr	r1, [pc, #260]	; (80036a4 <dwTune+0x34c>)
 800359e:	4618      	mov	r0, r3
 80035a0:	f7fe fbfd 	bl	8001d9e <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // DRX_TUNE4H
    if (dev->preambleLength == TX_PREAMBLE_LEN_64)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d107      	bne.n	80035be <dwTune+0x266>
    {
        writeValueToBytes(drxtune4H, 0x0010, LEN_DRX_TUNE4H);
 80035ae:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80035b2:	2202      	movs	r2, #2
 80035b4:	2110      	movs	r1, #16
 80035b6:	4618      	mov	r0, r3
 80035b8:	f7fe fbf1 	bl	8001d9e <writeValueToBytes>
 80035bc:	e006      	b.n	80035cc <dwTune+0x274>
    }
    else
    {
        writeValueToBytes(drxtune4H, 0x0028, LEN_DRX_TUNE4H);
 80035be:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80035c2:	2202      	movs	r2, #2
 80035c4:	2128      	movs	r1, #40	; 0x28
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7fe fbe9 	bl	8001d9e <writeValueToBytes>
    }
    // RF_RXCTRLH
    if (dev->channel != CHANNEL_4 && dev->channel != CHANNEL_7)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80035d2:	2b04      	cmp	r3, #4
 80035d4:	d00c      	beq.n	80035f0 <dwTune+0x298>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80035dc:	2b07      	cmp	r3, #7
 80035de:	d007      	beq.n	80035f0 <dwTune+0x298>
    {
        writeValueToBytes(rfrxctrlh, 0xD8, LEN_RF_RXCTRLH);
 80035e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035e4:	2201      	movs	r2, #1
 80035e6:	21d8      	movs	r1, #216	; 0xd8
 80035e8:	4618      	mov	r0, r3
 80035ea:	f7fe fbd8 	bl	8001d9e <writeValueToBytes>
 80035ee:	e006      	b.n	80035fe <dwTune+0x2a6>
    }
    else
    {
        writeValueToBytes(rfrxctrlh, 0xBC, LEN_RF_RXCTRLH);
 80035f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035f4:	2201      	movs	r2, #1
 80035f6:	21bc      	movs	r1, #188	; 0xbc
 80035f8:	4618      	mov	r0, r3
 80035fa:	f7fe fbd0 	bl	8001d9e <writeValueToBytes>
    }
    // RX_TXCTRL
    if (dev->channel == CHANNEL_1)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003604:	2b01      	cmp	r3, #1
 8003606:	d108      	bne.n	800361a <dwTune+0x2c2>
    {
        writeValueToBytes(rftxctrl, 0x00005C40L, LEN_RF_TXCTRL);
 8003608:	f107 0320 	add.w	r3, r7, #32
 800360c:	2204      	movs	r2, #4
 800360e:	f645 4140 	movw	r1, #23616	; 0x5c40
 8003612:	4618      	mov	r0, r3
 8003614:	f7fe fbc3 	bl	8001d9e <writeValueToBytes>
 8003618:	e05a      	b.n	80036d0 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_2)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003620:	2b02      	cmp	r3, #2
 8003622:	d107      	bne.n	8003634 <dwTune+0x2dc>
    {
        writeValueToBytes(rftxctrl, 0x00045CA0L, LEN_RF_TXCTRL);
 8003624:	f107 0320 	add.w	r3, r7, #32
 8003628:	2204      	movs	r2, #4
 800362a:	491f      	ldr	r1, [pc, #124]	; (80036a8 <dwTune+0x350>)
 800362c:	4618      	mov	r0, r3
 800362e:	f7fe fbb6 	bl	8001d9e <writeValueToBytes>
 8003632:	e04d      	b.n	80036d0 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_3)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800363a:	2b03      	cmp	r3, #3
 800363c:	d107      	bne.n	800364e <dwTune+0x2f6>
    {
        writeValueToBytes(rftxctrl, 0x00086CC0L, LEN_RF_TXCTRL);
 800363e:	f107 0320 	add.w	r3, r7, #32
 8003642:	2204      	movs	r2, #4
 8003644:	4919      	ldr	r1, [pc, #100]	; (80036ac <dwTune+0x354>)
 8003646:	4618      	mov	r0, r3
 8003648:	f7fe fba9 	bl	8001d9e <writeValueToBytes>
 800364c:	e040      	b.n	80036d0 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_4)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003654:	2b04      	cmp	r3, #4
 8003656:	d107      	bne.n	8003668 <dwTune+0x310>
    {
        writeValueToBytes(rftxctrl, 0x00045C80L, LEN_RF_TXCTRL);
 8003658:	f107 0320 	add.w	r3, r7, #32
 800365c:	2204      	movs	r2, #4
 800365e:	4914      	ldr	r1, [pc, #80]	; (80036b0 <dwTune+0x358>)
 8003660:	4618      	mov	r0, r3
 8003662:	f7fe fb9c 	bl	8001d9e <writeValueToBytes>
 8003666:	e033      	b.n	80036d0 <dwTune+0x378>
    }
    else if (dev->channel == CHANNEL_5)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800366e:	2b05      	cmp	r3, #5
 8003670:	d122      	bne.n	80036b8 <dwTune+0x360>
    {
        writeValueToBytes(rftxctrl, 0x001E3FE0L, LEN_RF_TXCTRL);
 8003672:	f107 0320 	add.w	r3, r7, #32
 8003676:	2204      	movs	r2, #4
 8003678:	490e      	ldr	r1, [pc, #56]	; (80036b4 <dwTune+0x35c>)
 800367a:	4618      	mov	r0, r3
 800367c:	f7fe fb8f 	bl	8001d9e <writeValueToBytes>
 8003680:	e026      	b.n	80036d0 <dwTune+0x378>
 8003682:	bf00      	nop
 8003684:	2502a907 	.word	0x2502a907
 8003688:	311a002d 	.word	0x311a002d
 800368c:	313b006b 	.word	0x313b006b
 8003690:	331a0052 	.word	0x331a0052
 8003694:	333b00be 	.word	0x333b00be
 8003698:	351a009a 	.word	0x351a009a
 800369c:	353b015e 	.word	0x353b015e
 80036a0:	371a011d 	.word	0x371a011d
 80036a4:	373b0296 	.word	0x373b0296
 80036a8:	00045ca0 	.word	0x00045ca0
 80036ac:	00086cc0 	.word	0x00086cc0
 80036b0:	00045c80 	.word	0x00045c80
 80036b4:	001e3fe0 	.word	0x001e3fe0
    }
    else if (dev->channel == CHANNEL_7)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80036be:	2b07      	cmp	r3, #7
 80036c0:	d106      	bne.n	80036d0 <dwTune+0x378>
    {
        writeValueToBytes(rftxctrl, 0x001E7DE0L, LEN_RF_TXCTRL);
 80036c2:	f107 0320 	add.w	r3, r7, #32
 80036c6:	2204      	movs	r2, #4
 80036c8:	49be      	ldr	r1, [pc, #760]	; (80039c4 <dwTune+0x66c>)
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7fe fb67 	bl	8001d9e <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // TC_PGDELAY
    if (dev->channel == CHANNEL_1)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d107      	bne.n	80036ea <dwTune+0x392>
    {
        writeValueToBytes(tcpgdelay, 0xC9, LEN_TC_PGDELAY);
 80036da:	f107 031c 	add.w	r3, r7, #28
 80036de:	2201      	movs	r2, #1
 80036e0:	21c9      	movs	r1, #201	; 0xc9
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7fe fb5b 	bl	8001d9e <writeValueToBytes>
 80036e8:	e03f      	b.n	800376a <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_2)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d107      	bne.n	8003704 <dwTune+0x3ac>
    {
        writeValueToBytes(tcpgdelay, 0xC2, LEN_TC_PGDELAY);
 80036f4:	f107 031c 	add.w	r3, r7, #28
 80036f8:	2201      	movs	r2, #1
 80036fa:	21c2      	movs	r1, #194	; 0xc2
 80036fc:	4618      	mov	r0, r3
 80036fe:	f7fe fb4e 	bl	8001d9e <writeValueToBytes>
 8003702:	e032      	b.n	800376a <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_3)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800370a:	2b03      	cmp	r3, #3
 800370c:	d107      	bne.n	800371e <dwTune+0x3c6>
    {
        writeValueToBytes(tcpgdelay, 0xC5, LEN_TC_PGDELAY);
 800370e:	f107 031c 	add.w	r3, r7, #28
 8003712:	2201      	movs	r2, #1
 8003714:	21c5      	movs	r1, #197	; 0xc5
 8003716:	4618      	mov	r0, r3
 8003718:	f7fe fb41 	bl	8001d9e <writeValueToBytes>
 800371c:	e025      	b.n	800376a <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_4)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003724:	2b04      	cmp	r3, #4
 8003726:	d107      	bne.n	8003738 <dwTune+0x3e0>
    {
        writeValueToBytes(tcpgdelay, 0x95, LEN_TC_PGDELAY);
 8003728:	f107 031c 	add.w	r3, r7, #28
 800372c:	2201      	movs	r2, #1
 800372e:	2195      	movs	r1, #149	; 0x95
 8003730:	4618      	mov	r0, r3
 8003732:	f7fe fb34 	bl	8001d9e <writeValueToBytes>
 8003736:	e018      	b.n	800376a <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_5)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800373e:	2b05      	cmp	r3, #5
 8003740:	d107      	bne.n	8003752 <dwTune+0x3fa>
    {
        writeValueToBytes(tcpgdelay, 0xC0, LEN_TC_PGDELAY);
 8003742:	f107 031c 	add.w	r3, r7, #28
 8003746:	2201      	movs	r2, #1
 8003748:	21c0      	movs	r1, #192	; 0xc0
 800374a:	4618      	mov	r0, r3
 800374c:	f7fe fb27 	bl	8001d9e <writeValueToBytes>
 8003750:	e00b      	b.n	800376a <dwTune+0x412>
    }
    else if (dev->channel == CHANNEL_7)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003758:	2b07      	cmp	r3, #7
 800375a:	d106      	bne.n	800376a <dwTune+0x412>
    {
        writeValueToBytes(tcpgdelay, 0x93, LEN_TC_PGDELAY);
 800375c:	f107 031c 	add.w	r3, r7, #28
 8003760:	2201      	movs	r2, #1
 8003762:	2193      	movs	r1, #147	; 0x93
 8003764:	4618      	mov	r0, r3
 8003766:	f7fe fb1a 	bl	8001d9e <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // FS_PLLCFG and FS_PLLTUNE
    if (dev->channel == CHANNEL_1)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003770:	2b01      	cmp	r3, #1
 8003772:	d10e      	bne.n	8003792 <dwTune+0x43a>
    {
        writeValueToBytes(fspllcfg, 0x09000407L, LEN_FS_PLLCFG);
 8003774:	f107 0318 	add.w	r3, r7, #24
 8003778:	2204      	movs	r2, #4
 800377a:	4993      	ldr	r1, [pc, #588]	; (80039c8 <dwTune+0x670>)
 800377c:	4618      	mov	r0, r3
 800377e:	f7fe fb0e 	bl	8001d9e <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x1E, LEN_FS_PLLTUNE);
 8003782:	f107 0314 	add.w	r3, r7, #20
 8003786:	2201      	movs	r2, #1
 8003788:	211e      	movs	r1, #30
 800378a:	4618      	mov	r0, r3
 800378c:	f7fe fb07 	bl	8001d9e <writeValueToBytes>
 8003790:	e044      	b.n	800381c <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_2 || dev->channel == CHANNEL_4)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003798:	2b02      	cmp	r3, #2
 800379a:	d004      	beq.n	80037a6 <dwTune+0x44e>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80037a2:	2b04      	cmp	r3, #4
 80037a4:	d10e      	bne.n	80037c4 <dwTune+0x46c>
    {
        writeValueToBytes(fspllcfg, 0x08400508L, LEN_FS_PLLCFG);
 80037a6:	f107 0318 	add.w	r3, r7, #24
 80037aa:	2204      	movs	r2, #4
 80037ac:	4987      	ldr	r1, [pc, #540]	; (80039cc <dwTune+0x674>)
 80037ae:	4618      	mov	r0, r3
 80037b0:	f7fe faf5 	bl	8001d9e <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x26, LEN_FS_PLLTUNE);
 80037b4:	f107 0314 	add.w	r3, r7, #20
 80037b8:	2201      	movs	r2, #1
 80037ba:	2126      	movs	r1, #38	; 0x26
 80037bc:	4618      	mov	r0, r3
 80037be:	f7fe faee 	bl	8001d9e <writeValueToBytes>
 80037c2:	e02b      	b.n	800381c <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_3)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80037ca:	2b03      	cmp	r3, #3
 80037cc:	d10e      	bne.n	80037ec <dwTune+0x494>
    {
        writeValueToBytes(fspllcfg, 0x08401009L, LEN_FS_PLLCFG);
 80037ce:	f107 0318 	add.w	r3, r7, #24
 80037d2:	2204      	movs	r2, #4
 80037d4:	497e      	ldr	r1, [pc, #504]	; (80039d0 <dwTune+0x678>)
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7fe fae1 	bl	8001d9e <writeValueToBytes>
        writeValueToBytes(fsplltune, 0x56, LEN_FS_PLLTUNE);
 80037dc:	f107 0314 	add.w	r3, r7, #20
 80037e0:	2201      	movs	r2, #1
 80037e2:	2156      	movs	r1, #86	; 0x56
 80037e4:	4618      	mov	r0, r3
 80037e6:	f7fe fada 	bl	8001d9e <writeValueToBytes>
 80037ea:	e017      	b.n	800381c <dwTune+0x4c4>
    }
    else if (dev->channel == CHANNEL_5 || dev->channel == CHANNEL_7)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80037f2:	2b05      	cmp	r3, #5
 80037f4:	d004      	beq.n	8003800 <dwTune+0x4a8>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80037fc:	2b07      	cmp	r3, #7
 80037fe:	d10d      	bne.n	800381c <dwTune+0x4c4>
    {
        writeValueToBytes(fspllcfg, 0x0800041DL, LEN_FS_PLLCFG);
 8003800:	f107 0318 	add.w	r3, r7, #24
 8003804:	2204      	movs	r2, #4
 8003806:	4973      	ldr	r1, [pc, #460]	; (80039d4 <dwTune+0x67c>)
 8003808:	4618      	mov	r0, r3
 800380a:	f7fe fac8 	bl	8001d9e <writeValueToBytes>
        writeValueToBytes(fsplltune, 0xA6, LEN_FS_PLLTUNE);
 800380e:	f107 0314 	add.w	r3, r7, #20
 8003812:	2201      	movs	r2, #1
 8003814:	21a6      	movs	r1, #166	; 0xa6
 8003816:	4618      	mov	r0, r3
 8003818:	f7fe fac1 	bl	8001d9e <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // LDE_CFG1
    writeValueToBytes(ldecfg1, 0xD, LEN_LDE_CFG1);
 800381c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003820:	2201      	movs	r2, #1
 8003822:	210d      	movs	r1, #13
 8003824:	4618      	mov	r0, r3
 8003826:	f7fe faba 	bl	8001d9e <writeValueToBytes>
    // LDE_CFG2
    if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003830:	2b01      	cmp	r3, #1
 8003832:	d108      	bne.n	8003846 <dwTune+0x4ee>
    {
        writeValueToBytes(ldecfg2, 0x1607, LEN_LDE_CFG2);
 8003834:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003838:	2202      	movs	r2, #2
 800383a:	f241 6107 	movw	r1, #5639	; 0x1607
 800383e:	4618      	mov	r0, r3
 8003840:	f7fe faad 	bl	8001d9e <writeValueToBytes>
 8003844:	e00c      	b.n	8003860 <dwTune+0x508>
    }
    else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800384c:	2b02      	cmp	r3, #2
 800384e:	d107      	bne.n	8003860 <dwTune+0x508>
    {
        writeValueToBytes(ldecfg2, 0x0607, LEN_LDE_CFG2);
 8003850:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003854:	2202      	movs	r2, #2
 8003856:	f240 6107 	movw	r1, #1543	; 0x607
 800385a:	4618      	mov	r0, r3
 800385c:	f7fe fa9f 	bl	8001d9e <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // LDE_REPC
    if (dev->preambleCode == PREAMBLE_CODE_16MHZ_1 || dev->preambleCode == PREAMBLE_CODE_16MHZ_2)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003866:	2b01      	cmp	r3, #1
 8003868:	d004      	beq.n	8003874 <dwTune+0x51c>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003870:	2b02      	cmp	r3, #2
 8003872:	d116      	bne.n	80038a2 <dwTune+0x54a>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800387a:	2b00      	cmp	r3, #0
 800387c:	d108      	bne.n	8003890 <dwTune+0x538>
        {
            writeValueToBytes(lderepc, ((0x5998 >> 3) & 0xFFFF), LEN_LDE_REPC);
 800387e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003882:	2202      	movs	r2, #2
 8003884:	f640 3133 	movw	r1, #2867	; 0xb33
 8003888:	4618      	mov	r0, r3
 800388a:	f7fe fa88 	bl	8001d9e <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 800388e:	e154      	b.n	8003b3a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x5998, LEN_LDE_REPC);
 8003890:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003894:	2202      	movs	r2, #2
 8003896:	f645 1198 	movw	r1, #22936	; 0x5998
 800389a:	4618      	mov	r0, r3
 800389c:	f7fe fa7f 	bl	8001d9e <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 80038a0:	e14b      	b.n	8003b3a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_3 || dev->preambleCode == PREAMBLE_CODE_16MHZ_8)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038a8:	2b03      	cmp	r3, #3
 80038aa:	d004      	beq.n	80038b6 <dwTune+0x55e>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038b2:	2b08      	cmp	r3, #8
 80038b4:	d116      	bne.n	80038e4 <dwTune+0x58c>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d108      	bne.n	80038d2 <dwTune+0x57a>
        {
            writeValueToBytes(lderepc, ((0x51EA >> 3) & 0xFFFF), LEN_LDE_REPC);
 80038c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038c4:	2202      	movs	r2, #2
 80038c6:	f640 213d 	movw	r1, #2621	; 0xa3d
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7fe fa67 	bl	8001d9e <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 80038d0:	e133      	b.n	8003b3a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x51EA, LEN_LDE_REPC);
 80038d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038d6:	2202      	movs	r2, #2
 80038d8:	f245 11ea 	movw	r1, #20970	; 0x51ea
 80038dc:	4618      	mov	r0, r3
 80038de:	f7fe fa5e 	bl	8001d9e <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 80038e2:	e12a      	b.n	8003b3a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_4)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80038ea:	2b04      	cmp	r3, #4
 80038ec:	d116      	bne.n	800391c <dwTune+0x5c4>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d108      	bne.n	800390a <dwTune+0x5b2>
        {
            writeValueToBytes(lderepc, ((0x428E >> 3) & 0xFFFF), LEN_LDE_REPC);
 80038f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038fc:	2202      	movs	r2, #2
 80038fe:	f640 0151 	movw	r1, #2129	; 0x851
 8003902:	4618      	mov	r0, r3
 8003904:	f7fe fa4b 	bl	8001d9e <writeValueToBytes>
 8003908:	e117      	b.n	8003b3a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x428E, LEN_LDE_REPC);
 800390a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800390e:	2202      	movs	r2, #2
 8003910:	f244 218e 	movw	r1, #17038	; 0x428e
 8003914:	4618      	mov	r0, r3
 8003916:	f7fe fa42 	bl	8001d9e <writeValueToBytes>
 800391a:	e10e      	b.n	8003b3a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_5)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003922:	2b05      	cmp	r3, #5
 8003924:	d116      	bne.n	8003954 <dwTune+0x5fc>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800392c:	2b00      	cmp	r3, #0
 800392e:	d108      	bne.n	8003942 <dwTune+0x5ea>
        {
            writeValueToBytes(lderepc, ((0x451E >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003930:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003934:	2202      	movs	r2, #2
 8003936:	f640 01a3 	movw	r1, #2211	; 0x8a3
 800393a:	4618      	mov	r0, r3
 800393c:	f7fe fa2f 	bl	8001d9e <writeValueToBytes>
 8003940:	e0fb      	b.n	8003b3a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x451E, LEN_LDE_REPC);
 8003942:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003946:	2202      	movs	r2, #2
 8003948:	f244 511e 	movw	r1, #17694	; 0x451e
 800394c:	4618      	mov	r0, r3
 800394e:	f7fe fa26 	bl	8001d9e <writeValueToBytes>
 8003952:	e0f2      	b.n	8003b3a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_6)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800395a:	2b06      	cmp	r3, #6
 800395c:	d116      	bne.n	800398c <dwTune+0x634>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003964:	2b00      	cmp	r3, #0
 8003966:	d108      	bne.n	800397a <dwTune+0x622>
        {
            writeValueToBytes(lderepc, ((0x2E14 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003968:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800396c:	2202      	movs	r2, #2
 800396e:	f240 51c2 	movw	r1, #1474	; 0x5c2
 8003972:	4618      	mov	r0, r3
 8003974:	f7fe fa13 	bl	8001d9e <writeValueToBytes>
 8003978:	e0df      	b.n	8003b3a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x2E14, LEN_LDE_REPC);
 800397a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800397e:	2202      	movs	r2, #2
 8003980:	f642 6114 	movw	r1, #11796	; 0x2e14
 8003984:	4618      	mov	r0, r3
 8003986:	f7fe fa0a 	bl	8001d9e <writeValueToBytes>
 800398a:	e0d6      	b.n	8003b3a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_16MHZ_7)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003992:	2b07      	cmp	r3, #7
 8003994:	d120      	bne.n	80039d8 <dwTune+0x680>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800399c:	2b00      	cmp	r3, #0
 800399e:	d108      	bne.n	80039b2 <dwTune+0x65a>
        {
            writeValueToBytes(lderepc, ((0x8000 >> 3) & 0xFFFF), LEN_LDE_REPC);
 80039a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039a4:	2202      	movs	r2, #2
 80039a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7fe f9f7 	bl	8001d9e <writeValueToBytes>
 80039b0:	e0c3      	b.n	8003b3a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x8000, LEN_LDE_REPC);
 80039b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039b6:	2202      	movs	r2, #2
 80039b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80039bc:	4618      	mov	r0, r3
 80039be:	f7fe f9ee 	bl	8001d9e <writeValueToBytes>
 80039c2:	e0ba      	b.n	8003b3a <dwTune+0x7e2>
 80039c4:	001e7de0 	.word	0x001e7de0
 80039c8:	09000407 	.word	0x09000407
 80039cc:	08400508 	.word	0x08400508
 80039d0:	08401009 	.word	0x08401009
 80039d4:	0800041d 	.word	0x0800041d
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_9)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80039de:	2b09      	cmp	r3, #9
 80039e0:	d116      	bne.n	8003a10 <dwTune+0x6b8>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d108      	bne.n	80039fe <dwTune+0x6a6>
        {
            writeValueToBytes(lderepc, ((0x28F4 >> 3) & 0xFFFF), LEN_LDE_REPC);
 80039ec:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039f0:	2202      	movs	r2, #2
 80039f2:	f240 511e 	movw	r1, #1310	; 0x51e
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7fe f9d1 	bl	8001d9e <writeValueToBytes>
 80039fc:	e09d      	b.n	8003b3a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x28F4, LEN_LDE_REPC);
 80039fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a02:	2202      	movs	r2, #2
 8003a04:	f642 01f4 	movw	r1, #10484	; 0x28f4
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7fe f9c8 	bl	8001d9e <writeValueToBytes>
 8003a0e:	e094      	b.n	8003b3a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_10 || dev->preambleCode == PREAMBLE_CODE_64MHZ_17)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a16:	2b0a      	cmp	r3, #10
 8003a18:	d004      	beq.n	8003a24 <dwTune+0x6cc>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a20:	2b11      	cmp	r3, #17
 8003a22:	d116      	bne.n	8003a52 <dwTune+0x6fa>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d108      	bne.n	8003a40 <dwTune+0x6e8>
        {
            writeValueToBytes(lderepc, ((0x3332 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003a2e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a32:	2202      	movs	r2, #2
 8003a34:	f240 6166 	movw	r1, #1638	; 0x666
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f7fe f9b0 	bl	8001d9e <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003a3e:	e07c      	b.n	8003b3a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3332, LEN_LDE_REPC);
 8003a40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a44:	2202      	movs	r2, #2
 8003a46:	f243 3132 	movw	r1, #13106	; 0x3332
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	f7fe f9a7 	bl	8001d9e <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003a50:	e073      	b.n	8003b3a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_11)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a58:	2b0b      	cmp	r3, #11
 8003a5a:	d116      	bne.n	8003a8a <dwTune+0x732>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d108      	bne.n	8003a78 <dwTune+0x720>
        {
            writeValueToBytes(lderepc, ((0x3AE0 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003a66:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a6a:	2202      	movs	r2, #2
 8003a6c:	f240 715c 	movw	r1, #1884	; 0x75c
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7fe f994 	bl	8001d9e <writeValueToBytes>
 8003a76:	e060      	b.n	8003b3a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3AE0, LEN_LDE_REPC);
 8003a78:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a7c:	2202      	movs	r2, #2
 8003a7e:	f643 21e0 	movw	r1, #15072	; 0x3ae0
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7fe f98b 	bl	8001d9e <writeValueToBytes>
 8003a88:	e057      	b.n	8003b3a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_12)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003a90:	2b0c      	cmp	r3, #12
 8003a92:	d116      	bne.n	8003ac2 <dwTune+0x76a>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d108      	bne.n	8003ab0 <dwTune+0x758>
        {
            writeValueToBytes(lderepc, ((0x3D70 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003a9e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003aa2:	2202      	movs	r2, #2
 8003aa4:	f240 71ae 	movw	r1, #1966	; 0x7ae
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	f7fe f978 	bl	8001d9e <writeValueToBytes>
 8003aae:	e044      	b.n	8003b3a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x3D70, LEN_LDE_REPC);
 8003ab0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ab4:	2202      	movs	r2, #2
 8003ab6:	f643 5170 	movw	r1, #15728	; 0x3d70
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7fe f96f 	bl	8001d9e <writeValueToBytes>
 8003ac0:	e03b      	b.n	8003b3a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_18 || dev->preambleCode == PREAMBLE_CODE_64MHZ_19)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ac8:	2b12      	cmp	r3, #18
 8003aca:	d004      	beq.n	8003ad6 <dwTune+0x77e>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ad2:	2b13      	cmp	r3, #19
 8003ad4:	d116      	bne.n	8003b04 <dwTune+0x7ac>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d108      	bne.n	8003af2 <dwTune+0x79a>
        {
            writeValueToBytes(lderepc, ((0x35C2 >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003ae0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ae4:	2202      	movs	r2, #2
 8003ae6:	f44f 61d7 	mov.w	r1, #1720	; 0x6b8
 8003aea:	4618      	mov	r0, r3
 8003aec:	f7fe f957 	bl	8001d9e <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003af0:	e023      	b.n	8003b3a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x35C2, LEN_LDE_REPC);
 8003af2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003af6:	2202      	movs	r2, #2
 8003af8:	f243 51c2 	movw	r1, #13762	; 0x35c2
 8003afc:	4618      	mov	r0, r3
 8003afe:	f7fe f94e 	bl	8001d9e <writeValueToBytes>
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003b02:	e01a      	b.n	8003b3a <dwTune+0x7e2>
        }
    }
    else if (dev->preambleCode == PREAMBLE_CODE_64MHZ_20)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003b0a:	2b14      	cmp	r3, #20
 8003b0c:	d115      	bne.n	8003b3a <dwTune+0x7e2>
    {
        if (dev->dataRate == TRX_RATE_110KBPS)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d108      	bne.n	8003b2a <dwTune+0x7d2>
        {
            writeValueToBytes(lderepc, ((0x47AE >> 3) & 0xFFFF), LEN_LDE_REPC);
 8003b18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b1c:	2202      	movs	r2, #2
 8003b1e:	f640 01f5 	movw	r1, #2293	; 0x8f5
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7fe f93b 	bl	8001d9e <writeValueToBytes>
 8003b28:	e007      	b.n	8003b3a <dwTune+0x7e2>
        }
        else
        {
            writeValueToBytes(lderepc, 0x47AE, LEN_LDE_REPC);
 8003b2a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b2e:	2202      	movs	r2, #2
 8003b30:	f244 71ae 	movw	r1, #18350	; 0x47ae
 8003b34:	4618      	mov	r0, r3
 8003b36:	f7fe f932 	bl	8001d9e <writeValueToBytes>
    else
    {
        // TODO proper error/warning handling
    }
    // TX_POWER (enabled smart transmit power control)
    if (dev->forceTxPower)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d009      	beq.n	8003b58 <dwTune+0x800>
    {
        writeValueToBytes(txpower, dev->txPower, LEN_TX_POWER);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b48:	4619      	mov	r1, r3
 8003b4a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b4e:	2204      	movs	r2, #4
 8003b50:	4618      	mov	r0, r3
 8003b52:	f7fe f924 	bl	8001d9e <writeValueToBytes>
 8003b56:	e12f      	b.n	8003db8 <dwTune+0xa60>
    }
    else if (dev->channel == CHANNEL_1 || dev->channel == CHANNEL_2)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d004      	beq.n	8003b6c <dwTune+0x814>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003b68:	2b02      	cmp	r3, #2
 8003b6a:	d136      	bne.n	8003bda <dwTune+0x882>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d115      	bne.n	8003ba2 <dwTune+0x84a>
        {
            if (dev->smartPower)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d007      	beq.n	8003b90 <dwTune+0x838>
            {
                writeValueToBytes(txpower, 0x15355575L, LEN_TX_POWER);
 8003b80:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b84:	2204      	movs	r2, #4
 8003b86:	4995      	ldr	r1, [pc, #596]	; (8003ddc <dwTune+0xa84>)
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7fe f908 	bl	8001d9e <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003b8e:	e112      	b.n	8003db6 <dwTune+0xa5e>
            }
            else
            {
                writeValueToBytes(txpower, 0x75757575L, LEN_TX_POWER);
 8003b90:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b94:	2204      	movs	r2, #4
 8003b96:	f04f 3175 	mov.w	r1, #1970632053	; 0x75757575
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	f7fe f8ff 	bl	8001d9e <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003ba0:	e109      	b.n	8003db6 <dwTune+0xa5e>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	f040 8104 	bne.w	8003db6 <dwTune+0xa5e>
        {
            if (dev->smartPower)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d007      	beq.n	8003bc8 <dwTune+0x870>
            {
                writeValueToBytes(txpower, 0x07274767L, LEN_TX_POWER);
 8003bb8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003bbc:	2204      	movs	r2, #4
 8003bbe:	4988      	ldr	r1, [pc, #544]	; (8003de0 <dwTune+0xa88>)
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f7fe f8ec 	bl	8001d9e <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003bc6:	e0f6      	b.n	8003db6 <dwTune+0xa5e>
            }
            else
            {
                writeValueToBytes(txpower, 0x67676767L, LEN_TX_POWER);
 8003bc8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003bcc:	2204      	movs	r2, #4
 8003bce:	f04f 3167 	mov.w	r1, #1734829927	; 0x67676767
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7fe f8e3 	bl	8001d9e <writeValueToBytes>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003bd8:	e0ed      	b.n	8003db6 <dwTune+0xa5e>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_3)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003be0:	2b03      	cmp	r3, #3
 8003be2:	d136      	bne.n	8003c52 <dwTune+0x8fa>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d115      	bne.n	8003c1a <dwTune+0x8c2>
        {
            if (dev->smartPower)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d007      	beq.n	8003c08 <dwTune+0x8b0>
            {
                writeValueToBytes(txpower, 0x0F2F4F6FL, LEN_TX_POWER);
 8003bf8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003bfc:	2204      	movs	r2, #4
 8003bfe:	4979      	ldr	r1, [pc, #484]	; (8003de4 <dwTune+0xa8c>)
 8003c00:	4618      	mov	r0, r3
 8003c02:	f7fe f8cc 	bl	8001d9e <writeValueToBytes>
 8003c06:	e0d7      	b.n	8003db8 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x6F6F6F6FL, LEN_TX_POWER);
 8003c08:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c0c:	2204      	movs	r2, #4
 8003c0e:	f04f 316f 	mov.w	r1, #1869573999	; 0x6f6f6f6f
 8003c12:	4618      	mov	r0, r3
 8003c14:	f7fe f8c3 	bl	8001d9e <writeValueToBytes>
 8003c18:	e0ce      	b.n	8003db8 <dwTune+0xa60>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	f040 80c9 	bne.w	8003db8 <dwTune+0xa60>
        {
            if (dev->smartPower)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d007      	beq.n	8003c40 <dwTune+0x8e8>
            {
                writeValueToBytes(txpower, 0x2B4B6B8BL, LEN_TX_POWER);
 8003c30:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c34:	2204      	movs	r2, #4
 8003c36:	496c      	ldr	r1, [pc, #432]	; (8003de8 <dwTune+0xa90>)
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f7fe f8b0 	bl	8001d9e <writeValueToBytes>
 8003c3e:	e0bb      	b.n	8003db8 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x8B8B8B8BL, LEN_TX_POWER);
 8003c40:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c44:	2204      	movs	r2, #4
 8003c46:	f04f 318b 	mov.w	r1, #2341178251	; 0x8b8b8b8b
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f7fe f8a7 	bl	8001d9e <writeValueToBytes>
 8003c50:	e0b2      	b.n	8003db8 <dwTune+0xa60>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_4)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003c58:	2b04      	cmp	r3, #4
 8003c5a:	d136      	bne.n	8003cca <dwTune+0x972>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d115      	bne.n	8003c92 <dwTune+0x93a>
        {
            if (dev->smartPower)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d007      	beq.n	8003c80 <dwTune+0x928>
            {
                writeValueToBytes(txpower, 0x1F1F3F5FL, LEN_TX_POWER);
 8003c70:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c74:	2204      	movs	r2, #4
 8003c76:	495d      	ldr	r1, [pc, #372]	; (8003dec <dwTune+0xa94>)
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f7fe f890 	bl	8001d9e <writeValueToBytes>
 8003c7e:	e09b      	b.n	8003db8 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x5F5F5F5FL, LEN_TX_POWER);
 8003c80:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003c84:	2204      	movs	r2, #4
 8003c86:	f04f 315f 	mov.w	r1, #1600085855	; 0x5f5f5f5f
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7fe f887 	bl	8001d9e <writeValueToBytes>
 8003c90:	e092      	b.n	8003db8 <dwTune+0xa60>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003c98:	2b02      	cmp	r3, #2
 8003c9a:	f040 808d 	bne.w	8003db8 <dwTune+0xa60>
        {
            if (dev->smartPower)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d007      	beq.n	8003cb8 <dwTune+0x960>
            {
                writeValueToBytes(txpower, 0x3A5A7A9AL, LEN_TX_POWER);
 8003ca8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003cac:	2204      	movs	r2, #4
 8003cae:	4950      	ldr	r1, [pc, #320]	; (8003df0 <dwTune+0xa98>)
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f7fe f874 	bl	8001d9e <writeValueToBytes>
 8003cb6:	e07f      	b.n	8003db8 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x9A9A9A9AL, LEN_TX_POWER);
 8003cb8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003cbc:	2204      	movs	r2, #4
 8003cbe:	f04f 319a 	mov.w	r1, #2593823386	; 0x9a9a9a9a
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7fe f86b 	bl	8001d9e <writeValueToBytes>
 8003cc8:	e076      	b.n	8003db8 <dwTune+0xa60>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_5)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003cd0:	2b05      	cmp	r3, #5
 8003cd2:	d135      	bne.n	8003d40 <dwTune+0x9e8>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d115      	bne.n	8003d0a <dwTune+0x9b2>
        {
            if (dev->smartPower)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d007      	beq.n	8003cf8 <dwTune+0x9a0>
            {
                writeValueToBytes(txpower, 0x0E082848L, LEN_TX_POWER);
 8003ce8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003cec:	2204      	movs	r2, #4
 8003cee:	4941      	ldr	r1, [pc, #260]	; (8003df4 <dwTune+0xa9c>)
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7fe f854 	bl	8001d9e <writeValueToBytes>
 8003cf6:	e05f      	b.n	8003db8 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x48484848L, LEN_TX_POWER);
 8003cf8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003cfc:	2204      	movs	r2, #4
 8003cfe:	f04f 3148 	mov.w	r1, #1212696648	; 0x48484848
 8003d02:	4618      	mov	r0, r3
 8003d04:	f7fe f84b 	bl	8001d9e <writeValueToBytes>
 8003d08:	e056      	b.n	8003db8 <dwTune+0xa60>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d151      	bne.n	8003db8 <dwTune+0xa60>
        {
            if (dev->smartPower)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d007      	beq.n	8003d2e <dwTune+0x9d6>
            {
                writeValueToBytes(txpower, 0x25456585L, LEN_TX_POWER);
 8003d1e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d22:	2204      	movs	r2, #4
 8003d24:	4934      	ldr	r1, [pc, #208]	; (8003df8 <dwTune+0xaa0>)
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7fe f839 	bl	8001d9e <writeValueToBytes>
 8003d2c:	e044      	b.n	8003db8 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x85858585L, LEN_TX_POWER);
 8003d2e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d32:	2204      	movs	r2, #4
 8003d34:	f04f 3185 	mov.w	r1, #2240120197	; 0x85858585
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7fe f830 	bl	8001d9e <writeValueToBytes>
 8003d3e:	e03b      	b.n	8003db8 <dwTune+0xa60>
        else
        {
            // TODO proper error/warning handling
        }
    }
    else if (dev->channel == CHANNEL_7)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003d46:	2b07      	cmp	r3, #7
 8003d48:	d136      	bne.n	8003db8 <dwTune+0xa60>
    {
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d115      	bne.n	8003d80 <dwTune+0xa28>
        {
            if (dev->smartPower)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d007      	beq.n	8003d6e <dwTune+0xa16>
            {
                writeValueToBytes(txpower, 0x32527292L, LEN_TX_POWER);
 8003d5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d62:	2204      	movs	r2, #4
 8003d64:	4925      	ldr	r1, [pc, #148]	; (8003dfc <dwTune+0xaa4>)
 8003d66:	4618      	mov	r0, r3
 8003d68:	f7fe f819 	bl	8001d9e <writeValueToBytes>
 8003d6c:	e024      	b.n	8003db8 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0x92929292L, LEN_TX_POWER);
 8003d6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d72:	2204      	movs	r2, #4
 8003d74:	f04f 3192 	mov.w	r1, #2459079314	; 0x92929292
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7fe f810 	bl	8001d9e <writeValueToBytes>
 8003d7e:	e01b      	b.n	8003db8 <dwTune+0xa60>
            }
        }
        else if (dev->pulseFrequency == TX_PULSE_FREQ_64MHZ)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d116      	bne.n	8003db8 <dwTune+0xa60>
        {
            if (dev->smartPower)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d007      	beq.n	8003da4 <dwTune+0xa4c>
            {
                writeValueToBytes(txpower, 0x5171B1D1L, LEN_TX_POWER);
 8003d94:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d98:	2204      	movs	r2, #4
 8003d9a:	4919      	ldr	r1, [pc, #100]	; (8003e00 <dwTune+0xaa8>)
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f7fd fffe 	bl	8001d9e <writeValueToBytes>
 8003da2:	e009      	b.n	8003db8 <dwTune+0xa60>
            }
            else
            {
                writeValueToBytes(txpower, 0xD1D1D1D1L, LEN_TX_POWER);
 8003da4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003da8:	2204      	movs	r2, #4
 8003daa:	f04f 31d1 	mov.w	r1, #3520188881	; 0xd1d1d1d1
 8003dae:	4618      	mov	r0, r3
 8003db0:	f7fd fff5 	bl	8001d9e <writeValueToBytes>
 8003db4:	e000      	b.n	8003db8 <dwTune+0xa60>
        if (dev->pulseFrequency == TX_PULSE_FREQ_16MHZ)
 8003db6:	bf00      	nop
    {
        // TODO proper error/warning handling
    }
    // Crystal calibration from OTP (if available)
    uint8_t buf_otp[4];
    readBytesOTP(dev, 0x01E, buf_otp);
 8003db8:	f107 030c 	add.w	r3, r7, #12
 8003dbc:	461a      	mov	r2, r3
 8003dbe:	211e      	movs	r1, #30
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f7fe f80c 	bl	8001dde <readBytesOTP>
    if (buf_otp[0] == 0)
 8003dc6:	7b3b      	ldrb	r3, [r7, #12]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d11b      	bne.n	8003e04 <dwTune+0xaac>
    {
        // No trim value available from OTP, use midrange value of 0x10
        writeValueToBytes(fsxtalt, ((0x10 & 0x1F) | 0x60), LEN_FS_XTALT);
 8003dcc:	f107 0310 	add.w	r3, r7, #16
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	2170      	movs	r1, #112	; 0x70
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f7fd ffe2 	bl	8001d9e <writeValueToBytes>
 8003dda:	e01e      	b.n	8003e1a <dwTune+0xac2>
 8003ddc:	15355575 	.word	0x15355575
 8003de0:	07274767 	.word	0x07274767
 8003de4:	0f2f4f6f 	.word	0x0f2f4f6f
 8003de8:	2b4b6b8b 	.word	0x2b4b6b8b
 8003dec:	1f1f3f5f 	.word	0x1f1f3f5f
 8003df0:	3a5a7a9a 	.word	0x3a5a7a9a
 8003df4:	0e082848 	.word	0x0e082848
 8003df8:	25456585 	.word	0x25456585
 8003dfc:	32527292 	.word	0x32527292
 8003e00:	5171b1d1 	.word	0x5171b1d1
    }
    else
    {
        writeValueToBytes(fsxtalt, ((buf_otp[0] & 0x1F) | 0x60), LEN_FS_XTALT);
 8003e04:	7b3b      	ldrb	r3, [r7, #12]
 8003e06:	f003 031f 	and.w	r3, r3, #31
 8003e0a:	f043 0160 	orr.w	r1, r3, #96	; 0x60
 8003e0e:	f107 0310 	add.w	r3, r7, #16
 8003e12:	2201      	movs	r2, #1
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7fd ffc2 	bl	8001d9e <writeValueToBytes>
    }
    // write configuration back to chip
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE1_SUB, agctune1, LEN_AGC_TUNE1);
 8003e1a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003e1e:	2202      	movs	r2, #2
 8003e20:	9200      	str	r2, [sp, #0]
 8003e22:	2204      	movs	r2, #4
 8003e24:	2123      	movs	r1, #35	; 0x23
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f000 f9b6 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE2_SUB, agctune2, LEN_AGC_TUNE2);
 8003e2c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003e30:	2204      	movs	r2, #4
 8003e32:	9200      	str	r2, [sp, #0]
 8003e34:	220c      	movs	r2, #12
 8003e36:	2123      	movs	r1, #35	; 0x23
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f000 f9ad 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, AGC_TUNE, AGC_TUNE3_SUB, agctune3, LEN_AGC_TUNE3);
 8003e3e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003e42:	2202      	movs	r2, #2
 8003e44:	9200      	str	r2, [sp, #0]
 8003e46:	2212      	movs	r2, #18
 8003e48:	2123      	movs	r1, #35	; 0x23
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 f9a4 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE0b_SUB, drxtune0b, LEN_DRX_TUNE0b);
 8003e50:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003e54:	2202      	movs	r2, #2
 8003e56:	9200      	str	r2, [sp, #0]
 8003e58:	2202      	movs	r2, #2
 8003e5a:	2127      	movs	r1, #39	; 0x27
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f000 f99b 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE1a_SUB, drxtune1a, LEN_DRX_TUNE1a);
 8003e62:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003e66:	2202      	movs	r2, #2
 8003e68:	9200      	str	r2, [sp, #0]
 8003e6a:	2204      	movs	r2, #4
 8003e6c:	2127      	movs	r1, #39	; 0x27
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f000 f992 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE1b_SUB, drxtune1b, LEN_DRX_TUNE1b);
 8003e74:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003e78:	2202      	movs	r2, #2
 8003e7a:	9200      	str	r2, [sp, #0]
 8003e7c:	2206      	movs	r2, #6
 8003e7e:	2127      	movs	r1, #39	; 0x27
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	f000 f989 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE2_SUB, drxtune2, LEN_DRX_TUNE2);
 8003e86:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003e8a:	2204      	movs	r2, #4
 8003e8c:	9200      	str	r2, [sp, #0]
 8003e8e:	2208      	movs	r2, #8
 8003e90:	2127      	movs	r1, #39	; 0x27
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f000 f980 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, DRX_TUNE, DRX_TUNE4H_SUB, drxtune4H, LEN_DRX_TUNE4H);
 8003e98:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003e9c:	2202      	movs	r2, #2
 8003e9e:	9200      	str	r2, [sp, #0]
 8003ea0:	2226      	movs	r2, #38	; 0x26
 8003ea2:	2127      	movs	r1, #39	; 0x27
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f000 f977 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_CFG1_SUB, ldecfg1, LEN_LDE_CFG1);
 8003eaa:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003eae:	2201      	movs	r2, #1
 8003eb0:	9200      	str	r2, [sp, #0]
 8003eb2:	f640 0206 	movw	r2, #2054	; 0x806
 8003eb6:	212e      	movs	r1, #46	; 0x2e
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 f96d 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_CFG2_SUB, ldecfg2, LEN_LDE_CFG2);
 8003ebe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003ec2:	2202      	movs	r2, #2
 8003ec4:	9200      	str	r2, [sp, #0]
 8003ec6:	f641 0206 	movw	r2, #6150	; 0x1806
 8003eca:	212e      	movs	r1, #46	; 0x2e
 8003ecc:	6878      	ldr	r0, [r7, #4]
 8003ece:	f000 f963 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, LDE_IF, LDE_REPC_SUB, lderepc, LEN_LDE_REPC);
 8003ed2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ed6:	2202      	movs	r2, #2
 8003ed8:	9200      	str	r2, [sp, #0]
 8003eda:	f642 0204 	movw	r2, #10244	; 0x2804
 8003ede:	212e      	movs	r1, #46	; 0x2e
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f000 f959 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, TX_POWER, NO_SUB, txpower, LEN_TX_POWER);
 8003ee6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003eea:	2204      	movs	r2, #4
 8003eec:	9200      	str	r2, [sp, #0]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	211e      	movs	r1, #30
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f000 f950 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, RF_CONF, RF_RXCTRLH_SUB, rfrxctrlh, LEN_RF_RXCTRLH);
 8003ef8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003efc:	2201      	movs	r2, #1
 8003efe:	9200      	str	r2, [sp, #0]
 8003f00:	220b      	movs	r2, #11
 8003f02:	2128      	movs	r1, #40	; 0x28
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f000 f947 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, RF_CONF, RF_TXCTRL_SUB, rftxctrl, LEN_RF_TXCTRL);
 8003f0a:	f107 0320 	add.w	r3, r7, #32
 8003f0e:	2204      	movs	r2, #4
 8003f10:	9200      	str	r2, [sp, #0]
 8003f12:	220c      	movs	r2, #12
 8003f14:	2128      	movs	r1, #40	; 0x28
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f000 f93e 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, TX_CAL, TC_PGDELAY_SUB, tcpgdelay, LEN_TC_PGDELAY);
 8003f1c:	f107 031c 	add.w	r3, r7, #28
 8003f20:	2201      	movs	r2, #1
 8003f22:	9200      	str	r2, [sp, #0]
 8003f24:	220b      	movs	r2, #11
 8003f26:	212a      	movs	r1, #42	; 0x2a
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 f935 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_PLLTUNE_SUB, fsplltune, LEN_FS_PLLTUNE);
 8003f2e:	f107 0314 	add.w	r3, r7, #20
 8003f32:	2201      	movs	r2, #1
 8003f34:	9200      	str	r2, [sp, #0]
 8003f36:	220b      	movs	r2, #11
 8003f38:	212b      	movs	r1, #43	; 0x2b
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f92c 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_PLLCFG_SUB, fspllcfg, LEN_FS_PLLCFG);
 8003f40:	f107 0318 	add.w	r3, r7, #24
 8003f44:	2204      	movs	r2, #4
 8003f46:	9200      	str	r2, [sp, #0]
 8003f48:	2207      	movs	r2, #7
 8003f4a:	212b      	movs	r1, #43	; 0x2b
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f000 f923 	bl	8004198 <dwSpiWrite>
    dwSpiWrite(dev, FS_CTRL, FS_XTALT_SUB, fsxtalt, LEN_FS_XTALT);
 8003f52:	f107 0310 	add.w	r3, r7, #16
 8003f56:	2201      	movs	r2, #1
 8003f58:	9200      	str	r2, [sp, #0]
 8003f5a:	220e      	movs	r2, #14
 8003f5c:	212b      	movs	r1, #43	; 0x2b
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 f91a 	bl	8004198 <dwSpiWrite>
}
 8003f64:	bf00      	nop
 8003f66:	3758      	adds	r7, #88	; 0x58
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <spiWrite>:

uint16_t buffer[64];

static void spiWrite(dwDeviceTypes_t *dev, const void *header, size_t headerLength,
                     const void *data, size_t dataLength)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	60b9      	str	r1, [r7, #8]
 8003f76:	607a      	str	r2, [r7, #4]
 8003f78:	603b      	str	r3, [r7, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	2110      	movs	r1, #16
 8003f7e:	4813      	ldr	r0, [pc, #76]	; (8003fcc <spiWrite+0x60>)
 8003f80:	f000 fc66 	bl	8004850 <HAL_GPIO_WritePin>
    memcpy(buffer, header, headerLength);
 8003f84:	687a      	ldr	r2, [r7, #4]
 8003f86:	68b9      	ldr	r1, [r7, #8]
 8003f88:	4811      	ldr	r0, [pc, #68]	; (8003fd0 <spiWrite+0x64>)
 8003f8a:	f002 f81b 	bl	8005fc4 <memcpy>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)buffer, headerLength, HAL_MAX_DELAY);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	b29a      	uxth	r2, r3
 8003f92:	f04f 33ff 	mov.w	r3, #4294967295
 8003f96:	490e      	ldr	r1, [pc, #56]	; (8003fd0 <spiWrite+0x64>)
 8003f98:	480e      	ldr	r0, [pc, #56]	; (8003fd4 <spiWrite+0x68>)
 8003f9a:	f001 f905 	bl	80051a8 <HAL_SPI_Transmit>
    memcpy(buffer, data, dataLength);
 8003f9e:	69ba      	ldr	r2, [r7, #24]
 8003fa0:	6839      	ldr	r1, [r7, #0]
 8003fa2:	480b      	ldr	r0, [pc, #44]	; (8003fd0 <spiWrite+0x64>)
 8003fa4:	f002 f80e 	bl	8005fc4 <memcpy>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)buffer, dataLength, HAL_MAX_DELAY);
 8003fa8:	69bb      	ldr	r3, [r7, #24]
 8003faa:	b29a      	uxth	r2, r3
 8003fac:	f04f 33ff 	mov.w	r3, #4294967295
 8003fb0:	4907      	ldr	r1, [pc, #28]	; (8003fd0 <spiWrite+0x64>)
 8003fb2:	4808      	ldr	r0, [pc, #32]	; (8003fd4 <spiWrite+0x68>)
 8003fb4:	f001 f8f8 	bl	80051a8 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8003fb8:	2201      	movs	r2, #1
 8003fba:	2110      	movs	r1, #16
 8003fbc:	4803      	ldr	r0, [pc, #12]	; (8003fcc <spiWrite+0x60>)
 8003fbe:	f000 fc47 	bl	8004850 <HAL_GPIO_WritePin>
}
 8003fc2:	bf00      	nop
 8003fc4:	3710      	adds	r7, #16
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	40010800 	.word	0x40010800
 8003fd0:	2000045c 	.word	0x2000045c
 8003fd4:	200003b8 	.word	0x200003b8

08003fd8 <spiRead>:

static void spiRead(dwDeviceTypes_t *dev, const void *header, size_t headerLength,
                    void *data, size_t dataLength)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b084      	sub	sp, #16
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
 8003fe4:	603b      	str	r3, [r7, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	2110      	movs	r1, #16
 8003fea:	4813      	ldr	r0, [pc, #76]	; (8004038 <spiRead+0x60>)
 8003fec:	f000 fc30 	bl	8004850 <HAL_GPIO_WritePin>
    memcpy(buffer, header, headerLength);
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	68b9      	ldr	r1, [r7, #8]
 8003ff4:	4811      	ldr	r0, [pc, #68]	; (800403c <spiRead+0x64>)
 8003ff6:	f001 ffe5 	bl	8005fc4 <memcpy>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)buffer, headerLength, HAL_MAX_DELAY);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	b29a      	uxth	r2, r3
 8003ffe:	f04f 33ff 	mov.w	r3, #4294967295
 8004002:	490e      	ldr	r1, [pc, #56]	; (800403c <spiRead+0x64>)
 8004004:	480e      	ldr	r0, [pc, #56]	; (8004040 <spiRead+0x68>)
 8004006:	f001 f8cf 	bl	80051a8 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, (uint8_t *)buffer, dataLength, HAL_MAX_DELAY);
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	b29a      	uxth	r2, r3
 800400e:	f04f 33ff 	mov.w	r3, #4294967295
 8004012:	490a      	ldr	r1, [pc, #40]	; (800403c <spiRead+0x64>)
 8004014:	480a      	ldr	r0, [pc, #40]	; (8004040 <spiRead+0x68>)
 8004016:	f001 fa0a 	bl	800542e <HAL_SPI_Receive>
    memcpy(data, buffer, dataLength);
 800401a:	69ba      	ldr	r2, [r7, #24]
 800401c:	4907      	ldr	r1, [pc, #28]	; (800403c <spiRead+0x64>)
 800401e:	6838      	ldr	r0, [r7, #0]
 8004020:	f001 ffd0 	bl	8005fc4 <memcpy>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8004024:	2201      	movs	r2, #1
 8004026:	2110      	movs	r1, #16
 8004028:	4803      	ldr	r0, [pc, #12]	; (8004038 <spiRead+0x60>)
 800402a:	f000 fc11 	bl	8004850 <HAL_GPIO_WritePin>
}
 800402e:	bf00      	nop
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	40010800 	.word	0x40010800
 800403c:	2000045c 	.word	0x2000045c
 8004040:	200003b8 	.word	0x200003b8

08004044 <spiSetSpeed>:

static void spiSetSpeed(dwDeviceTypes_t *dev, dwSpiSpeed_t speed)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	460b      	mov	r3, r1
 800404e:	70fb      	strb	r3, [r7, #3]
    if (speed == dwSpiSpeedLow)
 8004050:	78fb      	ldrb	r3, [r7, #3]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d106      	bne.n	8004064 <spiSetSpeed+0x20>
    {
        hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004056:	4b08      	ldr	r3, [pc, #32]	; (8004078 <spiSetSpeed+0x34>)
 8004058:	2220      	movs	r2, #32
 800405a:	61da      	str	r2, [r3, #28]
        HAL_SPI_Init(&hspi1);
 800405c:	4806      	ldr	r0, [pc, #24]	; (8004078 <spiSetSpeed+0x34>)
 800405e:	f001 f81f 	bl	80050a0 <HAL_SPI_Init>
    else
    {
        hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
        HAL_SPI_Init(&hspi1);
    }
}
 8004062:	e005      	b.n	8004070 <spiSetSpeed+0x2c>
        hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8004064:	4b04      	ldr	r3, [pc, #16]	; (8004078 <spiSetSpeed+0x34>)
 8004066:	2208      	movs	r2, #8
 8004068:	61da      	str	r2, [r3, #28]
        HAL_SPI_Init(&hspi1);
 800406a:	4803      	ldr	r0, [pc, #12]	; (8004078 <spiSetSpeed+0x34>)
 800406c:	f001 f818 	bl	80050a0 <HAL_SPI_Init>
}
 8004070:	bf00      	nop
 8004072:	3708      	adds	r7, #8
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}
 8004078:	200003b8 	.word	0x200003b8

0800407c <reset>:

static void reset(dwDeviceTypes_t *dev)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b082      	sub	sp, #8
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 0);
 8004084:	2200      	movs	r2, #0
 8004086:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800408a:	4808      	ldr	r0, [pc, #32]	; (80040ac <reset+0x30>)
 800408c:	f000 fbe0 	bl	8004850 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8004090:	200a      	movs	r0, #10
 8004092:	f000 f951 	bl	8004338 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 1);
 8004096:	2201      	movs	r2, #1
 8004098:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800409c:	4803      	ldr	r0, [pc, #12]	; (80040ac <reset+0x30>)
 800409e:	f000 fbd7 	bl	8004850 <HAL_GPIO_WritePin>
}
 80040a2:	bf00      	nop
 80040a4:	3708      	adds	r7, #8
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	40010c00 	.word	0x40010c00

080040b0 <delayms>:
    HAL_Delay(2);
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, 1);
}

static void delayms(dwDeviceTypes_t *dev, unsigned int delay)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	6039      	str	r1, [r7, #0]
    HAL_Delay(delay);
 80040ba:	6838      	ldr	r0, [r7, #0]
 80040bc:	f000 f93c 	bl	8004338 <HAL_Delay>
}
 80040c0:	bf00      	nop
 80040c2:	3708      	adds	r7, #8
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <dwSpiRead>:
#include "dw_spi.h"

void dwSpiRead(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, void *data, size_t length)
{
 80040c8:	b590      	push	{r4, r7, lr}
 80040ca:	b089      	sub	sp, #36	; 0x24
 80040cc:	af02      	add	r7, sp, #8
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	607a      	str	r2, [r7, #4]
 80040d2:	603b      	str	r3, [r7, #0]
 80040d4:	460b      	mov	r3, r1
 80040d6:	72fb      	strb	r3, [r7, #11]
    uint8_t header[3];
    size_t headerLength = 1;
 80040d8:	2301      	movs	r3, #1
 80040da:	617b      	str	r3, [r7, #20]
    header[0] = regid & 0x3f;
 80040dc:	7afb      	ldrb	r3, [r7, #11]
 80040de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	743b      	strb	r3, [r7, #16]
    if (address != 0)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d01c      	beq.n	8004126 <dwSpiRead+0x5e>
    {
        header[0] |= 0x40;
 80040ec:	7c3b      	ldrb	r3, [r7, #16]
 80040ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	743b      	strb	r3, [r7, #16]
        header[1] = address & 0x7f;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	747b      	strb	r3, [r7, #17]
        address >>= 7;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	09db      	lsrs	r3, r3, #7
 8004106:	607b      	str	r3, [r7, #4]
        headerLength = 2;
 8004108:	2302      	movs	r3, #2
 800410a:	617b      	str	r3, [r7, #20]
        if (address != 0)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d009      	beq.n	8004126 <dwSpiRead+0x5e>
        {
            header[1] |= 0x80;
 8004112:	7c7b      	ldrb	r3, [r7, #17]
 8004114:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004118:	b2db      	uxtb	r3, r3
 800411a:	747b      	strb	r3, [r7, #17]
            header[2] = address & 0xff;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	b2db      	uxtb	r3, r3
 8004120:	74bb      	strb	r3, [r7, #18]
            headerLength = 3;
 8004122:	2303      	movs	r3, #3
 8004124:	617b      	str	r3, [r7, #20]
        }
    }
    dev->func->spiRead(dev, header, headerLength, data, length);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681c      	ldr	r4, [r3, #0]
 800412c:	f107 0110 	add.w	r1, r7, #16
 8004130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004132:	9300      	str	r3, [sp, #0]
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	697a      	ldr	r2, [r7, #20]
 8004138:	68f8      	ldr	r0, [r7, #12]
 800413a:	47a0      	blx	r4
}
 800413c:	bf00      	nop
 800413e:	371c      	adds	r7, #28
 8004140:	46bd      	mov	sp, r7
 8004142:	bd90      	pop	{r4, r7, pc}

08004144 <dwSpiRead16>:

uint16_t dwSpiRead16(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b088      	sub	sp, #32
 8004148:	af02      	add	r7, sp, #8
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	460b      	mov	r3, r1
 800414e:	607a      	str	r2, [r7, #4]
 8004150:	72fb      	strb	r3, [r7, #11]
    uint16_t data;
    dwSpiRead(dev, regid, address, &data, sizeof(data));
 8004152:	f107 0316 	add.w	r3, r7, #22
 8004156:	7af9      	ldrb	r1, [r7, #11]
 8004158:	2202      	movs	r2, #2
 800415a:	9200      	str	r2, [sp, #0]
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	68f8      	ldr	r0, [r7, #12]
 8004160:	f7ff ffb2 	bl	80040c8 <dwSpiRead>
    return data;
 8004164:	8afb      	ldrh	r3, [r7, #22]
}
 8004166:	4618      	mov	r0, r3
 8004168:	3718      	adds	r7, #24
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}

0800416e <dwSpiRead32>:

uint32_t dwSpiRead32(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address)
{
 800416e:	b580      	push	{r7, lr}
 8004170:	b088      	sub	sp, #32
 8004172:	af02      	add	r7, sp, #8
 8004174:	60f8      	str	r0, [r7, #12]
 8004176:	460b      	mov	r3, r1
 8004178:	607a      	str	r2, [r7, #4]
 800417a:	72fb      	strb	r3, [r7, #11]
    uint32_t data;
    dwSpiRead(dev, regid, address, &data, sizeof(data));
 800417c:	f107 0314 	add.w	r3, r7, #20
 8004180:	7af9      	ldrb	r1, [r7, #11]
 8004182:	2204      	movs	r2, #4
 8004184:	9200      	str	r2, [sp, #0]
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	68f8      	ldr	r0, [r7, #12]
 800418a:	f7ff ff9d 	bl	80040c8 <dwSpiRead>
    return data;
 800418e:	697b      	ldr	r3, [r7, #20]
}
 8004190:	4618      	mov	r0, r3
 8004192:	3718      	adds	r7, #24
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <dwSpiWrite>:

void dwSpiWrite(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, const void *data, size_t length)
{
 8004198:	b590      	push	{r4, r7, lr}
 800419a:	b089      	sub	sp, #36	; 0x24
 800419c:	af02      	add	r7, sp, #8
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	607a      	str	r2, [r7, #4]
 80041a2:	603b      	str	r3, [r7, #0]
 80041a4:	460b      	mov	r3, r1
 80041a6:	72fb      	strb	r3, [r7, #11]
    uint8_t header[3];
    size_t headerLength = 1;
 80041a8:	2301      	movs	r3, #1
 80041aa:	617b      	str	r3, [r7, #20]
    header[0] = regid & 0x3f;
 80041ac:	7afb      	ldrb	r3, [r7, #11]
 80041ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	743b      	strb	r3, [r7, #16]
    header[0] |= 0x80;
 80041b6:	7c3b      	ldrb	r3, [r7, #16]
 80041b8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80041bc:	b2db      	uxtb	r3, r3
 80041be:	743b      	strb	r3, [r7, #16]
    if (address != 0)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d01c      	beq.n	8004200 <dwSpiWrite+0x68>
    {
        header[0] |= 0x40;
 80041c6:	7c3b      	ldrb	r3, [r7, #16]
 80041c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	743b      	strb	r3, [r7, #16]
        header[1] = address & 0x7f;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	747b      	strb	r3, [r7, #17]
        address >>= 7;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	09db      	lsrs	r3, r3, #7
 80041e0:	607b      	str	r3, [r7, #4]
        headerLength = 2;
 80041e2:	2302      	movs	r3, #2
 80041e4:	617b      	str	r3, [r7, #20]
        if (address != 0)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d009      	beq.n	8004200 <dwSpiWrite+0x68>
        {
            header[1] |= 0x80;
 80041ec:	7c7b      	ldrb	r3, [r7, #17]
 80041ee:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	747b      	strb	r3, [r7, #17]
            header[2] = address & 0xff;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	74bb      	strb	r3, [r7, #18]
            headerLength = 3;
 80041fc:	2303      	movs	r3, #3
 80041fe:	617b      	str	r3, [r7, #20]
        }
    }
    dev->func->spiWrite(dev, header, headerLength, data, length);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	685c      	ldr	r4, [r3, #4]
 8004206:	f107 0110 	add.w	r1, r7, #16
 800420a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800420c:	9300      	str	r3, [sp, #0]
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	697a      	ldr	r2, [r7, #20]
 8004212:	68f8      	ldr	r0, [r7, #12]
 8004214:	47a0      	blx	r4
}
 8004216:	bf00      	nop
 8004218:	371c      	adds	r7, #28
 800421a:	46bd      	mov	sp, r7
 800421c:	bd90      	pop	{r4, r7, pc}

0800421e <dwSpiWrite8>:

void dwSpiWrite8(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, uint8_t data)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b086      	sub	sp, #24
 8004222:	af02      	add	r7, sp, #8
 8004224:	60f8      	str	r0, [r7, #12]
 8004226:	607a      	str	r2, [r7, #4]
 8004228:	461a      	mov	r2, r3
 800422a:	460b      	mov	r3, r1
 800422c:	72fb      	strb	r3, [r7, #11]
 800422e:	4613      	mov	r3, r2
 8004230:	72bb      	strb	r3, [r7, #10]
    dwSpiWrite(dev, regid, address, &data, sizeof(data));
 8004232:	f107 030a 	add.w	r3, r7, #10
 8004236:	7af9      	ldrb	r1, [r7, #11]
 8004238:	2201      	movs	r2, #1
 800423a:	9200      	str	r2, [sp, #0]
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	68f8      	ldr	r0, [r7, #12]
 8004240:	f7ff ffaa 	bl	8004198 <dwSpiWrite>
}
 8004244:	bf00      	nop
 8004246:	3710      	adds	r7, #16
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}

0800424c <dwSpiWrite32>:

void dwSpiWrite32(dwDeviceTypes_t *dev, uint8_t regid, uint32_t address, uint32_t data)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b086      	sub	sp, #24
 8004250:	af02      	add	r7, sp, #8
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	607a      	str	r2, [r7, #4]
 8004256:	603b      	str	r3, [r7, #0]
 8004258:	460b      	mov	r3, r1
 800425a:	72fb      	strb	r3, [r7, #11]
    dwSpiWrite(dev, regid, address, &data, sizeof(data));
 800425c:	463b      	mov	r3, r7
 800425e:	7af9      	ldrb	r1, [r7, #11]
 8004260:	2204      	movs	r2, #4
 8004262:	9200      	str	r2, [sp, #0]
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	68f8      	ldr	r0, [r7, #12]
 8004268:	f7ff ff96 	bl	8004198 <dwSpiWrite>
}
 800426c:	bf00      	nop
 800426e:	3710      	adds	r7, #16
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}

08004274 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004278:	4b08      	ldr	r3, [pc, #32]	; (800429c <HAL_Init+0x28>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a07      	ldr	r2, [pc, #28]	; (800429c <HAL_Init+0x28>)
 800427e:	f043 0310 	orr.w	r3, r3, #16
 8004282:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004284:	2003      	movs	r0, #3
 8004286:	f000 f92b 	bl	80044e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800428a:	200f      	movs	r0, #15
 800428c:	f000 f808 	bl	80042a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004290:	f7fd fb66 	bl	8001960 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004294:	2300      	movs	r3, #0
}
 8004296:	4618      	mov	r0, r3
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	40022000 	.word	0x40022000

080042a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b082      	sub	sp, #8
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80042a8:	4b12      	ldr	r3, [pc, #72]	; (80042f4 <HAL_InitTick+0x54>)
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	4b12      	ldr	r3, [pc, #72]	; (80042f8 <HAL_InitTick+0x58>)
 80042ae:	781b      	ldrb	r3, [r3, #0]
 80042b0:	4619      	mov	r1, r3
 80042b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80042b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80042ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80042be:	4618      	mov	r0, r3
 80042c0:	f000 f935 	bl	800452e <HAL_SYSTICK_Config>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e00e      	b.n	80042ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2b0f      	cmp	r3, #15
 80042d2:	d80a      	bhi.n	80042ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80042d4:	2200      	movs	r2, #0
 80042d6:	6879      	ldr	r1, [r7, #4]
 80042d8:	f04f 30ff 	mov.w	r0, #4294967295
 80042dc:	f000 f90b 	bl	80044f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80042e0:	4a06      	ldr	r2, [pc, #24]	; (80042fc <HAL_InitTick+0x5c>)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80042e6:	2300      	movs	r3, #0
 80042e8:	e000      	b.n	80042ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3708      	adds	r7, #8
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	20000070 	.word	0x20000070
 80042f8:	2000008c 	.word	0x2000008c
 80042fc:	20000088 	.word	0x20000088

08004300 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004300:	b480      	push	{r7}
 8004302:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004304:	4b05      	ldr	r3, [pc, #20]	; (800431c <HAL_IncTick+0x1c>)
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	461a      	mov	r2, r3
 800430a:	4b05      	ldr	r3, [pc, #20]	; (8004320 <HAL_IncTick+0x20>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4413      	add	r3, r2
 8004310:	4a03      	ldr	r2, [pc, #12]	; (8004320 <HAL_IncTick+0x20>)
 8004312:	6013      	str	r3, [r2, #0]
}
 8004314:	bf00      	nop
 8004316:	46bd      	mov	sp, r7
 8004318:	bc80      	pop	{r7}
 800431a:	4770      	bx	lr
 800431c:	2000008c 	.word	0x2000008c
 8004320:	200004dc 	.word	0x200004dc

08004324 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004324:	b480      	push	{r7}
 8004326:	af00      	add	r7, sp, #0
  return uwTick;
 8004328:	4b02      	ldr	r3, [pc, #8]	; (8004334 <HAL_GetTick+0x10>)
 800432a:	681b      	ldr	r3, [r3, #0]
}
 800432c:	4618      	mov	r0, r3
 800432e:	46bd      	mov	sp, r7
 8004330:	bc80      	pop	{r7}
 8004332:	4770      	bx	lr
 8004334:	200004dc 	.word	0x200004dc

08004338 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b084      	sub	sp, #16
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004340:	f7ff fff0 	bl	8004324 <HAL_GetTick>
 8004344:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004350:	d005      	beq.n	800435e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004352:	4b0a      	ldr	r3, [pc, #40]	; (800437c <HAL_Delay+0x44>)
 8004354:	781b      	ldrb	r3, [r3, #0]
 8004356:	461a      	mov	r2, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	4413      	add	r3, r2
 800435c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800435e:	bf00      	nop
 8004360:	f7ff ffe0 	bl	8004324 <HAL_GetTick>
 8004364:	4602      	mov	r2, r0
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	1ad3      	subs	r3, r2, r3
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	429a      	cmp	r2, r3
 800436e:	d8f7      	bhi.n	8004360 <HAL_Delay+0x28>
  {
  }
}
 8004370:	bf00      	nop
 8004372:	bf00      	nop
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	2000008c 	.word	0x2000008c

08004380 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004380:	b480      	push	{r7}
 8004382:	b085      	sub	sp, #20
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f003 0307 	and.w	r3, r3, #7
 800438e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004390:	4b0c      	ldr	r3, [pc, #48]	; (80043c4 <__NVIC_SetPriorityGrouping+0x44>)
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004396:	68ba      	ldr	r2, [r7, #8]
 8004398:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800439c:	4013      	ands	r3, r2
 800439e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043a4:	68bb      	ldr	r3, [r7, #8]
 80043a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80043a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80043ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80043b2:	4a04      	ldr	r2, [pc, #16]	; (80043c4 <__NVIC_SetPriorityGrouping+0x44>)
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	60d3      	str	r3, [r2, #12]
}
 80043b8:	bf00      	nop
 80043ba:	3714      	adds	r7, #20
 80043bc:	46bd      	mov	sp, r7
 80043be:	bc80      	pop	{r7}
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	e000ed00 	.word	0xe000ed00

080043c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80043c8:	b480      	push	{r7}
 80043ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80043cc:	4b04      	ldr	r3, [pc, #16]	; (80043e0 <__NVIC_GetPriorityGrouping+0x18>)
 80043ce:	68db      	ldr	r3, [r3, #12]
 80043d0:	0a1b      	lsrs	r3, r3, #8
 80043d2:	f003 0307 	and.w	r3, r3, #7
}
 80043d6:	4618      	mov	r0, r3
 80043d8:	46bd      	mov	sp, r7
 80043da:	bc80      	pop	{r7}
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	e000ed00 	.word	0xe000ed00

080043e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b083      	sub	sp, #12
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	4603      	mov	r3, r0
 80043ec:	6039      	str	r1, [r7, #0]
 80043ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	db0a      	blt.n	800440e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	b2da      	uxtb	r2, r3
 80043fc:	490c      	ldr	r1, [pc, #48]	; (8004430 <__NVIC_SetPriority+0x4c>)
 80043fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004402:	0112      	lsls	r2, r2, #4
 8004404:	b2d2      	uxtb	r2, r2
 8004406:	440b      	add	r3, r1
 8004408:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800440c:	e00a      	b.n	8004424 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	b2da      	uxtb	r2, r3
 8004412:	4908      	ldr	r1, [pc, #32]	; (8004434 <__NVIC_SetPriority+0x50>)
 8004414:	79fb      	ldrb	r3, [r7, #7]
 8004416:	f003 030f 	and.w	r3, r3, #15
 800441a:	3b04      	subs	r3, #4
 800441c:	0112      	lsls	r2, r2, #4
 800441e:	b2d2      	uxtb	r2, r2
 8004420:	440b      	add	r3, r1
 8004422:	761a      	strb	r2, [r3, #24]
}
 8004424:	bf00      	nop
 8004426:	370c      	adds	r7, #12
 8004428:	46bd      	mov	sp, r7
 800442a:	bc80      	pop	{r7}
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	e000e100 	.word	0xe000e100
 8004434:	e000ed00 	.word	0xe000ed00

08004438 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004438:	b480      	push	{r7}
 800443a:	b089      	sub	sp, #36	; 0x24
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f003 0307 	and.w	r3, r3, #7
 800444a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	f1c3 0307 	rsb	r3, r3, #7
 8004452:	2b04      	cmp	r3, #4
 8004454:	bf28      	it	cs
 8004456:	2304      	movcs	r3, #4
 8004458:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	3304      	adds	r3, #4
 800445e:	2b06      	cmp	r3, #6
 8004460:	d902      	bls.n	8004468 <NVIC_EncodePriority+0x30>
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	3b03      	subs	r3, #3
 8004466:	e000      	b.n	800446a <NVIC_EncodePriority+0x32>
 8004468:	2300      	movs	r3, #0
 800446a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800446c:	f04f 32ff 	mov.w	r2, #4294967295
 8004470:	69bb      	ldr	r3, [r7, #24]
 8004472:	fa02 f303 	lsl.w	r3, r2, r3
 8004476:	43da      	mvns	r2, r3
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	401a      	ands	r2, r3
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004480:	f04f 31ff 	mov.w	r1, #4294967295
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	fa01 f303 	lsl.w	r3, r1, r3
 800448a:	43d9      	mvns	r1, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004490:	4313      	orrs	r3, r2
         );
}
 8004492:	4618      	mov	r0, r3
 8004494:	3724      	adds	r7, #36	; 0x24
 8004496:	46bd      	mov	sp, r7
 8004498:	bc80      	pop	{r7}
 800449a:	4770      	bx	lr

0800449c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	3b01      	subs	r3, #1
 80044a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80044ac:	d301      	bcc.n	80044b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80044ae:	2301      	movs	r3, #1
 80044b0:	e00f      	b.n	80044d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80044b2:	4a0a      	ldr	r2, [pc, #40]	; (80044dc <SysTick_Config+0x40>)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	3b01      	subs	r3, #1
 80044b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80044ba:	210f      	movs	r1, #15
 80044bc:	f04f 30ff 	mov.w	r0, #4294967295
 80044c0:	f7ff ff90 	bl	80043e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80044c4:	4b05      	ldr	r3, [pc, #20]	; (80044dc <SysTick_Config+0x40>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044ca:	4b04      	ldr	r3, [pc, #16]	; (80044dc <SysTick_Config+0x40>)
 80044cc:	2207      	movs	r2, #7
 80044ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80044d0:	2300      	movs	r3, #0
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3708      	adds	r7, #8
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	e000e010 	.word	0xe000e010

080044e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	f7ff ff49 	bl	8004380 <__NVIC_SetPriorityGrouping>
}
 80044ee:	bf00      	nop
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b086      	sub	sp, #24
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	4603      	mov	r3, r0
 80044fe:	60b9      	str	r1, [r7, #8]
 8004500:	607a      	str	r2, [r7, #4]
 8004502:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004504:	2300      	movs	r3, #0
 8004506:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004508:	f7ff ff5e 	bl	80043c8 <__NVIC_GetPriorityGrouping>
 800450c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	68b9      	ldr	r1, [r7, #8]
 8004512:	6978      	ldr	r0, [r7, #20]
 8004514:	f7ff ff90 	bl	8004438 <NVIC_EncodePriority>
 8004518:	4602      	mov	r2, r0
 800451a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800451e:	4611      	mov	r1, r2
 8004520:	4618      	mov	r0, r3
 8004522:	f7ff ff5f 	bl	80043e4 <__NVIC_SetPriority>
}
 8004526:	bf00      	nop
 8004528:	3718      	adds	r7, #24
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b082      	sub	sp, #8
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	f7ff ffb0 	bl	800449c <SysTick_Config>
 800453c:	4603      	mov	r3, r0
}
 800453e:	4618      	mov	r0, r3
 8004540:	3708      	adds	r7, #8
 8004542:	46bd      	mov	sp, r7
 8004544:	bd80      	pop	{r7, pc}
	...

08004548 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004548:	b480      	push	{r7}
 800454a:	b08b      	sub	sp, #44	; 0x2c
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004552:	2300      	movs	r3, #0
 8004554:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004556:	2300      	movs	r3, #0
 8004558:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800455a:	e169      	b.n	8004830 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800455c:	2201      	movs	r2, #1
 800455e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004560:	fa02 f303 	lsl.w	r3, r2, r3
 8004564:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	69fa      	ldr	r2, [r7, #28]
 800456c:	4013      	ands	r3, r2
 800456e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	69fb      	ldr	r3, [r7, #28]
 8004574:	429a      	cmp	r2, r3
 8004576:	f040 8158 	bne.w	800482a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	4a9a      	ldr	r2, [pc, #616]	; (80047e8 <HAL_GPIO_Init+0x2a0>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d05e      	beq.n	8004642 <HAL_GPIO_Init+0xfa>
 8004584:	4a98      	ldr	r2, [pc, #608]	; (80047e8 <HAL_GPIO_Init+0x2a0>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d875      	bhi.n	8004676 <HAL_GPIO_Init+0x12e>
 800458a:	4a98      	ldr	r2, [pc, #608]	; (80047ec <HAL_GPIO_Init+0x2a4>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d058      	beq.n	8004642 <HAL_GPIO_Init+0xfa>
 8004590:	4a96      	ldr	r2, [pc, #600]	; (80047ec <HAL_GPIO_Init+0x2a4>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d86f      	bhi.n	8004676 <HAL_GPIO_Init+0x12e>
 8004596:	4a96      	ldr	r2, [pc, #600]	; (80047f0 <HAL_GPIO_Init+0x2a8>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d052      	beq.n	8004642 <HAL_GPIO_Init+0xfa>
 800459c:	4a94      	ldr	r2, [pc, #592]	; (80047f0 <HAL_GPIO_Init+0x2a8>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d869      	bhi.n	8004676 <HAL_GPIO_Init+0x12e>
 80045a2:	4a94      	ldr	r2, [pc, #592]	; (80047f4 <HAL_GPIO_Init+0x2ac>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d04c      	beq.n	8004642 <HAL_GPIO_Init+0xfa>
 80045a8:	4a92      	ldr	r2, [pc, #584]	; (80047f4 <HAL_GPIO_Init+0x2ac>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d863      	bhi.n	8004676 <HAL_GPIO_Init+0x12e>
 80045ae:	4a92      	ldr	r2, [pc, #584]	; (80047f8 <HAL_GPIO_Init+0x2b0>)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d046      	beq.n	8004642 <HAL_GPIO_Init+0xfa>
 80045b4:	4a90      	ldr	r2, [pc, #576]	; (80047f8 <HAL_GPIO_Init+0x2b0>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d85d      	bhi.n	8004676 <HAL_GPIO_Init+0x12e>
 80045ba:	2b12      	cmp	r3, #18
 80045bc:	d82a      	bhi.n	8004614 <HAL_GPIO_Init+0xcc>
 80045be:	2b12      	cmp	r3, #18
 80045c0:	d859      	bhi.n	8004676 <HAL_GPIO_Init+0x12e>
 80045c2:	a201      	add	r2, pc, #4	; (adr r2, 80045c8 <HAL_GPIO_Init+0x80>)
 80045c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c8:	08004643 	.word	0x08004643
 80045cc:	0800461d 	.word	0x0800461d
 80045d0:	0800462f 	.word	0x0800462f
 80045d4:	08004671 	.word	0x08004671
 80045d8:	08004677 	.word	0x08004677
 80045dc:	08004677 	.word	0x08004677
 80045e0:	08004677 	.word	0x08004677
 80045e4:	08004677 	.word	0x08004677
 80045e8:	08004677 	.word	0x08004677
 80045ec:	08004677 	.word	0x08004677
 80045f0:	08004677 	.word	0x08004677
 80045f4:	08004677 	.word	0x08004677
 80045f8:	08004677 	.word	0x08004677
 80045fc:	08004677 	.word	0x08004677
 8004600:	08004677 	.word	0x08004677
 8004604:	08004677 	.word	0x08004677
 8004608:	08004677 	.word	0x08004677
 800460c:	08004625 	.word	0x08004625
 8004610:	08004639 	.word	0x08004639
 8004614:	4a79      	ldr	r2, [pc, #484]	; (80047fc <HAL_GPIO_Init+0x2b4>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d013      	beq.n	8004642 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800461a:	e02c      	b.n	8004676 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	623b      	str	r3, [r7, #32]
          break;
 8004622:	e029      	b.n	8004678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	3304      	adds	r3, #4
 800462a:	623b      	str	r3, [r7, #32]
          break;
 800462c:	e024      	b.n	8004678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	3308      	adds	r3, #8
 8004634:	623b      	str	r3, [r7, #32]
          break;
 8004636:	e01f      	b.n	8004678 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	330c      	adds	r3, #12
 800463e:	623b      	str	r3, [r7, #32]
          break;
 8004640:	e01a      	b.n	8004678 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d102      	bne.n	8004650 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800464a:	2304      	movs	r3, #4
 800464c:	623b      	str	r3, [r7, #32]
          break;
 800464e:	e013      	b.n	8004678 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	689b      	ldr	r3, [r3, #8]
 8004654:	2b01      	cmp	r3, #1
 8004656:	d105      	bne.n	8004664 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004658:	2308      	movs	r3, #8
 800465a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	69fa      	ldr	r2, [r7, #28]
 8004660:	611a      	str	r2, [r3, #16]
          break;
 8004662:	e009      	b.n	8004678 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004664:	2308      	movs	r3, #8
 8004666:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	69fa      	ldr	r2, [r7, #28]
 800466c:	615a      	str	r2, [r3, #20]
          break;
 800466e:	e003      	b.n	8004678 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004670:	2300      	movs	r3, #0
 8004672:	623b      	str	r3, [r7, #32]
          break;
 8004674:	e000      	b.n	8004678 <HAL_GPIO_Init+0x130>
          break;
 8004676:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004678:	69bb      	ldr	r3, [r7, #24]
 800467a:	2bff      	cmp	r3, #255	; 0xff
 800467c:	d801      	bhi.n	8004682 <HAL_GPIO_Init+0x13a>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	e001      	b.n	8004686 <HAL_GPIO_Init+0x13e>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	3304      	adds	r3, #4
 8004686:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004688:	69bb      	ldr	r3, [r7, #24]
 800468a:	2bff      	cmp	r3, #255	; 0xff
 800468c:	d802      	bhi.n	8004694 <HAL_GPIO_Init+0x14c>
 800468e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	e002      	b.n	800469a <HAL_GPIO_Init+0x152>
 8004694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004696:	3b08      	subs	r3, #8
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	210f      	movs	r1, #15
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	fa01 f303 	lsl.w	r3, r1, r3
 80046a8:	43db      	mvns	r3, r3
 80046aa:	401a      	ands	r2, r3
 80046ac:	6a39      	ldr	r1, [r7, #32]
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	fa01 f303 	lsl.w	r3, r1, r3
 80046b4:	431a      	orrs	r2, r3
 80046b6:	697b      	ldr	r3, [r7, #20]
 80046b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	f000 80b1 	beq.w	800482a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80046c8:	4b4d      	ldr	r3, [pc, #308]	; (8004800 <HAL_GPIO_Init+0x2b8>)
 80046ca:	699b      	ldr	r3, [r3, #24]
 80046cc:	4a4c      	ldr	r2, [pc, #304]	; (8004800 <HAL_GPIO_Init+0x2b8>)
 80046ce:	f043 0301 	orr.w	r3, r3, #1
 80046d2:	6193      	str	r3, [r2, #24]
 80046d4:	4b4a      	ldr	r3, [pc, #296]	; (8004800 <HAL_GPIO_Init+0x2b8>)
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	60bb      	str	r3, [r7, #8]
 80046de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80046e0:	4a48      	ldr	r2, [pc, #288]	; (8004804 <HAL_GPIO_Init+0x2bc>)
 80046e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e4:	089b      	lsrs	r3, r3, #2
 80046e6:	3302      	adds	r3, #2
 80046e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80046ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f0:	f003 0303 	and.w	r3, r3, #3
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	220f      	movs	r2, #15
 80046f8:	fa02 f303 	lsl.w	r3, r2, r3
 80046fc:	43db      	mvns	r3, r3
 80046fe:	68fa      	ldr	r2, [r7, #12]
 8004700:	4013      	ands	r3, r2
 8004702:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a40      	ldr	r2, [pc, #256]	; (8004808 <HAL_GPIO_Init+0x2c0>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d013      	beq.n	8004734 <HAL_GPIO_Init+0x1ec>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a3f      	ldr	r2, [pc, #252]	; (800480c <HAL_GPIO_Init+0x2c4>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d00d      	beq.n	8004730 <HAL_GPIO_Init+0x1e8>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a3e      	ldr	r2, [pc, #248]	; (8004810 <HAL_GPIO_Init+0x2c8>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d007      	beq.n	800472c <HAL_GPIO_Init+0x1e4>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a3d      	ldr	r2, [pc, #244]	; (8004814 <HAL_GPIO_Init+0x2cc>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d101      	bne.n	8004728 <HAL_GPIO_Init+0x1e0>
 8004724:	2303      	movs	r3, #3
 8004726:	e006      	b.n	8004736 <HAL_GPIO_Init+0x1ee>
 8004728:	2304      	movs	r3, #4
 800472a:	e004      	b.n	8004736 <HAL_GPIO_Init+0x1ee>
 800472c:	2302      	movs	r3, #2
 800472e:	e002      	b.n	8004736 <HAL_GPIO_Init+0x1ee>
 8004730:	2301      	movs	r3, #1
 8004732:	e000      	b.n	8004736 <HAL_GPIO_Init+0x1ee>
 8004734:	2300      	movs	r3, #0
 8004736:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004738:	f002 0203 	and.w	r2, r2, #3
 800473c:	0092      	lsls	r2, r2, #2
 800473e:	4093      	lsls	r3, r2
 8004740:	68fa      	ldr	r2, [r7, #12]
 8004742:	4313      	orrs	r3, r2
 8004744:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004746:	492f      	ldr	r1, [pc, #188]	; (8004804 <HAL_GPIO_Init+0x2bc>)
 8004748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474a:	089b      	lsrs	r3, r3, #2
 800474c:	3302      	adds	r3, #2
 800474e:	68fa      	ldr	r2, [r7, #12]
 8004750:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800475c:	2b00      	cmp	r3, #0
 800475e:	d006      	beq.n	800476e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004760:	4b2d      	ldr	r3, [pc, #180]	; (8004818 <HAL_GPIO_Init+0x2d0>)
 8004762:	689a      	ldr	r2, [r3, #8]
 8004764:	492c      	ldr	r1, [pc, #176]	; (8004818 <HAL_GPIO_Init+0x2d0>)
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	4313      	orrs	r3, r2
 800476a:	608b      	str	r3, [r1, #8]
 800476c:	e006      	b.n	800477c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800476e:	4b2a      	ldr	r3, [pc, #168]	; (8004818 <HAL_GPIO_Init+0x2d0>)
 8004770:	689a      	ldr	r2, [r3, #8]
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	43db      	mvns	r3, r3
 8004776:	4928      	ldr	r1, [pc, #160]	; (8004818 <HAL_GPIO_Init+0x2d0>)
 8004778:	4013      	ands	r3, r2
 800477a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004784:	2b00      	cmp	r3, #0
 8004786:	d006      	beq.n	8004796 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004788:	4b23      	ldr	r3, [pc, #140]	; (8004818 <HAL_GPIO_Init+0x2d0>)
 800478a:	68da      	ldr	r2, [r3, #12]
 800478c:	4922      	ldr	r1, [pc, #136]	; (8004818 <HAL_GPIO_Init+0x2d0>)
 800478e:	69bb      	ldr	r3, [r7, #24]
 8004790:	4313      	orrs	r3, r2
 8004792:	60cb      	str	r3, [r1, #12]
 8004794:	e006      	b.n	80047a4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004796:	4b20      	ldr	r3, [pc, #128]	; (8004818 <HAL_GPIO_Init+0x2d0>)
 8004798:	68da      	ldr	r2, [r3, #12]
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	43db      	mvns	r3, r3
 800479e:	491e      	ldr	r1, [pc, #120]	; (8004818 <HAL_GPIO_Init+0x2d0>)
 80047a0:	4013      	ands	r3, r2
 80047a2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d006      	beq.n	80047be <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80047b0:	4b19      	ldr	r3, [pc, #100]	; (8004818 <HAL_GPIO_Init+0x2d0>)
 80047b2:	685a      	ldr	r2, [r3, #4]
 80047b4:	4918      	ldr	r1, [pc, #96]	; (8004818 <HAL_GPIO_Init+0x2d0>)
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	604b      	str	r3, [r1, #4]
 80047bc:	e006      	b.n	80047cc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80047be:	4b16      	ldr	r3, [pc, #88]	; (8004818 <HAL_GPIO_Init+0x2d0>)
 80047c0:	685a      	ldr	r2, [r3, #4]
 80047c2:	69bb      	ldr	r3, [r7, #24]
 80047c4:	43db      	mvns	r3, r3
 80047c6:	4914      	ldr	r1, [pc, #80]	; (8004818 <HAL_GPIO_Init+0x2d0>)
 80047c8:	4013      	ands	r3, r2
 80047ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d021      	beq.n	800481c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80047d8:	4b0f      	ldr	r3, [pc, #60]	; (8004818 <HAL_GPIO_Init+0x2d0>)
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	490e      	ldr	r1, [pc, #56]	; (8004818 <HAL_GPIO_Init+0x2d0>)
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	4313      	orrs	r3, r2
 80047e2:	600b      	str	r3, [r1, #0]
 80047e4:	e021      	b.n	800482a <HAL_GPIO_Init+0x2e2>
 80047e6:	bf00      	nop
 80047e8:	10320000 	.word	0x10320000
 80047ec:	10310000 	.word	0x10310000
 80047f0:	10220000 	.word	0x10220000
 80047f4:	10210000 	.word	0x10210000
 80047f8:	10120000 	.word	0x10120000
 80047fc:	10110000 	.word	0x10110000
 8004800:	40021000 	.word	0x40021000
 8004804:	40010000 	.word	0x40010000
 8004808:	40010800 	.word	0x40010800
 800480c:	40010c00 	.word	0x40010c00
 8004810:	40011000 	.word	0x40011000
 8004814:	40011400 	.word	0x40011400
 8004818:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800481c:	4b0b      	ldr	r3, [pc, #44]	; (800484c <HAL_GPIO_Init+0x304>)
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	69bb      	ldr	r3, [r7, #24]
 8004822:	43db      	mvns	r3, r3
 8004824:	4909      	ldr	r1, [pc, #36]	; (800484c <HAL_GPIO_Init+0x304>)
 8004826:	4013      	ands	r3, r2
 8004828:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800482a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482c:	3301      	adds	r3, #1
 800482e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004836:	fa22 f303 	lsr.w	r3, r2, r3
 800483a:	2b00      	cmp	r3, #0
 800483c:	f47f ae8e 	bne.w	800455c <HAL_GPIO_Init+0x14>
  }
}
 8004840:	bf00      	nop
 8004842:	bf00      	nop
 8004844:	372c      	adds	r7, #44	; 0x2c
 8004846:	46bd      	mov	sp, r7
 8004848:	bc80      	pop	{r7}
 800484a:	4770      	bx	lr
 800484c:	40010400 	.word	0x40010400

08004850 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	460b      	mov	r3, r1
 800485a:	807b      	strh	r3, [r7, #2]
 800485c:	4613      	mov	r3, r2
 800485e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004860:	787b      	ldrb	r3, [r7, #1]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d003      	beq.n	800486e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004866:	887a      	ldrh	r2, [r7, #2]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800486c:	e003      	b.n	8004876 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800486e:	887b      	ldrh	r3, [r7, #2]
 8004870:	041a      	lsls	r2, r3, #16
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	611a      	str	r2, [r3, #16]
}
 8004876:	bf00      	nop
 8004878:	370c      	adds	r7, #12
 800487a:	46bd      	mov	sp, r7
 800487c:	bc80      	pop	{r7}
 800487e:	4770      	bx	lr

08004880 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b086      	sub	sp, #24
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d101      	bne.n	8004892 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e272      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f003 0301 	and.w	r3, r3, #1
 800489a:	2b00      	cmp	r3, #0
 800489c:	f000 8087 	beq.w	80049ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80048a0:	4b92      	ldr	r3, [pc, #584]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f003 030c 	and.w	r3, r3, #12
 80048a8:	2b04      	cmp	r3, #4
 80048aa:	d00c      	beq.n	80048c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80048ac:	4b8f      	ldr	r3, [pc, #572]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f003 030c 	and.w	r3, r3, #12
 80048b4:	2b08      	cmp	r3, #8
 80048b6:	d112      	bne.n	80048de <HAL_RCC_OscConfig+0x5e>
 80048b8:	4b8c      	ldr	r3, [pc, #560]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80048c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048c4:	d10b      	bne.n	80048de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048c6:	4b89      	ldr	r3, [pc, #548]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d06c      	beq.n	80049ac <HAL_RCC_OscConfig+0x12c>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d168      	bne.n	80049ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e24c      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048e6:	d106      	bne.n	80048f6 <HAL_RCC_OscConfig+0x76>
 80048e8:	4b80      	ldr	r3, [pc, #512]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a7f      	ldr	r2, [pc, #508]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 80048ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048f2:	6013      	str	r3, [r2, #0]
 80048f4:	e02e      	b.n	8004954 <HAL_RCC_OscConfig+0xd4>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d10c      	bne.n	8004918 <HAL_RCC_OscConfig+0x98>
 80048fe:	4b7b      	ldr	r3, [pc, #492]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a7a      	ldr	r2, [pc, #488]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004904:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004908:	6013      	str	r3, [r2, #0]
 800490a:	4b78      	ldr	r3, [pc, #480]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a77      	ldr	r2, [pc, #476]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004910:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004914:	6013      	str	r3, [r2, #0]
 8004916:	e01d      	b.n	8004954 <HAL_RCC_OscConfig+0xd4>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004920:	d10c      	bne.n	800493c <HAL_RCC_OscConfig+0xbc>
 8004922:	4b72      	ldr	r3, [pc, #456]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a71      	ldr	r2, [pc, #452]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004928:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800492c:	6013      	str	r3, [r2, #0]
 800492e:	4b6f      	ldr	r3, [pc, #444]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4a6e      	ldr	r2, [pc, #440]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004934:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004938:	6013      	str	r3, [r2, #0]
 800493a:	e00b      	b.n	8004954 <HAL_RCC_OscConfig+0xd4>
 800493c:	4b6b      	ldr	r3, [pc, #428]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a6a      	ldr	r2, [pc, #424]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004942:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004946:	6013      	str	r3, [r2, #0]
 8004948:	4b68      	ldr	r3, [pc, #416]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a67      	ldr	r2, [pc, #412]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 800494e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004952:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d013      	beq.n	8004984 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800495c:	f7ff fce2 	bl	8004324 <HAL_GetTick>
 8004960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004962:	e008      	b.n	8004976 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004964:	f7ff fcde 	bl	8004324 <HAL_GetTick>
 8004968:	4602      	mov	r2, r0
 800496a:	693b      	ldr	r3, [r7, #16]
 800496c:	1ad3      	subs	r3, r2, r3
 800496e:	2b64      	cmp	r3, #100	; 0x64
 8004970:	d901      	bls.n	8004976 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	e200      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004976:	4b5d      	ldr	r3, [pc, #372]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d0f0      	beq.n	8004964 <HAL_RCC_OscConfig+0xe4>
 8004982:	e014      	b.n	80049ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004984:	f7ff fcce 	bl	8004324 <HAL_GetTick>
 8004988:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800498a:	e008      	b.n	800499e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800498c:	f7ff fcca 	bl	8004324 <HAL_GetTick>
 8004990:	4602      	mov	r2, r0
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	1ad3      	subs	r3, r2, r3
 8004996:	2b64      	cmp	r3, #100	; 0x64
 8004998:	d901      	bls.n	800499e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e1ec      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800499e:	4b53      	ldr	r3, [pc, #332]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d1f0      	bne.n	800498c <HAL_RCC_OscConfig+0x10c>
 80049aa:	e000      	b.n	80049ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d063      	beq.n	8004a82 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80049ba:	4b4c      	ldr	r3, [pc, #304]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	f003 030c 	and.w	r3, r3, #12
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d00b      	beq.n	80049de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80049c6:	4b49      	ldr	r3, [pc, #292]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f003 030c 	and.w	r3, r3, #12
 80049ce:	2b08      	cmp	r3, #8
 80049d0:	d11c      	bne.n	8004a0c <HAL_RCC_OscConfig+0x18c>
 80049d2:	4b46      	ldr	r3, [pc, #280]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d116      	bne.n	8004a0c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049de:	4b43      	ldr	r3, [pc, #268]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d005      	beq.n	80049f6 <HAL_RCC_OscConfig+0x176>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d001      	beq.n	80049f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80049f2:	2301      	movs	r3, #1
 80049f4:	e1c0      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049f6:	4b3d      	ldr	r3, [pc, #244]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	695b      	ldr	r3, [r3, #20]
 8004a02:	00db      	lsls	r3, r3, #3
 8004a04:	4939      	ldr	r1, [pc, #228]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004a06:	4313      	orrs	r3, r2
 8004a08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a0a:	e03a      	b.n	8004a82 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	691b      	ldr	r3, [r3, #16]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d020      	beq.n	8004a56 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a14:	4b36      	ldr	r3, [pc, #216]	; (8004af0 <HAL_RCC_OscConfig+0x270>)
 8004a16:	2201      	movs	r2, #1
 8004a18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a1a:	f7ff fc83 	bl	8004324 <HAL_GetTick>
 8004a1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a20:	e008      	b.n	8004a34 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a22:	f7ff fc7f 	bl	8004324 <HAL_GetTick>
 8004a26:	4602      	mov	r2, r0
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	1ad3      	subs	r3, r2, r3
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d901      	bls.n	8004a34 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004a30:	2303      	movs	r3, #3
 8004a32:	e1a1      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a34:	4b2d      	ldr	r3, [pc, #180]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0302 	and.w	r3, r3, #2
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d0f0      	beq.n	8004a22 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a40:	4b2a      	ldr	r3, [pc, #168]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	695b      	ldr	r3, [r3, #20]
 8004a4c:	00db      	lsls	r3, r3, #3
 8004a4e:	4927      	ldr	r1, [pc, #156]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004a50:	4313      	orrs	r3, r2
 8004a52:	600b      	str	r3, [r1, #0]
 8004a54:	e015      	b.n	8004a82 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a56:	4b26      	ldr	r3, [pc, #152]	; (8004af0 <HAL_RCC_OscConfig+0x270>)
 8004a58:	2200      	movs	r2, #0
 8004a5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a5c:	f7ff fc62 	bl	8004324 <HAL_GetTick>
 8004a60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a62:	e008      	b.n	8004a76 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a64:	f7ff fc5e 	bl	8004324 <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d901      	bls.n	8004a76 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e180      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a76:	4b1d      	ldr	r3, [pc, #116]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d1f0      	bne.n	8004a64 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0308 	and.w	r3, r3, #8
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d03a      	beq.n	8004b04 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	699b      	ldr	r3, [r3, #24]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d019      	beq.n	8004aca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a96:	4b17      	ldr	r3, [pc, #92]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004a98:	2201      	movs	r2, #1
 8004a9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a9c:	f7ff fc42 	bl	8004324 <HAL_GetTick>
 8004aa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004aa2:	e008      	b.n	8004ab6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004aa4:	f7ff fc3e 	bl	8004324 <HAL_GetTick>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	d901      	bls.n	8004ab6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e160      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ab6:	4b0d      	ldr	r3, [pc, #52]	; (8004aec <HAL_RCC_OscConfig+0x26c>)
 8004ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aba:	f003 0302 	and.w	r3, r3, #2
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d0f0      	beq.n	8004aa4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004ac2:	2001      	movs	r0, #1
 8004ac4:	f000 face 	bl	8005064 <RCC_Delay>
 8004ac8:	e01c      	b.n	8004b04 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004aca:	4b0a      	ldr	r3, [pc, #40]	; (8004af4 <HAL_RCC_OscConfig+0x274>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ad0:	f7ff fc28 	bl	8004324 <HAL_GetTick>
 8004ad4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ad6:	e00f      	b.n	8004af8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ad8:	f7ff fc24 	bl	8004324 <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	d908      	bls.n	8004af8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e146      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
 8004aea:	bf00      	nop
 8004aec:	40021000 	.word	0x40021000
 8004af0:	42420000 	.word	0x42420000
 8004af4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004af8:	4b92      	ldr	r3, [pc, #584]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afc:	f003 0302 	and.w	r3, r3, #2
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d1e9      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 0304 	and.w	r3, r3, #4
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	f000 80a6 	beq.w	8004c5e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b12:	2300      	movs	r3, #0
 8004b14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b16:	4b8b      	ldr	r3, [pc, #556]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004b18:	69db      	ldr	r3, [r3, #28]
 8004b1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d10d      	bne.n	8004b3e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b22:	4b88      	ldr	r3, [pc, #544]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004b24:	69db      	ldr	r3, [r3, #28]
 8004b26:	4a87      	ldr	r2, [pc, #540]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b2c:	61d3      	str	r3, [r2, #28]
 8004b2e:	4b85      	ldr	r3, [pc, #532]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004b30:	69db      	ldr	r3, [r3, #28]
 8004b32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b36:	60bb      	str	r3, [r7, #8]
 8004b38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b3e:	4b82      	ldr	r3, [pc, #520]	; (8004d48 <HAL_RCC_OscConfig+0x4c8>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d118      	bne.n	8004b7c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b4a:	4b7f      	ldr	r3, [pc, #508]	; (8004d48 <HAL_RCC_OscConfig+0x4c8>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	4a7e      	ldr	r2, [pc, #504]	; (8004d48 <HAL_RCC_OscConfig+0x4c8>)
 8004b50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b56:	f7ff fbe5 	bl	8004324 <HAL_GetTick>
 8004b5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b5c:	e008      	b.n	8004b70 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b5e:	f7ff fbe1 	bl	8004324 <HAL_GetTick>
 8004b62:	4602      	mov	r2, r0
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	1ad3      	subs	r3, r2, r3
 8004b68:	2b64      	cmp	r3, #100	; 0x64
 8004b6a:	d901      	bls.n	8004b70 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e103      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b70:	4b75      	ldr	r3, [pc, #468]	; (8004d48 <HAL_RCC_OscConfig+0x4c8>)
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d0f0      	beq.n	8004b5e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	68db      	ldr	r3, [r3, #12]
 8004b80:	2b01      	cmp	r3, #1
 8004b82:	d106      	bne.n	8004b92 <HAL_RCC_OscConfig+0x312>
 8004b84:	4b6f      	ldr	r3, [pc, #444]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	4a6e      	ldr	r2, [pc, #440]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004b8a:	f043 0301 	orr.w	r3, r3, #1
 8004b8e:	6213      	str	r3, [r2, #32]
 8004b90:	e02d      	b.n	8004bee <HAL_RCC_OscConfig+0x36e>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	68db      	ldr	r3, [r3, #12]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d10c      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x334>
 8004b9a:	4b6a      	ldr	r3, [pc, #424]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	4a69      	ldr	r2, [pc, #420]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004ba0:	f023 0301 	bic.w	r3, r3, #1
 8004ba4:	6213      	str	r3, [r2, #32]
 8004ba6:	4b67      	ldr	r3, [pc, #412]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004ba8:	6a1b      	ldr	r3, [r3, #32]
 8004baa:	4a66      	ldr	r2, [pc, #408]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004bac:	f023 0304 	bic.w	r3, r3, #4
 8004bb0:	6213      	str	r3, [r2, #32]
 8004bb2:	e01c      	b.n	8004bee <HAL_RCC_OscConfig+0x36e>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	2b05      	cmp	r3, #5
 8004bba:	d10c      	bne.n	8004bd6 <HAL_RCC_OscConfig+0x356>
 8004bbc:	4b61      	ldr	r3, [pc, #388]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004bbe:	6a1b      	ldr	r3, [r3, #32]
 8004bc0:	4a60      	ldr	r2, [pc, #384]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004bc2:	f043 0304 	orr.w	r3, r3, #4
 8004bc6:	6213      	str	r3, [r2, #32]
 8004bc8:	4b5e      	ldr	r3, [pc, #376]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004bca:	6a1b      	ldr	r3, [r3, #32]
 8004bcc:	4a5d      	ldr	r2, [pc, #372]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004bce:	f043 0301 	orr.w	r3, r3, #1
 8004bd2:	6213      	str	r3, [r2, #32]
 8004bd4:	e00b      	b.n	8004bee <HAL_RCC_OscConfig+0x36e>
 8004bd6:	4b5b      	ldr	r3, [pc, #364]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004bd8:	6a1b      	ldr	r3, [r3, #32]
 8004bda:	4a5a      	ldr	r2, [pc, #360]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004bdc:	f023 0301 	bic.w	r3, r3, #1
 8004be0:	6213      	str	r3, [r2, #32]
 8004be2:	4b58      	ldr	r3, [pc, #352]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004be4:	6a1b      	ldr	r3, [r3, #32]
 8004be6:	4a57      	ldr	r2, [pc, #348]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004be8:	f023 0304 	bic.w	r3, r3, #4
 8004bec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d015      	beq.n	8004c22 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bf6:	f7ff fb95 	bl	8004324 <HAL_GetTick>
 8004bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bfc:	e00a      	b.n	8004c14 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bfe:	f7ff fb91 	bl	8004324 <HAL_GetTick>
 8004c02:	4602      	mov	r2, r0
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	1ad3      	subs	r3, r2, r3
 8004c08:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d901      	bls.n	8004c14 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004c10:	2303      	movs	r3, #3
 8004c12:	e0b1      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c14:	4b4b      	ldr	r3, [pc, #300]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004c16:	6a1b      	ldr	r3, [r3, #32]
 8004c18:	f003 0302 	and.w	r3, r3, #2
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d0ee      	beq.n	8004bfe <HAL_RCC_OscConfig+0x37e>
 8004c20:	e014      	b.n	8004c4c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c22:	f7ff fb7f 	bl	8004324 <HAL_GetTick>
 8004c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c28:	e00a      	b.n	8004c40 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c2a:	f7ff fb7b 	bl	8004324 <HAL_GetTick>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	1ad3      	subs	r3, r2, r3
 8004c34:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d901      	bls.n	8004c40 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004c3c:	2303      	movs	r3, #3
 8004c3e:	e09b      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c40:	4b40      	ldr	r3, [pc, #256]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004c42:	6a1b      	ldr	r3, [r3, #32]
 8004c44:	f003 0302 	and.w	r3, r3, #2
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d1ee      	bne.n	8004c2a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004c4c:	7dfb      	ldrb	r3, [r7, #23]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d105      	bne.n	8004c5e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c52:	4b3c      	ldr	r3, [pc, #240]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004c54:	69db      	ldr	r3, [r3, #28]
 8004c56:	4a3b      	ldr	r2, [pc, #236]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004c58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c5c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	69db      	ldr	r3, [r3, #28]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	f000 8087 	beq.w	8004d76 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c68:	4b36      	ldr	r3, [pc, #216]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f003 030c 	and.w	r3, r3, #12
 8004c70:	2b08      	cmp	r3, #8
 8004c72:	d061      	beq.n	8004d38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	69db      	ldr	r3, [r3, #28]
 8004c78:	2b02      	cmp	r3, #2
 8004c7a:	d146      	bne.n	8004d0a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c7c:	4b33      	ldr	r3, [pc, #204]	; (8004d4c <HAL_RCC_OscConfig+0x4cc>)
 8004c7e:	2200      	movs	r2, #0
 8004c80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c82:	f7ff fb4f 	bl	8004324 <HAL_GetTick>
 8004c86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c88:	e008      	b.n	8004c9c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c8a:	f7ff fb4b 	bl	8004324 <HAL_GetTick>
 8004c8e:	4602      	mov	r2, r0
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	1ad3      	subs	r3, r2, r3
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d901      	bls.n	8004c9c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004c98:	2303      	movs	r3, #3
 8004c9a:	e06d      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c9c:	4b29      	ldr	r3, [pc, #164]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d1f0      	bne.n	8004c8a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6a1b      	ldr	r3, [r3, #32]
 8004cac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cb0:	d108      	bne.n	8004cc4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004cb2:	4b24      	ldr	r3, [pc, #144]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	4921      	ldr	r1, [pc, #132]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004cc4:	4b1f      	ldr	r3, [pc, #124]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6a19      	ldr	r1, [r3, #32]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cd4:	430b      	orrs	r3, r1
 8004cd6:	491b      	ldr	r1, [pc, #108]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004cdc:	4b1b      	ldr	r3, [pc, #108]	; (8004d4c <HAL_RCC_OscConfig+0x4cc>)
 8004cde:	2201      	movs	r2, #1
 8004ce0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ce2:	f7ff fb1f 	bl	8004324 <HAL_GetTick>
 8004ce6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ce8:	e008      	b.n	8004cfc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cea:	f7ff fb1b 	bl	8004324 <HAL_GetTick>
 8004cee:	4602      	mov	r2, r0
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	1ad3      	subs	r3, r2, r3
 8004cf4:	2b02      	cmp	r3, #2
 8004cf6:	d901      	bls.n	8004cfc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004cf8:	2303      	movs	r3, #3
 8004cfa:	e03d      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004cfc:	4b11      	ldr	r3, [pc, #68]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d0f0      	beq.n	8004cea <HAL_RCC_OscConfig+0x46a>
 8004d08:	e035      	b.n	8004d76 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d0a:	4b10      	ldr	r3, [pc, #64]	; (8004d4c <HAL_RCC_OscConfig+0x4cc>)
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d10:	f7ff fb08 	bl	8004324 <HAL_GetTick>
 8004d14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d16:	e008      	b.n	8004d2a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d18:	f7ff fb04 	bl	8004324 <HAL_GetTick>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d901      	bls.n	8004d2a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e026      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d2a:	4b06      	ldr	r3, [pc, #24]	; (8004d44 <HAL_RCC_OscConfig+0x4c4>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d1f0      	bne.n	8004d18 <HAL_RCC_OscConfig+0x498>
 8004d36:	e01e      	b.n	8004d76 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	69db      	ldr	r3, [r3, #28]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d107      	bne.n	8004d50 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004d40:	2301      	movs	r3, #1
 8004d42:	e019      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
 8004d44:	40021000 	.word	0x40021000
 8004d48:	40007000 	.word	0x40007000
 8004d4c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004d50:	4b0b      	ldr	r3, [pc, #44]	; (8004d80 <HAL_RCC_OscConfig+0x500>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6a1b      	ldr	r3, [r3, #32]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d106      	bne.n	8004d72 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d6e:	429a      	cmp	r2, r3
 8004d70:	d001      	beq.n	8004d76 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004d72:	2301      	movs	r3, #1
 8004d74:	e000      	b.n	8004d78 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3718      	adds	r7, #24
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	40021000 	.word	0x40021000

08004d84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d101      	bne.n	8004d98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e0d0      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d98:	4b6a      	ldr	r3, [pc, #424]	; (8004f44 <HAL_RCC_ClockConfig+0x1c0>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0307 	and.w	r3, r3, #7
 8004da0:	683a      	ldr	r2, [r7, #0]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d910      	bls.n	8004dc8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004da6:	4b67      	ldr	r3, [pc, #412]	; (8004f44 <HAL_RCC_ClockConfig+0x1c0>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f023 0207 	bic.w	r2, r3, #7
 8004dae:	4965      	ldr	r1, [pc, #404]	; (8004f44 <HAL_RCC_ClockConfig+0x1c0>)
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004db6:	4b63      	ldr	r3, [pc, #396]	; (8004f44 <HAL_RCC_ClockConfig+0x1c0>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f003 0307 	and.w	r3, r3, #7
 8004dbe:	683a      	ldr	r2, [r7, #0]
 8004dc0:	429a      	cmp	r2, r3
 8004dc2:	d001      	beq.n	8004dc8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	e0b8      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f003 0302 	and.w	r3, r3, #2
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d020      	beq.n	8004e16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 0304 	and.w	r3, r3, #4
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d005      	beq.n	8004dec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004de0:	4b59      	ldr	r3, [pc, #356]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	4a58      	ldr	r2, [pc, #352]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004de6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004dea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f003 0308 	and.w	r3, r3, #8
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d005      	beq.n	8004e04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004df8:	4b53      	ldr	r3, [pc, #332]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	4a52      	ldr	r2, [pc, #328]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004dfe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004e02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e04:	4b50      	ldr	r3, [pc, #320]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	494d      	ldr	r1, [pc, #308]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004e12:	4313      	orrs	r3, r2
 8004e14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d040      	beq.n	8004ea4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d107      	bne.n	8004e3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e2a:	4b47      	ldr	r3, [pc, #284]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d115      	bne.n	8004e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e07f      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	2b02      	cmp	r3, #2
 8004e40:	d107      	bne.n	8004e52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e42:	4b41      	ldr	r3, [pc, #260]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d109      	bne.n	8004e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e073      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e52:	4b3d      	ldr	r3, [pc, #244]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0302 	and.w	r3, r3, #2
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d101      	bne.n	8004e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e06b      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e62:	4b39      	ldr	r3, [pc, #228]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	f023 0203 	bic.w	r2, r3, #3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	4936      	ldr	r1, [pc, #216]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004e70:	4313      	orrs	r3, r2
 8004e72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e74:	f7ff fa56 	bl	8004324 <HAL_GetTick>
 8004e78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e7a:	e00a      	b.n	8004e92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e7c:	f7ff fa52 	bl	8004324 <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d901      	bls.n	8004e92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e053      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e92:	4b2d      	ldr	r3, [pc, #180]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f003 020c 	and.w	r2, r3, #12
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d1eb      	bne.n	8004e7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ea4:	4b27      	ldr	r3, [pc, #156]	; (8004f44 <HAL_RCC_ClockConfig+0x1c0>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 0307 	and.w	r3, r3, #7
 8004eac:	683a      	ldr	r2, [r7, #0]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d210      	bcs.n	8004ed4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eb2:	4b24      	ldr	r3, [pc, #144]	; (8004f44 <HAL_RCC_ClockConfig+0x1c0>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f023 0207 	bic.w	r2, r3, #7
 8004eba:	4922      	ldr	r1, [pc, #136]	; (8004f44 <HAL_RCC_ClockConfig+0x1c0>)
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ec2:	4b20      	ldr	r3, [pc, #128]	; (8004f44 <HAL_RCC_ClockConfig+0x1c0>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f003 0307 	and.w	r3, r3, #7
 8004eca:	683a      	ldr	r2, [r7, #0]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d001      	beq.n	8004ed4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e032      	b.n	8004f3a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0304 	and.w	r3, r3, #4
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d008      	beq.n	8004ef2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ee0:	4b19      	ldr	r3, [pc, #100]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	4916      	ldr	r1, [pc, #88]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0308 	and.w	r3, r3, #8
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d009      	beq.n	8004f12 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004efe:	4b12      	ldr	r3, [pc, #72]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	00db      	lsls	r3, r3, #3
 8004f0c:	490e      	ldr	r1, [pc, #56]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f12:	f000 f821 	bl	8004f58 <HAL_RCC_GetSysClockFreq>
 8004f16:	4602      	mov	r2, r0
 8004f18:	4b0b      	ldr	r3, [pc, #44]	; (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	091b      	lsrs	r3, r3, #4
 8004f1e:	f003 030f 	and.w	r3, r3, #15
 8004f22:	490a      	ldr	r1, [pc, #40]	; (8004f4c <HAL_RCC_ClockConfig+0x1c8>)
 8004f24:	5ccb      	ldrb	r3, [r1, r3]
 8004f26:	fa22 f303 	lsr.w	r3, r2, r3
 8004f2a:	4a09      	ldr	r2, [pc, #36]	; (8004f50 <HAL_RCC_ClockConfig+0x1cc>)
 8004f2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004f2e:	4b09      	ldr	r3, [pc, #36]	; (8004f54 <HAL_RCC_ClockConfig+0x1d0>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4618      	mov	r0, r3
 8004f34:	f7ff f9b4 	bl	80042a0 <HAL_InitTick>

  return HAL_OK;
 8004f38:	2300      	movs	r3, #0
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3710      	adds	r7, #16
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	40022000 	.word	0x40022000
 8004f48:	40021000 	.word	0x40021000
 8004f4c:	0800ac78 	.word	0x0800ac78
 8004f50:	20000070 	.word	0x20000070
 8004f54:	20000088 	.word	0x20000088

08004f58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b087      	sub	sp, #28
 8004f5c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	60fb      	str	r3, [r7, #12]
 8004f62:	2300      	movs	r3, #0
 8004f64:	60bb      	str	r3, [r7, #8]
 8004f66:	2300      	movs	r3, #0
 8004f68:	617b      	str	r3, [r7, #20]
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004f72:	4b1e      	ldr	r3, [pc, #120]	; (8004fec <HAL_RCC_GetSysClockFreq+0x94>)
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f003 030c 	and.w	r3, r3, #12
 8004f7e:	2b04      	cmp	r3, #4
 8004f80:	d002      	beq.n	8004f88 <HAL_RCC_GetSysClockFreq+0x30>
 8004f82:	2b08      	cmp	r3, #8
 8004f84:	d003      	beq.n	8004f8e <HAL_RCC_GetSysClockFreq+0x36>
 8004f86:	e027      	b.n	8004fd8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004f88:	4b19      	ldr	r3, [pc, #100]	; (8004ff0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004f8a:	613b      	str	r3, [r7, #16]
      break;
 8004f8c:	e027      	b.n	8004fde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	0c9b      	lsrs	r3, r3, #18
 8004f92:	f003 030f 	and.w	r3, r3, #15
 8004f96:	4a17      	ldr	r2, [pc, #92]	; (8004ff4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004f98:	5cd3      	ldrb	r3, [r2, r3]
 8004f9a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d010      	beq.n	8004fc8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004fa6:	4b11      	ldr	r3, [pc, #68]	; (8004fec <HAL_RCC_GetSysClockFreq+0x94>)
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	0c5b      	lsrs	r3, r3, #17
 8004fac:	f003 0301 	and.w	r3, r3, #1
 8004fb0:	4a11      	ldr	r2, [pc, #68]	; (8004ff8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004fb2:	5cd3      	ldrb	r3, [r2, r3]
 8004fb4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	4a0d      	ldr	r2, [pc, #52]	; (8004ff0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004fba:	fb03 f202 	mul.w	r2, r3, r2
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc4:	617b      	str	r3, [r7, #20]
 8004fc6:	e004      	b.n	8004fd2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4a0c      	ldr	r2, [pc, #48]	; (8004ffc <HAL_RCC_GetSysClockFreq+0xa4>)
 8004fcc:	fb02 f303 	mul.w	r3, r2, r3
 8004fd0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	613b      	str	r3, [r7, #16]
      break;
 8004fd6:	e002      	b.n	8004fde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004fd8:	4b05      	ldr	r3, [pc, #20]	; (8004ff0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004fda:	613b      	str	r3, [r7, #16]
      break;
 8004fdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fde:	693b      	ldr	r3, [r7, #16]
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	371c      	adds	r7, #28
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bc80      	pop	{r7}
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	40021000 	.word	0x40021000
 8004ff0:	007a1200 	.word	0x007a1200
 8004ff4:	0800ace0 	.word	0x0800ace0
 8004ff8:	0800acf0 	.word	0x0800acf0
 8004ffc:	003d0900 	.word	0x003d0900

08005000 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005000:	b480      	push	{r7}
 8005002:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005004:	4b02      	ldr	r3, [pc, #8]	; (8005010 <HAL_RCC_GetHCLKFreq+0x10>)
 8005006:	681b      	ldr	r3, [r3, #0]
}
 8005008:	4618      	mov	r0, r3
 800500a:	46bd      	mov	sp, r7
 800500c:	bc80      	pop	{r7}
 800500e:	4770      	bx	lr
 8005010:	20000070 	.word	0x20000070

08005014 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005018:	f7ff fff2 	bl	8005000 <HAL_RCC_GetHCLKFreq>
 800501c:	4602      	mov	r2, r0
 800501e:	4b05      	ldr	r3, [pc, #20]	; (8005034 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	0a1b      	lsrs	r3, r3, #8
 8005024:	f003 0307 	and.w	r3, r3, #7
 8005028:	4903      	ldr	r1, [pc, #12]	; (8005038 <HAL_RCC_GetPCLK1Freq+0x24>)
 800502a:	5ccb      	ldrb	r3, [r1, r3]
 800502c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005030:	4618      	mov	r0, r3
 8005032:	bd80      	pop	{r7, pc}
 8005034:	40021000 	.word	0x40021000
 8005038:	0800ac88 	.word	0x0800ac88

0800503c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005040:	f7ff ffde 	bl	8005000 <HAL_RCC_GetHCLKFreq>
 8005044:	4602      	mov	r2, r0
 8005046:	4b05      	ldr	r3, [pc, #20]	; (800505c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	0adb      	lsrs	r3, r3, #11
 800504c:	f003 0307 	and.w	r3, r3, #7
 8005050:	4903      	ldr	r1, [pc, #12]	; (8005060 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005052:	5ccb      	ldrb	r3, [r1, r3]
 8005054:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005058:	4618      	mov	r0, r3
 800505a:	bd80      	pop	{r7, pc}
 800505c:	40021000 	.word	0x40021000
 8005060:	0800ac88 	.word	0x0800ac88

08005064 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005064:	b480      	push	{r7}
 8005066:	b085      	sub	sp, #20
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800506c:	4b0a      	ldr	r3, [pc, #40]	; (8005098 <RCC_Delay+0x34>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4a0a      	ldr	r2, [pc, #40]	; (800509c <RCC_Delay+0x38>)
 8005072:	fba2 2303 	umull	r2, r3, r2, r3
 8005076:	0a5b      	lsrs	r3, r3, #9
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	fb02 f303 	mul.w	r3, r2, r3
 800507e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005080:	bf00      	nop
  }
  while (Delay --);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	1e5a      	subs	r2, r3, #1
 8005086:	60fa      	str	r2, [r7, #12]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d1f9      	bne.n	8005080 <RCC_Delay+0x1c>
}
 800508c:	bf00      	nop
 800508e:	bf00      	nop
 8005090:	3714      	adds	r7, #20
 8005092:	46bd      	mov	sp, r7
 8005094:	bc80      	pop	{r7}
 8005096:	4770      	bx	lr
 8005098:	20000070 	.word	0x20000070
 800509c:	10624dd3 	.word	0x10624dd3

080050a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d101      	bne.n	80050b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	e076      	b.n	80051a0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d108      	bne.n	80050cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050c2:	d009      	beq.n	80050d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	61da      	str	r2, [r3, #28]
 80050ca:	e005      	b.n	80050d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2200      	movs	r2, #0
 80050d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d106      	bne.n	80050f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f7fc fbea 	bl	80018cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2202      	movs	r2, #2
 80050fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800510e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005120:	431a      	orrs	r2, r3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	68db      	ldr	r3, [r3, #12]
 8005126:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800512a:	431a      	orrs	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	691b      	ldr	r3, [r3, #16]
 8005130:	f003 0302 	and.w	r3, r3, #2
 8005134:	431a      	orrs	r2, r3
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	695b      	ldr	r3, [r3, #20]
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	431a      	orrs	r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005148:	431a      	orrs	r2, r3
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	69db      	ldr	r3, [r3, #28]
 800514e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005152:	431a      	orrs	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6a1b      	ldr	r3, [r3, #32]
 8005158:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800515c:	ea42 0103 	orr.w	r1, r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005164:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	430a      	orrs	r2, r1
 800516e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	699b      	ldr	r3, [r3, #24]
 8005174:	0c1a      	lsrs	r2, r3, #16
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f002 0204 	and.w	r2, r2, #4
 800517e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	69da      	ldr	r2, [r3, #28]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800518e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2200      	movs	r2, #0
 8005194:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2201      	movs	r2, #1
 800519a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800519e:	2300      	movs	r3, #0
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3708      	adds	r7, #8
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b088      	sub	sp, #32
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	603b      	str	r3, [r7, #0]
 80051b4:	4613      	mov	r3, r2
 80051b6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80051b8:	2300      	movs	r3, #0
 80051ba:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d101      	bne.n	80051ca <HAL_SPI_Transmit+0x22>
 80051c6:	2302      	movs	r3, #2
 80051c8:	e12d      	b.n	8005426 <HAL_SPI_Transmit+0x27e>
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2201      	movs	r2, #1
 80051ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051d2:	f7ff f8a7 	bl	8004324 <HAL_GetTick>
 80051d6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80051d8:	88fb      	ldrh	r3, [r7, #6]
 80051da:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d002      	beq.n	80051ee <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80051e8:	2302      	movs	r3, #2
 80051ea:	77fb      	strb	r3, [r7, #31]
    goto error;
 80051ec:	e116      	b.n	800541c <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d002      	beq.n	80051fa <HAL_SPI_Transmit+0x52>
 80051f4:	88fb      	ldrh	r3, [r7, #6]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d102      	bne.n	8005200 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	77fb      	strb	r3, [r7, #31]
    goto error;
 80051fe:	e10d      	b.n	800541c <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	2203      	movs	r2, #3
 8005204:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	2200      	movs	r2, #0
 800520c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	68ba      	ldr	r2, [r7, #8]
 8005212:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	88fa      	ldrh	r2, [r7, #6]
 8005218:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	88fa      	ldrh	r2, [r7, #6]
 800521e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2200      	movs	r2, #0
 8005224:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2200      	movs	r2, #0
 8005230:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2200      	movs	r2, #0
 800523c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005246:	d10f      	bne.n	8005268 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005256:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005266:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005272:	2b40      	cmp	r3, #64	; 0x40
 8005274:	d007      	beq.n	8005286 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005284:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800528e:	d14f      	bne.n	8005330 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d002      	beq.n	800529e <HAL_SPI_Transmit+0xf6>
 8005298:	8afb      	ldrh	r3, [r7, #22]
 800529a:	2b01      	cmp	r3, #1
 800529c:	d142      	bne.n	8005324 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052a2:	881a      	ldrh	r2, [r3, #0]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ae:	1c9a      	adds	r2, r3, #2
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	3b01      	subs	r3, #1
 80052bc:	b29a      	uxth	r2, r3
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80052c2:	e02f      	b.n	8005324 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	f003 0302 	and.w	r3, r3, #2
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d112      	bne.n	80052f8 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d6:	881a      	ldrh	r2, [r3, #0]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052e2:	1c9a      	adds	r2, r3, #2
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	3b01      	subs	r3, #1
 80052f0:	b29a      	uxth	r2, r3
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	86da      	strh	r2, [r3, #54]	; 0x36
 80052f6:	e015      	b.n	8005324 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052f8:	f7ff f814 	bl	8004324 <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	683a      	ldr	r2, [r7, #0]
 8005304:	429a      	cmp	r2, r3
 8005306:	d803      	bhi.n	8005310 <HAL_SPI_Transmit+0x168>
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800530e:	d102      	bne.n	8005316 <HAL_SPI_Transmit+0x16e>
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d106      	bne.n	8005324 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2201      	movs	r2, #1
 800531e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005322:	e07b      	b.n	800541c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005328:	b29b      	uxth	r3, r3
 800532a:	2b00      	cmp	r3, #0
 800532c:	d1ca      	bne.n	80052c4 <HAL_SPI_Transmit+0x11c>
 800532e:	e050      	b.n	80053d2 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d002      	beq.n	800533e <HAL_SPI_Transmit+0x196>
 8005338:	8afb      	ldrh	r3, [r7, #22]
 800533a:	2b01      	cmp	r3, #1
 800533c:	d144      	bne.n	80053c8 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	330c      	adds	r3, #12
 8005348:	7812      	ldrb	r2, [r2, #0]
 800534a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005350:	1c5a      	adds	r2, r3, #1
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800535a:	b29b      	uxth	r3, r3
 800535c:	3b01      	subs	r3, #1
 800535e:	b29a      	uxth	r2, r3
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005364:	e030      	b.n	80053c8 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	f003 0302 	and.w	r3, r3, #2
 8005370:	2b02      	cmp	r3, #2
 8005372:	d113      	bne.n	800539c <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	330c      	adds	r3, #12
 800537e:	7812      	ldrb	r2, [r2, #0]
 8005380:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005386:	1c5a      	adds	r2, r3, #1
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005390:	b29b      	uxth	r3, r3
 8005392:	3b01      	subs	r3, #1
 8005394:	b29a      	uxth	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	86da      	strh	r2, [r3, #54]	; 0x36
 800539a:	e015      	b.n	80053c8 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800539c:	f7fe ffc2 	bl	8004324 <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	69bb      	ldr	r3, [r7, #24]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	683a      	ldr	r2, [r7, #0]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d803      	bhi.n	80053b4 <HAL_SPI_Transmit+0x20c>
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b2:	d102      	bne.n	80053ba <HAL_SPI_Transmit+0x212>
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d106      	bne.n	80053c8 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2201      	movs	r2, #1
 80053c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80053c6:	e029      	b.n	800541c <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d1c9      	bne.n	8005366 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80053d2:	69ba      	ldr	r2, [r7, #24]
 80053d4:	6839      	ldr	r1, [r7, #0]
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f000 fbcc 	bl	8005b74 <SPI_EndRxTxTransaction>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d002      	beq.n	80053e8 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2220      	movs	r2, #32
 80053e6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d10a      	bne.n	8005406 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80053f0:	2300      	movs	r3, #0
 80053f2:	613b      	str	r3, [r7, #16]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	613b      	str	r3, [r7, #16]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	613b      	str	r3, [r7, #16]
 8005404:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800540a:	2b00      	cmp	r3, #0
 800540c:	d002      	beq.n	8005414 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	77fb      	strb	r3, [r7, #31]
 8005412:	e003      	b.n	800541c <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	2201      	movs	r2, #1
 8005418:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2200      	movs	r2, #0
 8005420:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005424:	7ffb      	ldrb	r3, [r7, #31]
}
 8005426:	4618      	mov	r0, r3
 8005428:	3720      	adds	r7, #32
 800542a:	46bd      	mov	sp, r7
 800542c:	bd80      	pop	{r7, pc}

0800542e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800542e:	b580      	push	{r7, lr}
 8005430:	b088      	sub	sp, #32
 8005432:	af02      	add	r7, sp, #8
 8005434:	60f8      	str	r0, [r7, #12]
 8005436:	60b9      	str	r1, [r7, #8]
 8005438:	603b      	str	r3, [r7, #0]
 800543a:	4613      	mov	r3, r2
 800543c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800543e:	2300      	movs	r3, #0
 8005440:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2b01      	cmp	r3, #1
 800544c:	d002      	beq.n	8005454 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800544e:	2302      	movs	r3, #2
 8005450:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005452:	e0fb      	b.n	800564c <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800545c:	d112      	bne.n	8005484 <HAL_SPI_Receive+0x56>
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	689b      	ldr	r3, [r3, #8]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d10e      	bne.n	8005484 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2204      	movs	r2, #4
 800546a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800546e:	88fa      	ldrh	r2, [r7, #6]
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	9300      	str	r3, [sp, #0]
 8005474:	4613      	mov	r3, r2
 8005476:	68ba      	ldr	r2, [r7, #8]
 8005478:	68b9      	ldr	r1, [r7, #8]
 800547a:	68f8      	ldr	r0, [r7, #12]
 800547c:	f000 f8ef 	bl	800565e <HAL_SPI_TransmitReceive>
 8005480:	4603      	mov	r3, r0
 8005482:	e0e8      	b.n	8005656 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800548a:	2b01      	cmp	r3, #1
 800548c:	d101      	bne.n	8005492 <HAL_SPI_Receive+0x64>
 800548e:	2302      	movs	r3, #2
 8005490:	e0e1      	b.n	8005656 <HAL_SPI_Receive+0x228>
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	2201      	movs	r2, #1
 8005496:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800549a:	f7fe ff43 	bl	8004324 <HAL_GetTick>
 800549e:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d002      	beq.n	80054ac <HAL_SPI_Receive+0x7e>
 80054a6:	88fb      	ldrh	r3, [r7, #6]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d102      	bne.n	80054b2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80054ac:	2301      	movs	r3, #1
 80054ae:	75fb      	strb	r3, [r7, #23]
    goto error;
 80054b0:	e0cc      	b.n	800564c <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2204      	movs	r2, #4
 80054b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2200      	movs	r2, #0
 80054be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	68ba      	ldr	r2, [r7, #8]
 80054c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	88fa      	ldrh	r2, [r7, #6]
 80054ca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	88fa      	ldrh	r2, [r7, #6]
 80054d0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2200      	movs	r2, #0
 80054d6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2200      	movs	r2, #0
 80054dc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2200      	movs	r2, #0
 80054e2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2200      	movs	r2, #0
 80054e8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2200      	movs	r2, #0
 80054ee:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054f8:	d10f      	bne.n	800551a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005508:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005518:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005524:	2b40      	cmp	r3, #64	; 0x40
 8005526:	d007      	beq.n	8005538 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005536:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d16a      	bne.n	8005616 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005540:	e032      	b.n	80055a8 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	f003 0301 	and.w	r3, r3, #1
 800554c:	2b01      	cmp	r3, #1
 800554e:	d115      	bne.n	800557c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f103 020c 	add.w	r2, r3, #12
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800555c:	7812      	ldrb	r2, [r2, #0]
 800555e:	b2d2      	uxtb	r2, r2
 8005560:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005566:	1c5a      	adds	r2, r3, #1
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005570:	b29b      	uxth	r3, r3
 8005572:	3b01      	subs	r3, #1
 8005574:	b29a      	uxth	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	87da      	strh	r2, [r3, #62]	; 0x3e
 800557a:	e015      	b.n	80055a8 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800557c:	f7fe fed2 	bl	8004324 <HAL_GetTick>
 8005580:	4602      	mov	r2, r0
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	683a      	ldr	r2, [r7, #0]
 8005588:	429a      	cmp	r2, r3
 800558a:	d803      	bhi.n	8005594 <HAL_SPI_Receive+0x166>
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005592:	d102      	bne.n	800559a <HAL_SPI_Receive+0x16c>
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d106      	bne.n	80055a8 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 800559a:	2303      	movs	r3, #3
 800559c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2201      	movs	r2, #1
 80055a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80055a6:	e051      	b.n	800564c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1c7      	bne.n	8005542 <HAL_SPI_Receive+0x114>
 80055b2:	e035      	b.n	8005620 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d113      	bne.n	80055ea <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68da      	ldr	r2, [r3, #12]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055cc:	b292      	uxth	r2, r2
 80055ce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055d4:	1c9a      	adds	r2, r3, #2
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055de:	b29b      	uxth	r3, r3
 80055e0:	3b01      	subs	r3, #1
 80055e2:	b29a      	uxth	r2, r3
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80055e8:	e015      	b.n	8005616 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055ea:	f7fe fe9b 	bl	8004324 <HAL_GetTick>
 80055ee:	4602      	mov	r2, r0
 80055f0:	693b      	ldr	r3, [r7, #16]
 80055f2:	1ad3      	subs	r3, r2, r3
 80055f4:	683a      	ldr	r2, [r7, #0]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d803      	bhi.n	8005602 <HAL_SPI_Receive+0x1d4>
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005600:	d102      	bne.n	8005608 <HAL_SPI_Receive+0x1da>
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d106      	bne.n	8005616 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8005608:	2303      	movs	r3, #3
 800560a:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8005614:	e01a      	b.n	800564c <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800561a:	b29b      	uxth	r3, r3
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1c9      	bne.n	80055b4 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005620:	693a      	ldr	r2, [r7, #16]
 8005622:	6839      	ldr	r1, [r7, #0]
 8005624:	68f8      	ldr	r0, [r7, #12]
 8005626:	f000 fa53 	bl	8005ad0 <SPI_EndRxTransaction>
 800562a:	4603      	mov	r3, r0
 800562c:	2b00      	cmp	r3, #0
 800562e:	d002      	beq.n	8005636 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2220      	movs	r2, #32
 8005634:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800563a:	2b00      	cmp	r3, #0
 800563c:	d002      	beq.n	8005644 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	75fb      	strb	r3, [r7, #23]
 8005642:	e003      	b.n	800564c <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2200      	movs	r2, #0
 8005650:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005654:	7dfb      	ldrb	r3, [r7, #23]
}
 8005656:	4618      	mov	r0, r3
 8005658:	3718      	adds	r7, #24
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}

0800565e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800565e:	b580      	push	{r7, lr}
 8005660:	b08c      	sub	sp, #48	; 0x30
 8005662:	af00      	add	r7, sp, #0
 8005664:	60f8      	str	r0, [r7, #12]
 8005666:	60b9      	str	r1, [r7, #8]
 8005668:	607a      	str	r2, [r7, #4]
 800566a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800566c:	2301      	movs	r3, #1
 800566e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005670:	2300      	movs	r3, #0
 8005672:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800567c:	2b01      	cmp	r3, #1
 800567e:	d101      	bne.n	8005684 <HAL_SPI_TransmitReceive+0x26>
 8005680:	2302      	movs	r3, #2
 8005682:	e198      	b.n	80059b6 <HAL_SPI_TransmitReceive+0x358>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800568c:	f7fe fe4a 	bl	8004324 <HAL_GetTick>
 8005690:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005698:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80056a2:	887b      	ldrh	r3, [r7, #2]
 80056a4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80056a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d00f      	beq.n	80056ce <HAL_SPI_TransmitReceive+0x70>
 80056ae:	69fb      	ldr	r3, [r7, #28]
 80056b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056b4:	d107      	bne.n	80056c6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	689b      	ldr	r3, [r3, #8]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d103      	bne.n	80056c6 <HAL_SPI_TransmitReceive+0x68>
 80056be:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80056c2:	2b04      	cmp	r3, #4
 80056c4:	d003      	beq.n	80056ce <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80056c6:	2302      	movs	r3, #2
 80056c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80056cc:	e16d      	b.n	80059aa <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d005      	beq.n	80056e0 <HAL_SPI_TransmitReceive+0x82>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d002      	beq.n	80056e0 <HAL_SPI_TransmitReceive+0x82>
 80056da:	887b      	ldrh	r3, [r7, #2]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d103      	bne.n	80056e8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80056e6:	e160      	b.n	80059aa <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	2b04      	cmp	r3, #4
 80056f2:	d003      	beq.n	80056fc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2205      	movs	r2, #5
 80056f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2200      	movs	r2, #0
 8005700:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	887a      	ldrh	r2, [r7, #2]
 800570c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	887a      	ldrh	r2, [r7, #2]
 8005712:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	68ba      	ldr	r2, [r7, #8]
 8005718:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	887a      	ldrh	r2, [r7, #2]
 800571e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	887a      	ldrh	r2, [r7, #2]
 8005724:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	2200      	movs	r2, #0
 8005730:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800573c:	2b40      	cmp	r3, #64	; 0x40
 800573e:	d007      	beq.n	8005750 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800574e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005758:	d17c      	bne.n	8005854 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	685b      	ldr	r3, [r3, #4]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d002      	beq.n	8005768 <HAL_SPI_TransmitReceive+0x10a>
 8005762:	8b7b      	ldrh	r3, [r7, #26]
 8005764:	2b01      	cmp	r3, #1
 8005766:	d16a      	bne.n	800583e <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800576c:	881a      	ldrh	r2, [r3, #0]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005778:	1c9a      	adds	r2, r3, #2
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005782:	b29b      	uxth	r3, r3
 8005784:	3b01      	subs	r3, #1
 8005786:	b29a      	uxth	r2, r3
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800578c:	e057      	b.n	800583e <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	f003 0302 	and.w	r3, r3, #2
 8005798:	2b02      	cmp	r3, #2
 800579a:	d11b      	bne.n	80057d4 <HAL_SPI_TransmitReceive+0x176>
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d016      	beq.n	80057d4 <HAL_SPI_TransmitReceive+0x176>
 80057a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057a8:	2b01      	cmp	r3, #1
 80057aa:	d113      	bne.n	80057d4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b0:	881a      	ldrh	r2, [r3, #0]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057bc:	1c9a      	adds	r2, r3, #2
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	3b01      	subs	r3, #1
 80057ca:	b29a      	uxth	r2, r3
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80057d0:	2300      	movs	r3, #0
 80057d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	f003 0301 	and.w	r3, r3, #1
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d119      	bne.n	8005816 <HAL_SPI_TransmitReceive+0x1b8>
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d014      	beq.n	8005816 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68da      	ldr	r2, [r3, #12]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f6:	b292      	uxth	r2, r2
 80057f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057fe:	1c9a      	adds	r2, r3, #2
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005808:	b29b      	uxth	r3, r3
 800580a:	3b01      	subs	r3, #1
 800580c:	b29a      	uxth	r2, r3
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005812:	2301      	movs	r3, #1
 8005814:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005816:	f7fe fd85 	bl	8004324 <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005822:	429a      	cmp	r2, r3
 8005824:	d80b      	bhi.n	800583e <HAL_SPI_TransmitReceive+0x1e0>
 8005826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582c:	d007      	beq.n	800583e <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 800583c:	e0b5      	b.n	80059aa <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005842:	b29b      	uxth	r3, r3
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1a2      	bne.n	800578e <HAL_SPI_TransmitReceive+0x130>
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800584c:	b29b      	uxth	r3, r3
 800584e:	2b00      	cmp	r3, #0
 8005850:	d19d      	bne.n	800578e <HAL_SPI_TransmitReceive+0x130>
 8005852:	e080      	b.n	8005956 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d002      	beq.n	8005862 <HAL_SPI_TransmitReceive+0x204>
 800585c:	8b7b      	ldrh	r3, [r7, #26]
 800585e:	2b01      	cmp	r3, #1
 8005860:	d16f      	bne.n	8005942 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	330c      	adds	r3, #12
 800586c:	7812      	ldrb	r2, [r2, #0]
 800586e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005874:	1c5a      	adds	r2, r3, #1
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800587e:	b29b      	uxth	r3, r3
 8005880:	3b01      	subs	r3, #1
 8005882:	b29a      	uxth	r2, r3
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005888:	e05b      	b.n	8005942 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f003 0302 	and.w	r3, r3, #2
 8005894:	2b02      	cmp	r3, #2
 8005896:	d11c      	bne.n	80058d2 <HAL_SPI_TransmitReceive+0x274>
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800589c:	b29b      	uxth	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d017      	beq.n	80058d2 <HAL_SPI_TransmitReceive+0x274>
 80058a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	d114      	bne.n	80058d2 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	330c      	adds	r3, #12
 80058b2:	7812      	ldrb	r2, [r2, #0]
 80058b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ba:	1c5a      	adds	r2, r3, #1
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	3b01      	subs	r3, #1
 80058c8:	b29a      	uxth	r2, r3
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80058ce:	2300      	movs	r3, #0
 80058d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	f003 0301 	and.w	r3, r3, #1
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d119      	bne.n	8005914 <HAL_SPI_TransmitReceive+0x2b6>
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058e4:	b29b      	uxth	r3, r3
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d014      	beq.n	8005914 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68da      	ldr	r2, [r3, #12]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f4:	b2d2      	uxtb	r2, r2
 80058f6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058fc:	1c5a      	adds	r2, r3, #1
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005906:	b29b      	uxth	r3, r3
 8005908:	3b01      	subs	r3, #1
 800590a:	b29a      	uxth	r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005910:	2301      	movs	r3, #1
 8005912:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005914:	f7fe fd06 	bl	8004324 <HAL_GetTick>
 8005918:	4602      	mov	r2, r0
 800591a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591c:	1ad3      	subs	r3, r2, r3
 800591e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005920:	429a      	cmp	r2, r3
 8005922:	d803      	bhi.n	800592c <HAL_SPI_TransmitReceive+0x2ce>
 8005924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800592a:	d102      	bne.n	8005932 <HAL_SPI_TransmitReceive+0x2d4>
 800592c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800592e:	2b00      	cmp	r3, #0
 8005930:	d107      	bne.n	8005942 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005932:	2303      	movs	r3, #3
 8005934:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005940:	e033      	b.n	80059aa <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005946:	b29b      	uxth	r3, r3
 8005948:	2b00      	cmp	r3, #0
 800594a:	d19e      	bne.n	800588a <HAL_SPI_TransmitReceive+0x22c>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005950:	b29b      	uxth	r3, r3
 8005952:	2b00      	cmp	r3, #0
 8005954:	d199      	bne.n	800588a <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005956:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005958:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f000 f90a 	bl	8005b74 <SPI_EndRxTxTransaction>
 8005960:	4603      	mov	r3, r0
 8005962:	2b00      	cmp	r3, #0
 8005964:	d006      	beq.n	8005974 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2220      	movs	r2, #32
 8005970:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005972:	e01a      	b.n	80059aa <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	689b      	ldr	r3, [r3, #8]
 8005978:	2b00      	cmp	r3, #0
 800597a:	d10a      	bne.n	8005992 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800597c:	2300      	movs	r3, #0
 800597e:	617b      	str	r3, [r7, #20]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	617b      	str	r3, [r7, #20]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	689b      	ldr	r3, [r3, #8]
 800598e:	617b      	str	r3, [r7, #20]
 8005990:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005996:	2b00      	cmp	r3, #0
 8005998:	d003      	beq.n	80059a2 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80059a0:	e003      	b.n	80059aa <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2201      	movs	r2, #1
 80059a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80059b2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3730      	adds	r7, #48	; 0x30
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}
	...

080059c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b088      	sub	sp, #32
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	60f8      	str	r0, [r7, #12]
 80059c8:	60b9      	str	r1, [r7, #8]
 80059ca:	603b      	str	r3, [r7, #0]
 80059cc:	4613      	mov	r3, r2
 80059ce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80059d0:	f7fe fca8 	bl	8004324 <HAL_GetTick>
 80059d4:	4602      	mov	r2, r0
 80059d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059d8:	1a9b      	subs	r3, r3, r2
 80059da:	683a      	ldr	r2, [r7, #0]
 80059dc:	4413      	add	r3, r2
 80059de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80059e0:	f7fe fca0 	bl	8004324 <HAL_GetTick>
 80059e4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80059e6:	4b39      	ldr	r3, [pc, #228]	; (8005acc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	015b      	lsls	r3, r3, #5
 80059ec:	0d1b      	lsrs	r3, r3, #20
 80059ee:	69fa      	ldr	r2, [r7, #28]
 80059f0:	fb02 f303 	mul.w	r3, r2, r3
 80059f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059f6:	e054      	b.n	8005aa2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059fe:	d050      	beq.n	8005aa2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a00:	f7fe fc90 	bl	8004324 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	69bb      	ldr	r3, [r7, #24]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	69fa      	ldr	r2, [r7, #28]
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d902      	bls.n	8005a16 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005a10:	69fb      	ldr	r3, [r7, #28]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d13d      	bne.n	8005a92 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	685a      	ldr	r2, [r3, #4]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005a24:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a2e:	d111      	bne.n	8005a54 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a38:	d004      	beq.n	8005a44 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a42:	d107      	bne.n	8005a54 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a52:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a5c:	d10f      	bne.n	8005a7e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a6c:	601a      	str	r2, [r3, #0]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	681a      	ldr	r2, [r3, #0]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a7c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	2201      	movs	r2, #1
 8005a82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8005a8e:	2303      	movs	r3, #3
 8005a90:	e017      	b.n	8005ac2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d101      	bne.n	8005a9c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	3b01      	subs	r3, #1
 8005aa0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	689a      	ldr	r2, [r3, #8]
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	4013      	ands	r3, r2
 8005aac:	68ba      	ldr	r2, [r7, #8]
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	bf0c      	ite	eq
 8005ab2:	2301      	moveq	r3, #1
 8005ab4:	2300      	movne	r3, #0
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	461a      	mov	r2, r3
 8005aba:	79fb      	ldrb	r3, [r7, #7]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d19b      	bne.n	80059f8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3720      	adds	r7, #32
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}
 8005aca:	bf00      	nop
 8005acc:	20000070 	.word	0x20000070

08005ad0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b086      	sub	sp, #24
 8005ad4:	af02      	add	r7, sp, #8
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005ae4:	d111      	bne.n	8005b0a <SPI_EndRxTransaction+0x3a>
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005aee:	d004      	beq.n	8005afa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005af8:	d107      	bne.n	8005b0a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	681a      	ldr	r2, [r3, #0]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b08:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005b12:	d117      	bne.n	8005b44 <SPI_EndRxTransaction+0x74>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	689b      	ldr	r3, [r3, #8]
 8005b18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b1c:	d112      	bne.n	8005b44 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	9300      	str	r3, [sp, #0]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	2200      	movs	r2, #0
 8005b26:	2101      	movs	r1, #1
 8005b28:	68f8      	ldr	r0, [r7, #12]
 8005b2a:	f7ff ff49 	bl	80059c0 <SPI_WaitFlagStateUntilTimeout>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d01a      	beq.n	8005b6a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b38:	f043 0220 	orr.w	r2, r3, #32
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005b40:	2303      	movs	r3, #3
 8005b42:	e013      	b.n	8005b6c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	9300      	str	r3, [sp, #0]
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	2180      	movs	r1, #128	; 0x80
 8005b4e:	68f8      	ldr	r0, [r7, #12]
 8005b50:	f7ff ff36 	bl	80059c0 <SPI_WaitFlagStateUntilTimeout>
 8005b54:	4603      	mov	r3, r0
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d007      	beq.n	8005b6a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b5e:	f043 0220 	orr.w	r2, r3, #32
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005b66:	2303      	movs	r3, #3
 8005b68:	e000      	b.n	8005b6c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005b6a:	2300      	movs	r3, #0
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3710      	adds	r7, #16
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}

08005b74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b086      	sub	sp, #24
 8005b78:	af02      	add	r7, sp, #8
 8005b7a:	60f8      	str	r0, [r7, #12]
 8005b7c:	60b9      	str	r1, [r7, #8]
 8005b7e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	9300      	str	r3, [sp, #0]
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	2200      	movs	r2, #0
 8005b88:	2180      	movs	r1, #128	; 0x80
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f7ff ff18 	bl	80059c0 <SPI_WaitFlagStateUntilTimeout>
 8005b90:	4603      	mov	r3, r0
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d007      	beq.n	8005ba6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b9a:	f043 0220 	orr.w	r2, r3, #32
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e000      	b.n	8005ba8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005ba6:	2300      	movs	r3, #0
}
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3710      	adds	r7, #16
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}

08005bb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d101      	bne.n	8005bc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e042      	b.n	8005c48 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005bc8:	b2db      	uxtb	r3, r3
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d106      	bne.n	8005bdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f7fc f80c 	bl	8001bf4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2224      	movs	r2, #36	; 0x24
 8005be0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	68da      	ldr	r2, [r3, #12]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005bf2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 f91d 	bl	8005e34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	691a      	ldr	r2, [r3, #16]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005c08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	695a      	ldr	r2, [r3, #20]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	68da      	ldr	r2, [r3, #12]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2220      	movs	r2, #32
 8005c34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2220      	movs	r2, #32
 8005c3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2200      	movs	r2, #0
 8005c44:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005c46:	2300      	movs	r3, #0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3708      	adds	r7, #8
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}

08005c50 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b08a      	sub	sp, #40	; 0x28
 8005c54:	af02      	add	r7, sp, #8
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	60b9      	str	r1, [r7, #8]
 8005c5a:	603b      	str	r3, [r7, #0]
 8005c5c:	4613      	mov	r3, r2
 8005c5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005c60:	2300      	movs	r3, #0
 8005c62:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c6a:	b2db      	uxtb	r3, r3
 8005c6c:	2b20      	cmp	r3, #32
 8005c6e:	d16d      	bne.n	8005d4c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d002      	beq.n	8005c7c <HAL_UART_Transmit+0x2c>
 8005c76:	88fb      	ldrh	r3, [r7, #6]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d101      	bne.n	8005c80 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e066      	b.n	8005d4e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2200      	movs	r2, #0
 8005c84:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2221      	movs	r2, #33	; 0x21
 8005c8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c8e:	f7fe fb49 	bl	8004324 <HAL_GetTick>
 8005c92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	88fa      	ldrh	r2, [r7, #6]
 8005c98:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	88fa      	ldrh	r2, [r7, #6]
 8005c9e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ca8:	d108      	bne.n	8005cbc <HAL_UART_Transmit+0x6c>
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d104      	bne.n	8005cbc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005cb6:	68bb      	ldr	r3, [r7, #8]
 8005cb8:	61bb      	str	r3, [r7, #24]
 8005cba:	e003      	b.n	8005cc4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005cc4:	e02a      	b.n	8005d1c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	9300      	str	r3, [sp, #0]
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	2180      	movs	r1, #128	; 0x80
 8005cd0:	68f8      	ldr	r0, [r7, #12]
 8005cd2:	f000 f840 	bl	8005d56 <UART_WaitOnFlagUntilTimeout>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d001      	beq.n	8005ce0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e036      	b.n	8005d4e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d10b      	bne.n	8005cfe <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	881b      	ldrh	r3, [r3, #0]
 8005cea:	461a      	mov	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cf4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005cf6:	69bb      	ldr	r3, [r7, #24]
 8005cf8:	3302      	adds	r3, #2
 8005cfa:	61bb      	str	r3, [r7, #24]
 8005cfc:	e007      	b.n	8005d0e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	781a      	ldrb	r2, [r3, #0]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	3b01      	subs	r3, #1
 8005d16:	b29a      	uxth	r2, r3
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d1cf      	bne.n	8005cc6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	9300      	str	r3, [sp, #0]
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	2140      	movs	r1, #64	; 0x40
 8005d30:	68f8      	ldr	r0, [r7, #12]
 8005d32:	f000 f810 	bl	8005d56 <UART_WaitOnFlagUntilTimeout>
 8005d36:	4603      	mov	r3, r0
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d001      	beq.n	8005d40 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	e006      	b.n	8005d4e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2220      	movs	r2, #32
 8005d44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	e000      	b.n	8005d4e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8005d4c:	2302      	movs	r3, #2
  }
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3720      	adds	r7, #32
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}

08005d56 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005d56:	b580      	push	{r7, lr}
 8005d58:	b090      	sub	sp, #64	; 0x40
 8005d5a:	af00      	add	r7, sp, #0
 8005d5c:	60f8      	str	r0, [r7, #12]
 8005d5e:	60b9      	str	r1, [r7, #8]
 8005d60:	603b      	str	r3, [r7, #0]
 8005d62:	4613      	mov	r3, r2
 8005d64:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d66:	e050      	b.n	8005e0a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d6e:	d04c      	beq.n	8005e0a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005d70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d007      	beq.n	8005d86 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d76:	f7fe fad5 	bl	8004324 <HAL_GetTick>
 8005d7a:	4602      	mov	r2, r0
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	1ad3      	subs	r3, r2, r3
 8005d80:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d241      	bcs.n	8005e0a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	330c      	adds	r3, #12
 8005d8c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d90:	e853 3f00 	ldrex	r3, [r3]
 8005d94:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d98:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	330c      	adds	r3, #12
 8005da4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005da6:	637a      	str	r2, [r7, #52]	; 0x34
 8005da8:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005daa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005dac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005dae:	e841 2300 	strex	r3, r2, [r1]
 8005db2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d1e5      	bne.n	8005d86 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	3314      	adds	r3, #20
 8005dc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	e853 3f00 	ldrex	r3, [r3]
 8005dc8:	613b      	str	r3, [r7, #16]
   return(result);
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	f023 0301 	bic.w	r3, r3, #1
 8005dd0:	63bb      	str	r3, [r7, #56]	; 0x38
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	3314      	adds	r3, #20
 8005dd8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005dda:	623a      	str	r2, [r7, #32]
 8005ddc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dde:	69f9      	ldr	r1, [r7, #28]
 8005de0:	6a3a      	ldr	r2, [r7, #32]
 8005de2:	e841 2300 	strex	r3, r2, [r1]
 8005de6:	61bb      	str	r3, [r7, #24]
   return(result);
 8005de8:	69bb      	ldr	r3, [r7, #24]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d1e5      	bne.n	8005dba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	2220      	movs	r2, #32
 8005df2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	2220      	movs	r2, #32
 8005dfa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2200      	movs	r2, #0
 8005e02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e00f      	b.n	8005e2a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	4013      	ands	r3, r2
 8005e14:	68ba      	ldr	r2, [r7, #8]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	bf0c      	ite	eq
 8005e1a:	2301      	moveq	r3, #1
 8005e1c:	2300      	movne	r3, #0
 8005e1e:	b2db      	uxtb	r3, r3
 8005e20:	461a      	mov	r2, r3
 8005e22:	79fb      	ldrb	r3, [r7, #7]
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d09f      	beq.n	8005d68 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005e28:	2300      	movs	r3, #0
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3740      	adds	r7, #64	; 0x40
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
	...

08005e34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	691b      	ldr	r3, [r3, #16]
 8005e42:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	68da      	ldr	r2, [r3, #12]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	430a      	orrs	r2, r1
 8005e50:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	689a      	ldr	r2, [r3, #8]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	431a      	orrs	r2, r3
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	695b      	ldr	r3, [r3, #20]
 8005e60:	4313      	orrs	r3, r2
 8005e62:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005e6e:	f023 030c 	bic.w	r3, r3, #12
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	6812      	ldr	r2, [r2, #0]
 8005e76:	68b9      	ldr	r1, [r7, #8]
 8005e78:	430b      	orrs	r3, r1
 8005e7a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	695b      	ldr	r3, [r3, #20]
 8005e82:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	699a      	ldr	r2, [r3, #24]
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	430a      	orrs	r2, r1
 8005e90:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a2c      	ldr	r2, [pc, #176]	; (8005f48 <UART_SetConfig+0x114>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d103      	bne.n	8005ea4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005e9c:	f7ff f8ce 	bl	800503c <HAL_RCC_GetPCLK2Freq>
 8005ea0:	60f8      	str	r0, [r7, #12]
 8005ea2:	e002      	b.n	8005eaa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005ea4:	f7ff f8b6 	bl	8005014 <HAL_RCC_GetPCLK1Freq>
 8005ea8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005eaa:	68fa      	ldr	r2, [r7, #12]
 8005eac:	4613      	mov	r3, r2
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	4413      	add	r3, r2
 8005eb2:	009a      	lsls	r2, r3, #2
 8005eb4:	441a      	add	r2, r3
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	009b      	lsls	r3, r3, #2
 8005ebc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ec0:	4a22      	ldr	r2, [pc, #136]	; (8005f4c <UART_SetConfig+0x118>)
 8005ec2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ec6:	095b      	lsrs	r3, r3, #5
 8005ec8:	0119      	lsls	r1, r3, #4
 8005eca:	68fa      	ldr	r2, [r7, #12]
 8005ecc:	4613      	mov	r3, r2
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	4413      	add	r3, r2
 8005ed2:	009a      	lsls	r2, r3, #2
 8005ed4:	441a      	add	r2, r3
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	685b      	ldr	r3, [r3, #4]
 8005eda:	009b      	lsls	r3, r3, #2
 8005edc:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ee0:	4b1a      	ldr	r3, [pc, #104]	; (8005f4c <UART_SetConfig+0x118>)
 8005ee2:	fba3 0302 	umull	r0, r3, r3, r2
 8005ee6:	095b      	lsrs	r3, r3, #5
 8005ee8:	2064      	movs	r0, #100	; 0x64
 8005eea:	fb00 f303 	mul.w	r3, r0, r3
 8005eee:	1ad3      	subs	r3, r2, r3
 8005ef0:	011b      	lsls	r3, r3, #4
 8005ef2:	3332      	adds	r3, #50	; 0x32
 8005ef4:	4a15      	ldr	r2, [pc, #84]	; (8005f4c <UART_SetConfig+0x118>)
 8005ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8005efa:	095b      	lsrs	r3, r3, #5
 8005efc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f00:	4419      	add	r1, r3
 8005f02:	68fa      	ldr	r2, [r7, #12]
 8005f04:	4613      	mov	r3, r2
 8005f06:	009b      	lsls	r3, r3, #2
 8005f08:	4413      	add	r3, r2
 8005f0a:	009a      	lsls	r2, r3, #2
 8005f0c:	441a      	add	r2, r3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	fbb2 f2f3 	udiv	r2, r2, r3
 8005f18:	4b0c      	ldr	r3, [pc, #48]	; (8005f4c <UART_SetConfig+0x118>)
 8005f1a:	fba3 0302 	umull	r0, r3, r3, r2
 8005f1e:	095b      	lsrs	r3, r3, #5
 8005f20:	2064      	movs	r0, #100	; 0x64
 8005f22:	fb00 f303 	mul.w	r3, r0, r3
 8005f26:	1ad3      	subs	r3, r2, r3
 8005f28:	011b      	lsls	r3, r3, #4
 8005f2a:	3332      	adds	r3, #50	; 0x32
 8005f2c:	4a07      	ldr	r2, [pc, #28]	; (8005f4c <UART_SetConfig+0x118>)
 8005f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f32:	095b      	lsrs	r3, r3, #5
 8005f34:	f003 020f 	and.w	r2, r3, #15
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	440a      	add	r2, r1
 8005f3e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005f40:	bf00      	nop
 8005f42:	3710      	adds	r7, #16
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}
 8005f48:	40013800 	.word	0x40013800
 8005f4c:	51eb851f 	.word	0x51eb851f

08005f50 <__errno>:
 8005f50:	4b01      	ldr	r3, [pc, #4]	; (8005f58 <__errno+0x8>)
 8005f52:	6818      	ldr	r0, [r3, #0]
 8005f54:	4770      	bx	lr
 8005f56:	bf00      	nop
 8005f58:	20000090 	.word	0x20000090

08005f5c <__libc_init_array>:
 8005f5c:	b570      	push	{r4, r5, r6, lr}
 8005f5e:	2600      	movs	r6, #0
 8005f60:	4d0c      	ldr	r5, [pc, #48]	; (8005f94 <__libc_init_array+0x38>)
 8005f62:	4c0d      	ldr	r4, [pc, #52]	; (8005f98 <__libc_init_array+0x3c>)
 8005f64:	1b64      	subs	r4, r4, r5
 8005f66:	10a4      	asrs	r4, r4, #2
 8005f68:	42a6      	cmp	r6, r4
 8005f6a:	d109      	bne.n	8005f80 <__libc_init_array+0x24>
 8005f6c:	f004 fe1a 	bl	800aba4 <_init>
 8005f70:	2600      	movs	r6, #0
 8005f72:	4d0a      	ldr	r5, [pc, #40]	; (8005f9c <__libc_init_array+0x40>)
 8005f74:	4c0a      	ldr	r4, [pc, #40]	; (8005fa0 <__libc_init_array+0x44>)
 8005f76:	1b64      	subs	r4, r4, r5
 8005f78:	10a4      	asrs	r4, r4, #2
 8005f7a:	42a6      	cmp	r6, r4
 8005f7c:	d105      	bne.n	8005f8a <__libc_init_array+0x2e>
 8005f7e:	bd70      	pop	{r4, r5, r6, pc}
 8005f80:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f84:	4798      	blx	r3
 8005f86:	3601      	adds	r6, #1
 8005f88:	e7ee      	b.n	8005f68 <__libc_init_array+0xc>
 8005f8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f8e:	4798      	blx	r3
 8005f90:	3601      	adds	r6, #1
 8005f92:	e7f2      	b.n	8005f7a <__libc_init_array+0x1e>
 8005f94:	0800b1a4 	.word	0x0800b1a4
 8005f98:	0800b1a4 	.word	0x0800b1a4
 8005f9c:	0800b1a4 	.word	0x0800b1a4
 8005fa0:	0800b1a8 	.word	0x0800b1a8

08005fa4 <memcmp>:
 8005fa4:	b510      	push	{r4, lr}
 8005fa6:	3901      	subs	r1, #1
 8005fa8:	4402      	add	r2, r0
 8005faa:	4290      	cmp	r0, r2
 8005fac:	d101      	bne.n	8005fb2 <memcmp+0xe>
 8005fae:	2000      	movs	r0, #0
 8005fb0:	e005      	b.n	8005fbe <memcmp+0x1a>
 8005fb2:	7803      	ldrb	r3, [r0, #0]
 8005fb4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005fb8:	42a3      	cmp	r3, r4
 8005fba:	d001      	beq.n	8005fc0 <memcmp+0x1c>
 8005fbc:	1b18      	subs	r0, r3, r4
 8005fbe:	bd10      	pop	{r4, pc}
 8005fc0:	3001      	adds	r0, #1
 8005fc2:	e7f2      	b.n	8005faa <memcmp+0x6>

08005fc4 <memcpy>:
 8005fc4:	440a      	add	r2, r1
 8005fc6:	4291      	cmp	r1, r2
 8005fc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005fcc:	d100      	bne.n	8005fd0 <memcpy+0xc>
 8005fce:	4770      	bx	lr
 8005fd0:	b510      	push	{r4, lr}
 8005fd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fd6:	4291      	cmp	r1, r2
 8005fd8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fdc:	d1f9      	bne.n	8005fd2 <memcpy+0xe>
 8005fde:	bd10      	pop	{r4, pc}

08005fe0 <memset>:
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	4402      	add	r2, r0
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d100      	bne.n	8005fea <memset+0xa>
 8005fe8:	4770      	bx	lr
 8005fea:	f803 1b01 	strb.w	r1, [r3], #1
 8005fee:	e7f9      	b.n	8005fe4 <memset+0x4>

08005ff0 <__cvt>:
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ff6:	461f      	mov	r7, r3
 8005ff8:	bfbb      	ittet	lt
 8005ffa:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005ffe:	461f      	movlt	r7, r3
 8006000:	2300      	movge	r3, #0
 8006002:	232d      	movlt	r3, #45	; 0x2d
 8006004:	b088      	sub	sp, #32
 8006006:	4614      	mov	r4, r2
 8006008:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800600a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800600c:	7013      	strb	r3, [r2, #0]
 800600e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006010:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006014:	f023 0820 	bic.w	r8, r3, #32
 8006018:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800601c:	d005      	beq.n	800602a <__cvt+0x3a>
 800601e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006022:	d100      	bne.n	8006026 <__cvt+0x36>
 8006024:	3501      	adds	r5, #1
 8006026:	2302      	movs	r3, #2
 8006028:	e000      	b.n	800602c <__cvt+0x3c>
 800602a:	2303      	movs	r3, #3
 800602c:	aa07      	add	r2, sp, #28
 800602e:	9204      	str	r2, [sp, #16]
 8006030:	aa06      	add	r2, sp, #24
 8006032:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006036:	e9cd 3500 	strd	r3, r5, [sp]
 800603a:	4622      	mov	r2, r4
 800603c:	463b      	mov	r3, r7
 800603e:	f001 fd9b 	bl	8007b78 <_dtoa_r>
 8006042:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006046:	4606      	mov	r6, r0
 8006048:	d102      	bne.n	8006050 <__cvt+0x60>
 800604a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800604c:	07db      	lsls	r3, r3, #31
 800604e:	d522      	bpl.n	8006096 <__cvt+0xa6>
 8006050:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006054:	eb06 0905 	add.w	r9, r6, r5
 8006058:	d110      	bne.n	800607c <__cvt+0x8c>
 800605a:	7833      	ldrb	r3, [r6, #0]
 800605c:	2b30      	cmp	r3, #48	; 0x30
 800605e:	d10a      	bne.n	8006076 <__cvt+0x86>
 8006060:	2200      	movs	r2, #0
 8006062:	2300      	movs	r3, #0
 8006064:	4620      	mov	r0, r4
 8006066:	4639      	mov	r1, r7
 8006068:	f7fa fc9e 	bl	80009a8 <__aeabi_dcmpeq>
 800606c:	b918      	cbnz	r0, 8006076 <__cvt+0x86>
 800606e:	f1c5 0501 	rsb	r5, r5, #1
 8006072:	f8ca 5000 	str.w	r5, [sl]
 8006076:	f8da 3000 	ldr.w	r3, [sl]
 800607a:	4499      	add	r9, r3
 800607c:	2200      	movs	r2, #0
 800607e:	2300      	movs	r3, #0
 8006080:	4620      	mov	r0, r4
 8006082:	4639      	mov	r1, r7
 8006084:	f7fa fc90 	bl	80009a8 <__aeabi_dcmpeq>
 8006088:	b108      	cbz	r0, 800608e <__cvt+0x9e>
 800608a:	f8cd 901c 	str.w	r9, [sp, #28]
 800608e:	2230      	movs	r2, #48	; 0x30
 8006090:	9b07      	ldr	r3, [sp, #28]
 8006092:	454b      	cmp	r3, r9
 8006094:	d307      	bcc.n	80060a6 <__cvt+0xb6>
 8006096:	4630      	mov	r0, r6
 8006098:	9b07      	ldr	r3, [sp, #28]
 800609a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800609c:	1b9b      	subs	r3, r3, r6
 800609e:	6013      	str	r3, [r2, #0]
 80060a0:	b008      	add	sp, #32
 80060a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060a6:	1c59      	adds	r1, r3, #1
 80060a8:	9107      	str	r1, [sp, #28]
 80060aa:	701a      	strb	r2, [r3, #0]
 80060ac:	e7f0      	b.n	8006090 <__cvt+0xa0>

080060ae <__exponent>:
 80060ae:	4603      	mov	r3, r0
 80060b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060b2:	2900      	cmp	r1, #0
 80060b4:	f803 2b02 	strb.w	r2, [r3], #2
 80060b8:	bfb6      	itet	lt
 80060ba:	222d      	movlt	r2, #45	; 0x2d
 80060bc:	222b      	movge	r2, #43	; 0x2b
 80060be:	4249      	neglt	r1, r1
 80060c0:	2909      	cmp	r1, #9
 80060c2:	7042      	strb	r2, [r0, #1]
 80060c4:	dd2b      	ble.n	800611e <__exponent+0x70>
 80060c6:	f10d 0407 	add.w	r4, sp, #7
 80060ca:	46a4      	mov	ip, r4
 80060cc:	270a      	movs	r7, #10
 80060ce:	fb91 f6f7 	sdiv	r6, r1, r7
 80060d2:	460a      	mov	r2, r1
 80060d4:	46a6      	mov	lr, r4
 80060d6:	fb07 1516 	mls	r5, r7, r6, r1
 80060da:	2a63      	cmp	r2, #99	; 0x63
 80060dc:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80060e0:	4631      	mov	r1, r6
 80060e2:	f104 34ff 	add.w	r4, r4, #4294967295
 80060e6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80060ea:	dcf0      	bgt.n	80060ce <__exponent+0x20>
 80060ec:	3130      	adds	r1, #48	; 0x30
 80060ee:	f1ae 0502 	sub.w	r5, lr, #2
 80060f2:	f804 1c01 	strb.w	r1, [r4, #-1]
 80060f6:	4629      	mov	r1, r5
 80060f8:	1c44      	adds	r4, r0, #1
 80060fa:	4561      	cmp	r1, ip
 80060fc:	d30a      	bcc.n	8006114 <__exponent+0x66>
 80060fe:	f10d 0209 	add.w	r2, sp, #9
 8006102:	eba2 020e 	sub.w	r2, r2, lr
 8006106:	4565      	cmp	r5, ip
 8006108:	bf88      	it	hi
 800610a:	2200      	movhi	r2, #0
 800610c:	4413      	add	r3, r2
 800610e:	1a18      	subs	r0, r3, r0
 8006110:	b003      	add	sp, #12
 8006112:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006114:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006118:	f804 2f01 	strb.w	r2, [r4, #1]!
 800611c:	e7ed      	b.n	80060fa <__exponent+0x4c>
 800611e:	2330      	movs	r3, #48	; 0x30
 8006120:	3130      	adds	r1, #48	; 0x30
 8006122:	7083      	strb	r3, [r0, #2]
 8006124:	70c1      	strb	r1, [r0, #3]
 8006126:	1d03      	adds	r3, r0, #4
 8006128:	e7f1      	b.n	800610e <__exponent+0x60>
	...

0800612c <_printf_float>:
 800612c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006130:	b091      	sub	sp, #68	; 0x44
 8006132:	460c      	mov	r4, r1
 8006134:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006138:	4616      	mov	r6, r2
 800613a:	461f      	mov	r7, r3
 800613c:	4605      	mov	r5, r0
 800613e:	f002 ff65 	bl	800900c <_localeconv_r>
 8006142:	6803      	ldr	r3, [r0, #0]
 8006144:	4618      	mov	r0, r3
 8006146:	9309      	str	r3, [sp, #36]	; 0x24
 8006148:	f7fa f802 	bl	8000150 <strlen>
 800614c:	2300      	movs	r3, #0
 800614e:	930e      	str	r3, [sp, #56]	; 0x38
 8006150:	f8d8 3000 	ldr.w	r3, [r8]
 8006154:	900a      	str	r0, [sp, #40]	; 0x28
 8006156:	3307      	adds	r3, #7
 8006158:	f023 0307 	bic.w	r3, r3, #7
 800615c:	f103 0208 	add.w	r2, r3, #8
 8006160:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006164:	f8d4 b000 	ldr.w	fp, [r4]
 8006168:	f8c8 2000 	str.w	r2, [r8]
 800616c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006170:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006174:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006178:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800617c:	930b      	str	r3, [sp, #44]	; 0x2c
 800617e:	f04f 32ff 	mov.w	r2, #4294967295
 8006182:	4640      	mov	r0, r8
 8006184:	4b9c      	ldr	r3, [pc, #624]	; (80063f8 <_printf_float+0x2cc>)
 8006186:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006188:	f7fa fc40 	bl	8000a0c <__aeabi_dcmpun>
 800618c:	bb70      	cbnz	r0, 80061ec <_printf_float+0xc0>
 800618e:	f04f 32ff 	mov.w	r2, #4294967295
 8006192:	4640      	mov	r0, r8
 8006194:	4b98      	ldr	r3, [pc, #608]	; (80063f8 <_printf_float+0x2cc>)
 8006196:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006198:	f7fa fc1a 	bl	80009d0 <__aeabi_dcmple>
 800619c:	bb30      	cbnz	r0, 80061ec <_printf_float+0xc0>
 800619e:	2200      	movs	r2, #0
 80061a0:	2300      	movs	r3, #0
 80061a2:	4640      	mov	r0, r8
 80061a4:	4651      	mov	r1, sl
 80061a6:	f7fa fc09 	bl	80009bc <__aeabi_dcmplt>
 80061aa:	b110      	cbz	r0, 80061b2 <_printf_float+0x86>
 80061ac:	232d      	movs	r3, #45	; 0x2d
 80061ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061b2:	4b92      	ldr	r3, [pc, #584]	; (80063fc <_printf_float+0x2d0>)
 80061b4:	4892      	ldr	r0, [pc, #584]	; (8006400 <_printf_float+0x2d4>)
 80061b6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80061ba:	bf94      	ite	ls
 80061bc:	4698      	movls	r8, r3
 80061be:	4680      	movhi	r8, r0
 80061c0:	2303      	movs	r3, #3
 80061c2:	f04f 0a00 	mov.w	sl, #0
 80061c6:	6123      	str	r3, [r4, #16]
 80061c8:	f02b 0304 	bic.w	r3, fp, #4
 80061cc:	6023      	str	r3, [r4, #0]
 80061ce:	4633      	mov	r3, r6
 80061d0:	4621      	mov	r1, r4
 80061d2:	4628      	mov	r0, r5
 80061d4:	9700      	str	r7, [sp, #0]
 80061d6:	aa0f      	add	r2, sp, #60	; 0x3c
 80061d8:	f000 f9d4 	bl	8006584 <_printf_common>
 80061dc:	3001      	adds	r0, #1
 80061de:	f040 8090 	bne.w	8006302 <_printf_float+0x1d6>
 80061e2:	f04f 30ff 	mov.w	r0, #4294967295
 80061e6:	b011      	add	sp, #68	; 0x44
 80061e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061ec:	4642      	mov	r2, r8
 80061ee:	4653      	mov	r3, sl
 80061f0:	4640      	mov	r0, r8
 80061f2:	4651      	mov	r1, sl
 80061f4:	f7fa fc0a 	bl	8000a0c <__aeabi_dcmpun>
 80061f8:	b148      	cbz	r0, 800620e <_printf_float+0xe2>
 80061fa:	f1ba 0f00 	cmp.w	sl, #0
 80061fe:	bfb8      	it	lt
 8006200:	232d      	movlt	r3, #45	; 0x2d
 8006202:	4880      	ldr	r0, [pc, #512]	; (8006404 <_printf_float+0x2d8>)
 8006204:	bfb8      	it	lt
 8006206:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800620a:	4b7f      	ldr	r3, [pc, #508]	; (8006408 <_printf_float+0x2dc>)
 800620c:	e7d3      	b.n	80061b6 <_printf_float+0x8a>
 800620e:	6863      	ldr	r3, [r4, #4]
 8006210:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006214:	1c5a      	adds	r2, r3, #1
 8006216:	d142      	bne.n	800629e <_printf_float+0x172>
 8006218:	2306      	movs	r3, #6
 800621a:	6063      	str	r3, [r4, #4]
 800621c:	2200      	movs	r2, #0
 800621e:	9206      	str	r2, [sp, #24]
 8006220:	aa0e      	add	r2, sp, #56	; 0x38
 8006222:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006226:	aa0d      	add	r2, sp, #52	; 0x34
 8006228:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800622c:	9203      	str	r2, [sp, #12]
 800622e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006232:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006236:	6023      	str	r3, [r4, #0]
 8006238:	6863      	ldr	r3, [r4, #4]
 800623a:	4642      	mov	r2, r8
 800623c:	9300      	str	r3, [sp, #0]
 800623e:	4628      	mov	r0, r5
 8006240:	4653      	mov	r3, sl
 8006242:	910b      	str	r1, [sp, #44]	; 0x2c
 8006244:	f7ff fed4 	bl	8005ff0 <__cvt>
 8006248:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800624a:	4680      	mov	r8, r0
 800624c:	2947      	cmp	r1, #71	; 0x47
 800624e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006250:	d108      	bne.n	8006264 <_printf_float+0x138>
 8006252:	1cc8      	adds	r0, r1, #3
 8006254:	db02      	blt.n	800625c <_printf_float+0x130>
 8006256:	6863      	ldr	r3, [r4, #4]
 8006258:	4299      	cmp	r1, r3
 800625a:	dd40      	ble.n	80062de <_printf_float+0x1b2>
 800625c:	f1a9 0902 	sub.w	r9, r9, #2
 8006260:	fa5f f989 	uxtb.w	r9, r9
 8006264:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006268:	d81f      	bhi.n	80062aa <_printf_float+0x17e>
 800626a:	464a      	mov	r2, r9
 800626c:	3901      	subs	r1, #1
 800626e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006272:	910d      	str	r1, [sp, #52]	; 0x34
 8006274:	f7ff ff1b 	bl	80060ae <__exponent>
 8006278:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800627a:	4682      	mov	sl, r0
 800627c:	1813      	adds	r3, r2, r0
 800627e:	2a01      	cmp	r2, #1
 8006280:	6123      	str	r3, [r4, #16]
 8006282:	dc02      	bgt.n	800628a <_printf_float+0x15e>
 8006284:	6822      	ldr	r2, [r4, #0]
 8006286:	07d2      	lsls	r2, r2, #31
 8006288:	d501      	bpl.n	800628e <_printf_float+0x162>
 800628a:	3301      	adds	r3, #1
 800628c:	6123      	str	r3, [r4, #16]
 800628e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006292:	2b00      	cmp	r3, #0
 8006294:	d09b      	beq.n	80061ce <_printf_float+0xa2>
 8006296:	232d      	movs	r3, #45	; 0x2d
 8006298:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800629c:	e797      	b.n	80061ce <_printf_float+0xa2>
 800629e:	2947      	cmp	r1, #71	; 0x47
 80062a0:	d1bc      	bne.n	800621c <_printf_float+0xf0>
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1ba      	bne.n	800621c <_printf_float+0xf0>
 80062a6:	2301      	movs	r3, #1
 80062a8:	e7b7      	b.n	800621a <_printf_float+0xee>
 80062aa:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80062ae:	d118      	bne.n	80062e2 <_printf_float+0x1b6>
 80062b0:	2900      	cmp	r1, #0
 80062b2:	6863      	ldr	r3, [r4, #4]
 80062b4:	dd0b      	ble.n	80062ce <_printf_float+0x1a2>
 80062b6:	6121      	str	r1, [r4, #16]
 80062b8:	b913      	cbnz	r3, 80062c0 <_printf_float+0x194>
 80062ba:	6822      	ldr	r2, [r4, #0]
 80062bc:	07d0      	lsls	r0, r2, #31
 80062be:	d502      	bpl.n	80062c6 <_printf_float+0x19a>
 80062c0:	3301      	adds	r3, #1
 80062c2:	440b      	add	r3, r1
 80062c4:	6123      	str	r3, [r4, #16]
 80062c6:	f04f 0a00 	mov.w	sl, #0
 80062ca:	65a1      	str	r1, [r4, #88]	; 0x58
 80062cc:	e7df      	b.n	800628e <_printf_float+0x162>
 80062ce:	b913      	cbnz	r3, 80062d6 <_printf_float+0x1aa>
 80062d0:	6822      	ldr	r2, [r4, #0]
 80062d2:	07d2      	lsls	r2, r2, #31
 80062d4:	d501      	bpl.n	80062da <_printf_float+0x1ae>
 80062d6:	3302      	adds	r3, #2
 80062d8:	e7f4      	b.n	80062c4 <_printf_float+0x198>
 80062da:	2301      	movs	r3, #1
 80062dc:	e7f2      	b.n	80062c4 <_printf_float+0x198>
 80062de:	f04f 0967 	mov.w	r9, #103	; 0x67
 80062e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80062e4:	4299      	cmp	r1, r3
 80062e6:	db05      	blt.n	80062f4 <_printf_float+0x1c8>
 80062e8:	6823      	ldr	r3, [r4, #0]
 80062ea:	6121      	str	r1, [r4, #16]
 80062ec:	07d8      	lsls	r0, r3, #31
 80062ee:	d5ea      	bpl.n	80062c6 <_printf_float+0x19a>
 80062f0:	1c4b      	adds	r3, r1, #1
 80062f2:	e7e7      	b.n	80062c4 <_printf_float+0x198>
 80062f4:	2900      	cmp	r1, #0
 80062f6:	bfcc      	ite	gt
 80062f8:	2201      	movgt	r2, #1
 80062fa:	f1c1 0202 	rsble	r2, r1, #2
 80062fe:	4413      	add	r3, r2
 8006300:	e7e0      	b.n	80062c4 <_printf_float+0x198>
 8006302:	6823      	ldr	r3, [r4, #0]
 8006304:	055a      	lsls	r2, r3, #21
 8006306:	d407      	bmi.n	8006318 <_printf_float+0x1ec>
 8006308:	6923      	ldr	r3, [r4, #16]
 800630a:	4642      	mov	r2, r8
 800630c:	4631      	mov	r1, r6
 800630e:	4628      	mov	r0, r5
 8006310:	47b8      	blx	r7
 8006312:	3001      	adds	r0, #1
 8006314:	d12b      	bne.n	800636e <_printf_float+0x242>
 8006316:	e764      	b.n	80061e2 <_printf_float+0xb6>
 8006318:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800631c:	f240 80dd 	bls.w	80064da <_printf_float+0x3ae>
 8006320:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006324:	2200      	movs	r2, #0
 8006326:	2300      	movs	r3, #0
 8006328:	f7fa fb3e 	bl	80009a8 <__aeabi_dcmpeq>
 800632c:	2800      	cmp	r0, #0
 800632e:	d033      	beq.n	8006398 <_printf_float+0x26c>
 8006330:	2301      	movs	r3, #1
 8006332:	4631      	mov	r1, r6
 8006334:	4628      	mov	r0, r5
 8006336:	4a35      	ldr	r2, [pc, #212]	; (800640c <_printf_float+0x2e0>)
 8006338:	47b8      	blx	r7
 800633a:	3001      	adds	r0, #1
 800633c:	f43f af51 	beq.w	80061e2 <_printf_float+0xb6>
 8006340:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006344:	429a      	cmp	r2, r3
 8006346:	db02      	blt.n	800634e <_printf_float+0x222>
 8006348:	6823      	ldr	r3, [r4, #0]
 800634a:	07d8      	lsls	r0, r3, #31
 800634c:	d50f      	bpl.n	800636e <_printf_float+0x242>
 800634e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006352:	4631      	mov	r1, r6
 8006354:	4628      	mov	r0, r5
 8006356:	47b8      	blx	r7
 8006358:	3001      	adds	r0, #1
 800635a:	f43f af42 	beq.w	80061e2 <_printf_float+0xb6>
 800635e:	f04f 0800 	mov.w	r8, #0
 8006362:	f104 091a 	add.w	r9, r4, #26
 8006366:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006368:	3b01      	subs	r3, #1
 800636a:	4543      	cmp	r3, r8
 800636c:	dc09      	bgt.n	8006382 <_printf_float+0x256>
 800636e:	6823      	ldr	r3, [r4, #0]
 8006370:	079b      	lsls	r3, r3, #30
 8006372:	f100 8102 	bmi.w	800657a <_printf_float+0x44e>
 8006376:	68e0      	ldr	r0, [r4, #12]
 8006378:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800637a:	4298      	cmp	r0, r3
 800637c:	bfb8      	it	lt
 800637e:	4618      	movlt	r0, r3
 8006380:	e731      	b.n	80061e6 <_printf_float+0xba>
 8006382:	2301      	movs	r3, #1
 8006384:	464a      	mov	r2, r9
 8006386:	4631      	mov	r1, r6
 8006388:	4628      	mov	r0, r5
 800638a:	47b8      	blx	r7
 800638c:	3001      	adds	r0, #1
 800638e:	f43f af28 	beq.w	80061e2 <_printf_float+0xb6>
 8006392:	f108 0801 	add.w	r8, r8, #1
 8006396:	e7e6      	b.n	8006366 <_printf_float+0x23a>
 8006398:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800639a:	2b00      	cmp	r3, #0
 800639c:	dc38      	bgt.n	8006410 <_printf_float+0x2e4>
 800639e:	2301      	movs	r3, #1
 80063a0:	4631      	mov	r1, r6
 80063a2:	4628      	mov	r0, r5
 80063a4:	4a19      	ldr	r2, [pc, #100]	; (800640c <_printf_float+0x2e0>)
 80063a6:	47b8      	blx	r7
 80063a8:	3001      	adds	r0, #1
 80063aa:	f43f af1a 	beq.w	80061e2 <_printf_float+0xb6>
 80063ae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80063b2:	4313      	orrs	r3, r2
 80063b4:	d102      	bne.n	80063bc <_printf_float+0x290>
 80063b6:	6823      	ldr	r3, [r4, #0]
 80063b8:	07d9      	lsls	r1, r3, #31
 80063ba:	d5d8      	bpl.n	800636e <_printf_float+0x242>
 80063bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063c0:	4631      	mov	r1, r6
 80063c2:	4628      	mov	r0, r5
 80063c4:	47b8      	blx	r7
 80063c6:	3001      	adds	r0, #1
 80063c8:	f43f af0b 	beq.w	80061e2 <_printf_float+0xb6>
 80063cc:	f04f 0900 	mov.w	r9, #0
 80063d0:	f104 0a1a 	add.w	sl, r4, #26
 80063d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80063d6:	425b      	negs	r3, r3
 80063d8:	454b      	cmp	r3, r9
 80063da:	dc01      	bgt.n	80063e0 <_printf_float+0x2b4>
 80063dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063de:	e794      	b.n	800630a <_printf_float+0x1de>
 80063e0:	2301      	movs	r3, #1
 80063e2:	4652      	mov	r2, sl
 80063e4:	4631      	mov	r1, r6
 80063e6:	4628      	mov	r0, r5
 80063e8:	47b8      	blx	r7
 80063ea:	3001      	adds	r0, #1
 80063ec:	f43f aef9 	beq.w	80061e2 <_printf_float+0xb6>
 80063f0:	f109 0901 	add.w	r9, r9, #1
 80063f4:	e7ee      	b.n	80063d4 <_printf_float+0x2a8>
 80063f6:	bf00      	nop
 80063f8:	7fefffff 	.word	0x7fefffff
 80063fc:	0800acf8 	.word	0x0800acf8
 8006400:	0800acfc 	.word	0x0800acfc
 8006404:	0800ad04 	.word	0x0800ad04
 8006408:	0800ad00 	.word	0x0800ad00
 800640c:	0800ad08 	.word	0x0800ad08
 8006410:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006412:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006414:	429a      	cmp	r2, r3
 8006416:	bfa8      	it	ge
 8006418:	461a      	movge	r2, r3
 800641a:	2a00      	cmp	r2, #0
 800641c:	4691      	mov	r9, r2
 800641e:	dc37      	bgt.n	8006490 <_printf_float+0x364>
 8006420:	f04f 0b00 	mov.w	fp, #0
 8006424:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006428:	f104 021a 	add.w	r2, r4, #26
 800642c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006430:	ebaa 0309 	sub.w	r3, sl, r9
 8006434:	455b      	cmp	r3, fp
 8006436:	dc33      	bgt.n	80064a0 <_printf_float+0x374>
 8006438:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800643c:	429a      	cmp	r2, r3
 800643e:	db3b      	blt.n	80064b8 <_printf_float+0x38c>
 8006440:	6823      	ldr	r3, [r4, #0]
 8006442:	07da      	lsls	r2, r3, #31
 8006444:	d438      	bmi.n	80064b8 <_printf_float+0x38c>
 8006446:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006448:	990d      	ldr	r1, [sp, #52]	; 0x34
 800644a:	eba3 020a 	sub.w	r2, r3, sl
 800644e:	eba3 0901 	sub.w	r9, r3, r1
 8006452:	4591      	cmp	r9, r2
 8006454:	bfa8      	it	ge
 8006456:	4691      	movge	r9, r2
 8006458:	f1b9 0f00 	cmp.w	r9, #0
 800645c:	dc34      	bgt.n	80064c8 <_printf_float+0x39c>
 800645e:	f04f 0800 	mov.w	r8, #0
 8006462:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006466:	f104 0a1a 	add.w	sl, r4, #26
 800646a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800646e:	1a9b      	subs	r3, r3, r2
 8006470:	eba3 0309 	sub.w	r3, r3, r9
 8006474:	4543      	cmp	r3, r8
 8006476:	f77f af7a 	ble.w	800636e <_printf_float+0x242>
 800647a:	2301      	movs	r3, #1
 800647c:	4652      	mov	r2, sl
 800647e:	4631      	mov	r1, r6
 8006480:	4628      	mov	r0, r5
 8006482:	47b8      	blx	r7
 8006484:	3001      	adds	r0, #1
 8006486:	f43f aeac 	beq.w	80061e2 <_printf_float+0xb6>
 800648a:	f108 0801 	add.w	r8, r8, #1
 800648e:	e7ec      	b.n	800646a <_printf_float+0x33e>
 8006490:	4613      	mov	r3, r2
 8006492:	4631      	mov	r1, r6
 8006494:	4642      	mov	r2, r8
 8006496:	4628      	mov	r0, r5
 8006498:	47b8      	blx	r7
 800649a:	3001      	adds	r0, #1
 800649c:	d1c0      	bne.n	8006420 <_printf_float+0x2f4>
 800649e:	e6a0      	b.n	80061e2 <_printf_float+0xb6>
 80064a0:	2301      	movs	r3, #1
 80064a2:	4631      	mov	r1, r6
 80064a4:	4628      	mov	r0, r5
 80064a6:	920b      	str	r2, [sp, #44]	; 0x2c
 80064a8:	47b8      	blx	r7
 80064aa:	3001      	adds	r0, #1
 80064ac:	f43f ae99 	beq.w	80061e2 <_printf_float+0xb6>
 80064b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80064b2:	f10b 0b01 	add.w	fp, fp, #1
 80064b6:	e7b9      	b.n	800642c <_printf_float+0x300>
 80064b8:	4631      	mov	r1, r6
 80064ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064be:	4628      	mov	r0, r5
 80064c0:	47b8      	blx	r7
 80064c2:	3001      	adds	r0, #1
 80064c4:	d1bf      	bne.n	8006446 <_printf_float+0x31a>
 80064c6:	e68c      	b.n	80061e2 <_printf_float+0xb6>
 80064c8:	464b      	mov	r3, r9
 80064ca:	4631      	mov	r1, r6
 80064cc:	4628      	mov	r0, r5
 80064ce:	eb08 020a 	add.w	r2, r8, sl
 80064d2:	47b8      	blx	r7
 80064d4:	3001      	adds	r0, #1
 80064d6:	d1c2      	bne.n	800645e <_printf_float+0x332>
 80064d8:	e683      	b.n	80061e2 <_printf_float+0xb6>
 80064da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80064dc:	2a01      	cmp	r2, #1
 80064de:	dc01      	bgt.n	80064e4 <_printf_float+0x3b8>
 80064e0:	07db      	lsls	r3, r3, #31
 80064e2:	d537      	bpl.n	8006554 <_printf_float+0x428>
 80064e4:	2301      	movs	r3, #1
 80064e6:	4642      	mov	r2, r8
 80064e8:	4631      	mov	r1, r6
 80064ea:	4628      	mov	r0, r5
 80064ec:	47b8      	blx	r7
 80064ee:	3001      	adds	r0, #1
 80064f0:	f43f ae77 	beq.w	80061e2 <_printf_float+0xb6>
 80064f4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064f8:	4631      	mov	r1, r6
 80064fa:	4628      	mov	r0, r5
 80064fc:	47b8      	blx	r7
 80064fe:	3001      	adds	r0, #1
 8006500:	f43f ae6f 	beq.w	80061e2 <_printf_float+0xb6>
 8006504:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006508:	2200      	movs	r2, #0
 800650a:	2300      	movs	r3, #0
 800650c:	f7fa fa4c 	bl	80009a8 <__aeabi_dcmpeq>
 8006510:	b9d8      	cbnz	r0, 800654a <_printf_float+0x41e>
 8006512:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006514:	f108 0201 	add.w	r2, r8, #1
 8006518:	3b01      	subs	r3, #1
 800651a:	4631      	mov	r1, r6
 800651c:	4628      	mov	r0, r5
 800651e:	47b8      	blx	r7
 8006520:	3001      	adds	r0, #1
 8006522:	d10e      	bne.n	8006542 <_printf_float+0x416>
 8006524:	e65d      	b.n	80061e2 <_printf_float+0xb6>
 8006526:	2301      	movs	r3, #1
 8006528:	464a      	mov	r2, r9
 800652a:	4631      	mov	r1, r6
 800652c:	4628      	mov	r0, r5
 800652e:	47b8      	blx	r7
 8006530:	3001      	adds	r0, #1
 8006532:	f43f ae56 	beq.w	80061e2 <_printf_float+0xb6>
 8006536:	f108 0801 	add.w	r8, r8, #1
 800653a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800653c:	3b01      	subs	r3, #1
 800653e:	4543      	cmp	r3, r8
 8006540:	dcf1      	bgt.n	8006526 <_printf_float+0x3fa>
 8006542:	4653      	mov	r3, sl
 8006544:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006548:	e6e0      	b.n	800630c <_printf_float+0x1e0>
 800654a:	f04f 0800 	mov.w	r8, #0
 800654e:	f104 091a 	add.w	r9, r4, #26
 8006552:	e7f2      	b.n	800653a <_printf_float+0x40e>
 8006554:	2301      	movs	r3, #1
 8006556:	4642      	mov	r2, r8
 8006558:	e7df      	b.n	800651a <_printf_float+0x3ee>
 800655a:	2301      	movs	r3, #1
 800655c:	464a      	mov	r2, r9
 800655e:	4631      	mov	r1, r6
 8006560:	4628      	mov	r0, r5
 8006562:	47b8      	blx	r7
 8006564:	3001      	adds	r0, #1
 8006566:	f43f ae3c 	beq.w	80061e2 <_printf_float+0xb6>
 800656a:	f108 0801 	add.w	r8, r8, #1
 800656e:	68e3      	ldr	r3, [r4, #12]
 8006570:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006572:	1a5b      	subs	r3, r3, r1
 8006574:	4543      	cmp	r3, r8
 8006576:	dcf0      	bgt.n	800655a <_printf_float+0x42e>
 8006578:	e6fd      	b.n	8006376 <_printf_float+0x24a>
 800657a:	f04f 0800 	mov.w	r8, #0
 800657e:	f104 0919 	add.w	r9, r4, #25
 8006582:	e7f4      	b.n	800656e <_printf_float+0x442>

08006584 <_printf_common>:
 8006584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006588:	4616      	mov	r6, r2
 800658a:	4699      	mov	r9, r3
 800658c:	688a      	ldr	r2, [r1, #8]
 800658e:	690b      	ldr	r3, [r1, #16]
 8006590:	4607      	mov	r7, r0
 8006592:	4293      	cmp	r3, r2
 8006594:	bfb8      	it	lt
 8006596:	4613      	movlt	r3, r2
 8006598:	6033      	str	r3, [r6, #0]
 800659a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800659e:	460c      	mov	r4, r1
 80065a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80065a4:	b10a      	cbz	r2, 80065aa <_printf_common+0x26>
 80065a6:	3301      	adds	r3, #1
 80065a8:	6033      	str	r3, [r6, #0]
 80065aa:	6823      	ldr	r3, [r4, #0]
 80065ac:	0699      	lsls	r1, r3, #26
 80065ae:	bf42      	ittt	mi
 80065b0:	6833      	ldrmi	r3, [r6, #0]
 80065b2:	3302      	addmi	r3, #2
 80065b4:	6033      	strmi	r3, [r6, #0]
 80065b6:	6825      	ldr	r5, [r4, #0]
 80065b8:	f015 0506 	ands.w	r5, r5, #6
 80065bc:	d106      	bne.n	80065cc <_printf_common+0x48>
 80065be:	f104 0a19 	add.w	sl, r4, #25
 80065c2:	68e3      	ldr	r3, [r4, #12]
 80065c4:	6832      	ldr	r2, [r6, #0]
 80065c6:	1a9b      	subs	r3, r3, r2
 80065c8:	42ab      	cmp	r3, r5
 80065ca:	dc28      	bgt.n	800661e <_printf_common+0x9a>
 80065cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80065d0:	1e13      	subs	r3, r2, #0
 80065d2:	6822      	ldr	r2, [r4, #0]
 80065d4:	bf18      	it	ne
 80065d6:	2301      	movne	r3, #1
 80065d8:	0692      	lsls	r2, r2, #26
 80065da:	d42d      	bmi.n	8006638 <_printf_common+0xb4>
 80065dc:	4649      	mov	r1, r9
 80065de:	4638      	mov	r0, r7
 80065e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80065e4:	47c0      	blx	r8
 80065e6:	3001      	adds	r0, #1
 80065e8:	d020      	beq.n	800662c <_printf_common+0xa8>
 80065ea:	6823      	ldr	r3, [r4, #0]
 80065ec:	68e5      	ldr	r5, [r4, #12]
 80065ee:	f003 0306 	and.w	r3, r3, #6
 80065f2:	2b04      	cmp	r3, #4
 80065f4:	bf18      	it	ne
 80065f6:	2500      	movne	r5, #0
 80065f8:	6832      	ldr	r2, [r6, #0]
 80065fa:	f04f 0600 	mov.w	r6, #0
 80065fe:	68a3      	ldr	r3, [r4, #8]
 8006600:	bf08      	it	eq
 8006602:	1aad      	subeq	r5, r5, r2
 8006604:	6922      	ldr	r2, [r4, #16]
 8006606:	bf08      	it	eq
 8006608:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800660c:	4293      	cmp	r3, r2
 800660e:	bfc4      	itt	gt
 8006610:	1a9b      	subgt	r3, r3, r2
 8006612:	18ed      	addgt	r5, r5, r3
 8006614:	341a      	adds	r4, #26
 8006616:	42b5      	cmp	r5, r6
 8006618:	d11a      	bne.n	8006650 <_printf_common+0xcc>
 800661a:	2000      	movs	r0, #0
 800661c:	e008      	b.n	8006630 <_printf_common+0xac>
 800661e:	2301      	movs	r3, #1
 8006620:	4652      	mov	r2, sl
 8006622:	4649      	mov	r1, r9
 8006624:	4638      	mov	r0, r7
 8006626:	47c0      	blx	r8
 8006628:	3001      	adds	r0, #1
 800662a:	d103      	bne.n	8006634 <_printf_common+0xb0>
 800662c:	f04f 30ff 	mov.w	r0, #4294967295
 8006630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006634:	3501      	adds	r5, #1
 8006636:	e7c4      	b.n	80065c2 <_printf_common+0x3e>
 8006638:	2030      	movs	r0, #48	; 0x30
 800663a:	18e1      	adds	r1, r4, r3
 800663c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006640:	1c5a      	adds	r2, r3, #1
 8006642:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006646:	4422      	add	r2, r4
 8006648:	3302      	adds	r3, #2
 800664a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800664e:	e7c5      	b.n	80065dc <_printf_common+0x58>
 8006650:	2301      	movs	r3, #1
 8006652:	4622      	mov	r2, r4
 8006654:	4649      	mov	r1, r9
 8006656:	4638      	mov	r0, r7
 8006658:	47c0      	blx	r8
 800665a:	3001      	adds	r0, #1
 800665c:	d0e6      	beq.n	800662c <_printf_common+0xa8>
 800665e:	3601      	adds	r6, #1
 8006660:	e7d9      	b.n	8006616 <_printf_common+0x92>
	...

08006664 <_printf_i>:
 8006664:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006668:	7e0f      	ldrb	r7, [r1, #24]
 800666a:	4691      	mov	r9, r2
 800666c:	2f78      	cmp	r7, #120	; 0x78
 800666e:	4680      	mov	r8, r0
 8006670:	460c      	mov	r4, r1
 8006672:	469a      	mov	sl, r3
 8006674:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006676:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800667a:	d807      	bhi.n	800668c <_printf_i+0x28>
 800667c:	2f62      	cmp	r7, #98	; 0x62
 800667e:	d80a      	bhi.n	8006696 <_printf_i+0x32>
 8006680:	2f00      	cmp	r7, #0
 8006682:	f000 80d9 	beq.w	8006838 <_printf_i+0x1d4>
 8006686:	2f58      	cmp	r7, #88	; 0x58
 8006688:	f000 80a4 	beq.w	80067d4 <_printf_i+0x170>
 800668c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006690:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006694:	e03a      	b.n	800670c <_printf_i+0xa8>
 8006696:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800669a:	2b15      	cmp	r3, #21
 800669c:	d8f6      	bhi.n	800668c <_printf_i+0x28>
 800669e:	a101      	add	r1, pc, #4	; (adr r1, 80066a4 <_printf_i+0x40>)
 80066a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80066a4:	080066fd 	.word	0x080066fd
 80066a8:	08006711 	.word	0x08006711
 80066ac:	0800668d 	.word	0x0800668d
 80066b0:	0800668d 	.word	0x0800668d
 80066b4:	0800668d 	.word	0x0800668d
 80066b8:	0800668d 	.word	0x0800668d
 80066bc:	08006711 	.word	0x08006711
 80066c0:	0800668d 	.word	0x0800668d
 80066c4:	0800668d 	.word	0x0800668d
 80066c8:	0800668d 	.word	0x0800668d
 80066cc:	0800668d 	.word	0x0800668d
 80066d0:	0800681f 	.word	0x0800681f
 80066d4:	08006741 	.word	0x08006741
 80066d8:	08006801 	.word	0x08006801
 80066dc:	0800668d 	.word	0x0800668d
 80066e0:	0800668d 	.word	0x0800668d
 80066e4:	08006841 	.word	0x08006841
 80066e8:	0800668d 	.word	0x0800668d
 80066ec:	08006741 	.word	0x08006741
 80066f0:	0800668d 	.word	0x0800668d
 80066f4:	0800668d 	.word	0x0800668d
 80066f8:	08006809 	.word	0x08006809
 80066fc:	682b      	ldr	r3, [r5, #0]
 80066fe:	1d1a      	adds	r2, r3, #4
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	602a      	str	r2, [r5, #0]
 8006704:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006708:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800670c:	2301      	movs	r3, #1
 800670e:	e0a4      	b.n	800685a <_printf_i+0x1f6>
 8006710:	6820      	ldr	r0, [r4, #0]
 8006712:	6829      	ldr	r1, [r5, #0]
 8006714:	0606      	lsls	r6, r0, #24
 8006716:	f101 0304 	add.w	r3, r1, #4
 800671a:	d50a      	bpl.n	8006732 <_printf_i+0xce>
 800671c:	680e      	ldr	r6, [r1, #0]
 800671e:	602b      	str	r3, [r5, #0]
 8006720:	2e00      	cmp	r6, #0
 8006722:	da03      	bge.n	800672c <_printf_i+0xc8>
 8006724:	232d      	movs	r3, #45	; 0x2d
 8006726:	4276      	negs	r6, r6
 8006728:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800672c:	230a      	movs	r3, #10
 800672e:	485e      	ldr	r0, [pc, #376]	; (80068a8 <_printf_i+0x244>)
 8006730:	e019      	b.n	8006766 <_printf_i+0x102>
 8006732:	680e      	ldr	r6, [r1, #0]
 8006734:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006738:	602b      	str	r3, [r5, #0]
 800673a:	bf18      	it	ne
 800673c:	b236      	sxthne	r6, r6
 800673e:	e7ef      	b.n	8006720 <_printf_i+0xbc>
 8006740:	682b      	ldr	r3, [r5, #0]
 8006742:	6820      	ldr	r0, [r4, #0]
 8006744:	1d19      	adds	r1, r3, #4
 8006746:	6029      	str	r1, [r5, #0]
 8006748:	0601      	lsls	r1, r0, #24
 800674a:	d501      	bpl.n	8006750 <_printf_i+0xec>
 800674c:	681e      	ldr	r6, [r3, #0]
 800674e:	e002      	b.n	8006756 <_printf_i+0xf2>
 8006750:	0646      	lsls	r6, r0, #25
 8006752:	d5fb      	bpl.n	800674c <_printf_i+0xe8>
 8006754:	881e      	ldrh	r6, [r3, #0]
 8006756:	2f6f      	cmp	r7, #111	; 0x6f
 8006758:	bf0c      	ite	eq
 800675a:	2308      	moveq	r3, #8
 800675c:	230a      	movne	r3, #10
 800675e:	4852      	ldr	r0, [pc, #328]	; (80068a8 <_printf_i+0x244>)
 8006760:	2100      	movs	r1, #0
 8006762:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006766:	6865      	ldr	r5, [r4, #4]
 8006768:	2d00      	cmp	r5, #0
 800676a:	bfa8      	it	ge
 800676c:	6821      	ldrge	r1, [r4, #0]
 800676e:	60a5      	str	r5, [r4, #8]
 8006770:	bfa4      	itt	ge
 8006772:	f021 0104 	bicge.w	r1, r1, #4
 8006776:	6021      	strge	r1, [r4, #0]
 8006778:	b90e      	cbnz	r6, 800677e <_printf_i+0x11a>
 800677a:	2d00      	cmp	r5, #0
 800677c:	d04d      	beq.n	800681a <_printf_i+0x1b6>
 800677e:	4615      	mov	r5, r2
 8006780:	fbb6 f1f3 	udiv	r1, r6, r3
 8006784:	fb03 6711 	mls	r7, r3, r1, r6
 8006788:	5dc7      	ldrb	r7, [r0, r7]
 800678a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800678e:	4637      	mov	r7, r6
 8006790:	42bb      	cmp	r3, r7
 8006792:	460e      	mov	r6, r1
 8006794:	d9f4      	bls.n	8006780 <_printf_i+0x11c>
 8006796:	2b08      	cmp	r3, #8
 8006798:	d10b      	bne.n	80067b2 <_printf_i+0x14e>
 800679a:	6823      	ldr	r3, [r4, #0]
 800679c:	07de      	lsls	r6, r3, #31
 800679e:	d508      	bpl.n	80067b2 <_printf_i+0x14e>
 80067a0:	6923      	ldr	r3, [r4, #16]
 80067a2:	6861      	ldr	r1, [r4, #4]
 80067a4:	4299      	cmp	r1, r3
 80067a6:	bfde      	ittt	le
 80067a8:	2330      	movle	r3, #48	; 0x30
 80067aa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80067ae:	f105 35ff 	addle.w	r5, r5, #4294967295
 80067b2:	1b52      	subs	r2, r2, r5
 80067b4:	6122      	str	r2, [r4, #16]
 80067b6:	464b      	mov	r3, r9
 80067b8:	4621      	mov	r1, r4
 80067ba:	4640      	mov	r0, r8
 80067bc:	f8cd a000 	str.w	sl, [sp]
 80067c0:	aa03      	add	r2, sp, #12
 80067c2:	f7ff fedf 	bl	8006584 <_printf_common>
 80067c6:	3001      	adds	r0, #1
 80067c8:	d14c      	bne.n	8006864 <_printf_i+0x200>
 80067ca:	f04f 30ff 	mov.w	r0, #4294967295
 80067ce:	b004      	add	sp, #16
 80067d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067d4:	4834      	ldr	r0, [pc, #208]	; (80068a8 <_printf_i+0x244>)
 80067d6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80067da:	6829      	ldr	r1, [r5, #0]
 80067dc:	6823      	ldr	r3, [r4, #0]
 80067de:	f851 6b04 	ldr.w	r6, [r1], #4
 80067e2:	6029      	str	r1, [r5, #0]
 80067e4:	061d      	lsls	r5, r3, #24
 80067e6:	d514      	bpl.n	8006812 <_printf_i+0x1ae>
 80067e8:	07df      	lsls	r7, r3, #31
 80067ea:	bf44      	itt	mi
 80067ec:	f043 0320 	orrmi.w	r3, r3, #32
 80067f0:	6023      	strmi	r3, [r4, #0]
 80067f2:	b91e      	cbnz	r6, 80067fc <_printf_i+0x198>
 80067f4:	6823      	ldr	r3, [r4, #0]
 80067f6:	f023 0320 	bic.w	r3, r3, #32
 80067fa:	6023      	str	r3, [r4, #0]
 80067fc:	2310      	movs	r3, #16
 80067fe:	e7af      	b.n	8006760 <_printf_i+0xfc>
 8006800:	6823      	ldr	r3, [r4, #0]
 8006802:	f043 0320 	orr.w	r3, r3, #32
 8006806:	6023      	str	r3, [r4, #0]
 8006808:	2378      	movs	r3, #120	; 0x78
 800680a:	4828      	ldr	r0, [pc, #160]	; (80068ac <_printf_i+0x248>)
 800680c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006810:	e7e3      	b.n	80067da <_printf_i+0x176>
 8006812:	0659      	lsls	r1, r3, #25
 8006814:	bf48      	it	mi
 8006816:	b2b6      	uxthmi	r6, r6
 8006818:	e7e6      	b.n	80067e8 <_printf_i+0x184>
 800681a:	4615      	mov	r5, r2
 800681c:	e7bb      	b.n	8006796 <_printf_i+0x132>
 800681e:	682b      	ldr	r3, [r5, #0]
 8006820:	6826      	ldr	r6, [r4, #0]
 8006822:	1d18      	adds	r0, r3, #4
 8006824:	6961      	ldr	r1, [r4, #20]
 8006826:	6028      	str	r0, [r5, #0]
 8006828:	0635      	lsls	r5, r6, #24
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	d501      	bpl.n	8006832 <_printf_i+0x1ce>
 800682e:	6019      	str	r1, [r3, #0]
 8006830:	e002      	b.n	8006838 <_printf_i+0x1d4>
 8006832:	0670      	lsls	r0, r6, #25
 8006834:	d5fb      	bpl.n	800682e <_printf_i+0x1ca>
 8006836:	8019      	strh	r1, [r3, #0]
 8006838:	2300      	movs	r3, #0
 800683a:	4615      	mov	r5, r2
 800683c:	6123      	str	r3, [r4, #16]
 800683e:	e7ba      	b.n	80067b6 <_printf_i+0x152>
 8006840:	682b      	ldr	r3, [r5, #0]
 8006842:	2100      	movs	r1, #0
 8006844:	1d1a      	adds	r2, r3, #4
 8006846:	602a      	str	r2, [r5, #0]
 8006848:	681d      	ldr	r5, [r3, #0]
 800684a:	6862      	ldr	r2, [r4, #4]
 800684c:	4628      	mov	r0, r5
 800684e:	f002 fbff 	bl	8009050 <memchr>
 8006852:	b108      	cbz	r0, 8006858 <_printf_i+0x1f4>
 8006854:	1b40      	subs	r0, r0, r5
 8006856:	6060      	str	r0, [r4, #4]
 8006858:	6863      	ldr	r3, [r4, #4]
 800685a:	6123      	str	r3, [r4, #16]
 800685c:	2300      	movs	r3, #0
 800685e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006862:	e7a8      	b.n	80067b6 <_printf_i+0x152>
 8006864:	462a      	mov	r2, r5
 8006866:	4649      	mov	r1, r9
 8006868:	4640      	mov	r0, r8
 800686a:	6923      	ldr	r3, [r4, #16]
 800686c:	47d0      	blx	sl
 800686e:	3001      	adds	r0, #1
 8006870:	d0ab      	beq.n	80067ca <_printf_i+0x166>
 8006872:	6823      	ldr	r3, [r4, #0]
 8006874:	079b      	lsls	r3, r3, #30
 8006876:	d413      	bmi.n	80068a0 <_printf_i+0x23c>
 8006878:	68e0      	ldr	r0, [r4, #12]
 800687a:	9b03      	ldr	r3, [sp, #12]
 800687c:	4298      	cmp	r0, r3
 800687e:	bfb8      	it	lt
 8006880:	4618      	movlt	r0, r3
 8006882:	e7a4      	b.n	80067ce <_printf_i+0x16a>
 8006884:	2301      	movs	r3, #1
 8006886:	4632      	mov	r2, r6
 8006888:	4649      	mov	r1, r9
 800688a:	4640      	mov	r0, r8
 800688c:	47d0      	blx	sl
 800688e:	3001      	adds	r0, #1
 8006890:	d09b      	beq.n	80067ca <_printf_i+0x166>
 8006892:	3501      	adds	r5, #1
 8006894:	68e3      	ldr	r3, [r4, #12]
 8006896:	9903      	ldr	r1, [sp, #12]
 8006898:	1a5b      	subs	r3, r3, r1
 800689a:	42ab      	cmp	r3, r5
 800689c:	dcf2      	bgt.n	8006884 <_printf_i+0x220>
 800689e:	e7eb      	b.n	8006878 <_printf_i+0x214>
 80068a0:	2500      	movs	r5, #0
 80068a2:	f104 0619 	add.w	r6, r4, #25
 80068a6:	e7f5      	b.n	8006894 <_printf_i+0x230>
 80068a8:	0800ad0a 	.word	0x0800ad0a
 80068ac:	0800ad1b 	.word	0x0800ad1b

080068b0 <_scanf_float>:
 80068b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068b4:	b087      	sub	sp, #28
 80068b6:	9303      	str	r3, [sp, #12]
 80068b8:	688b      	ldr	r3, [r1, #8]
 80068ba:	4617      	mov	r7, r2
 80068bc:	1e5a      	subs	r2, r3, #1
 80068be:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80068c2:	bf85      	ittet	hi
 80068c4:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80068c8:	195b      	addhi	r3, r3, r5
 80068ca:	2300      	movls	r3, #0
 80068cc:	9302      	strhi	r3, [sp, #8]
 80068ce:	bf88      	it	hi
 80068d0:	f240 135d 	movwhi	r3, #349	; 0x15d
 80068d4:	468b      	mov	fp, r1
 80068d6:	f04f 0500 	mov.w	r5, #0
 80068da:	bf8c      	ite	hi
 80068dc:	608b      	strhi	r3, [r1, #8]
 80068de:	9302      	strls	r3, [sp, #8]
 80068e0:	680b      	ldr	r3, [r1, #0]
 80068e2:	4680      	mov	r8, r0
 80068e4:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80068e8:	f84b 3b1c 	str.w	r3, [fp], #28
 80068ec:	460c      	mov	r4, r1
 80068ee:	465e      	mov	r6, fp
 80068f0:	46aa      	mov	sl, r5
 80068f2:	46a9      	mov	r9, r5
 80068f4:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80068f8:	9501      	str	r5, [sp, #4]
 80068fa:	68a2      	ldr	r2, [r4, #8]
 80068fc:	b152      	cbz	r2, 8006914 <_scanf_float+0x64>
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	781b      	ldrb	r3, [r3, #0]
 8006902:	2b4e      	cmp	r3, #78	; 0x4e
 8006904:	d864      	bhi.n	80069d0 <_scanf_float+0x120>
 8006906:	2b40      	cmp	r3, #64	; 0x40
 8006908:	d83c      	bhi.n	8006984 <_scanf_float+0xd4>
 800690a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800690e:	b2c8      	uxtb	r0, r1
 8006910:	280e      	cmp	r0, #14
 8006912:	d93a      	bls.n	800698a <_scanf_float+0xda>
 8006914:	f1b9 0f00 	cmp.w	r9, #0
 8006918:	d003      	beq.n	8006922 <_scanf_float+0x72>
 800691a:	6823      	ldr	r3, [r4, #0]
 800691c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006920:	6023      	str	r3, [r4, #0]
 8006922:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006926:	f1ba 0f01 	cmp.w	sl, #1
 800692a:	f200 8113 	bhi.w	8006b54 <_scanf_float+0x2a4>
 800692e:	455e      	cmp	r6, fp
 8006930:	f200 8105 	bhi.w	8006b3e <_scanf_float+0x28e>
 8006934:	2501      	movs	r5, #1
 8006936:	4628      	mov	r0, r5
 8006938:	b007      	add	sp, #28
 800693a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800693e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006942:	2a0d      	cmp	r2, #13
 8006944:	d8e6      	bhi.n	8006914 <_scanf_float+0x64>
 8006946:	a101      	add	r1, pc, #4	; (adr r1, 800694c <_scanf_float+0x9c>)
 8006948:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800694c:	08006a8b 	.word	0x08006a8b
 8006950:	08006915 	.word	0x08006915
 8006954:	08006915 	.word	0x08006915
 8006958:	08006915 	.word	0x08006915
 800695c:	08006aeb 	.word	0x08006aeb
 8006960:	08006ac3 	.word	0x08006ac3
 8006964:	08006915 	.word	0x08006915
 8006968:	08006915 	.word	0x08006915
 800696c:	08006a99 	.word	0x08006a99
 8006970:	08006915 	.word	0x08006915
 8006974:	08006915 	.word	0x08006915
 8006978:	08006915 	.word	0x08006915
 800697c:	08006915 	.word	0x08006915
 8006980:	08006a51 	.word	0x08006a51
 8006984:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006988:	e7db      	b.n	8006942 <_scanf_float+0x92>
 800698a:	290e      	cmp	r1, #14
 800698c:	d8c2      	bhi.n	8006914 <_scanf_float+0x64>
 800698e:	a001      	add	r0, pc, #4	; (adr r0, 8006994 <_scanf_float+0xe4>)
 8006990:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006994:	08006a43 	.word	0x08006a43
 8006998:	08006915 	.word	0x08006915
 800699c:	08006a43 	.word	0x08006a43
 80069a0:	08006ad7 	.word	0x08006ad7
 80069a4:	08006915 	.word	0x08006915
 80069a8:	080069f1 	.word	0x080069f1
 80069ac:	08006a2d 	.word	0x08006a2d
 80069b0:	08006a2d 	.word	0x08006a2d
 80069b4:	08006a2d 	.word	0x08006a2d
 80069b8:	08006a2d 	.word	0x08006a2d
 80069bc:	08006a2d 	.word	0x08006a2d
 80069c0:	08006a2d 	.word	0x08006a2d
 80069c4:	08006a2d 	.word	0x08006a2d
 80069c8:	08006a2d 	.word	0x08006a2d
 80069cc:	08006a2d 	.word	0x08006a2d
 80069d0:	2b6e      	cmp	r3, #110	; 0x6e
 80069d2:	d809      	bhi.n	80069e8 <_scanf_float+0x138>
 80069d4:	2b60      	cmp	r3, #96	; 0x60
 80069d6:	d8b2      	bhi.n	800693e <_scanf_float+0x8e>
 80069d8:	2b54      	cmp	r3, #84	; 0x54
 80069da:	d077      	beq.n	8006acc <_scanf_float+0x21c>
 80069dc:	2b59      	cmp	r3, #89	; 0x59
 80069de:	d199      	bne.n	8006914 <_scanf_float+0x64>
 80069e0:	2d07      	cmp	r5, #7
 80069e2:	d197      	bne.n	8006914 <_scanf_float+0x64>
 80069e4:	2508      	movs	r5, #8
 80069e6:	e029      	b.n	8006a3c <_scanf_float+0x18c>
 80069e8:	2b74      	cmp	r3, #116	; 0x74
 80069ea:	d06f      	beq.n	8006acc <_scanf_float+0x21c>
 80069ec:	2b79      	cmp	r3, #121	; 0x79
 80069ee:	e7f6      	b.n	80069de <_scanf_float+0x12e>
 80069f0:	6821      	ldr	r1, [r4, #0]
 80069f2:	05c8      	lsls	r0, r1, #23
 80069f4:	d51a      	bpl.n	8006a2c <_scanf_float+0x17c>
 80069f6:	9b02      	ldr	r3, [sp, #8]
 80069f8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80069fc:	6021      	str	r1, [r4, #0]
 80069fe:	f109 0901 	add.w	r9, r9, #1
 8006a02:	b11b      	cbz	r3, 8006a0c <_scanf_float+0x15c>
 8006a04:	3b01      	subs	r3, #1
 8006a06:	3201      	adds	r2, #1
 8006a08:	9302      	str	r3, [sp, #8]
 8006a0a:	60a2      	str	r2, [r4, #8]
 8006a0c:	68a3      	ldr	r3, [r4, #8]
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	60a3      	str	r3, [r4, #8]
 8006a12:	6923      	ldr	r3, [r4, #16]
 8006a14:	3301      	adds	r3, #1
 8006a16:	6123      	str	r3, [r4, #16]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	3b01      	subs	r3, #1
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	607b      	str	r3, [r7, #4]
 8006a20:	f340 8084 	ble.w	8006b2c <_scanf_float+0x27c>
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	3301      	adds	r3, #1
 8006a28:	603b      	str	r3, [r7, #0]
 8006a2a:	e766      	b.n	80068fa <_scanf_float+0x4a>
 8006a2c:	eb1a 0f05 	cmn.w	sl, r5
 8006a30:	f47f af70 	bne.w	8006914 <_scanf_float+0x64>
 8006a34:	6822      	ldr	r2, [r4, #0]
 8006a36:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006a3a:	6022      	str	r2, [r4, #0]
 8006a3c:	f806 3b01 	strb.w	r3, [r6], #1
 8006a40:	e7e4      	b.n	8006a0c <_scanf_float+0x15c>
 8006a42:	6822      	ldr	r2, [r4, #0]
 8006a44:	0610      	lsls	r0, r2, #24
 8006a46:	f57f af65 	bpl.w	8006914 <_scanf_float+0x64>
 8006a4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006a4e:	e7f4      	b.n	8006a3a <_scanf_float+0x18a>
 8006a50:	f1ba 0f00 	cmp.w	sl, #0
 8006a54:	d10e      	bne.n	8006a74 <_scanf_float+0x1c4>
 8006a56:	f1b9 0f00 	cmp.w	r9, #0
 8006a5a:	d10e      	bne.n	8006a7a <_scanf_float+0x1ca>
 8006a5c:	6822      	ldr	r2, [r4, #0]
 8006a5e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006a62:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006a66:	d108      	bne.n	8006a7a <_scanf_float+0x1ca>
 8006a68:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006a6c:	f04f 0a01 	mov.w	sl, #1
 8006a70:	6022      	str	r2, [r4, #0]
 8006a72:	e7e3      	b.n	8006a3c <_scanf_float+0x18c>
 8006a74:	f1ba 0f02 	cmp.w	sl, #2
 8006a78:	d055      	beq.n	8006b26 <_scanf_float+0x276>
 8006a7a:	2d01      	cmp	r5, #1
 8006a7c:	d002      	beq.n	8006a84 <_scanf_float+0x1d4>
 8006a7e:	2d04      	cmp	r5, #4
 8006a80:	f47f af48 	bne.w	8006914 <_scanf_float+0x64>
 8006a84:	3501      	adds	r5, #1
 8006a86:	b2ed      	uxtb	r5, r5
 8006a88:	e7d8      	b.n	8006a3c <_scanf_float+0x18c>
 8006a8a:	f1ba 0f01 	cmp.w	sl, #1
 8006a8e:	f47f af41 	bne.w	8006914 <_scanf_float+0x64>
 8006a92:	f04f 0a02 	mov.w	sl, #2
 8006a96:	e7d1      	b.n	8006a3c <_scanf_float+0x18c>
 8006a98:	b97d      	cbnz	r5, 8006aba <_scanf_float+0x20a>
 8006a9a:	f1b9 0f00 	cmp.w	r9, #0
 8006a9e:	f47f af3c 	bne.w	800691a <_scanf_float+0x6a>
 8006aa2:	6822      	ldr	r2, [r4, #0]
 8006aa4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006aa8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006aac:	f47f af39 	bne.w	8006922 <_scanf_float+0x72>
 8006ab0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006ab4:	2501      	movs	r5, #1
 8006ab6:	6022      	str	r2, [r4, #0]
 8006ab8:	e7c0      	b.n	8006a3c <_scanf_float+0x18c>
 8006aba:	2d03      	cmp	r5, #3
 8006abc:	d0e2      	beq.n	8006a84 <_scanf_float+0x1d4>
 8006abe:	2d05      	cmp	r5, #5
 8006ac0:	e7de      	b.n	8006a80 <_scanf_float+0x1d0>
 8006ac2:	2d02      	cmp	r5, #2
 8006ac4:	f47f af26 	bne.w	8006914 <_scanf_float+0x64>
 8006ac8:	2503      	movs	r5, #3
 8006aca:	e7b7      	b.n	8006a3c <_scanf_float+0x18c>
 8006acc:	2d06      	cmp	r5, #6
 8006ace:	f47f af21 	bne.w	8006914 <_scanf_float+0x64>
 8006ad2:	2507      	movs	r5, #7
 8006ad4:	e7b2      	b.n	8006a3c <_scanf_float+0x18c>
 8006ad6:	6822      	ldr	r2, [r4, #0]
 8006ad8:	0591      	lsls	r1, r2, #22
 8006ada:	f57f af1b 	bpl.w	8006914 <_scanf_float+0x64>
 8006ade:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006ae2:	6022      	str	r2, [r4, #0]
 8006ae4:	f8cd 9004 	str.w	r9, [sp, #4]
 8006ae8:	e7a8      	b.n	8006a3c <_scanf_float+0x18c>
 8006aea:	6822      	ldr	r2, [r4, #0]
 8006aec:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006af0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006af4:	d006      	beq.n	8006b04 <_scanf_float+0x254>
 8006af6:	0550      	lsls	r0, r2, #21
 8006af8:	f57f af0c 	bpl.w	8006914 <_scanf_float+0x64>
 8006afc:	f1b9 0f00 	cmp.w	r9, #0
 8006b00:	f43f af0f 	beq.w	8006922 <_scanf_float+0x72>
 8006b04:	0591      	lsls	r1, r2, #22
 8006b06:	bf58      	it	pl
 8006b08:	9901      	ldrpl	r1, [sp, #4]
 8006b0a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b0e:	bf58      	it	pl
 8006b10:	eba9 0101 	subpl.w	r1, r9, r1
 8006b14:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006b18:	f04f 0900 	mov.w	r9, #0
 8006b1c:	bf58      	it	pl
 8006b1e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006b22:	6022      	str	r2, [r4, #0]
 8006b24:	e78a      	b.n	8006a3c <_scanf_float+0x18c>
 8006b26:	f04f 0a03 	mov.w	sl, #3
 8006b2a:	e787      	b.n	8006a3c <_scanf_float+0x18c>
 8006b2c:	4639      	mov	r1, r7
 8006b2e:	4640      	mov	r0, r8
 8006b30:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006b34:	4798      	blx	r3
 8006b36:	2800      	cmp	r0, #0
 8006b38:	f43f aedf 	beq.w	80068fa <_scanf_float+0x4a>
 8006b3c:	e6ea      	b.n	8006914 <_scanf_float+0x64>
 8006b3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b42:	463a      	mov	r2, r7
 8006b44:	4640      	mov	r0, r8
 8006b46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b4a:	4798      	blx	r3
 8006b4c:	6923      	ldr	r3, [r4, #16]
 8006b4e:	3b01      	subs	r3, #1
 8006b50:	6123      	str	r3, [r4, #16]
 8006b52:	e6ec      	b.n	800692e <_scanf_float+0x7e>
 8006b54:	1e6b      	subs	r3, r5, #1
 8006b56:	2b06      	cmp	r3, #6
 8006b58:	d825      	bhi.n	8006ba6 <_scanf_float+0x2f6>
 8006b5a:	2d02      	cmp	r5, #2
 8006b5c:	d836      	bhi.n	8006bcc <_scanf_float+0x31c>
 8006b5e:	455e      	cmp	r6, fp
 8006b60:	f67f aee8 	bls.w	8006934 <_scanf_float+0x84>
 8006b64:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b68:	463a      	mov	r2, r7
 8006b6a:	4640      	mov	r0, r8
 8006b6c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b70:	4798      	blx	r3
 8006b72:	6923      	ldr	r3, [r4, #16]
 8006b74:	3b01      	subs	r3, #1
 8006b76:	6123      	str	r3, [r4, #16]
 8006b78:	e7f1      	b.n	8006b5e <_scanf_float+0x2ae>
 8006b7a:	9802      	ldr	r0, [sp, #8]
 8006b7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006b80:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006b84:	463a      	mov	r2, r7
 8006b86:	9002      	str	r0, [sp, #8]
 8006b88:	4640      	mov	r0, r8
 8006b8a:	4798      	blx	r3
 8006b8c:	6923      	ldr	r3, [r4, #16]
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	6123      	str	r3, [r4, #16]
 8006b92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b96:	fa5f fa8a 	uxtb.w	sl, sl
 8006b9a:	f1ba 0f02 	cmp.w	sl, #2
 8006b9e:	d1ec      	bne.n	8006b7a <_scanf_float+0x2ca>
 8006ba0:	3d03      	subs	r5, #3
 8006ba2:	b2ed      	uxtb	r5, r5
 8006ba4:	1b76      	subs	r6, r6, r5
 8006ba6:	6823      	ldr	r3, [r4, #0]
 8006ba8:	05da      	lsls	r2, r3, #23
 8006baa:	d52f      	bpl.n	8006c0c <_scanf_float+0x35c>
 8006bac:	055b      	lsls	r3, r3, #21
 8006bae:	d510      	bpl.n	8006bd2 <_scanf_float+0x322>
 8006bb0:	455e      	cmp	r6, fp
 8006bb2:	f67f aebf 	bls.w	8006934 <_scanf_float+0x84>
 8006bb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bba:	463a      	mov	r2, r7
 8006bbc:	4640      	mov	r0, r8
 8006bbe:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006bc2:	4798      	blx	r3
 8006bc4:	6923      	ldr	r3, [r4, #16]
 8006bc6:	3b01      	subs	r3, #1
 8006bc8:	6123      	str	r3, [r4, #16]
 8006bca:	e7f1      	b.n	8006bb0 <_scanf_float+0x300>
 8006bcc:	46aa      	mov	sl, r5
 8006bce:	9602      	str	r6, [sp, #8]
 8006bd0:	e7df      	b.n	8006b92 <_scanf_float+0x2e2>
 8006bd2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006bd6:	6923      	ldr	r3, [r4, #16]
 8006bd8:	2965      	cmp	r1, #101	; 0x65
 8006bda:	f103 33ff 	add.w	r3, r3, #4294967295
 8006bde:	f106 35ff 	add.w	r5, r6, #4294967295
 8006be2:	6123      	str	r3, [r4, #16]
 8006be4:	d00c      	beq.n	8006c00 <_scanf_float+0x350>
 8006be6:	2945      	cmp	r1, #69	; 0x45
 8006be8:	d00a      	beq.n	8006c00 <_scanf_float+0x350>
 8006bea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006bee:	463a      	mov	r2, r7
 8006bf0:	4640      	mov	r0, r8
 8006bf2:	4798      	blx	r3
 8006bf4:	6923      	ldr	r3, [r4, #16]
 8006bf6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006bfa:	3b01      	subs	r3, #1
 8006bfc:	1eb5      	subs	r5, r6, #2
 8006bfe:	6123      	str	r3, [r4, #16]
 8006c00:	463a      	mov	r2, r7
 8006c02:	4640      	mov	r0, r8
 8006c04:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c08:	4798      	blx	r3
 8006c0a:	462e      	mov	r6, r5
 8006c0c:	6825      	ldr	r5, [r4, #0]
 8006c0e:	f015 0510 	ands.w	r5, r5, #16
 8006c12:	d155      	bne.n	8006cc0 <_scanf_float+0x410>
 8006c14:	7035      	strb	r5, [r6, #0]
 8006c16:	6823      	ldr	r3, [r4, #0]
 8006c18:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006c1c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c20:	d11b      	bne.n	8006c5a <_scanf_float+0x3aa>
 8006c22:	9b01      	ldr	r3, [sp, #4]
 8006c24:	454b      	cmp	r3, r9
 8006c26:	eba3 0209 	sub.w	r2, r3, r9
 8006c2a:	d123      	bne.n	8006c74 <_scanf_float+0x3c4>
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	4659      	mov	r1, fp
 8006c30:	4640      	mov	r0, r8
 8006c32:	f000 fe91 	bl	8007958 <_strtod_r>
 8006c36:	6822      	ldr	r2, [r4, #0]
 8006c38:	9b03      	ldr	r3, [sp, #12]
 8006c3a:	f012 0f02 	tst.w	r2, #2
 8006c3e:	4606      	mov	r6, r0
 8006c40:	460f      	mov	r7, r1
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	d021      	beq.n	8006c8a <_scanf_float+0x3da>
 8006c46:	1d1a      	adds	r2, r3, #4
 8006c48:	9903      	ldr	r1, [sp, #12]
 8006c4a:	600a      	str	r2, [r1, #0]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	e9c3 6700 	strd	r6, r7, [r3]
 8006c52:	68e3      	ldr	r3, [r4, #12]
 8006c54:	3301      	adds	r3, #1
 8006c56:	60e3      	str	r3, [r4, #12]
 8006c58:	e66d      	b.n	8006936 <_scanf_float+0x86>
 8006c5a:	9b04      	ldr	r3, [sp, #16]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d0e5      	beq.n	8006c2c <_scanf_float+0x37c>
 8006c60:	9905      	ldr	r1, [sp, #20]
 8006c62:	230a      	movs	r3, #10
 8006c64:	462a      	mov	r2, r5
 8006c66:	4640      	mov	r0, r8
 8006c68:	3101      	adds	r1, #1
 8006c6a:	f000 fef7 	bl	8007a5c <_strtol_r>
 8006c6e:	9b04      	ldr	r3, [sp, #16]
 8006c70:	9e05      	ldr	r6, [sp, #20]
 8006c72:	1ac2      	subs	r2, r0, r3
 8006c74:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006c78:	429e      	cmp	r6, r3
 8006c7a:	bf28      	it	cs
 8006c7c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006c80:	4630      	mov	r0, r6
 8006c82:	4910      	ldr	r1, [pc, #64]	; (8006cc4 <_scanf_float+0x414>)
 8006c84:	f000 f83e 	bl	8006d04 <siprintf>
 8006c88:	e7d0      	b.n	8006c2c <_scanf_float+0x37c>
 8006c8a:	f012 0f04 	tst.w	r2, #4
 8006c8e:	f103 0204 	add.w	r2, r3, #4
 8006c92:	d1d9      	bne.n	8006c48 <_scanf_float+0x398>
 8006c94:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8006c98:	f8cc 2000 	str.w	r2, [ip]
 8006c9c:	f8d3 8000 	ldr.w	r8, [r3]
 8006ca0:	4602      	mov	r2, r0
 8006ca2:	460b      	mov	r3, r1
 8006ca4:	f7f9 feb2 	bl	8000a0c <__aeabi_dcmpun>
 8006ca8:	b128      	cbz	r0, 8006cb6 <_scanf_float+0x406>
 8006caa:	4807      	ldr	r0, [pc, #28]	; (8006cc8 <_scanf_float+0x418>)
 8006cac:	f000 f826 	bl	8006cfc <nanf>
 8006cb0:	f8c8 0000 	str.w	r0, [r8]
 8006cb4:	e7cd      	b.n	8006c52 <_scanf_float+0x3a2>
 8006cb6:	4630      	mov	r0, r6
 8006cb8:	4639      	mov	r1, r7
 8006cba:	f7f9 ff05 	bl	8000ac8 <__aeabi_d2f>
 8006cbe:	e7f7      	b.n	8006cb0 <_scanf_float+0x400>
 8006cc0:	2500      	movs	r5, #0
 8006cc2:	e638      	b.n	8006936 <_scanf_float+0x86>
 8006cc4:	0800ad2c 	.word	0x0800ad2c
 8006cc8:	0800b1a0 	.word	0x0800b1a0

08006ccc <iprintf>:
 8006ccc:	b40f      	push	{r0, r1, r2, r3}
 8006cce:	4b0a      	ldr	r3, [pc, #40]	; (8006cf8 <iprintf+0x2c>)
 8006cd0:	b513      	push	{r0, r1, r4, lr}
 8006cd2:	681c      	ldr	r4, [r3, #0]
 8006cd4:	b124      	cbz	r4, 8006ce0 <iprintf+0x14>
 8006cd6:	69a3      	ldr	r3, [r4, #24]
 8006cd8:	b913      	cbnz	r3, 8006ce0 <iprintf+0x14>
 8006cda:	4620      	mov	r0, r4
 8006cdc:	f001 fd92 	bl	8008804 <__sinit>
 8006ce0:	ab05      	add	r3, sp, #20
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	9a04      	ldr	r2, [sp, #16]
 8006ce6:	68a1      	ldr	r1, [r4, #8]
 8006ce8:	9301      	str	r3, [sp, #4]
 8006cea:	f003 f8eb 	bl	8009ec4 <_vfiprintf_r>
 8006cee:	b002      	add	sp, #8
 8006cf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cf4:	b004      	add	sp, #16
 8006cf6:	4770      	bx	lr
 8006cf8:	20000090 	.word	0x20000090

08006cfc <nanf>:
 8006cfc:	4800      	ldr	r0, [pc, #0]	; (8006d00 <nanf+0x4>)
 8006cfe:	4770      	bx	lr
 8006d00:	7fc00000 	.word	0x7fc00000

08006d04 <siprintf>:
 8006d04:	b40e      	push	{r1, r2, r3}
 8006d06:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006d0a:	b500      	push	{lr}
 8006d0c:	b09c      	sub	sp, #112	; 0x70
 8006d0e:	ab1d      	add	r3, sp, #116	; 0x74
 8006d10:	9002      	str	r0, [sp, #8]
 8006d12:	9006      	str	r0, [sp, #24]
 8006d14:	9107      	str	r1, [sp, #28]
 8006d16:	9104      	str	r1, [sp, #16]
 8006d18:	4808      	ldr	r0, [pc, #32]	; (8006d3c <siprintf+0x38>)
 8006d1a:	4909      	ldr	r1, [pc, #36]	; (8006d40 <siprintf+0x3c>)
 8006d1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d20:	9105      	str	r1, [sp, #20]
 8006d22:	6800      	ldr	r0, [r0, #0]
 8006d24:	a902      	add	r1, sp, #8
 8006d26:	9301      	str	r3, [sp, #4]
 8006d28:	f002 ffa4 	bl	8009c74 <_svfiprintf_r>
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	9b02      	ldr	r3, [sp, #8]
 8006d30:	701a      	strb	r2, [r3, #0]
 8006d32:	b01c      	add	sp, #112	; 0x70
 8006d34:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d38:	b003      	add	sp, #12
 8006d3a:	4770      	bx	lr
 8006d3c:	20000090 	.word	0x20000090
 8006d40:	ffff0208 	.word	0xffff0208

08006d44 <sulp>:
 8006d44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d48:	460f      	mov	r7, r1
 8006d4a:	4690      	mov	r8, r2
 8006d4c:	f002 fcfe 	bl	800974c <__ulp>
 8006d50:	4604      	mov	r4, r0
 8006d52:	460d      	mov	r5, r1
 8006d54:	f1b8 0f00 	cmp.w	r8, #0
 8006d58:	d011      	beq.n	8006d7e <sulp+0x3a>
 8006d5a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006d5e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	dd0b      	ble.n	8006d7e <sulp+0x3a>
 8006d66:	2400      	movs	r4, #0
 8006d68:	051b      	lsls	r3, r3, #20
 8006d6a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006d6e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006d72:	4622      	mov	r2, r4
 8006d74:	462b      	mov	r3, r5
 8006d76:	f7f9 fbaf 	bl	80004d8 <__aeabi_dmul>
 8006d7a:	4604      	mov	r4, r0
 8006d7c:	460d      	mov	r5, r1
 8006d7e:	4620      	mov	r0, r4
 8006d80:	4629      	mov	r1, r5
 8006d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08006d88 <_strtod_l>:
 8006d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d8c:	469b      	mov	fp, r3
 8006d8e:	2300      	movs	r3, #0
 8006d90:	b09f      	sub	sp, #124	; 0x7c
 8006d92:	931a      	str	r3, [sp, #104]	; 0x68
 8006d94:	4b9e      	ldr	r3, [pc, #632]	; (8007010 <_strtod_l+0x288>)
 8006d96:	4682      	mov	sl, r0
 8006d98:	681f      	ldr	r7, [r3, #0]
 8006d9a:	460e      	mov	r6, r1
 8006d9c:	4638      	mov	r0, r7
 8006d9e:	9215      	str	r2, [sp, #84]	; 0x54
 8006da0:	f7f9 f9d6 	bl	8000150 <strlen>
 8006da4:	f04f 0800 	mov.w	r8, #0
 8006da8:	4604      	mov	r4, r0
 8006daa:	f04f 0900 	mov.w	r9, #0
 8006dae:	9619      	str	r6, [sp, #100]	; 0x64
 8006db0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006db2:	781a      	ldrb	r2, [r3, #0]
 8006db4:	2a2b      	cmp	r2, #43	; 0x2b
 8006db6:	d04c      	beq.n	8006e52 <_strtod_l+0xca>
 8006db8:	d83a      	bhi.n	8006e30 <_strtod_l+0xa8>
 8006dba:	2a0d      	cmp	r2, #13
 8006dbc:	d833      	bhi.n	8006e26 <_strtod_l+0x9e>
 8006dbe:	2a08      	cmp	r2, #8
 8006dc0:	d833      	bhi.n	8006e2a <_strtod_l+0xa2>
 8006dc2:	2a00      	cmp	r2, #0
 8006dc4:	d03d      	beq.n	8006e42 <_strtod_l+0xba>
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	930a      	str	r3, [sp, #40]	; 0x28
 8006dca:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8006dcc:	782b      	ldrb	r3, [r5, #0]
 8006dce:	2b30      	cmp	r3, #48	; 0x30
 8006dd0:	f040 80aa 	bne.w	8006f28 <_strtod_l+0x1a0>
 8006dd4:	786b      	ldrb	r3, [r5, #1]
 8006dd6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006dda:	2b58      	cmp	r3, #88	; 0x58
 8006ddc:	d166      	bne.n	8006eac <_strtod_l+0x124>
 8006dde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006de0:	4650      	mov	r0, sl
 8006de2:	9301      	str	r3, [sp, #4]
 8006de4:	ab1a      	add	r3, sp, #104	; 0x68
 8006de6:	9300      	str	r3, [sp, #0]
 8006de8:	4a8a      	ldr	r2, [pc, #552]	; (8007014 <_strtod_l+0x28c>)
 8006dea:	f8cd b008 	str.w	fp, [sp, #8]
 8006dee:	ab1b      	add	r3, sp, #108	; 0x6c
 8006df0:	a919      	add	r1, sp, #100	; 0x64
 8006df2:	f001 fe0d 	bl	8008a10 <__gethex>
 8006df6:	f010 0607 	ands.w	r6, r0, #7
 8006dfa:	4604      	mov	r4, r0
 8006dfc:	d005      	beq.n	8006e0a <_strtod_l+0x82>
 8006dfe:	2e06      	cmp	r6, #6
 8006e00:	d129      	bne.n	8006e56 <_strtod_l+0xce>
 8006e02:	2300      	movs	r3, #0
 8006e04:	3501      	adds	r5, #1
 8006e06:	9519      	str	r5, [sp, #100]	; 0x64
 8006e08:	930a      	str	r3, [sp, #40]	; 0x28
 8006e0a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	f040 858a 	bne.w	8007926 <_strtod_l+0xb9e>
 8006e12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e14:	b1d3      	cbz	r3, 8006e4c <_strtod_l+0xc4>
 8006e16:	4642      	mov	r2, r8
 8006e18:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006e1c:	4610      	mov	r0, r2
 8006e1e:	4619      	mov	r1, r3
 8006e20:	b01f      	add	sp, #124	; 0x7c
 8006e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e26:	2a20      	cmp	r2, #32
 8006e28:	d1cd      	bne.n	8006dc6 <_strtod_l+0x3e>
 8006e2a:	3301      	adds	r3, #1
 8006e2c:	9319      	str	r3, [sp, #100]	; 0x64
 8006e2e:	e7bf      	b.n	8006db0 <_strtod_l+0x28>
 8006e30:	2a2d      	cmp	r2, #45	; 0x2d
 8006e32:	d1c8      	bne.n	8006dc6 <_strtod_l+0x3e>
 8006e34:	2201      	movs	r2, #1
 8006e36:	920a      	str	r2, [sp, #40]	; 0x28
 8006e38:	1c5a      	adds	r2, r3, #1
 8006e3a:	9219      	str	r2, [sp, #100]	; 0x64
 8006e3c:	785b      	ldrb	r3, [r3, #1]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d1c3      	bne.n	8006dca <_strtod_l+0x42>
 8006e42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e44:	9619      	str	r6, [sp, #100]	; 0x64
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	f040 856b 	bne.w	8007922 <_strtod_l+0xb9a>
 8006e4c:	4642      	mov	r2, r8
 8006e4e:	464b      	mov	r3, r9
 8006e50:	e7e4      	b.n	8006e1c <_strtod_l+0x94>
 8006e52:	2200      	movs	r2, #0
 8006e54:	e7ef      	b.n	8006e36 <_strtod_l+0xae>
 8006e56:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006e58:	b13a      	cbz	r2, 8006e6a <_strtod_l+0xe2>
 8006e5a:	2135      	movs	r1, #53	; 0x35
 8006e5c:	a81c      	add	r0, sp, #112	; 0x70
 8006e5e:	f002 fd79 	bl	8009954 <__copybits>
 8006e62:	4650      	mov	r0, sl
 8006e64:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006e66:	f002 f941 	bl	80090ec <_Bfree>
 8006e6a:	3e01      	subs	r6, #1
 8006e6c:	2e04      	cmp	r6, #4
 8006e6e:	d806      	bhi.n	8006e7e <_strtod_l+0xf6>
 8006e70:	e8df f006 	tbb	[pc, r6]
 8006e74:	1714030a 	.word	0x1714030a
 8006e78:	0a          	.byte	0x0a
 8006e79:	00          	.byte	0x00
 8006e7a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8006e7e:	0721      	lsls	r1, r4, #28
 8006e80:	d5c3      	bpl.n	8006e0a <_strtod_l+0x82>
 8006e82:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8006e86:	e7c0      	b.n	8006e0a <_strtod_l+0x82>
 8006e88:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006e8a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8006e8e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006e92:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006e96:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006e9a:	e7f0      	b.n	8006e7e <_strtod_l+0xf6>
 8006e9c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007018 <_strtod_l+0x290>
 8006ea0:	e7ed      	b.n	8006e7e <_strtod_l+0xf6>
 8006ea2:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006ea6:	f04f 38ff 	mov.w	r8, #4294967295
 8006eaa:	e7e8      	b.n	8006e7e <_strtod_l+0xf6>
 8006eac:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006eae:	1c5a      	adds	r2, r3, #1
 8006eb0:	9219      	str	r2, [sp, #100]	; 0x64
 8006eb2:	785b      	ldrb	r3, [r3, #1]
 8006eb4:	2b30      	cmp	r3, #48	; 0x30
 8006eb6:	d0f9      	beq.n	8006eac <_strtod_l+0x124>
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d0a6      	beq.n	8006e0a <_strtod_l+0x82>
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	9307      	str	r3, [sp, #28]
 8006ec0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006ec2:	220a      	movs	r2, #10
 8006ec4:	9308      	str	r3, [sp, #32]
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	469b      	mov	fp, r3
 8006eca:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8006ece:	9819      	ldr	r0, [sp, #100]	; 0x64
 8006ed0:	7805      	ldrb	r5, [r0, #0]
 8006ed2:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8006ed6:	b2d9      	uxtb	r1, r3
 8006ed8:	2909      	cmp	r1, #9
 8006eda:	d927      	bls.n	8006f2c <_strtod_l+0x1a4>
 8006edc:	4622      	mov	r2, r4
 8006ede:	4639      	mov	r1, r7
 8006ee0:	f003 f979 	bl	800a1d6 <strncmp>
 8006ee4:	2800      	cmp	r0, #0
 8006ee6:	d033      	beq.n	8006f50 <_strtod_l+0x1c8>
 8006ee8:	2000      	movs	r0, #0
 8006eea:	462a      	mov	r2, r5
 8006eec:	465c      	mov	r4, fp
 8006eee:	4603      	mov	r3, r0
 8006ef0:	9004      	str	r0, [sp, #16]
 8006ef2:	2a65      	cmp	r2, #101	; 0x65
 8006ef4:	d001      	beq.n	8006efa <_strtod_l+0x172>
 8006ef6:	2a45      	cmp	r2, #69	; 0x45
 8006ef8:	d114      	bne.n	8006f24 <_strtod_l+0x19c>
 8006efa:	b91c      	cbnz	r4, 8006f04 <_strtod_l+0x17c>
 8006efc:	9a07      	ldr	r2, [sp, #28]
 8006efe:	4302      	orrs	r2, r0
 8006f00:	d09f      	beq.n	8006e42 <_strtod_l+0xba>
 8006f02:	2400      	movs	r4, #0
 8006f04:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8006f06:	1c72      	adds	r2, r6, #1
 8006f08:	9219      	str	r2, [sp, #100]	; 0x64
 8006f0a:	7872      	ldrb	r2, [r6, #1]
 8006f0c:	2a2b      	cmp	r2, #43	; 0x2b
 8006f0e:	d079      	beq.n	8007004 <_strtod_l+0x27c>
 8006f10:	2a2d      	cmp	r2, #45	; 0x2d
 8006f12:	f000 8083 	beq.w	800701c <_strtod_l+0x294>
 8006f16:	2700      	movs	r7, #0
 8006f18:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006f1c:	2909      	cmp	r1, #9
 8006f1e:	f240 8083 	bls.w	8007028 <_strtod_l+0x2a0>
 8006f22:	9619      	str	r6, [sp, #100]	; 0x64
 8006f24:	2500      	movs	r5, #0
 8006f26:	e09f      	b.n	8007068 <_strtod_l+0x2e0>
 8006f28:	2300      	movs	r3, #0
 8006f2a:	e7c8      	b.n	8006ebe <_strtod_l+0x136>
 8006f2c:	f1bb 0f08 	cmp.w	fp, #8
 8006f30:	bfd5      	itete	le
 8006f32:	9906      	ldrle	r1, [sp, #24]
 8006f34:	9905      	ldrgt	r1, [sp, #20]
 8006f36:	fb02 3301 	mlale	r3, r2, r1, r3
 8006f3a:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006f3e:	f100 0001 	add.w	r0, r0, #1
 8006f42:	bfd4      	ite	le
 8006f44:	9306      	strle	r3, [sp, #24]
 8006f46:	9305      	strgt	r3, [sp, #20]
 8006f48:	f10b 0b01 	add.w	fp, fp, #1
 8006f4c:	9019      	str	r0, [sp, #100]	; 0x64
 8006f4e:	e7be      	b.n	8006ece <_strtod_l+0x146>
 8006f50:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006f52:	191a      	adds	r2, r3, r4
 8006f54:	9219      	str	r2, [sp, #100]	; 0x64
 8006f56:	5d1a      	ldrb	r2, [r3, r4]
 8006f58:	f1bb 0f00 	cmp.w	fp, #0
 8006f5c:	d036      	beq.n	8006fcc <_strtod_l+0x244>
 8006f5e:	465c      	mov	r4, fp
 8006f60:	9004      	str	r0, [sp, #16]
 8006f62:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006f66:	2b09      	cmp	r3, #9
 8006f68:	d912      	bls.n	8006f90 <_strtod_l+0x208>
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e7c1      	b.n	8006ef2 <_strtod_l+0x16a>
 8006f6e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006f70:	3001      	adds	r0, #1
 8006f72:	1c5a      	adds	r2, r3, #1
 8006f74:	9219      	str	r2, [sp, #100]	; 0x64
 8006f76:	785a      	ldrb	r2, [r3, #1]
 8006f78:	2a30      	cmp	r2, #48	; 0x30
 8006f7a:	d0f8      	beq.n	8006f6e <_strtod_l+0x1e6>
 8006f7c:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006f80:	2b08      	cmp	r3, #8
 8006f82:	f200 84d5 	bhi.w	8007930 <_strtod_l+0xba8>
 8006f86:	9004      	str	r0, [sp, #16]
 8006f88:	2000      	movs	r0, #0
 8006f8a:	4604      	mov	r4, r0
 8006f8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006f8e:	9308      	str	r3, [sp, #32]
 8006f90:	3a30      	subs	r2, #48	; 0x30
 8006f92:	f100 0301 	add.w	r3, r0, #1
 8006f96:	d013      	beq.n	8006fc0 <_strtod_l+0x238>
 8006f98:	9904      	ldr	r1, [sp, #16]
 8006f9a:	1905      	adds	r5, r0, r4
 8006f9c:	4419      	add	r1, r3
 8006f9e:	9104      	str	r1, [sp, #16]
 8006fa0:	4623      	mov	r3, r4
 8006fa2:	210a      	movs	r1, #10
 8006fa4:	42ab      	cmp	r3, r5
 8006fa6:	d113      	bne.n	8006fd0 <_strtod_l+0x248>
 8006fa8:	1823      	adds	r3, r4, r0
 8006faa:	2b08      	cmp	r3, #8
 8006fac:	f104 0401 	add.w	r4, r4, #1
 8006fb0:	4404      	add	r4, r0
 8006fb2:	dc1b      	bgt.n	8006fec <_strtod_l+0x264>
 8006fb4:	230a      	movs	r3, #10
 8006fb6:	9906      	ldr	r1, [sp, #24]
 8006fb8:	fb03 2301 	mla	r3, r3, r1, r2
 8006fbc:	9306      	str	r3, [sp, #24]
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	1c51      	adds	r1, r2, #1
 8006fc6:	9119      	str	r1, [sp, #100]	; 0x64
 8006fc8:	7852      	ldrb	r2, [r2, #1]
 8006fca:	e7ca      	b.n	8006f62 <_strtod_l+0x1da>
 8006fcc:	4658      	mov	r0, fp
 8006fce:	e7d3      	b.n	8006f78 <_strtod_l+0x1f0>
 8006fd0:	2b08      	cmp	r3, #8
 8006fd2:	dc04      	bgt.n	8006fde <_strtod_l+0x256>
 8006fd4:	9f06      	ldr	r7, [sp, #24]
 8006fd6:	434f      	muls	r7, r1
 8006fd8:	9706      	str	r7, [sp, #24]
 8006fda:	3301      	adds	r3, #1
 8006fdc:	e7e2      	b.n	8006fa4 <_strtod_l+0x21c>
 8006fde:	1c5f      	adds	r7, r3, #1
 8006fe0:	2f10      	cmp	r7, #16
 8006fe2:	bfde      	ittt	le
 8006fe4:	9f05      	ldrle	r7, [sp, #20]
 8006fe6:	434f      	mulle	r7, r1
 8006fe8:	9705      	strle	r7, [sp, #20]
 8006fea:	e7f6      	b.n	8006fda <_strtod_l+0x252>
 8006fec:	2c10      	cmp	r4, #16
 8006fee:	bfdf      	itttt	le
 8006ff0:	230a      	movle	r3, #10
 8006ff2:	9905      	ldrle	r1, [sp, #20]
 8006ff4:	fb03 2301 	mlale	r3, r3, r1, r2
 8006ff8:	9305      	strle	r3, [sp, #20]
 8006ffa:	e7e0      	b.n	8006fbe <_strtod_l+0x236>
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	9304      	str	r3, [sp, #16]
 8007000:	2301      	movs	r3, #1
 8007002:	e77b      	b.n	8006efc <_strtod_l+0x174>
 8007004:	2700      	movs	r7, #0
 8007006:	1cb2      	adds	r2, r6, #2
 8007008:	9219      	str	r2, [sp, #100]	; 0x64
 800700a:	78b2      	ldrb	r2, [r6, #2]
 800700c:	e784      	b.n	8006f18 <_strtod_l+0x190>
 800700e:	bf00      	nop
 8007010:	0800afe4 	.word	0x0800afe4
 8007014:	0800ad34 	.word	0x0800ad34
 8007018:	7ff00000 	.word	0x7ff00000
 800701c:	2701      	movs	r7, #1
 800701e:	e7f2      	b.n	8007006 <_strtod_l+0x27e>
 8007020:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007022:	1c51      	adds	r1, r2, #1
 8007024:	9119      	str	r1, [sp, #100]	; 0x64
 8007026:	7852      	ldrb	r2, [r2, #1]
 8007028:	2a30      	cmp	r2, #48	; 0x30
 800702a:	d0f9      	beq.n	8007020 <_strtod_l+0x298>
 800702c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007030:	2908      	cmp	r1, #8
 8007032:	f63f af77 	bhi.w	8006f24 <_strtod_l+0x19c>
 8007036:	f04f 0e0a 	mov.w	lr, #10
 800703a:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800703e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007040:	9209      	str	r2, [sp, #36]	; 0x24
 8007042:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007044:	1c51      	adds	r1, r2, #1
 8007046:	9119      	str	r1, [sp, #100]	; 0x64
 8007048:	7852      	ldrb	r2, [r2, #1]
 800704a:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800704e:	2d09      	cmp	r5, #9
 8007050:	d935      	bls.n	80070be <_strtod_l+0x336>
 8007052:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007054:	1b49      	subs	r1, r1, r5
 8007056:	2908      	cmp	r1, #8
 8007058:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800705c:	dc02      	bgt.n	8007064 <_strtod_l+0x2dc>
 800705e:	4565      	cmp	r5, ip
 8007060:	bfa8      	it	ge
 8007062:	4665      	movge	r5, ip
 8007064:	b107      	cbz	r7, 8007068 <_strtod_l+0x2e0>
 8007066:	426d      	negs	r5, r5
 8007068:	2c00      	cmp	r4, #0
 800706a:	d14c      	bne.n	8007106 <_strtod_l+0x37e>
 800706c:	9907      	ldr	r1, [sp, #28]
 800706e:	4301      	orrs	r1, r0
 8007070:	f47f aecb 	bne.w	8006e0a <_strtod_l+0x82>
 8007074:	2b00      	cmp	r3, #0
 8007076:	f47f aee4 	bne.w	8006e42 <_strtod_l+0xba>
 800707a:	2a69      	cmp	r2, #105	; 0x69
 800707c:	d026      	beq.n	80070cc <_strtod_l+0x344>
 800707e:	dc23      	bgt.n	80070c8 <_strtod_l+0x340>
 8007080:	2a49      	cmp	r2, #73	; 0x49
 8007082:	d023      	beq.n	80070cc <_strtod_l+0x344>
 8007084:	2a4e      	cmp	r2, #78	; 0x4e
 8007086:	f47f aedc 	bne.w	8006e42 <_strtod_l+0xba>
 800708a:	499d      	ldr	r1, [pc, #628]	; (8007300 <_strtod_l+0x578>)
 800708c:	a819      	add	r0, sp, #100	; 0x64
 800708e:	f001 ff0d 	bl	8008eac <__match>
 8007092:	2800      	cmp	r0, #0
 8007094:	f43f aed5 	beq.w	8006e42 <_strtod_l+0xba>
 8007098:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	2b28      	cmp	r3, #40	; 0x28
 800709e:	d12c      	bne.n	80070fa <_strtod_l+0x372>
 80070a0:	4998      	ldr	r1, [pc, #608]	; (8007304 <_strtod_l+0x57c>)
 80070a2:	aa1c      	add	r2, sp, #112	; 0x70
 80070a4:	a819      	add	r0, sp, #100	; 0x64
 80070a6:	f001 ff15 	bl	8008ed4 <__hexnan>
 80070aa:	2805      	cmp	r0, #5
 80070ac:	d125      	bne.n	80070fa <_strtod_l+0x372>
 80070ae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80070b0:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80070b4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80070b8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80070bc:	e6a5      	b.n	8006e0a <_strtod_l+0x82>
 80070be:	fb0e 2c0c 	mla	ip, lr, ip, r2
 80070c2:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80070c6:	e7bc      	b.n	8007042 <_strtod_l+0x2ba>
 80070c8:	2a6e      	cmp	r2, #110	; 0x6e
 80070ca:	e7dc      	b.n	8007086 <_strtod_l+0x2fe>
 80070cc:	498e      	ldr	r1, [pc, #568]	; (8007308 <_strtod_l+0x580>)
 80070ce:	a819      	add	r0, sp, #100	; 0x64
 80070d0:	f001 feec 	bl	8008eac <__match>
 80070d4:	2800      	cmp	r0, #0
 80070d6:	f43f aeb4 	beq.w	8006e42 <_strtod_l+0xba>
 80070da:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80070dc:	498b      	ldr	r1, [pc, #556]	; (800730c <_strtod_l+0x584>)
 80070de:	3b01      	subs	r3, #1
 80070e0:	a819      	add	r0, sp, #100	; 0x64
 80070e2:	9319      	str	r3, [sp, #100]	; 0x64
 80070e4:	f001 fee2 	bl	8008eac <__match>
 80070e8:	b910      	cbnz	r0, 80070f0 <_strtod_l+0x368>
 80070ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80070ec:	3301      	adds	r3, #1
 80070ee:	9319      	str	r3, [sp, #100]	; 0x64
 80070f0:	f04f 0800 	mov.w	r8, #0
 80070f4:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8007310 <_strtod_l+0x588>
 80070f8:	e687      	b.n	8006e0a <_strtod_l+0x82>
 80070fa:	4886      	ldr	r0, [pc, #536]	; (8007314 <_strtod_l+0x58c>)
 80070fc:	f003 f812 	bl	800a124 <nan>
 8007100:	4680      	mov	r8, r0
 8007102:	4689      	mov	r9, r1
 8007104:	e681      	b.n	8006e0a <_strtod_l+0x82>
 8007106:	9b04      	ldr	r3, [sp, #16]
 8007108:	f1bb 0f00 	cmp.w	fp, #0
 800710c:	bf08      	it	eq
 800710e:	46a3      	moveq	fp, r4
 8007110:	1aeb      	subs	r3, r5, r3
 8007112:	2c10      	cmp	r4, #16
 8007114:	9806      	ldr	r0, [sp, #24]
 8007116:	4626      	mov	r6, r4
 8007118:	9307      	str	r3, [sp, #28]
 800711a:	bfa8      	it	ge
 800711c:	2610      	movge	r6, #16
 800711e:	f7f9 f961 	bl	80003e4 <__aeabi_ui2d>
 8007122:	2c09      	cmp	r4, #9
 8007124:	4680      	mov	r8, r0
 8007126:	4689      	mov	r9, r1
 8007128:	dd13      	ble.n	8007152 <_strtod_l+0x3ca>
 800712a:	4b7b      	ldr	r3, [pc, #492]	; (8007318 <_strtod_l+0x590>)
 800712c:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007130:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007134:	f7f9 f9d0 	bl	80004d8 <__aeabi_dmul>
 8007138:	4680      	mov	r8, r0
 800713a:	9805      	ldr	r0, [sp, #20]
 800713c:	4689      	mov	r9, r1
 800713e:	f7f9 f951 	bl	80003e4 <__aeabi_ui2d>
 8007142:	4602      	mov	r2, r0
 8007144:	460b      	mov	r3, r1
 8007146:	4640      	mov	r0, r8
 8007148:	4649      	mov	r1, r9
 800714a:	f7f9 f80f 	bl	800016c <__adddf3>
 800714e:	4680      	mov	r8, r0
 8007150:	4689      	mov	r9, r1
 8007152:	2c0f      	cmp	r4, #15
 8007154:	dc36      	bgt.n	80071c4 <_strtod_l+0x43c>
 8007156:	9b07      	ldr	r3, [sp, #28]
 8007158:	2b00      	cmp	r3, #0
 800715a:	f43f ae56 	beq.w	8006e0a <_strtod_l+0x82>
 800715e:	dd22      	ble.n	80071a6 <_strtod_l+0x41e>
 8007160:	2b16      	cmp	r3, #22
 8007162:	dc09      	bgt.n	8007178 <_strtod_l+0x3f0>
 8007164:	496c      	ldr	r1, [pc, #432]	; (8007318 <_strtod_l+0x590>)
 8007166:	4642      	mov	r2, r8
 8007168:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800716c:	464b      	mov	r3, r9
 800716e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007172:	f7f9 f9b1 	bl	80004d8 <__aeabi_dmul>
 8007176:	e7c3      	b.n	8007100 <_strtod_l+0x378>
 8007178:	9a07      	ldr	r2, [sp, #28]
 800717a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800717e:	4293      	cmp	r3, r2
 8007180:	db20      	blt.n	80071c4 <_strtod_l+0x43c>
 8007182:	4d65      	ldr	r5, [pc, #404]	; (8007318 <_strtod_l+0x590>)
 8007184:	f1c4 040f 	rsb	r4, r4, #15
 8007188:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800718c:	4642      	mov	r2, r8
 800718e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007192:	464b      	mov	r3, r9
 8007194:	f7f9 f9a0 	bl	80004d8 <__aeabi_dmul>
 8007198:	9b07      	ldr	r3, [sp, #28]
 800719a:	1b1c      	subs	r4, r3, r4
 800719c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80071a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80071a4:	e7e5      	b.n	8007172 <_strtod_l+0x3ea>
 80071a6:	9b07      	ldr	r3, [sp, #28]
 80071a8:	3316      	adds	r3, #22
 80071aa:	db0b      	blt.n	80071c4 <_strtod_l+0x43c>
 80071ac:	9b04      	ldr	r3, [sp, #16]
 80071ae:	4640      	mov	r0, r8
 80071b0:	1b5d      	subs	r5, r3, r5
 80071b2:	4b59      	ldr	r3, [pc, #356]	; (8007318 <_strtod_l+0x590>)
 80071b4:	4649      	mov	r1, r9
 80071b6:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80071ba:	e9d5 2300 	ldrd	r2, r3, [r5]
 80071be:	f7f9 fab5 	bl	800072c <__aeabi_ddiv>
 80071c2:	e79d      	b.n	8007100 <_strtod_l+0x378>
 80071c4:	9b07      	ldr	r3, [sp, #28]
 80071c6:	1ba6      	subs	r6, r4, r6
 80071c8:	441e      	add	r6, r3
 80071ca:	2e00      	cmp	r6, #0
 80071cc:	dd74      	ble.n	80072b8 <_strtod_l+0x530>
 80071ce:	f016 030f 	ands.w	r3, r6, #15
 80071d2:	d00a      	beq.n	80071ea <_strtod_l+0x462>
 80071d4:	4950      	ldr	r1, [pc, #320]	; (8007318 <_strtod_l+0x590>)
 80071d6:	4642      	mov	r2, r8
 80071d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80071dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80071e0:	464b      	mov	r3, r9
 80071e2:	f7f9 f979 	bl	80004d8 <__aeabi_dmul>
 80071e6:	4680      	mov	r8, r0
 80071e8:	4689      	mov	r9, r1
 80071ea:	f036 060f 	bics.w	r6, r6, #15
 80071ee:	d052      	beq.n	8007296 <_strtod_l+0x50e>
 80071f0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80071f4:	dd27      	ble.n	8007246 <_strtod_l+0x4be>
 80071f6:	f04f 0b00 	mov.w	fp, #0
 80071fa:	f8cd b010 	str.w	fp, [sp, #16]
 80071fe:	f8cd b020 	str.w	fp, [sp, #32]
 8007202:	f8cd b018 	str.w	fp, [sp, #24]
 8007206:	2322      	movs	r3, #34	; 0x22
 8007208:	f04f 0800 	mov.w	r8, #0
 800720c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8007310 <_strtod_l+0x588>
 8007210:	f8ca 3000 	str.w	r3, [sl]
 8007214:	9b08      	ldr	r3, [sp, #32]
 8007216:	2b00      	cmp	r3, #0
 8007218:	f43f adf7 	beq.w	8006e0a <_strtod_l+0x82>
 800721c:	4650      	mov	r0, sl
 800721e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007220:	f001 ff64 	bl	80090ec <_Bfree>
 8007224:	4650      	mov	r0, sl
 8007226:	9906      	ldr	r1, [sp, #24]
 8007228:	f001 ff60 	bl	80090ec <_Bfree>
 800722c:	4650      	mov	r0, sl
 800722e:	9904      	ldr	r1, [sp, #16]
 8007230:	f001 ff5c 	bl	80090ec <_Bfree>
 8007234:	4650      	mov	r0, sl
 8007236:	9908      	ldr	r1, [sp, #32]
 8007238:	f001 ff58 	bl	80090ec <_Bfree>
 800723c:	4659      	mov	r1, fp
 800723e:	4650      	mov	r0, sl
 8007240:	f001 ff54 	bl	80090ec <_Bfree>
 8007244:	e5e1      	b.n	8006e0a <_strtod_l+0x82>
 8007246:	4b35      	ldr	r3, [pc, #212]	; (800731c <_strtod_l+0x594>)
 8007248:	4640      	mov	r0, r8
 800724a:	9305      	str	r3, [sp, #20]
 800724c:	2300      	movs	r3, #0
 800724e:	4649      	mov	r1, r9
 8007250:	461f      	mov	r7, r3
 8007252:	1136      	asrs	r6, r6, #4
 8007254:	2e01      	cmp	r6, #1
 8007256:	dc21      	bgt.n	800729c <_strtod_l+0x514>
 8007258:	b10b      	cbz	r3, 800725e <_strtod_l+0x4d6>
 800725a:	4680      	mov	r8, r0
 800725c:	4689      	mov	r9, r1
 800725e:	4b2f      	ldr	r3, [pc, #188]	; (800731c <_strtod_l+0x594>)
 8007260:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007264:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007268:	4642      	mov	r2, r8
 800726a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800726e:	464b      	mov	r3, r9
 8007270:	f7f9 f932 	bl	80004d8 <__aeabi_dmul>
 8007274:	4b26      	ldr	r3, [pc, #152]	; (8007310 <_strtod_l+0x588>)
 8007276:	460a      	mov	r2, r1
 8007278:	400b      	ands	r3, r1
 800727a:	4929      	ldr	r1, [pc, #164]	; (8007320 <_strtod_l+0x598>)
 800727c:	4680      	mov	r8, r0
 800727e:	428b      	cmp	r3, r1
 8007280:	d8b9      	bhi.n	80071f6 <_strtod_l+0x46e>
 8007282:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007286:	428b      	cmp	r3, r1
 8007288:	bf86      	itte	hi
 800728a:	f04f 38ff 	movhi.w	r8, #4294967295
 800728e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 8007324 <_strtod_l+0x59c>
 8007292:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8007296:	2300      	movs	r3, #0
 8007298:	9305      	str	r3, [sp, #20]
 800729a:	e07f      	b.n	800739c <_strtod_l+0x614>
 800729c:	07f2      	lsls	r2, r6, #31
 800729e:	d505      	bpl.n	80072ac <_strtod_l+0x524>
 80072a0:	9b05      	ldr	r3, [sp, #20]
 80072a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a6:	f7f9 f917 	bl	80004d8 <__aeabi_dmul>
 80072aa:	2301      	movs	r3, #1
 80072ac:	9a05      	ldr	r2, [sp, #20]
 80072ae:	3701      	adds	r7, #1
 80072b0:	3208      	adds	r2, #8
 80072b2:	1076      	asrs	r6, r6, #1
 80072b4:	9205      	str	r2, [sp, #20]
 80072b6:	e7cd      	b.n	8007254 <_strtod_l+0x4cc>
 80072b8:	d0ed      	beq.n	8007296 <_strtod_l+0x50e>
 80072ba:	4276      	negs	r6, r6
 80072bc:	f016 020f 	ands.w	r2, r6, #15
 80072c0:	d00a      	beq.n	80072d8 <_strtod_l+0x550>
 80072c2:	4b15      	ldr	r3, [pc, #84]	; (8007318 <_strtod_l+0x590>)
 80072c4:	4640      	mov	r0, r8
 80072c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072ca:	4649      	mov	r1, r9
 80072cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d0:	f7f9 fa2c 	bl	800072c <__aeabi_ddiv>
 80072d4:	4680      	mov	r8, r0
 80072d6:	4689      	mov	r9, r1
 80072d8:	1136      	asrs	r6, r6, #4
 80072da:	d0dc      	beq.n	8007296 <_strtod_l+0x50e>
 80072dc:	2e1f      	cmp	r6, #31
 80072de:	dd23      	ble.n	8007328 <_strtod_l+0x5a0>
 80072e0:	f04f 0b00 	mov.w	fp, #0
 80072e4:	f8cd b010 	str.w	fp, [sp, #16]
 80072e8:	f8cd b020 	str.w	fp, [sp, #32]
 80072ec:	f8cd b018 	str.w	fp, [sp, #24]
 80072f0:	2322      	movs	r3, #34	; 0x22
 80072f2:	f04f 0800 	mov.w	r8, #0
 80072f6:	f04f 0900 	mov.w	r9, #0
 80072fa:	f8ca 3000 	str.w	r3, [sl]
 80072fe:	e789      	b.n	8007214 <_strtod_l+0x48c>
 8007300:	0800ad05 	.word	0x0800ad05
 8007304:	0800ad48 	.word	0x0800ad48
 8007308:	0800acfd 	.word	0x0800acfd
 800730c:	0800ae8c 	.word	0x0800ae8c
 8007310:	7ff00000 	.word	0x7ff00000
 8007314:	0800b1a0 	.word	0x0800b1a0
 8007318:	0800b080 	.word	0x0800b080
 800731c:	0800b058 	.word	0x0800b058
 8007320:	7ca00000 	.word	0x7ca00000
 8007324:	7fefffff 	.word	0x7fefffff
 8007328:	f016 0310 	ands.w	r3, r6, #16
 800732c:	bf18      	it	ne
 800732e:	236a      	movne	r3, #106	; 0x6a
 8007330:	4640      	mov	r0, r8
 8007332:	9305      	str	r3, [sp, #20]
 8007334:	4649      	mov	r1, r9
 8007336:	2300      	movs	r3, #0
 8007338:	4fb0      	ldr	r7, [pc, #704]	; (80075fc <_strtod_l+0x874>)
 800733a:	07f2      	lsls	r2, r6, #31
 800733c:	d504      	bpl.n	8007348 <_strtod_l+0x5c0>
 800733e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007342:	f7f9 f8c9 	bl	80004d8 <__aeabi_dmul>
 8007346:	2301      	movs	r3, #1
 8007348:	1076      	asrs	r6, r6, #1
 800734a:	f107 0708 	add.w	r7, r7, #8
 800734e:	d1f4      	bne.n	800733a <_strtod_l+0x5b2>
 8007350:	b10b      	cbz	r3, 8007356 <_strtod_l+0x5ce>
 8007352:	4680      	mov	r8, r0
 8007354:	4689      	mov	r9, r1
 8007356:	9b05      	ldr	r3, [sp, #20]
 8007358:	b1c3      	cbz	r3, 800738c <_strtod_l+0x604>
 800735a:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800735e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007362:	2b00      	cmp	r3, #0
 8007364:	4649      	mov	r1, r9
 8007366:	dd11      	ble.n	800738c <_strtod_l+0x604>
 8007368:	2b1f      	cmp	r3, #31
 800736a:	f340 8127 	ble.w	80075bc <_strtod_l+0x834>
 800736e:	2b34      	cmp	r3, #52	; 0x34
 8007370:	bfd8      	it	le
 8007372:	f04f 33ff 	movle.w	r3, #4294967295
 8007376:	f04f 0800 	mov.w	r8, #0
 800737a:	bfcf      	iteee	gt
 800737c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007380:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007384:	fa03 f202 	lslle.w	r2, r3, r2
 8007388:	ea02 0901 	andle.w	r9, r2, r1
 800738c:	2200      	movs	r2, #0
 800738e:	2300      	movs	r3, #0
 8007390:	4640      	mov	r0, r8
 8007392:	4649      	mov	r1, r9
 8007394:	f7f9 fb08 	bl	80009a8 <__aeabi_dcmpeq>
 8007398:	2800      	cmp	r0, #0
 800739a:	d1a1      	bne.n	80072e0 <_strtod_l+0x558>
 800739c:	9b06      	ldr	r3, [sp, #24]
 800739e:	465a      	mov	r2, fp
 80073a0:	9300      	str	r3, [sp, #0]
 80073a2:	4650      	mov	r0, sl
 80073a4:	4623      	mov	r3, r4
 80073a6:	9908      	ldr	r1, [sp, #32]
 80073a8:	f001 ff08 	bl	80091bc <__s2b>
 80073ac:	9008      	str	r0, [sp, #32]
 80073ae:	2800      	cmp	r0, #0
 80073b0:	f43f af21 	beq.w	80071f6 <_strtod_l+0x46e>
 80073b4:	9b04      	ldr	r3, [sp, #16]
 80073b6:	f04f 0b00 	mov.w	fp, #0
 80073ba:	1b5d      	subs	r5, r3, r5
 80073bc:	9b07      	ldr	r3, [sp, #28]
 80073be:	f8cd b010 	str.w	fp, [sp, #16]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	bfb4      	ite	lt
 80073c6:	462b      	movlt	r3, r5
 80073c8:	2300      	movge	r3, #0
 80073ca:	930e      	str	r3, [sp, #56]	; 0x38
 80073cc:	9b07      	ldr	r3, [sp, #28]
 80073ce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80073d2:	9314      	str	r3, [sp, #80]	; 0x50
 80073d4:	9b08      	ldr	r3, [sp, #32]
 80073d6:	4650      	mov	r0, sl
 80073d8:	6859      	ldr	r1, [r3, #4]
 80073da:	f001 fe47 	bl	800906c <_Balloc>
 80073de:	9006      	str	r0, [sp, #24]
 80073e0:	2800      	cmp	r0, #0
 80073e2:	f43f af10 	beq.w	8007206 <_strtod_l+0x47e>
 80073e6:	9b08      	ldr	r3, [sp, #32]
 80073e8:	300c      	adds	r0, #12
 80073ea:	691a      	ldr	r2, [r3, #16]
 80073ec:	f103 010c 	add.w	r1, r3, #12
 80073f0:	3202      	adds	r2, #2
 80073f2:	0092      	lsls	r2, r2, #2
 80073f4:	f7fe fde6 	bl	8005fc4 <memcpy>
 80073f8:	ab1c      	add	r3, sp, #112	; 0x70
 80073fa:	9301      	str	r3, [sp, #4]
 80073fc:	ab1b      	add	r3, sp, #108	; 0x6c
 80073fe:	9300      	str	r3, [sp, #0]
 8007400:	4642      	mov	r2, r8
 8007402:	464b      	mov	r3, r9
 8007404:	4650      	mov	r0, sl
 8007406:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800740a:	f002 fa19 	bl	8009840 <__d2b>
 800740e:	901a      	str	r0, [sp, #104]	; 0x68
 8007410:	2800      	cmp	r0, #0
 8007412:	f43f aef8 	beq.w	8007206 <_strtod_l+0x47e>
 8007416:	2101      	movs	r1, #1
 8007418:	4650      	mov	r0, sl
 800741a:	f001 ff67 	bl	80092ec <__i2b>
 800741e:	4603      	mov	r3, r0
 8007420:	9004      	str	r0, [sp, #16]
 8007422:	2800      	cmp	r0, #0
 8007424:	f43f aeef 	beq.w	8007206 <_strtod_l+0x47e>
 8007428:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800742a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800742c:	2d00      	cmp	r5, #0
 800742e:	bfab      	itete	ge
 8007430:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 8007432:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 8007434:	18ee      	addge	r6, r5, r3
 8007436:	1b5c      	sublt	r4, r3, r5
 8007438:	9b05      	ldr	r3, [sp, #20]
 800743a:	bfa8      	it	ge
 800743c:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800743e:	eba5 0503 	sub.w	r5, r5, r3
 8007442:	4415      	add	r5, r2
 8007444:	4b6e      	ldr	r3, [pc, #440]	; (8007600 <_strtod_l+0x878>)
 8007446:	f105 35ff 	add.w	r5, r5, #4294967295
 800744a:	bfb8      	it	lt
 800744c:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800744e:	429d      	cmp	r5, r3
 8007450:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007454:	f280 80c4 	bge.w	80075e0 <_strtod_l+0x858>
 8007458:	1b5b      	subs	r3, r3, r5
 800745a:	2b1f      	cmp	r3, #31
 800745c:	f04f 0701 	mov.w	r7, #1
 8007460:	eba2 0203 	sub.w	r2, r2, r3
 8007464:	f300 80b1 	bgt.w	80075ca <_strtod_l+0x842>
 8007468:	2500      	movs	r5, #0
 800746a:	fa07 f303 	lsl.w	r3, r7, r3
 800746e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007470:	18b7      	adds	r7, r6, r2
 8007472:	9b05      	ldr	r3, [sp, #20]
 8007474:	42be      	cmp	r6, r7
 8007476:	4414      	add	r4, r2
 8007478:	441c      	add	r4, r3
 800747a:	4633      	mov	r3, r6
 800747c:	bfa8      	it	ge
 800747e:	463b      	movge	r3, r7
 8007480:	42a3      	cmp	r3, r4
 8007482:	bfa8      	it	ge
 8007484:	4623      	movge	r3, r4
 8007486:	2b00      	cmp	r3, #0
 8007488:	bfc2      	ittt	gt
 800748a:	1aff      	subgt	r7, r7, r3
 800748c:	1ae4      	subgt	r4, r4, r3
 800748e:	1af6      	subgt	r6, r6, r3
 8007490:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007492:	2b00      	cmp	r3, #0
 8007494:	dd17      	ble.n	80074c6 <_strtod_l+0x73e>
 8007496:	461a      	mov	r2, r3
 8007498:	4650      	mov	r0, sl
 800749a:	9904      	ldr	r1, [sp, #16]
 800749c:	f001 ffe4 	bl	8009468 <__pow5mult>
 80074a0:	9004      	str	r0, [sp, #16]
 80074a2:	2800      	cmp	r0, #0
 80074a4:	f43f aeaf 	beq.w	8007206 <_strtod_l+0x47e>
 80074a8:	4601      	mov	r1, r0
 80074aa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80074ac:	4650      	mov	r0, sl
 80074ae:	f001 ff33 	bl	8009318 <__multiply>
 80074b2:	9009      	str	r0, [sp, #36]	; 0x24
 80074b4:	2800      	cmp	r0, #0
 80074b6:	f43f aea6 	beq.w	8007206 <_strtod_l+0x47e>
 80074ba:	4650      	mov	r0, sl
 80074bc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80074be:	f001 fe15 	bl	80090ec <_Bfree>
 80074c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074c4:	931a      	str	r3, [sp, #104]	; 0x68
 80074c6:	2f00      	cmp	r7, #0
 80074c8:	f300 808e 	bgt.w	80075e8 <_strtod_l+0x860>
 80074cc:	9b07      	ldr	r3, [sp, #28]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	dd08      	ble.n	80074e4 <_strtod_l+0x75c>
 80074d2:	4650      	mov	r0, sl
 80074d4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80074d6:	9906      	ldr	r1, [sp, #24]
 80074d8:	f001 ffc6 	bl	8009468 <__pow5mult>
 80074dc:	9006      	str	r0, [sp, #24]
 80074de:	2800      	cmp	r0, #0
 80074e0:	f43f ae91 	beq.w	8007206 <_strtod_l+0x47e>
 80074e4:	2c00      	cmp	r4, #0
 80074e6:	dd08      	ble.n	80074fa <_strtod_l+0x772>
 80074e8:	4622      	mov	r2, r4
 80074ea:	4650      	mov	r0, sl
 80074ec:	9906      	ldr	r1, [sp, #24]
 80074ee:	f002 f815 	bl	800951c <__lshift>
 80074f2:	9006      	str	r0, [sp, #24]
 80074f4:	2800      	cmp	r0, #0
 80074f6:	f43f ae86 	beq.w	8007206 <_strtod_l+0x47e>
 80074fa:	2e00      	cmp	r6, #0
 80074fc:	dd08      	ble.n	8007510 <_strtod_l+0x788>
 80074fe:	4632      	mov	r2, r6
 8007500:	4650      	mov	r0, sl
 8007502:	9904      	ldr	r1, [sp, #16]
 8007504:	f002 f80a 	bl	800951c <__lshift>
 8007508:	9004      	str	r0, [sp, #16]
 800750a:	2800      	cmp	r0, #0
 800750c:	f43f ae7b 	beq.w	8007206 <_strtod_l+0x47e>
 8007510:	4650      	mov	r0, sl
 8007512:	9a06      	ldr	r2, [sp, #24]
 8007514:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007516:	f002 f88d 	bl	8009634 <__mdiff>
 800751a:	4683      	mov	fp, r0
 800751c:	2800      	cmp	r0, #0
 800751e:	f43f ae72 	beq.w	8007206 <_strtod_l+0x47e>
 8007522:	2400      	movs	r4, #0
 8007524:	68c3      	ldr	r3, [r0, #12]
 8007526:	9904      	ldr	r1, [sp, #16]
 8007528:	60c4      	str	r4, [r0, #12]
 800752a:	930b      	str	r3, [sp, #44]	; 0x2c
 800752c:	f002 f866 	bl	80095fc <__mcmp>
 8007530:	42a0      	cmp	r0, r4
 8007532:	da6b      	bge.n	800760c <_strtod_l+0x884>
 8007534:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007536:	ea53 0308 	orrs.w	r3, r3, r8
 800753a:	f040 8091 	bne.w	8007660 <_strtod_l+0x8d8>
 800753e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007542:	2b00      	cmp	r3, #0
 8007544:	f040 808c 	bne.w	8007660 <_strtod_l+0x8d8>
 8007548:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800754c:	0d1b      	lsrs	r3, r3, #20
 800754e:	051b      	lsls	r3, r3, #20
 8007550:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007554:	f240 8084 	bls.w	8007660 <_strtod_l+0x8d8>
 8007558:	f8db 3014 	ldr.w	r3, [fp, #20]
 800755c:	b91b      	cbnz	r3, 8007566 <_strtod_l+0x7de>
 800755e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007562:	2b01      	cmp	r3, #1
 8007564:	dd7c      	ble.n	8007660 <_strtod_l+0x8d8>
 8007566:	4659      	mov	r1, fp
 8007568:	2201      	movs	r2, #1
 800756a:	4650      	mov	r0, sl
 800756c:	f001 ffd6 	bl	800951c <__lshift>
 8007570:	9904      	ldr	r1, [sp, #16]
 8007572:	4683      	mov	fp, r0
 8007574:	f002 f842 	bl	80095fc <__mcmp>
 8007578:	2800      	cmp	r0, #0
 800757a:	dd71      	ble.n	8007660 <_strtod_l+0x8d8>
 800757c:	9905      	ldr	r1, [sp, #20]
 800757e:	464b      	mov	r3, r9
 8007580:	4a20      	ldr	r2, [pc, #128]	; (8007604 <_strtod_l+0x87c>)
 8007582:	2900      	cmp	r1, #0
 8007584:	f000 808c 	beq.w	80076a0 <_strtod_l+0x918>
 8007588:	ea02 0109 	and.w	r1, r2, r9
 800758c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007590:	f300 8086 	bgt.w	80076a0 <_strtod_l+0x918>
 8007594:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007598:	f77f aeaa 	ble.w	80072f0 <_strtod_l+0x568>
 800759c:	4640      	mov	r0, r8
 800759e:	4649      	mov	r1, r9
 80075a0:	4b19      	ldr	r3, [pc, #100]	; (8007608 <_strtod_l+0x880>)
 80075a2:	2200      	movs	r2, #0
 80075a4:	f7f8 ff98 	bl	80004d8 <__aeabi_dmul>
 80075a8:	460b      	mov	r3, r1
 80075aa:	4303      	orrs	r3, r0
 80075ac:	bf08      	it	eq
 80075ae:	2322      	moveq	r3, #34	; 0x22
 80075b0:	4680      	mov	r8, r0
 80075b2:	4689      	mov	r9, r1
 80075b4:	bf08      	it	eq
 80075b6:	f8ca 3000 	streq.w	r3, [sl]
 80075ba:	e62f      	b.n	800721c <_strtod_l+0x494>
 80075bc:	f04f 32ff 	mov.w	r2, #4294967295
 80075c0:	fa02 f303 	lsl.w	r3, r2, r3
 80075c4:	ea03 0808 	and.w	r8, r3, r8
 80075c8:	e6e0      	b.n	800738c <_strtod_l+0x604>
 80075ca:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80075ce:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80075d2:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80075d6:	35e2      	adds	r5, #226	; 0xe2
 80075d8:	fa07 f505 	lsl.w	r5, r7, r5
 80075dc:	970f      	str	r7, [sp, #60]	; 0x3c
 80075de:	e747      	b.n	8007470 <_strtod_l+0x6e8>
 80075e0:	2301      	movs	r3, #1
 80075e2:	2500      	movs	r5, #0
 80075e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80075e6:	e743      	b.n	8007470 <_strtod_l+0x6e8>
 80075e8:	463a      	mov	r2, r7
 80075ea:	4650      	mov	r0, sl
 80075ec:	991a      	ldr	r1, [sp, #104]	; 0x68
 80075ee:	f001 ff95 	bl	800951c <__lshift>
 80075f2:	901a      	str	r0, [sp, #104]	; 0x68
 80075f4:	2800      	cmp	r0, #0
 80075f6:	f47f af69 	bne.w	80074cc <_strtod_l+0x744>
 80075fa:	e604      	b.n	8007206 <_strtod_l+0x47e>
 80075fc:	0800ad60 	.word	0x0800ad60
 8007600:	fffffc02 	.word	0xfffffc02
 8007604:	7ff00000 	.word	0x7ff00000
 8007608:	39500000 	.word	0x39500000
 800760c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007610:	d165      	bne.n	80076de <_strtod_l+0x956>
 8007612:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007614:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007618:	b35a      	cbz	r2, 8007672 <_strtod_l+0x8ea>
 800761a:	4a99      	ldr	r2, [pc, #612]	; (8007880 <_strtod_l+0xaf8>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d12b      	bne.n	8007678 <_strtod_l+0x8f0>
 8007620:	9b05      	ldr	r3, [sp, #20]
 8007622:	4641      	mov	r1, r8
 8007624:	b303      	cbz	r3, 8007668 <_strtod_l+0x8e0>
 8007626:	464a      	mov	r2, r9
 8007628:	4b96      	ldr	r3, [pc, #600]	; (8007884 <_strtod_l+0xafc>)
 800762a:	4013      	ands	r3, r2
 800762c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007630:	f04f 32ff 	mov.w	r2, #4294967295
 8007634:	d81b      	bhi.n	800766e <_strtod_l+0x8e6>
 8007636:	0d1b      	lsrs	r3, r3, #20
 8007638:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800763c:	fa02 f303 	lsl.w	r3, r2, r3
 8007640:	4299      	cmp	r1, r3
 8007642:	d119      	bne.n	8007678 <_strtod_l+0x8f0>
 8007644:	4b90      	ldr	r3, [pc, #576]	; (8007888 <_strtod_l+0xb00>)
 8007646:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007648:	429a      	cmp	r2, r3
 800764a:	d102      	bne.n	8007652 <_strtod_l+0x8ca>
 800764c:	3101      	adds	r1, #1
 800764e:	f43f adda 	beq.w	8007206 <_strtod_l+0x47e>
 8007652:	f04f 0800 	mov.w	r8, #0
 8007656:	4b8b      	ldr	r3, [pc, #556]	; (8007884 <_strtod_l+0xafc>)
 8007658:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800765a:	401a      	ands	r2, r3
 800765c:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8007660:	9b05      	ldr	r3, [sp, #20]
 8007662:	2b00      	cmp	r3, #0
 8007664:	d19a      	bne.n	800759c <_strtod_l+0x814>
 8007666:	e5d9      	b.n	800721c <_strtod_l+0x494>
 8007668:	f04f 33ff 	mov.w	r3, #4294967295
 800766c:	e7e8      	b.n	8007640 <_strtod_l+0x8b8>
 800766e:	4613      	mov	r3, r2
 8007670:	e7e6      	b.n	8007640 <_strtod_l+0x8b8>
 8007672:	ea53 0308 	orrs.w	r3, r3, r8
 8007676:	d081      	beq.n	800757c <_strtod_l+0x7f4>
 8007678:	b1e5      	cbz	r5, 80076b4 <_strtod_l+0x92c>
 800767a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800767c:	421d      	tst	r5, r3
 800767e:	d0ef      	beq.n	8007660 <_strtod_l+0x8d8>
 8007680:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007682:	4640      	mov	r0, r8
 8007684:	4649      	mov	r1, r9
 8007686:	9a05      	ldr	r2, [sp, #20]
 8007688:	b1c3      	cbz	r3, 80076bc <_strtod_l+0x934>
 800768a:	f7ff fb5b 	bl	8006d44 <sulp>
 800768e:	4602      	mov	r2, r0
 8007690:	460b      	mov	r3, r1
 8007692:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007696:	f7f8 fd69 	bl	800016c <__adddf3>
 800769a:	4680      	mov	r8, r0
 800769c:	4689      	mov	r9, r1
 800769e:	e7df      	b.n	8007660 <_strtod_l+0x8d8>
 80076a0:	4013      	ands	r3, r2
 80076a2:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80076a6:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 80076aa:	f04f 38ff 	mov.w	r8, #4294967295
 80076ae:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 80076b2:	e7d5      	b.n	8007660 <_strtod_l+0x8d8>
 80076b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076b6:	ea13 0f08 	tst.w	r3, r8
 80076ba:	e7e0      	b.n	800767e <_strtod_l+0x8f6>
 80076bc:	f7ff fb42 	bl	8006d44 <sulp>
 80076c0:	4602      	mov	r2, r0
 80076c2:	460b      	mov	r3, r1
 80076c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80076c8:	f7f8 fd4e 	bl	8000168 <__aeabi_dsub>
 80076cc:	2200      	movs	r2, #0
 80076ce:	2300      	movs	r3, #0
 80076d0:	4680      	mov	r8, r0
 80076d2:	4689      	mov	r9, r1
 80076d4:	f7f9 f968 	bl	80009a8 <__aeabi_dcmpeq>
 80076d8:	2800      	cmp	r0, #0
 80076da:	d0c1      	beq.n	8007660 <_strtod_l+0x8d8>
 80076dc:	e608      	b.n	80072f0 <_strtod_l+0x568>
 80076de:	4658      	mov	r0, fp
 80076e0:	9904      	ldr	r1, [sp, #16]
 80076e2:	f002 f909 	bl	80098f8 <__ratio>
 80076e6:	2200      	movs	r2, #0
 80076e8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80076ec:	4606      	mov	r6, r0
 80076ee:	460f      	mov	r7, r1
 80076f0:	f7f9 f96e 	bl	80009d0 <__aeabi_dcmple>
 80076f4:	2800      	cmp	r0, #0
 80076f6:	d070      	beq.n	80077da <_strtod_l+0xa52>
 80076f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d042      	beq.n	8007784 <_strtod_l+0x9fc>
 80076fe:	2600      	movs	r6, #0
 8007700:	4f62      	ldr	r7, [pc, #392]	; (800788c <_strtod_l+0xb04>)
 8007702:	4d62      	ldr	r5, [pc, #392]	; (800788c <_strtod_l+0xb04>)
 8007704:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007706:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800770a:	0d1b      	lsrs	r3, r3, #20
 800770c:	051b      	lsls	r3, r3, #20
 800770e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007710:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007712:	4b5f      	ldr	r3, [pc, #380]	; (8007890 <_strtod_l+0xb08>)
 8007714:	429a      	cmp	r2, r3
 8007716:	f040 80c3 	bne.w	80078a0 <_strtod_l+0xb18>
 800771a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800771c:	4640      	mov	r0, r8
 800771e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8007722:	4649      	mov	r1, r9
 8007724:	f002 f812 	bl	800974c <__ulp>
 8007728:	4602      	mov	r2, r0
 800772a:	460b      	mov	r3, r1
 800772c:	4630      	mov	r0, r6
 800772e:	4639      	mov	r1, r7
 8007730:	f7f8 fed2 	bl	80004d8 <__aeabi_dmul>
 8007734:	4642      	mov	r2, r8
 8007736:	464b      	mov	r3, r9
 8007738:	f7f8 fd18 	bl	800016c <__adddf3>
 800773c:	460b      	mov	r3, r1
 800773e:	4951      	ldr	r1, [pc, #324]	; (8007884 <_strtod_l+0xafc>)
 8007740:	4a54      	ldr	r2, [pc, #336]	; (8007894 <_strtod_l+0xb0c>)
 8007742:	4019      	ands	r1, r3
 8007744:	4291      	cmp	r1, r2
 8007746:	4680      	mov	r8, r0
 8007748:	d95d      	bls.n	8007806 <_strtod_l+0xa7e>
 800774a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800774c:	4b4e      	ldr	r3, [pc, #312]	; (8007888 <_strtod_l+0xb00>)
 800774e:	429a      	cmp	r2, r3
 8007750:	d103      	bne.n	800775a <_strtod_l+0x9d2>
 8007752:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007754:	3301      	adds	r3, #1
 8007756:	f43f ad56 	beq.w	8007206 <_strtod_l+0x47e>
 800775a:	f04f 38ff 	mov.w	r8, #4294967295
 800775e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8007888 <_strtod_l+0xb00>
 8007762:	4650      	mov	r0, sl
 8007764:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007766:	f001 fcc1 	bl	80090ec <_Bfree>
 800776a:	4650      	mov	r0, sl
 800776c:	9906      	ldr	r1, [sp, #24]
 800776e:	f001 fcbd 	bl	80090ec <_Bfree>
 8007772:	4650      	mov	r0, sl
 8007774:	9904      	ldr	r1, [sp, #16]
 8007776:	f001 fcb9 	bl	80090ec <_Bfree>
 800777a:	4659      	mov	r1, fp
 800777c:	4650      	mov	r0, sl
 800777e:	f001 fcb5 	bl	80090ec <_Bfree>
 8007782:	e627      	b.n	80073d4 <_strtod_l+0x64c>
 8007784:	f1b8 0f00 	cmp.w	r8, #0
 8007788:	d119      	bne.n	80077be <_strtod_l+0xa36>
 800778a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800778c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007790:	b9e3      	cbnz	r3, 80077cc <_strtod_l+0xa44>
 8007792:	2200      	movs	r2, #0
 8007794:	4630      	mov	r0, r6
 8007796:	4639      	mov	r1, r7
 8007798:	4b3c      	ldr	r3, [pc, #240]	; (800788c <_strtod_l+0xb04>)
 800779a:	f7f9 f90f 	bl	80009bc <__aeabi_dcmplt>
 800779e:	b9c8      	cbnz	r0, 80077d4 <_strtod_l+0xa4c>
 80077a0:	2200      	movs	r2, #0
 80077a2:	4630      	mov	r0, r6
 80077a4:	4639      	mov	r1, r7
 80077a6:	4b3c      	ldr	r3, [pc, #240]	; (8007898 <_strtod_l+0xb10>)
 80077a8:	f7f8 fe96 	bl	80004d8 <__aeabi_dmul>
 80077ac:	4604      	mov	r4, r0
 80077ae:	460d      	mov	r5, r1
 80077b0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80077b4:	9416      	str	r4, [sp, #88]	; 0x58
 80077b6:	9317      	str	r3, [sp, #92]	; 0x5c
 80077b8:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 80077bc:	e7a2      	b.n	8007704 <_strtod_l+0x97c>
 80077be:	f1b8 0f01 	cmp.w	r8, #1
 80077c2:	d103      	bne.n	80077cc <_strtod_l+0xa44>
 80077c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	f43f ad92 	beq.w	80072f0 <_strtod_l+0x568>
 80077cc:	2600      	movs	r6, #0
 80077ce:	2400      	movs	r4, #0
 80077d0:	4f32      	ldr	r7, [pc, #200]	; (800789c <_strtod_l+0xb14>)
 80077d2:	e796      	b.n	8007702 <_strtod_l+0x97a>
 80077d4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80077d6:	4d30      	ldr	r5, [pc, #192]	; (8007898 <_strtod_l+0xb10>)
 80077d8:	e7ea      	b.n	80077b0 <_strtod_l+0xa28>
 80077da:	4b2f      	ldr	r3, [pc, #188]	; (8007898 <_strtod_l+0xb10>)
 80077dc:	2200      	movs	r2, #0
 80077de:	4630      	mov	r0, r6
 80077e0:	4639      	mov	r1, r7
 80077e2:	f7f8 fe79 	bl	80004d8 <__aeabi_dmul>
 80077e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077e8:	4604      	mov	r4, r0
 80077ea:	460d      	mov	r5, r1
 80077ec:	b933      	cbnz	r3, 80077fc <_strtod_l+0xa74>
 80077ee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077f2:	9010      	str	r0, [sp, #64]	; 0x40
 80077f4:	9311      	str	r3, [sp, #68]	; 0x44
 80077f6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80077fa:	e783      	b.n	8007704 <_strtod_l+0x97c>
 80077fc:	4602      	mov	r2, r0
 80077fe:	460b      	mov	r3, r1
 8007800:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007804:	e7f7      	b.n	80077f6 <_strtod_l+0xa6e>
 8007806:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800780a:	9b05      	ldr	r3, [sp, #20]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d1a8      	bne.n	8007762 <_strtod_l+0x9da>
 8007810:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007814:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007816:	0d1b      	lsrs	r3, r3, #20
 8007818:	051b      	lsls	r3, r3, #20
 800781a:	429a      	cmp	r2, r3
 800781c:	d1a1      	bne.n	8007762 <_strtod_l+0x9da>
 800781e:	4620      	mov	r0, r4
 8007820:	4629      	mov	r1, r5
 8007822:	f7f9 fcb1 	bl	8001188 <__aeabi_d2lz>
 8007826:	f7f8 fe29 	bl	800047c <__aeabi_l2d>
 800782a:	4602      	mov	r2, r0
 800782c:	460b      	mov	r3, r1
 800782e:	4620      	mov	r0, r4
 8007830:	4629      	mov	r1, r5
 8007832:	f7f8 fc99 	bl	8000168 <__aeabi_dsub>
 8007836:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007838:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800783c:	ea43 0308 	orr.w	r3, r3, r8
 8007840:	4313      	orrs	r3, r2
 8007842:	4604      	mov	r4, r0
 8007844:	460d      	mov	r5, r1
 8007846:	d066      	beq.n	8007916 <_strtod_l+0xb8e>
 8007848:	a309      	add	r3, pc, #36	; (adr r3, 8007870 <_strtod_l+0xae8>)
 800784a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800784e:	f7f9 f8b5 	bl	80009bc <__aeabi_dcmplt>
 8007852:	2800      	cmp	r0, #0
 8007854:	f47f ace2 	bne.w	800721c <_strtod_l+0x494>
 8007858:	a307      	add	r3, pc, #28	; (adr r3, 8007878 <_strtod_l+0xaf0>)
 800785a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785e:	4620      	mov	r0, r4
 8007860:	4629      	mov	r1, r5
 8007862:	f7f9 f8c9 	bl	80009f8 <__aeabi_dcmpgt>
 8007866:	2800      	cmp	r0, #0
 8007868:	f43f af7b 	beq.w	8007762 <_strtod_l+0x9da>
 800786c:	e4d6      	b.n	800721c <_strtod_l+0x494>
 800786e:	bf00      	nop
 8007870:	94a03595 	.word	0x94a03595
 8007874:	3fdfffff 	.word	0x3fdfffff
 8007878:	35afe535 	.word	0x35afe535
 800787c:	3fe00000 	.word	0x3fe00000
 8007880:	000fffff 	.word	0x000fffff
 8007884:	7ff00000 	.word	0x7ff00000
 8007888:	7fefffff 	.word	0x7fefffff
 800788c:	3ff00000 	.word	0x3ff00000
 8007890:	7fe00000 	.word	0x7fe00000
 8007894:	7c9fffff 	.word	0x7c9fffff
 8007898:	3fe00000 	.word	0x3fe00000
 800789c:	bff00000 	.word	0xbff00000
 80078a0:	9b05      	ldr	r3, [sp, #20]
 80078a2:	b313      	cbz	r3, 80078ea <_strtod_l+0xb62>
 80078a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80078a6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80078aa:	d81e      	bhi.n	80078ea <_strtod_l+0xb62>
 80078ac:	a326      	add	r3, pc, #152	; (adr r3, 8007948 <_strtod_l+0xbc0>)
 80078ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b2:	4620      	mov	r0, r4
 80078b4:	4629      	mov	r1, r5
 80078b6:	f7f9 f88b 	bl	80009d0 <__aeabi_dcmple>
 80078ba:	b190      	cbz	r0, 80078e2 <_strtod_l+0xb5a>
 80078bc:	4629      	mov	r1, r5
 80078be:	4620      	mov	r0, r4
 80078c0:	f7f9 f8e2 	bl	8000a88 <__aeabi_d2uiz>
 80078c4:	2801      	cmp	r0, #1
 80078c6:	bf38      	it	cc
 80078c8:	2001      	movcc	r0, #1
 80078ca:	f7f8 fd8b 	bl	80003e4 <__aeabi_ui2d>
 80078ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078d0:	4604      	mov	r4, r0
 80078d2:	460d      	mov	r5, r1
 80078d4:	b9d3      	cbnz	r3, 800790c <_strtod_l+0xb84>
 80078d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80078da:	9012      	str	r0, [sp, #72]	; 0x48
 80078dc:	9313      	str	r3, [sp, #76]	; 0x4c
 80078de:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80078e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80078e4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 80078e8:	1a9f      	subs	r7, r3, r2
 80078ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80078ee:	f001 ff2d 	bl	800974c <__ulp>
 80078f2:	4602      	mov	r2, r0
 80078f4:	460b      	mov	r3, r1
 80078f6:	4630      	mov	r0, r6
 80078f8:	4639      	mov	r1, r7
 80078fa:	f7f8 fded 	bl	80004d8 <__aeabi_dmul>
 80078fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007902:	f7f8 fc33 	bl	800016c <__adddf3>
 8007906:	4680      	mov	r8, r0
 8007908:	4689      	mov	r9, r1
 800790a:	e77e      	b.n	800780a <_strtod_l+0xa82>
 800790c:	4602      	mov	r2, r0
 800790e:	460b      	mov	r3, r1
 8007910:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8007914:	e7e3      	b.n	80078de <_strtod_l+0xb56>
 8007916:	a30e      	add	r3, pc, #56	; (adr r3, 8007950 <_strtod_l+0xbc8>)
 8007918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800791c:	f7f9 f84e 	bl	80009bc <__aeabi_dcmplt>
 8007920:	e7a1      	b.n	8007866 <_strtod_l+0xade>
 8007922:	2300      	movs	r3, #0
 8007924:	930a      	str	r3, [sp, #40]	; 0x28
 8007926:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007928:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800792a:	6013      	str	r3, [r2, #0]
 800792c:	f7ff ba71 	b.w	8006e12 <_strtod_l+0x8a>
 8007930:	2a65      	cmp	r2, #101	; 0x65
 8007932:	f43f ab63 	beq.w	8006ffc <_strtod_l+0x274>
 8007936:	2a45      	cmp	r2, #69	; 0x45
 8007938:	f43f ab60 	beq.w	8006ffc <_strtod_l+0x274>
 800793c:	2301      	movs	r3, #1
 800793e:	f7ff bb95 	b.w	800706c <_strtod_l+0x2e4>
 8007942:	bf00      	nop
 8007944:	f3af 8000 	nop.w
 8007948:	ffc00000 	.word	0xffc00000
 800794c:	41dfffff 	.word	0x41dfffff
 8007950:	94a03595 	.word	0x94a03595
 8007954:	3fcfffff 	.word	0x3fcfffff

08007958 <_strtod_r>:
 8007958:	4b01      	ldr	r3, [pc, #4]	; (8007960 <_strtod_r+0x8>)
 800795a:	f7ff ba15 	b.w	8006d88 <_strtod_l>
 800795e:	bf00      	nop
 8007960:	200000f8 	.word	0x200000f8

08007964 <_strtol_l.constprop.0>:
 8007964:	2b01      	cmp	r3, #1
 8007966:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800796a:	4680      	mov	r8, r0
 800796c:	d001      	beq.n	8007972 <_strtol_l.constprop.0+0xe>
 800796e:	2b24      	cmp	r3, #36	; 0x24
 8007970:	d906      	bls.n	8007980 <_strtol_l.constprop.0+0x1c>
 8007972:	f7fe faed 	bl	8005f50 <__errno>
 8007976:	2316      	movs	r3, #22
 8007978:	6003      	str	r3, [r0, #0]
 800797a:	2000      	movs	r0, #0
 800797c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007980:	460d      	mov	r5, r1
 8007982:	4f35      	ldr	r7, [pc, #212]	; (8007a58 <_strtol_l.constprop.0+0xf4>)
 8007984:	4628      	mov	r0, r5
 8007986:	f815 4b01 	ldrb.w	r4, [r5], #1
 800798a:	5de6      	ldrb	r6, [r4, r7]
 800798c:	f016 0608 	ands.w	r6, r6, #8
 8007990:	d1f8      	bne.n	8007984 <_strtol_l.constprop.0+0x20>
 8007992:	2c2d      	cmp	r4, #45	; 0x2d
 8007994:	d12f      	bne.n	80079f6 <_strtol_l.constprop.0+0x92>
 8007996:	2601      	movs	r6, #1
 8007998:	782c      	ldrb	r4, [r5, #0]
 800799a:	1c85      	adds	r5, r0, #2
 800799c:	2b00      	cmp	r3, #0
 800799e:	d057      	beq.n	8007a50 <_strtol_l.constprop.0+0xec>
 80079a0:	2b10      	cmp	r3, #16
 80079a2:	d109      	bne.n	80079b8 <_strtol_l.constprop.0+0x54>
 80079a4:	2c30      	cmp	r4, #48	; 0x30
 80079a6:	d107      	bne.n	80079b8 <_strtol_l.constprop.0+0x54>
 80079a8:	7828      	ldrb	r0, [r5, #0]
 80079aa:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80079ae:	2858      	cmp	r0, #88	; 0x58
 80079b0:	d149      	bne.n	8007a46 <_strtol_l.constprop.0+0xe2>
 80079b2:	2310      	movs	r3, #16
 80079b4:	786c      	ldrb	r4, [r5, #1]
 80079b6:	3502      	adds	r5, #2
 80079b8:	2700      	movs	r7, #0
 80079ba:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 80079be:	f10e 3eff 	add.w	lr, lr, #4294967295
 80079c2:	fbbe f9f3 	udiv	r9, lr, r3
 80079c6:	4638      	mov	r0, r7
 80079c8:	fb03 ea19 	mls	sl, r3, r9, lr
 80079cc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80079d0:	f1bc 0f09 	cmp.w	ip, #9
 80079d4:	d814      	bhi.n	8007a00 <_strtol_l.constprop.0+0x9c>
 80079d6:	4664      	mov	r4, ip
 80079d8:	42a3      	cmp	r3, r4
 80079da:	dd22      	ble.n	8007a22 <_strtol_l.constprop.0+0xbe>
 80079dc:	2f00      	cmp	r7, #0
 80079de:	db1d      	blt.n	8007a1c <_strtol_l.constprop.0+0xb8>
 80079e0:	4581      	cmp	r9, r0
 80079e2:	d31b      	bcc.n	8007a1c <_strtol_l.constprop.0+0xb8>
 80079e4:	d101      	bne.n	80079ea <_strtol_l.constprop.0+0x86>
 80079e6:	45a2      	cmp	sl, r4
 80079e8:	db18      	blt.n	8007a1c <_strtol_l.constprop.0+0xb8>
 80079ea:	2701      	movs	r7, #1
 80079ec:	fb00 4003 	mla	r0, r0, r3, r4
 80079f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80079f4:	e7ea      	b.n	80079cc <_strtol_l.constprop.0+0x68>
 80079f6:	2c2b      	cmp	r4, #43	; 0x2b
 80079f8:	bf04      	itt	eq
 80079fa:	782c      	ldrbeq	r4, [r5, #0]
 80079fc:	1c85      	addeq	r5, r0, #2
 80079fe:	e7cd      	b.n	800799c <_strtol_l.constprop.0+0x38>
 8007a00:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8007a04:	f1bc 0f19 	cmp.w	ip, #25
 8007a08:	d801      	bhi.n	8007a0e <_strtol_l.constprop.0+0xaa>
 8007a0a:	3c37      	subs	r4, #55	; 0x37
 8007a0c:	e7e4      	b.n	80079d8 <_strtol_l.constprop.0+0x74>
 8007a0e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8007a12:	f1bc 0f19 	cmp.w	ip, #25
 8007a16:	d804      	bhi.n	8007a22 <_strtol_l.constprop.0+0xbe>
 8007a18:	3c57      	subs	r4, #87	; 0x57
 8007a1a:	e7dd      	b.n	80079d8 <_strtol_l.constprop.0+0x74>
 8007a1c:	f04f 37ff 	mov.w	r7, #4294967295
 8007a20:	e7e6      	b.n	80079f0 <_strtol_l.constprop.0+0x8c>
 8007a22:	2f00      	cmp	r7, #0
 8007a24:	da07      	bge.n	8007a36 <_strtol_l.constprop.0+0xd2>
 8007a26:	2322      	movs	r3, #34	; 0x22
 8007a28:	4670      	mov	r0, lr
 8007a2a:	f8c8 3000 	str.w	r3, [r8]
 8007a2e:	2a00      	cmp	r2, #0
 8007a30:	d0a4      	beq.n	800797c <_strtol_l.constprop.0+0x18>
 8007a32:	1e69      	subs	r1, r5, #1
 8007a34:	e005      	b.n	8007a42 <_strtol_l.constprop.0+0xde>
 8007a36:	b106      	cbz	r6, 8007a3a <_strtol_l.constprop.0+0xd6>
 8007a38:	4240      	negs	r0, r0
 8007a3a:	2a00      	cmp	r2, #0
 8007a3c:	d09e      	beq.n	800797c <_strtol_l.constprop.0+0x18>
 8007a3e:	2f00      	cmp	r7, #0
 8007a40:	d1f7      	bne.n	8007a32 <_strtol_l.constprop.0+0xce>
 8007a42:	6011      	str	r1, [r2, #0]
 8007a44:	e79a      	b.n	800797c <_strtol_l.constprop.0+0x18>
 8007a46:	2430      	movs	r4, #48	; 0x30
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d1b5      	bne.n	80079b8 <_strtol_l.constprop.0+0x54>
 8007a4c:	2308      	movs	r3, #8
 8007a4e:	e7b3      	b.n	80079b8 <_strtol_l.constprop.0+0x54>
 8007a50:	2c30      	cmp	r4, #48	; 0x30
 8007a52:	d0a9      	beq.n	80079a8 <_strtol_l.constprop.0+0x44>
 8007a54:	230a      	movs	r3, #10
 8007a56:	e7af      	b.n	80079b8 <_strtol_l.constprop.0+0x54>
 8007a58:	0800ad89 	.word	0x0800ad89

08007a5c <_strtol_r>:
 8007a5c:	f7ff bf82 	b.w	8007964 <_strtol_l.constprop.0>

08007a60 <quorem>:
 8007a60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a64:	6903      	ldr	r3, [r0, #16]
 8007a66:	690c      	ldr	r4, [r1, #16]
 8007a68:	4607      	mov	r7, r0
 8007a6a:	42a3      	cmp	r3, r4
 8007a6c:	f2c0 8082 	blt.w	8007b74 <quorem+0x114>
 8007a70:	3c01      	subs	r4, #1
 8007a72:	f100 0514 	add.w	r5, r0, #20
 8007a76:	f101 0814 	add.w	r8, r1, #20
 8007a7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007a7e:	9301      	str	r3, [sp, #4]
 8007a80:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007a84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007a88:	3301      	adds	r3, #1
 8007a8a:	429a      	cmp	r2, r3
 8007a8c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007a90:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007a94:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007a98:	d331      	bcc.n	8007afe <quorem+0x9e>
 8007a9a:	f04f 0e00 	mov.w	lr, #0
 8007a9e:	4640      	mov	r0, r8
 8007aa0:	46ac      	mov	ip, r5
 8007aa2:	46f2      	mov	sl, lr
 8007aa4:	f850 2b04 	ldr.w	r2, [r0], #4
 8007aa8:	b293      	uxth	r3, r2
 8007aaa:	fb06 e303 	mla	r3, r6, r3, lr
 8007aae:	0c12      	lsrs	r2, r2, #16
 8007ab0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	fb06 e202 	mla	r2, r6, r2, lr
 8007aba:	ebaa 0303 	sub.w	r3, sl, r3
 8007abe:	f8dc a000 	ldr.w	sl, [ip]
 8007ac2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007ac6:	fa1f fa8a 	uxth.w	sl, sl
 8007aca:	4453      	add	r3, sl
 8007acc:	f8dc a000 	ldr.w	sl, [ip]
 8007ad0:	b292      	uxth	r2, r2
 8007ad2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007ad6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ae0:	4581      	cmp	r9, r0
 8007ae2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007ae6:	f84c 3b04 	str.w	r3, [ip], #4
 8007aea:	d2db      	bcs.n	8007aa4 <quorem+0x44>
 8007aec:	f855 300b 	ldr.w	r3, [r5, fp]
 8007af0:	b92b      	cbnz	r3, 8007afe <quorem+0x9e>
 8007af2:	9b01      	ldr	r3, [sp, #4]
 8007af4:	3b04      	subs	r3, #4
 8007af6:	429d      	cmp	r5, r3
 8007af8:	461a      	mov	r2, r3
 8007afa:	d32f      	bcc.n	8007b5c <quorem+0xfc>
 8007afc:	613c      	str	r4, [r7, #16]
 8007afe:	4638      	mov	r0, r7
 8007b00:	f001 fd7c 	bl	80095fc <__mcmp>
 8007b04:	2800      	cmp	r0, #0
 8007b06:	db25      	blt.n	8007b54 <quorem+0xf4>
 8007b08:	4628      	mov	r0, r5
 8007b0a:	f04f 0c00 	mov.w	ip, #0
 8007b0e:	3601      	adds	r6, #1
 8007b10:	f858 1b04 	ldr.w	r1, [r8], #4
 8007b14:	f8d0 e000 	ldr.w	lr, [r0]
 8007b18:	b28b      	uxth	r3, r1
 8007b1a:	ebac 0303 	sub.w	r3, ip, r3
 8007b1e:	fa1f f28e 	uxth.w	r2, lr
 8007b22:	4413      	add	r3, r2
 8007b24:	0c0a      	lsrs	r2, r1, #16
 8007b26:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007b2a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007b34:	45c1      	cmp	r9, r8
 8007b36:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007b3a:	f840 3b04 	str.w	r3, [r0], #4
 8007b3e:	d2e7      	bcs.n	8007b10 <quorem+0xb0>
 8007b40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b44:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b48:	b922      	cbnz	r2, 8007b54 <quorem+0xf4>
 8007b4a:	3b04      	subs	r3, #4
 8007b4c:	429d      	cmp	r5, r3
 8007b4e:	461a      	mov	r2, r3
 8007b50:	d30a      	bcc.n	8007b68 <quorem+0x108>
 8007b52:	613c      	str	r4, [r7, #16]
 8007b54:	4630      	mov	r0, r6
 8007b56:	b003      	add	sp, #12
 8007b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b5c:	6812      	ldr	r2, [r2, #0]
 8007b5e:	3b04      	subs	r3, #4
 8007b60:	2a00      	cmp	r2, #0
 8007b62:	d1cb      	bne.n	8007afc <quorem+0x9c>
 8007b64:	3c01      	subs	r4, #1
 8007b66:	e7c6      	b.n	8007af6 <quorem+0x96>
 8007b68:	6812      	ldr	r2, [r2, #0]
 8007b6a:	3b04      	subs	r3, #4
 8007b6c:	2a00      	cmp	r2, #0
 8007b6e:	d1f0      	bne.n	8007b52 <quorem+0xf2>
 8007b70:	3c01      	subs	r4, #1
 8007b72:	e7eb      	b.n	8007b4c <quorem+0xec>
 8007b74:	2000      	movs	r0, #0
 8007b76:	e7ee      	b.n	8007b56 <quorem+0xf6>

08007b78 <_dtoa_r>:
 8007b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b7c:	4616      	mov	r6, r2
 8007b7e:	461f      	mov	r7, r3
 8007b80:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007b82:	b099      	sub	sp, #100	; 0x64
 8007b84:	4605      	mov	r5, r0
 8007b86:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007b8a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8007b8e:	b974      	cbnz	r4, 8007bae <_dtoa_r+0x36>
 8007b90:	2010      	movs	r0, #16
 8007b92:	f001 fa43 	bl	800901c <malloc>
 8007b96:	4602      	mov	r2, r0
 8007b98:	6268      	str	r0, [r5, #36]	; 0x24
 8007b9a:	b920      	cbnz	r0, 8007ba6 <_dtoa_r+0x2e>
 8007b9c:	21ea      	movs	r1, #234	; 0xea
 8007b9e:	4ba8      	ldr	r3, [pc, #672]	; (8007e40 <_dtoa_r+0x2c8>)
 8007ba0:	48a8      	ldr	r0, [pc, #672]	; (8007e44 <_dtoa_r+0x2cc>)
 8007ba2:	f002 fc0d 	bl	800a3c0 <__assert_func>
 8007ba6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007baa:	6004      	str	r4, [r0, #0]
 8007bac:	60c4      	str	r4, [r0, #12]
 8007bae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007bb0:	6819      	ldr	r1, [r3, #0]
 8007bb2:	b151      	cbz	r1, 8007bca <_dtoa_r+0x52>
 8007bb4:	685a      	ldr	r2, [r3, #4]
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	4093      	lsls	r3, r2
 8007bba:	604a      	str	r2, [r1, #4]
 8007bbc:	608b      	str	r3, [r1, #8]
 8007bbe:	4628      	mov	r0, r5
 8007bc0:	f001 fa94 	bl	80090ec <_Bfree>
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007bc8:	601a      	str	r2, [r3, #0]
 8007bca:	1e3b      	subs	r3, r7, #0
 8007bcc:	bfaf      	iteee	ge
 8007bce:	2300      	movge	r3, #0
 8007bd0:	2201      	movlt	r2, #1
 8007bd2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007bd6:	9305      	strlt	r3, [sp, #20]
 8007bd8:	bfa8      	it	ge
 8007bda:	f8c8 3000 	strge.w	r3, [r8]
 8007bde:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8007be2:	4b99      	ldr	r3, [pc, #612]	; (8007e48 <_dtoa_r+0x2d0>)
 8007be4:	bfb8      	it	lt
 8007be6:	f8c8 2000 	strlt.w	r2, [r8]
 8007bea:	ea33 0309 	bics.w	r3, r3, r9
 8007bee:	d119      	bne.n	8007c24 <_dtoa_r+0xac>
 8007bf0:	f242 730f 	movw	r3, #9999	; 0x270f
 8007bf4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007bf6:	6013      	str	r3, [r2, #0]
 8007bf8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bfc:	4333      	orrs	r3, r6
 8007bfe:	f000 857f 	beq.w	8008700 <_dtoa_r+0xb88>
 8007c02:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007c04:	b953      	cbnz	r3, 8007c1c <_dtoa_r+0xa4>
 8007c06:	4b91      	ldr	r3, [pc, #580]	; (8007e4c <_dtoa_r+0x2d4>)
 8007c08:	e022      	b.n	8007c50 <_dtoa_r+0xd8>
 8007c0a:	4b91      	ldr	r3, [pc, #580]	; (8007e50 <_dtoa_r+0x2d8>)
 8007c0c:	9303      	str	r3, [sp, #12]
 8007c0e:	3308      	adds	r3, #8
 8007c10:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007c12:	6013      	str	r3, [r2, #0]
 8007c14:	9803      	ldr	r0, [sp, #12]
 8007c16:	b019      	add	sp, #100	; 0x64
 8007c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c1c:	4b8b      	ldr	r3, [pc, #556]	; (8007e4c <_dtoa_r+0x2d4>)
 8007c1e:	9303      	str	r3, [sp, #12]
 8007c20:	3303      	adds	r3, #3
 8007c22:	e7f5      	b.n	8007c10 <_dtoa_r+0x98>
 8007c24:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007c28:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007c2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007c30:	2200      	movs	r2, #0
 8007c32:	2300      	movs	r3, #0
 8007c34:	f7f8 feb8 	bl	80009a8 <__aeabi_dcmpeq>
 8007c38:	4680      	mov	r8, r0
 8007c3a:	b158      	cbz	r0, 8007c54 <_dtoa_r+0xdc>
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007c40:	6013      	str	r3, [r2, #0]
 8007c42:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	f000 8558 	beq.w	80086fa <_dtoa_r+0xb82>
 8007c4a:	4882      	ldr	r0, [pc, #520]	; (8007e54 <_dtoa_r+0x2dc>)
 8007c4c:	6018      	str	r0, [r3, #0]
 8007c4e:	1e43      	subs	r3, r0, #1
 8007c50:	9303      	str	r3, [sp, #12]
 8007c52:	e7df      	b.n	8007c14 <_dtoa_r+0x9c>
 8007c54:	ab16      	add	r3, sp, #88	; 0x58
 8007c56:	9301      	str	r3, [sp, #4]
 8007c58:	ab17      	add	r3, sp, #92	; 0x5c
 8007c5a:	9300      	str	r3, [sp, #0]
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007c62:	f001 fded 	bl	8009840 <__d2b>
 8007c66:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007c6a:	4683      	mov	fp, r0
 8007c6c:	2c00      	cmp	r4, #0
 8007c6e:	d07f      	beq.n	8007d70 <_dtoa_r+0x1f8>
 8007c70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007c74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c76:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007c7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c7e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007c82:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007c86:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	4b72      	ldr	r3, [pc, #456]	; (8007e58 <_dtoa_r+0x2e0>)
 8007c8e:	f7f8 fa6b 	bl	8000168 <__aeabi_dsub>
 8007c92:	a365      	add	r3, pc, #404	; (adr r3, 8007e28 <_dtoa_r+0x2b0>)
 8007c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c98:	f7f8 fc1e 	bl	80004d8 <__aeabi_dmul>
 8007c9c:	a364      	add	r3, pc, #400	; (adr r3, 8007e30 <_dtoa_r+0x2b8>)
 8007c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca2:	f7f8 fa63 	bl	800016c <__adddf3>
 8007ca6:	4606      	mov	r6, r0
 8007ca8:	4620      	mov	r0, r4
 8007caa:	460f      	mov	r7, r1
 8007cac:	f7f8 fbaa 	bl	8000404 <__aeabi_i2d>
 8007cb0:	a361      	add	r3, pc, #388	; (adr r3, 8007e38 <_dtoa_r+0x2c0>)
 8007cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb6:	f7f8 fc0f 	bl	80004d8 <__aeabi_dmul>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	4630      	mov	r0, r6
 8007cc0:	4639      	mov	r1, r7
 8007cc2:	f7f8 fa53 	bl	800016c <__adddf3>
 8007cc6:	4606      	mov	r6, r0
 8007cc8:	460f      	mov	r7, r1
 8007cca:	f7f8 feb5 	bl	8000a38 <__aeabi_d2iz>
 8007cce:	2200      	movs	r2, #0
 8007cd0:	4682      	mov	sl, r0
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	4630      	mov	r0, r6
 8007cd6:	4639      	mov	r1, r7
 8007cd8:	f7f8 fe70 	bl	80009bc <__aeabi_dcmplt>
 8007cdc:	b148      	cbz	r0, 8007cf2 <_dtoa_r+0x17a>
 8007cde:	4650      	mov	r0, sl
 8007ce0:	f7f8 fb90 	bl	8000404 <__aeabi_i2d>
 8007ce4:	4632      	mov	r2, r6
 8007ce6:	463b      	mov	r3, r7
 8007ce8:	f7f8 fe5e 	bl	80009a8 <__aeabi_dcmpeq>
 8007cec:	b908      	cbnz	r0, 8007cf2 <_dtoa_r+0x17a>
 8007cee:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007cf2:	f1ba 0f16 	cmp.w	sl, #22
 8007cf6:	d858      	bhi.n	8007daa <_dtoa_r+0x232>
 8007cf8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007cfc:	4b57      	ldr	r3, [pc, #348]	; (8007e5c <_dtoa_r+0x2e4>)
 8007cfe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d06:	f7f8 fe59 	bl	80009bc <__aeabi_dcmplt>
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	d04f      	beq.n	8007dae <_dtoa_r+0x236>
 8007d0e:	2300      	movs	r3, #0
 8007d10:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007d14:	930f      	str	r3, [sp, #60]	; 0x3c
 8007d16:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007d18:	1b1c      	subs	r4, r3, r4
 8007d1a:	1e63      	subs	r3, r4, #1
 8007d1c:	9309      	str	r3, [sp, #36]	; 0x24
 8007d1e:	bf49      	itett	mi
 8007d20:	f1c4 0301 	rsbmi	r3, r4, #1
 8007d24:	2300      	movpl	r3, #0
 8007d26:	9306      	strmi	r3, [sp, #24]
 8007d28:	2300      	movmi	r3, #0
 8007d2a:	bf54      	ite	pl
 8007d2c:	9306      	strpl	r3, [sp, #24]
 8007d2e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007d30:	f1ba 0f00 	cmp.w	sl, #0
 8007d34:	db3d      	blt.n	8007db2 <_dtoa_r+0x23a>
 8007d36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d38:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007d3c:	4453      	add	r3, sl
 8007d3e:	9309      	str	r3, [sp, #36]	; 0x24
 8007d40:	2300      	movs	r3, #0
 8007d42:	930a      	str	r3, [sp, #40]	; 0x28
 8007d44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d46:	2b09      	cmp	r3, #9
 8007d48:	f200 808c 	bhi.w	8007e64 <_dtoa_r+0x2ec>
 8007d4c:	2b05      	cmp	r3, #5
 8007d4e:	bfc4      	itt	gt
 8007d50:	3b04      	subgt	r3, #4
 8007d52:	9322      	strgt	r3, [sp, #136]	; 0x88
 8007d54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d56:	bfc8      	it	gt
 8007d58:	2400      	movgt	r4, #0
 8007d5a:	f1a3 0302 	sub.w	r3, r3, #2
 8007d5e:	bfd8      	it	le
 8007d60:	2401      	movle	r4, #1
 8007d62:	2b03      	cmp	r3, #3
 8007d64:	f200 808a 	bhi.w	8007e7c <_dtoa_r+0x304>
 8007d68:	e8df f003 	tbb	[pc, r3]
 8007d6c:	5b4d4f2d 	.word	0x5b4d4f2d
 8007d70:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8007d74:	441c      	add	r4, r3
 8007d76:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007d7a:	2b20      	cmp	r3, #32
 8007d7c:	bfc3      	ittte	gt
 8007d7e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007d82:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8007d86:	fa09 f303 	lslgt.w	r3, r9, r3
 8007d8a:	f1c3 0320 	rsble	r3, r3, #32
 8007d8e:	bfc6      	itte	gt
 8007d90:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007d94:	4318      	orrgt	r0, r3
 8007d96:	fa06 f003 	lslle.w	r0, r6, r3
 8007d9a:	f7f8 fb23 	bl	80003e4 <__aeabi_ui2d>
 8007d9e:	2301      	movs	r3, #1
 8007da0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007da4:	3c01      	subs	r4, #1
 8007da6:	9313      	str	r3, [sp, #76]	; 0x4c
 8007da8:	e76f      	b.n	8007c8a <_dtoa_r+0x112>
 8007daa:	2301      	movs	r3, #1
 8007dac:	e7b2      	b.n	8007d14 <_dtoa_r+0x19c>
 8007dae:	900f      	str	r0, [sp, #60]	; 0x3c
 8007db0:	e7b1      	b.n	8007d16 <_dtoa_r+0x19e>
 8007db2:	9b06      	ldr	r3, [sp, #24]
 8007db4:	eba3 030a 	sub.w	r3, r3, sl
 8007db8:	9306      	str	r3, [sp, #24]
 8007dba:	f1ca 0300 	rsb	r3, sl, #0
 8007dbe:	930a      	str	r3, [sp, #40]	; 0x28
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	930e      	str	r3, [sp, #56]	; 0x38
 8007dc4:	e7be      	b.n	8007d44 <_dtoa_r+0x1cc>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	930b      	str	r3, [sp, #44]	; 0x2c
 8007dca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	dc58      	bgt.n	8007e82 <_dtoa_r+0x30a>
 8007dd0:	f04f 0901 	mov.w	r9, #1
 8007dd4:	464b      	mov	r3, r9
 8007dd6:	f8cd 9020 	str.w	r9, [sp, #32]
 8007dda:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007dde:	2200      	movs	r2, #0
 8007de0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007de2:	6042      	str	r2, [r0, #4]
 8007de4:	2204      	movs	r2, #4
 8007de6:	f102 0614 	add.w	r6, r2, #20
 8007dea:	429e      	cmp	r6, r3
 8007dec:	6841      	ldr	r1, [r0, #4]
 8007dee:	d94e      	bls.n	8007e8e <_dtoa_r+0x316>
 8007df0:	4628      	mov	r0, r5
 8007df2:	f001 f93b 	bl	800906c <_Balloc>
 8007df6:	9003      	str	r0, [sp, #12]
 8007df8:	2800      	cmp	r0, #0
 8007dfa:	d14c      	bne.n	8007e96 <_dtoa_r+0x31e>
 8007dfc:	4602      	mov	r2, r0
 8007dfe:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007e02:	4b17      	ldr	r3, [pc, #92]	; (8007e60 <_dtoa_r+0x2e8>)
 8007e04:	e6cc      	b.n	8007ba0 <_dtoa_r+0x28>
 8007e06:	2301      	movs	r3, #1
 8007e08:	e7de      	b.n	8007dc8 <_dtoa_r+0x250>
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e0e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007e10:	eb0a 0903 	add.w	r9, sl, r3
 8007e14:	f109 0301 	add.w	r3, r9, #1
 8007e18:	2b01      	cmp	r3, #1
 8007e1a:	9308      	str	r3, [sp, #32]
 8007e1c:	bfb8      	it	lt
 8007e1e:	2301      	movlt	r3, #1
 8007e20:	e7dd      	b.n	8007dde <_dtoa_r+0x266>
 8007e22:	2301      	movs	r3, #1
 8007e24:	e7f2      	b.n	8007e0c <_dtoa_r+0x294>
 8007e26:	bf00      	nop
 8007e28:	636f4361 	.word	0x636f4361
 8007e2c:	3fd287a7 	.word	0x3fd287a7
 8007e30:	8b60c8b3 	.word	0x8b60c8b3
 8007e34:	3fc68a28 	.word	0x3fc68a28
 8007e38:	509f79fb 	.word	0x509f79fb
 8007e3c:	3fd34413 	.word	0x3fd34413
 8007e40:	0800ae96 	.word	0x0800ae96
 8007e44:	0800aead 	.word	0x0800aead
 8007e48:	7ff00000 	.word	0x7ff00000
 8007e4c:	0800ae92 	.word	0x0800ae92
 8007e50:	0800ae89 	.word	0x0800ae89
 8007e54:	0800ad09 	.word	0x0800ad09
 8007e58:	3ff80000 	.word	0x3ff80000
 8007e5c:	0800b080 	.word	0x0800b080
 8007e60:	0800af08 	.word	0x0800af08
 8007e64:	2401      	movs	r4, #1
 8007e66:	2300      	movs	r3, #0
 8007e68:	940b      	str	r4, [sp, #44]	; 0x2c
 8007e6a:	9322      	str	r3, [sp, #136]	; 0x88
 8007e6c:	f04f 39ff 	mov.w	r9, #4294967295
 8007e70:	2200      	movs	r2, #0
 8007e72:	2312      	movs	r3, #18
 8007e74:	f8cd 9020 	str.w	r9, [sp, #32]
 8007e78:	9223      	str	r2, [sp, #140]	; 0x8c
 8007e7a:	e7b0      	b.n	8007dde <_dtoa_r+0x266>
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e80:	e7f4      	b.n	8007e6c <_dtoa_r+0x2f4>
 8007e82:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8007e86:	464b      	mov	r3, r9
 8007e88:	f8cd 9020 	str.w	r9, [sp, #32]
 8007e8c:	e7a7      	b.n	8007dde <_dtoa_r+0x266>
 8007e8e:	3101      	adds	r1, #1
 8007e90:	6041      	str	r1, [r0, #4]
 8007e92:	0052      	lsls	r2, r2, #1
 8007e94:	e7a7      	b.n	8007de6 <_dtoa_r+0x26e>
 8007e96:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007e98:	9a03      	ldr	r2, [sp, #12]
 8007e9a:	601a      	str	r2, [r3, #0]
 8007e9c:	9b08      	ldr	r3, [sp, #32]
 8007e9e:	2b0e      	cmp	r3, #14
 8007ea0:	f200 80a8 	bhi.w	8007ff4 <_dtoa_r+0x47c>
 8007ea4:	2c00      	cmp	r4, #0
 8007ea6:	f000 80a5 	beq.w	8007ff4 <_dtoa_r+0x47c>
 8007eaa:	f1ba 0f00 	cmp.w	sl, #0
 8007eae:	dd34      	ble.n	8007f1a <_dtoa_r+0x3a2>
 8007eb0:	4a9a      	ldr	r2, [pc, #616]	; (800811c <_dtoa_r+0x5a4>)
 8007eb2:	f00a 030f 	and.w	r3, sl, #15
 8007eb6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007eba:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007ebe:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007ec2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007ec6:	ea4f 142a 	mov.w	r4, sl, asr #4
 8007eca:	d016      	beq.n	8007efa <_dtoa_r+0x382>
 8007ecc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007ed0:	4b93      	ldr	r3, [pc, #588]	; (8008120 <_dtoa_r+0x5a8>)
 8007ed2:	2703      	movs	r7, #3
 8007ed4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007ed8:	f7f8 fc28 	bl	800072c <__aeabi_ddiv>
 8007edc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ee0:	f004 040f 	and.w	r4, r4, #15
 8007ee4:	4e8e      	ldr	r6, [pc, #568]	; (8008120 <_dtoa_r+0x5a8>)
 8007ee6:	b954      	cbnz	r4, 8007efe <_dtoa_r+0x386>
 8007ee8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007eec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ef0:	f7f8 fc1c 	bl	800072c <__aeabi_ddiv>
 8007ef4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ef8:	e029      	b.n	8007f4e <_dtoa_r+0x3d6>
 8007efa:	2702      	movs	r7, #2
 8007efc:	e7f2      	b.n	8007ee4 <_dtoa_r+0x36c>
 8007efe:	07e1      	lsls	r1, r4, #31
 8007f00:	d508      	bpl.n	8007f14 <_dtoa_r+0x39c>
 8007f02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007f06:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007f0a:	f7f8 fae5 	bl	80004d8 <__aeabi_dmul>
 8007f0e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007f12:	3701      	adds	r7, #1
 8007f14:	1064      	asrs	r4, r4, #1
 8007f16:	3608      	adds	r6, #8
 8007f18:	e7e5      	b.n	8007ee6 <_dtoa_r+0x36e>
 8007f1a:	f000 80a5 	beq.w	8008068 <_dtoa_r+0x4f0>
 8007f1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007f22:	f1ca 0400 	rsb	r4, sl, #0
 8007f26:	4b7d      	ldr	r3, [pc, #500]	; (800811c <_dtoa_r+0x5a4>)
 8007f28:	f004 020f 	and.w	r2, r4, #15
 8007f2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f34:	f7f8 fad0 	bl	80004d8 <__aeabi_dmul>
 8007f38:	2702      	movs	r7, #2
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f40:	4e77      	ldr	r6, [pc, #476]	; (8008120 <_dtoa_r+0x5a8>)
 8007f42:	1124      	asrs	r4, r4, #4
 8007f44:	2c00      	cmp	r4, #0
 8007f46:	f040 8084 	bne.w	8008052 <_dtoa_r+0x4da>
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d1d2      	bne.n	8007ef4 <_dtoa_r+0x37c>
 8007f4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	f000 808b 	beq.w	800806c <_dtoa_r+0x4f4>
 8007f56:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007f5a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007f5e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007f62:	2200      	movs	r2, #0
 8007f64:	4b6f      	ldr	r3, [pc, #444]	; (8008124 <_dtoa_r+0x5ac>)
 8007f66:	f7f8 fd29 	bl	80009bc <__aeabi_dcmplt>
 8007f6a:	2800      	cmp	r0, #0
 8007f6c:	d07e      	beq.n	800806c <_dtoa_r+0x4f4>
 8007f6e:	9b08      	ldr	r3, [sp, #32]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d07b      	beq.n	800806c <_dtoa_r+0x4f4>
 8007f74:	f1b9 0f00 	cmp.w	r9, #0
 8007f78:	dd38      	ble.n	8007fec <_dtoa_r+0x474>
 8007f7a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007f7e:	2200      	movs	r2, #0
 8007f80:	4b69      	ldr	r3, [pc, #420]	; (8008128 <_dtoa_r+0x5b0>)
 8007f82:	f7f8 faa9 	bl	80004d8 <__aeabi_dmul>
 8007f86:	464c      	mov	r4, r9
 8007f88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007f8c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8007f90:	3701      	adds	r7, #1
 8007f92:	4638      	mov	r0, r7
 8007f94:	f7f8 fa36 	bl	8000404 <__aeabi_i2d>
 8007f98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f9c:	f7f8 fa9c 	bl	80004d8 <__aeabi_dmul>
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	4b62      	ldr	r3, [pc, #392]	; (800812c <_dtoa_r+0x5b4>)
 8007fa4:	f7f8 f8e2 	bl	800016c <__adddf3>
 8007fa8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007fac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007fb0:	9611      	str	r6, [sp, #68]	; 0x44
 8007fb2:	2c00      	cmp	r4, #0
 8007fb4:	d15d      	bne.n	8008072 <_dtoa_r+0x4fa>
 8007fb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fba:	2200      	movs	r2, #0
 8007fbc:	4b5c      	ldr	r3, [pc, #368]	; (8008130 <_dtoa_r+0x5b8>)
 8007fbe:	f7f8 f8d3 	bl	8000168 <__aeabi_dsub>
 8007fc2:	4602      	mov	r2, r0
 8007fc4:	460b      	mov	r3, r1
 8007fc6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007fca:	4633      	mov	r3, r6
 8007fcc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007fce:	f7f8 fd13 	bl	80009f8 <__aeabi_dcmpgt>
 8007fd2:	2800      	cmp	r0, #0
 8007fd4:	f040 829c 	bne.w	8008510 <_dtoa_r+0x998>
 8007fd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fdc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007fde:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007fe2:	f7f8 fceb 	bl	80009bc <__aeabi_dcmplt>
 8007fe6:	2800      	cmp	r0, #0
 8007fe8:	f040 8290 	bne.w	800850c <_dtoa_r+0x994>
 8007fec:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007ff0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007ff4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	f2c0 8152 	blt.w	80082a0 <_dtoa_r+0x728>
 8007ffc:	f1ba 0f0e 	cmp.w	sl, #14
 8008000:	f300 814e 	bgt.w	80082a0 <_dtoa_r+0x728>
 8008004:	4b45      	ldr	r3, [pc, #276]	; (800811c <_dtoa_r+0x5a4>)
 8008006:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800800a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800800e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008012:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008014:	2b00      	cmp	r3, #0
 8008016:	f280 80db 	bge.w	80081d0 <_dtoa_r+0x658>
 800801a:	9b08      	ldr	r3, [sp, #32]
 800801c:	2b00      	cmp	r3, #0
 800801e:	f300 80d7 	bgt.w	80081d0 <_dtoa_r+0x658>
 8008022:	f040 8272 	bne.w	800850a <_dtoa_r+0x992>
 8008026:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800802a:	2200      	movs	r2, #0
 800802c:	4b40      	ldr	r3, [pc, #256]	; (8008130 <_dtoa_r+0x5b8>)
 800802e:	f7f8 fa53 	bl	80004d8 <__aeabi_dmul>
 8008032:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008036:	f7f8 fcd5 	bl	80009e4 <__aeabi_dcmpge>
 800803a:	9c08      	ldr	r4, [sp, #32]
 800803c:	4626      	mov	r6, r4
 800803e:	2800      	cmp	r0, #0
 8008040:	f040 8248 	bne.w	80084d4 <_dtoa_r+0x95c>
 8008044:	2331      	movs	r3, #49	; 0x31
 8008046:	9f03      	ldr	r7, [sp, #12]
 8008048:	f10a 0a01 	add.w	sl, sl, #1
 800804c:	f807 3b01 	strb.w	r3, [r7], #1
 8008050:	e244      	b.n	80084dc <_dtoa_r+0x964>
 8008052:	07e2      	lsls	r2, r4, #31
 8008054:	d505      	bpl.n	8008062 <_dtoa_r+0x4ea>
 8008056:	e9d6 2300 	ldrd	r2, r3, [r6]
 800805a:	f7f8 fa3d 	bl	80004d8 <__aeabi_dmul>
 800805e:	2301      	movs	r3, #1
 8008060:	3701      	adds	r7, #1
 8008062:	1064      	asrs	r4, r4, #1
 8008064:	3608      	adds	r6, #8
 8008066:	e76d      	b.n	8007f44 <_dtoa_r+0x3cc>
 8008068:	2702      	movs	r7, #2
 800806a:	e770      	b.n	8007f4e <_dtoa_r+0x3d6>
 800806c:	46d0      	mov	r8, sl
 800806e:	9c08      	ldr	r4, [sp, #32]
 8008070:	e78f      	b.n	8007f92 <_dtoa_r+0x41a>
 8008072:	9903      	ldr	r1, [sp, #12]
 8008074:	4b29      	ldr	r3, [pc, #164]	; (800811c <_dtoa_r+0x5a4>)
 8008076:	4421      	add	r1, r4
 8008078:	9112      	str	r1, [sp, #72]	; 0x48
 800807a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800807c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008080:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008084:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008088:	2900      	cmp	r1, #0
 800808a:	d055      	beq.n	8008138 <_dtoa_r+0x5c0>
 800808c:	2000      	movs	r0, #0
 800808e:	4929      	ldr	r1, [pc, #164]	; (8008134 <_dtoa_r+0x5bc>)
 8008090:	f7f8 fb4c 	bl	800072c <__aeabi_ddiv>
 8008094:	463b      	mov	r3, r7
 8008096:	4632      	mov	r2, r6
 8008098:	f7f8 f866 	bl	8000168 <__aeabi_dsub>
 800809c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80080a0:	9f03      	ldr	r7, [sp, #12]
 80080a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080a6:	f7f8 fcc7 	bl	8000a38 <__aeabi_d2iz>
 80080aa:	4604      	mov	r4, r0
 80080ac:	f7f8 f9aa 	bl	8000404 <__aeabi_i2d>
 80080b0:	4602      	mov	r2, r0
 80080b2:	460b      	mov	r3, r1
 80080b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080b8:	f7f8 f856 	bl	8000168 <__aeabi_dsub>
 80080bc:	4602      	mov	r2, r0
 80080be:	460b      	mov	r3, r1
 80080c0:	3430      	adds	r4, #48	; 0x30
 80080c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80080c6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80080ca:	f807 4b01 	strb.w	r4, [r7], #1
 80080ce:	f7f8 fc75 	bl	80009bc <__aeabi_dcmplt>
 80080d2:	2800      	cmp	r0, #0
 80080d4:	d174      	bne.n	80081c0 <_dtoa_r+0x648>
 80080d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080da:	2000      	movs	r0, #0
 80080dc:	4911      	ldr	r1, [pc, #68]	; (8008124 <_dtoa_r+0x5ac>)
 80080de:	f7f8 f843 	bl	8000168 <__aeabi_dsub>
 80080e2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80080e6:	f7f8 fc69 	bl	80009bc <__aeabi_dcmplt>
 80080ea:	2800      	cmp	r0, #0
 80080ec:	f040 80b7 	bne.w	800825e <_dtoa_r+0x6e6>
 80080f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80080f2:	429f      	cmp	r7, r3
 80080f4:	f43f af7a 	beq.w	8007fec <_dtoa_r+0x474>
 80080f8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80080fc:	2200      	movs	r2, #0
 80080fe:	4b0a      	ldr	r3, [pc, #40]	; (8008128 <_dtoa_r+0x5b0>)
 8008100:	f7f8 f9ea 	bl	80004d8 <__aeabi_dmul>
 8008104:	2200      	movs	r2, #0
 8008106:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800810a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800810e:	4b06      	ldr	r3, [pc, #24]	; (8008128 <_dtoa_r+0x5b0>)
 8008110:	f7f8 f9e2 	bl	80004d8 <__aeabi_dmul>
 8008114:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008118:	e7c3      	b.n	80080a2 <_dtoa_r+0x52a>
 800811a:	bf00      	nop
 800811c:	0800b080 	.word	0x0800b080
 8008120:	0800b058 	.word	0x0800b058
 8008124:	3ff00000 	.word	0x3ff00000
 8008128:	40240000 	.word	0x40240000
 800812c:	401c0000 	.word	0x401c0000
 8008130:	40140000 	.word	0x40140000
 8008134:	3fe00000 	.word	0x3fe00000
 8008138:	4630      	mov	r0, r6
 800813a:	4639      	mov	r1, r7
 800813c:	f7f8 f9cc 	bl	80004d8 <__aeabi_dmul>
 8008140:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008142:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008146:	9c03      	ldr	r4, [sp, #12]
 8008148:	9314      	str	r3, [sp, #80]	; 0x50
 800814a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800814e:	f7f8 fc73 	bl	8000a38 <__aeabi_d2iz>
 8008152:	9015      	str	r0, [sp, #84]	; 0x54
 8008154:	f7f8 f956 	bl	8000404 <__aeabi_i2d>
 8008158:	4602      	mov	r2, r0
 800815a:	460b      	mov	r3, r1
 800815c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008160:	f7f8 f802 	bl	8000168 <__aeabi_dsub>
 8008164:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008166:	4606      	mov	r6, r0
 8008168:	3330      	adds	r3, #48	; 0x30
 800816a:	f804 3b01 	strb.w	r3, [r4], #1
 800816e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008170:	460f      	mov	r7, r1
 8008172:	429c      	cmp	r4, r3
 8008174:	f04f 0200 	mov.w	r2, #0
 8008178:	d124      	bne.n	80081c4 <_dtoa_r+0x64c>
 800817a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800817e:	4bb0      	ldr	r3, [pc, #704]	; (8008440 <_dtoa_r+0x8c8>)
 8008180:	f7f7 fff4 	bl	800016c <__adddf3>
 8008184:	4602      	mov	r2, r0
 8008186:	460b      	mov	r3, r1
 8008188:	4630      	mov	r0, r6
 800818a:	4639      	mov	r1, r7
 800818c:	f7f8 fc34 	bl	80009f8 <__aeabi_dcmpgt>
 8008190:	2800      	cmp	r0, #0
 8008192:	d163      	bne.n	800825c <_dtoa_r+0x6e4>
 8008194:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008198:	2000      	movs	r0, #0
 800819a:	49a9      	ldr	r1, [pc, #676]	; (8008440 <_dtoa_r+0x8c8>)
 800819c:	f7f7 ffe4 	bl	8000168 <__aeabi_dsub>
 80081a0:	4602      	mov	r2, r0
 80081a2:	460b      	mov	r3, r1
 80081a4:	4630      	mov	r0, r6
 80081a6:	4639      	mov	r1, r7
 80081a8:	f7f8 fc08 	bl	80009bc <__aeabi_dcmplt>
 80081ac:	2800      	cmp	r0, #0
 80081ae:	f43f af1d 	beq.w	8007fec <_dtoa_r+0x474>
 80081b2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80081b4:	1e7b      	subs	r3, r7, #1
 80081b6:	9314      	str	r3, [sp, #80]	; 0x50
 80081b8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80081bc:	2b30      	cmp	r3, #48	; 0x30
 80081be:	d0f8      	beq.n	80081b2 <_dtoa_r+0x63a>
 80081c0:	46c2      	mov	sl, r8
 80081c2:	e03b      	b.n	800823c <_dtoa_r+0x6c4>
 80081c4:	4b9f      	ldr	r3, [pc, #636]	; (8008444 <_dtoa_r+0x8cc>)
 80081c6:	f7f8 f987 	bl	80004d8 <__aeabi_dmul>
 80081ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081ce:	e7bc      	b.n	800814a <_dtoa_r+0x5d2>
 80081d0:	9f03      	ldr	r7, [sp, #12]
 80081d2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80081d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80081da:	4640      	mov	r0, r8
 80081dc:	4649      	mov	r1, r9
 80081de:	f7f8 faa5 	bl	800072c <__aeabi_ddiv>
 80081e2:	f7f8 fc29 	bl	8000a38 <__aeabi_d2iz>
 80081e6:	4604      	mov	r4, r0
 80081e8:	f7f8 f90c 	bl	8000404 <__aeabi_i2d>
 80081ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80081f0:	f7f8 f972 	bl	80004d8 <__aeabi_dmul>
 80081f4:	4602      	mov	r2, r0
 80081f6:	460b      	mov	r3, r1
 80081f8:	4640      	mov	r0, r8
 80081fa:	4649      	mov	r1, r9
 80081fc:	f7f7 ffb4 	bl	8000168 <__aeabi_dsub>
 8008200:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8008204:	f807 6b01 	strb.w	r6, [r7], #1
 8008208:	9e03      	ldr	r6, [sp, #12]
 800820a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800820e:	1bbe      	subs	r6, r7, r6
 8008210:	45b4      	cmp	ip, r6
 8008212:	4602      	mov	r2, r0
 8008214:	460b      	mov	r3, r1
 8008216:	d136      	bne.n	8008286 <_dtoa_r+0x70e>
 8008218:	f7f7 ffa8 	bl	800016c <__adddf3>
 800821c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008220:	4680      	mov	r8, r0
 8008222:	4689      	mov	r9, r1
 8008224:	f7f8 fbe8 	bl	80009f8 <__aeabi_dcmpgt>
 8008228:	bb58      	cbnz	r0, 8008282 <_dtoa_r+0x70a>
 800822a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800822e:	4640      	mov	r0, r8
 8008230:	4649      	mov	r1, r9
 8008232:	f7f8 fbb9 	bl	80009a8 <__aeabi_dcmpeq>
 8008236:	b108      	cbz	r0, 800823c <_dtoa_r+0x6c4>
 8008238:	07e1      	lsls	r1, r4, #31
 800823a:	d422      	bmi.n	8008282 <_dtoa_r+0x70a>
 800823c:	4628      	mov	r0, r5
 800823e:	4659      	mov	r1, fp
 8008240:	f000 ff54 	bl	80090ec <_Bfree>
 8008244:	2300      	movs	r3, #0
 8008246:	703b      	strb	r3, [r7, #0]
 8008248:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800824a:	f10a 0001 	add.w	r0, sl, #1
 800824e:	6018      	str	r0, [r3, #0]
 8008250:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008252:	2b00      	cmp	r3, #0
 8008254:	f43f acde 	beq.w	8007c14 <_dtoa_r+0x9c>
 8008258:	601f      	str	r7, [r3, #0]
 800825a:	e4db      	b.n	8007c14 <_dtoa_r+0x9c>
 800825c:	4627      	mov	r7, r4
 800825e:	463b      	mov	r3, r7
 8008260:	461f      	mov	r7, r3
 8008262:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008266:	2a39      	cmp	r2, #57	; 0x39
 8008268:	d107      	bne.n	800827a <_dtoa_r+0x702>
 800826a:	9a03      	ldr	r2, [sp, #12]
 800826c:	429a      	cmp	r2, r3
 800826e:	d1f7      	bne.n	8008260 <_dtoa_r+0x6e8>
 8008270:	2230      	movs	r2, #48	; 0x30
 8008272:	9903      	ldr	r1, [sp, #12]
 8008274:	f108 0801 	add.w	r8, r8, #1
 8008278:	700a      	strb	r2, [r1, #0]
 800827a:	781a      	ldrb	r2, [r3, #0]
 800827c:	3201      	adds	r2, #1
 800827e:	701a      	strb	r2, [r3, #0]
 8008280:	e79e      	b.n	80081c0 <_dtoa_r+0x648>
 8008282:	46d0      	mov	r8, sl
 8008284:	e7eb      	b.n	800825e <_dtoa_r+0x6e6>
 8008286:	2200      	movs	r2, #0
 8008288:	4b6e      	ldr	r3, [pc, #440]	; (8008444 <_dtoa_r+0x8cc>)
 800828a:	f7f8 f925 	bl	80004d8 <__aeabi_dmul>
 800828e:	2200      	movs	r2, #0
 8008290:	2300      	movs	r3, #0
 8008292:	4680      	mov	r8, r0
 8008294:	4689      	mov	r9, r1
 8008296:	f7f8 fb87 	bl	80009a8 <__aeabi_dcmpeq>
 800829a:	2800      	cmp	r0, #0
 800829c:	d09b      	beq.n	80081d6 <_dtoa_r+0x65e>
 800829e:	e7cd      	b.n	800823c <_dtoa_r+0x6c4>
 80082a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80082a2:	2a00      	cmp	r2, #0
 80082a4:	f000 80d0 	beq.w	8008448 <_dtoa_r+0x8d0>
 80082a8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80082aa:	2a01      	cmp	r2, #1
 80082ac:	f300 80ae 	bgt.w	800840c <_dtoa_r+0x894>
 80082b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80082b2:	2a00      	cmp	r2, #0
 80082b4:	f000 80a6 	beq.w	8008404 <_dtoa_r+0x88c>
 80082b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80082bc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80082be:	9f06      	ldr	r7, [sp, #24]
 80082c0:	9a06      	ldr	r2, [sp, #24]
 80082c2:	2101      	movs	r1, #1
 80082c4:	441a      	add	r2, r3
 80082c6:	9206      	str	r2, [sp, #24]
 80082c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082ca:	4628      	mov	r0, r5
 80082cc:	441a      	add	r2, r3
 80082ce:	9209      	str	r2, [sp, #36]	; 0x24
 80082d0:	f001 f80c 	bl	80092ec <__i2b>
 80082d4:	4606      	mov	r6, r0
 80082d6:	2f00      	cmp	r7, #0
 80082d8:	dd0c      	ble.n	80082f4 <_dtoa_r+0x77c>
 80082da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082dc:	2b00      	cmp	r3, #0
 80082de:	dd09      	ble.n	80082f4 <_dtoa_r+0x77c>
 80082e0:	42bb      	cmp	r3, r7
 80082e2:	bfa8      	it	ge
 80082e4:	463b      	movge	r3, r7
 80082e6:	9a06      	ldr	r2, [sp, #24]
 80082e8:	1aff      	subs	r7, r7, r3
 80082ea:	1ad2      	subs	r2, r2, r3
 80082ec:	9206      	str	r2, [sp, #24]
 80082ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80082f0:	1ad3      	subs	r3, r2, r3
 80082f2:	9309      	str	r3, [sp, #36]	; 0x24
 80082f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80082f6:	b1f3      	cbz	r3, 8008336 <_dtoa_r+0x7be>
 80082f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	f000 80a8 	beq.w	8008450 <_dtoa_r+0x8d8>
 8008300:	2c00      	cmp	r4, #0
 8008302:	dd10      	ble.n	8008326 <_dtoa_r+0x7ae>
 8008304:	4631      	mov	r1, r6
 8008306:	4622      	mov	r2, r4
 8008308:	4628      	mov	r0, r5
 800830a:	f001 f8ad 	bl	8009468 <__pow5mult>
 800830e:	465a      	mov	r2, fp
 8008310:	4601      	mov	r1, r0
 8008312:	4606      	mov	r6, r0
 8008314:	4628      	mov	r0, r5
 8008316:	f000 ffff 	bl	8009318 <__multiply>
 800831a:	4680      	mov	r8, r0
 800831c:	4659      	mov	r1, fp
 800831e:	4628      	mov	r0, r5
 8008320:	f000 fee4 	bl	80090ec <_Bfree>
 8008324:	46c3      	mov	fp, r8
 8008326:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008328:	1b1a      	subs	r2, r3, r4
 800832a:	d004      	beq.n	8008336 <_dtoa_r+0x7be>
 800832c:	4659      	mov	r1, fp
 800832e:	4628      	mov	r0, r5
 8008330:	f001 f89a 	bl	8009468 <__pow5mult>
 8008334:	4683      	mov	fp, r0
 8008336:	2101      	movs	r1, #1
 8008338:	4628      	mov	r0, r5
 800833a:	f000 ffd7 	bl	80092ec <__i2b>
 800833e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008340:	4604      	mov	r4, r0
 8008342:	2b00      	cmp	r3, #0
 8008344:	f340 8086 	ble.w	8008454 <_dtoa_r+0x8dc>
 8008348:	461a      	mov	r2, r3
 800834a:	4601      	mov	r1, r0
 800834c:	4628      	mov	r0, r5
 800834e:	f001 f88b 	bl	8009468 <__pow5mult>
 8008352:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008354:	4604      	mov	r4, r0
 8008356:	2b01      	cmp	r3, #1
 8008358:	dd7f      	ble.n	800845a <_dtoa_r+0x8e2>
 800835a:	f04f 0800 	mov.w	r8, #0
 800835e:	6923      	ldr	r3, [r4, #16]
 8008360:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008364:	6918      	ldr	r0, [r3, #16]
 8008366:	f000 ff73 	bl	8009250 <__hi0bits>
 800836a:	f1c0 0020 	rsb	r0, r0, #32
 800836e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008370:	4418      	add	r0, r3
 8008372:	f010 001f 	ands.w	r0, r0, #31
 8008376:	f000 8092 	beq.w	800849e <_dtoa_r+0x926>
 800837a:	f1c0 0320 	rsb	r3, r0, #32
 800837e:	2b04      	cmp	r3, #4
 8008380:	f340 808a 	ble.w	8008498 <_dtoa_r+0x920>
 8008384:	f1c0 001c 	rsb	r0, r0, #28
 8008388:	9b06      	ldr	r3, [sp, #24]
 800838a:	4407      	add	r7, r0
 800838c:	4403      	add	r3, r0
 800838e:	9306      	str	r3, [sp, #24]
 8008390:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008392:	4403      	add	r3, r0
 8008394:	9309      	str	r3, [sp, #36]	; 0x24
 8008396:	9b06      	ldr	r3, [sp, #24]
 8008398:	2b00      	cmp	r3, #0
 800839a:	dd05      	ble.n	80083a8 <_dtoa_r+0x830>
 800839c:	4659      	mov	r1, fp
 800839e:	461a      	mov	r2, r3
 80083a0:	4628      	mov	r0, r5
 80083a2:	f001 f8bb 	bl	800951c <__lshift>
 80083a6:	4683      	mov	fp, r0
 80083a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	dd05      	ble.n	80083ba <_dtoa_r+0x842>
 80083ae:	4621      	mov	r1, r4
 80083b0:	461a      	mov	r2, r3
 80083b2:	4628      	mov	r0, r5
 80083b4:	f001 f8b2 	bl	800951c <__lshift>
 80083b8:	4604      	mov	r4, r0
 80083ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d070      	beq.n	80084a2 <_dtoa_r+0x92a>
 80083c0:	4621      	mov	r1, r4
 80083c2:	4658      	mov	r0, fp
 80083c4:	f001 f91a 	bl	80095fc <__mcmp>
 80083c8:	2800      	cmp	r0, #0
 80083ca:	da6a      	bge.n	80084a2 <_dtoa_r+0x92a>
 80083cc:	2300      	movs	r3, #0
 80083ce:	4659      	mov	r1, fp
 80083d0:	220a      	movs	r2, #10
 80083d2:	4628      	mov	r0, r5
 80083d4:	f000 feac 	bl	8009130 <__multadd>
 80083d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083da:	4683      	mov	fp, r0
 80083dc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 8194 	beq.w	800870e <_dtoa_r+0xb96>
 80083e6:	4631      	mov	r1, r6
 80083e8:	2300      	movs	r3, #0
 80083ea:	220a      	movs	r2, #10
 80083ec:	4628      	mov	r0, r5
 80083ee:	f000 fe9f 	bl	8009130 <__multadd>
 80083f2:	f1b9 0f00 	cmp.w	r9, #0
 80083f6:	4606      	mov	r6, r0
 80083f8:	f300 8093 	bgt.w	8008522 <_dtoa_r+0x9aa>
 80083fc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80083fe:	2b02      	cmp	r3, #2
 8008400:	dc57      	bgt.n	80084b2 <_dtoa_r+0x93a>
 8008402:	e08e      	b.n	8008522 <_dtoa_r+0x9aa>
 8008404:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008406:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800840a:	e757      	b.n	80082bc <_dtoa_r+0x744>
 800840c:	9b08      	ldr	r3, [sp, #32]
 800840e:	1e5c      	subs	r4, r3, #1
 8008410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008412:	42a3      	cmp	r3, r4
 8008414:	bfb7      	itett	lt
 8008416:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008418:	1b1c      	subge	r4, r3, r4
 800841a:	1ae2      	sublt	r2, r4, r3
 800841c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800841e:	bfbe      	ittt	lt
 8008420:	940a      	strlt	r4, [sp, #40]	; 0x28
 8008422:	189b      	addlt	r3, r3, r2
 8008424:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008426:	9b08      	ldr	r3, [sp, #32]
 8008428:	bfb8      	it	lt
 800842a:	2400      	movlt	r4, #0
 800842c:	2b00      	cmp	r3, #0
 800842e:	bfbb      	ittet	lt
 8008430:	9b06      	ldrlt	r3, [sp, #24]
 8008432:	9a08      	ldrlt	r2, [sp, #32]
 8008434:	9f06      	ldrge	r7, [sp, #24]
 8008436:	1a9f      	sublt	r7, r3, r2
 8008438:	bfac      	ite	ge
 800843a:	9b08      	ldrge	r3, [sp, #32]
 800843c:	2300      	movlt	r3, #0
 800843e:	e73f      	b.n	80082c0 <_dtoa_r+0x748>
 8008440:	3fe00000 	.word	0x3fe00000
 8008444:	40240000 	.word	0x40240000
 8008448:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800844a:	9f06      	ldr	r7, [sp, #24]
 800844c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800844e:	e742      	b.n	80082d6 <_dtoa_r+0x75e>
 8008450:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008452:	e76b      	b.n	800832c <_dtoa_r+0x7b4>
 8008454:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008456:	2b01      	cmp	r3, #1
 8008458:	dc19      	bgt.n	800848e <_dtoa_r+0x916>
 800845a:	9b04      	ldr	r3, [sp, #16]
 800845c:	b9bb      	cbnz	r3, 800848e <_dtoa_r+0x916>
 800845e:	9b05      	ldr	r3, [sp, #20]
 8008460:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008464:	b99b      	cbnz	r3, 800848e <_dtoa_r+0x916>
 8008466:	9b05      	ldr	r3, [sp, #20]
 8008468:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800846c:	0d1b      	lsrs	r3, r3, #20
 800846e:	051b      	lsls	r3, r3, #20
 8008470:	b183      	cbz	r3, 8008494 <_dtoa_r+0x91c>
 8008472:	f04f 0801 	mov.w	r8, #1
 8008476:	9b06      	ldr	r3, [sp, #24]
 8008478:	3301      	adds	r3, #1
 800847a:	9306      	str	r3, [sp, #24]
 800847c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800847e:	3301      	adds	r3, #1
 8008480:	9309      	str	r3, [sp, #36]	; 0x24
 8008482:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008484:	2b00      	cmp	r3, #0
 8008486:	f47f af6a 	bne.w	800835e <_dtoa_r+0x7e6>
 800848a:	2001      	movs	r0, #1
 800848c:	e76f      	b.n	800836e <_dtoa_r+0x7f6>
 800848e:	f04f 0800 	mov.w	r8, #0
 8008492:	e7f6      	b.n	8008482 <_dtoa_r+0x90a>
 8008494:	4698      	mov	r8, r3
 8008496:	e7f4      	b.n	8008482 <_dtoa_r+0x90a>
 8008498:	f43f af7d 	beq.w	8008396 <_dtoa_r+0x81e>
 800849c:	4618      	mov	r0, r3
 800849e:	301c      	adds	r0, #28
 80084a0:	e772      	b.n	8008388 <_dtoa_r+0x810>
 80084a2:	9b08      	ldr	r3, [sp, #32]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	dc36      	bgt.n	8008516 <_dtoa_r+0x99e>
 80084a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084aa:	2b02      	cmp	r3, #2
 80084ac:	dd33      	ble.n	8008516 <_dtoa_r+0x99e>
 80084ae:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80084b2:	f1b9 0f00 	cmp.w	r9, #0
 80084b6:	d10d      	bne.n	80084d4 <_dtoa_r+0x95c>
 80084b8:	4621      	mov	r1, r4
 80084ba:	464b      	mov	r3, r9
 80084bc:	2205      	movs	r2, #5
 80084be:	4628      	mov	r0, r5
 80084c0:	f000 fe36 	bl	8009130 <__multadd>
 80084c4:	4601      	mov	r1, r0
 80084c6:	4604      	mov	r4, r0
 80084c8:	4658      	mov	r0, fp
 80084ca:	f001 f897 	bl	80095fc <__mcmp>
 80084ce:	2800      	cmp	r0, #0
 80084d0:	f73f adb8 	bgt.w	8008044 <_dtoa_r+0x4cc>
 80084d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80084d6:	9f03      	ldr	r7, [sp, #12]
 80084d8:	ea6f 0a03 	mvn.w	sl, r3
 80084dc:	f04f 0800 	mov.w	r8, #0
 80084e0:	4621      	mov	r1, r4
 80084e2:	4628      	mov	r0, r5
 80084e4:	f000 fe02 	bl	80090ec <_Bfree>
 80084e8:	2e00      	cmp	r6, #0
 80084ea:	f43f aea7 	beq.w	800823c <_dtoa_r+0x6c4>
 80084ee:	f1b8 0f00 	cmp.w	r8, #0
 80084f2:	d005      	beq.n	8008500 <_dtoa_r+0x988>
 80084f4:	45b0      	cmp	r8, r6
 80084f6:	d003      	beq.n	8008500 <_dtoa_r+0x988>
 80084f8:	4641      	mov	r1, r8
 80084fa:	4628      	mov	r0, r5
 80084fc:	f000 fdf6 	bl	80090ec <_Bfree>
 8008500:	4631      	mov	r1, r6
 8008502:	4628      	mov	r0, r5
 8008504:	f000 fdf2 	bl	80090ec <_Bfree>
 8008508:	e698      	b.n	800823c <_dtoa_r+0x6c4>
 800850a:	2400      	movs	r4, #0
 800850c:	4626      	mov	r6, r4
 800850e:	e7e1      	b.n	80084d4 <_dtoa_r+0x95c>
 8008510:	46c2      	mov	sl, r8
 8008512:	4626      	mov	r6, r4
 8008514:	e596      	b.n	8008044 <_dtoa_r+0x4cc>
 8008516:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008518:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800851c:	2b00      	cmp	r3, #0
 800851e:	f000 80fd 	beq.w	800871c <_dtoa_r+0xba4>
 8008522:	2f00      	cmp	r7, #0
 8008524:	dd05      	ble.n	8008532 <_dtoa_r+0x9ba>
 8008526:	4631      	mov	r1, r6
 8008528:	463a      	mov	r2, r7
 800852a:	4628      	mov	r0, r5
 800852c:	f000 fff6 	bl	800951c <__lshift>
 8008530:	4606      	mov	r6, r0
 8008532:	f1b8 0f00 	cmp.w	r8, #0
 8008536:	d05c      	beq.n	80085f2 <_dtoa_r+0xa7a>
 8008538:	4628      	mov	r0, r5
 800853a:	6871      	ldr	r1, [r6, #4]
 800853c:	f000 fd96 	bl	800906c <_Balloc>
 8008540:	4607      	mov	r7, r0
 8008542:	b928      	cbnz	r0, 8008550 <_dtoa_r+0x9d8>
 8008544:	4602      	mov	r2, r0
 8008546:	f240 21ea 	movw	r1, #746	; 0x2ea
 800854a:	4b7f      	ldr	r3, [pc, #508]	; (8008748 <_dtoa_r+0xbd0>)
 800854c:	f7ff bb28 	b.w	8007ba0 <_dtoa_r+0x28>
 8008550:	6932      	ldr	r2, [r6, #16]
 8008552:	f106 010c 	add.w	r1, r6, #12
 8008556:	3202      	adds	r2, #2
 8008558:	0092      	lsls	r2, r2, #2
 800855a:	300c      	adds	r0, #12
 800855c:	f7fd fd32 	bl	8005fc4 <memcpy>
 8008560:	2201      	movs	r2, #1
 8008562:	4639      	mov	r1, r7
 8008564:	4628      	mov	r0, r5
 8008566:	f000 ffd9 	bl	800951c <__lshift>
 800856a:	46b0      	mov	r8, r6
 800856c:	4606      	mov	r6, r0
 800856e:	9b03      	ldr	r3, [sp, #12]
 8008570:	3301      	adds	r3, #1
 8008572:	9308      	str	r3, [sp, #32]
 8008574:	9b03      	ldr	r3, [sp, #12]
 8008576:	444b      	add	r3, r9
 8008578:	930a      	str	r3, [sp, #40]	; 0x28
 800857a:	9b04      	ldr	r3, [sp, #16]
 800857c:	f003 0301 	and.w	r3, r3, #1
 8008580:	9309      	str	r3, [sp, #36]	; 0x24
 8008582:	9b08      	ldr	r3, [sp, #32]
 8008584:	4621      	mov	r1, r4
 8008586:	3b01      	subs	r3, #1
 8008588:	4658      	mov	r0, fp
 800858a:	9304      	str	r3, [sp, #16]
 800858c:	f7ff fa68 	bl	8007a60 <quorem>
 8008590:	4603      	mov	r3, r0
 8008592:	4641      	mov	r1, r8
 8008594:	3330      	adds	r3, #48	; 0x30
 8008596:	9006      	str	r0, [sp, #24]
 8008598:	4658      	mov	r0, fp
 800859a:	930b      	str	r3, [sp, #44]	; 0x2c
 800859c:	f001 f82e 	bl	80095fc <__mcmp>
 80085a0:	4632      	mov	r2, r6
 80085a2:	4681      	mov	r9, r0
 80085a4:	4621      	mov	r1, r4
 80085a6:	4628      	mov	r0, r5
 80085a8:	f001 f844 	bl	8009634 <__mdiff>
 80085ac:	68c2      	ldr	r2, [r0, #12]
 80085ae:	4607      	mov	r7, r0
 80085b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085b2:	bb02      	cbnz	r2, 80085f6 <_dtoa_r+0xa7e>
 80085b4:	4601      	mov	r1, r0
 80085b6:	4658      	mov	r0, fp
 80085b8:	f001 f820 	bl	80095fc <__mcmp>
 80085bc:	4602      	mov	r2, r0
 80085be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085c0:	4639      	mov	r1, r7
 80085c2:	4628      	mov	r0, r5
 80085c4:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80085c8:	f000 fd90 	bl	80090ec <_Bfree>
 80085cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80085ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80085d0:	9f08      	ldr	r7, [sp, #32]
 80085d2:	ea43 0102 	orr.w	r1, r3, r2
 80085d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085d8:	430b      	orrs	r3, r1
 80085da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085dc:	d10d      	bne.n	80085fa <_dtoa_r+0xa82>
 80085de:	2b39      	cmp	r3, #57	; 0x39
 80085e0:	d029      	beq.n	8008636 <_dtoa_r+0xabe>
 80085e2:	f1b9 0f00 	cmp.w	r9, #0
 80085e6:	dd01      	ble.n	80085ec <_dtoa_r+0xa74>
 80085e8:	9b06      	ldr	r3, [sp, #24]
 80085ea:	3331      	adds	r3, #49	; 0x31
 80085ec:	9a04      	ldr	r2, [sp, #16]
 80085ee:	7013      	strb	r3, [r2, #0]
 80085f0:	e776      	b.n	80084e0 <_dtoa_r+0x968>
 80085f2:	4630      	mov	r0, r6
 80085f4:	e7b9      	b.n	800856a <_dtoa_r+0x9f2>
 80085f6:	2201      	movs	r2, #1
 80085f8:	e7e2      	b.n	80085c0 <_dtoa_r+0xa48>
 80085fa:	f1b9 0f00 	cmp.w	r9, #0
 80085fe:	db06      	blt.n	800860e <_dtoa_r+0xa96>
 8008600:	9922      	ldr	r1, [sp, #136]	; 0x88
 8008602:	ea41 0909 	orr.w	r9, r1, r9
 8008606:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008608:	ea59 0101 	orrs.w	r1, r9, r1
 800860c:	d120      	bne.n	8008650 <_dtoa_r+0xad8>
 800860e:	2a00      	cmp	r2, #0
 8008610:	ddec      	ble.n	80085ec <_dtoa_r+0xa74>
 8008612:	4659      	mov	r1, fp
 8008614:	2201      	movs	r2, #1
 8008616:	4628      	mov	r0, r5
 8008618:	9308      	str	r3, [sp, #32]
 800861a:	f000 ff7f 	bl	800951c <__lshift>
 800861e:	4621      	mov	r1, r4
 8008620:	4683      	mov	fp, r0
 8008622:	f000 ffeb 	bl	80095fc <__mcmp>
 8008626:	2800      	cmp	r0, #0
 8008628:	9b08      	ldr	r3, [sp, #32]
 800862a:	dc02      	bgt.n	8008632 <_dtoa_r+0xaba>
 800862c:	d1de      	bne.n	80085ec <_dtoa_r+0xa74>
 800862e:	07da      	lsls	r2, r3, #31
 8008630:	d5dc      	bpl.n	80085ec <_dtoa_r+0xa74>
 8008632:	2b39      	cmp	r3, #57	; 0x39
 8008634:	d1d8      	bne.n	80085e8 <_dtoa_r+0xa70>
 8008636:	2339      	movs	r3, #57	; 0x39
 8008638:	9a04      	ldr	r2, [sp, #16]
 800863a:	7013      	strb	r3, [r2, #0]
 800863c:	463b      	mov	r3, r7
 800863e:	461f      	mov	r7, r3
 8008640:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008644:	3b01      	subs	r3, #1
 8008646:	2a39      	cmp	r2, #57	; 0x39
 8008648:	d050      	beq.n	80086ec <_dtoa_r+0xb74>
 800864a:	3201      	adds	r2, #1
 800864c:	701a      	strb	r2, [r3, #0]
 800864e:	e747      	b.n	80084e0 <_dtoa_r+0x968>
 8008650:	2a00      	cmp	r2, #0
 8008652:	dd03      	ble.n	800865c <_dtoa_r+0xae4>
 8008654:	2b39      	cmp	r3, #57	; 0x39
 8008656:	d0ee      	beq.n	8008636 <_dtoa_r+0xabe>
 8008658:	3301      	adds	r3, #1
 800865a:	e7c7      	b.n	80085ec <_dtoa_r+0xa74>
 800865c:	9a08      	ldr	r2, [sp, #32]
 800865e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008660:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008664:	428a      	cmp	r2, r1
 8008666:	d02a      	beq.n	80086be <_dtoa_r+0xb46>
 8008668:	4659      	mov	r1, fp
 800866a:	2300      	movs	r3, #0
 800866c:	220a      	movs	r2, #10
 800866e:	4628      	mov	r0, r5
 8008670:	f000 fd5e 	bl	8009130 <__multadd>
 8008674:	45b0      	cmp	r8, r6
 8008676:	4683      	mov	fp, r0
 8008678:	f04f 0300 	mov.w	r3, #0
 800867c:	f04f 020a 	mov.w	r2, #10
 8008680:	4641      	mov	r1, r8
 8008682:	4628      	mov	r0, r5
 8008684:	d107      	bne.n	8008696 <_dtoa_r+0xb1e>
 8008686:	f000 fd53 	bl	8009130 <__multadd>
 800868a:	4680      	mov	r8, r0
 800868c:	4606      	mov	r6, r0
 800868e:	9b08      	ldr	r3, [sp, #32]
 8008690:	3301      	adds	r3, #1
 8008692:	9308      	str	r3, [sp, #32]
 8008694:	e775      	b.n	8008582 <_dtoa_r+0xa0a>
 8008696:	f000 fd4b 	bl	8009130 <__multadd>
 800869a:	4631      	mov	r1, r6
 800869c:	4680      	mov	r8, r0
 800869e:	2300      	movs	r3, #0
 80086a0:	220a      	movs	r2, #10
 80086a2:	4628      	mov	r0, r5
 80086a4:	f000 fd44 	bl	8009130 <__multadd>
 80086a8:	4606      	mov	r6, r0
 80086aa:	e7f0      	b.n	800868e <_dtoa_r+0xb16>
 80086ac:	f1b9 0f00 	cmp.w	r9, #0
 80086b0:	bfcc      	ite	gt
 80086b2:	464f      	movgt	r7, r9
 80086b4:	2701      	movle	r7, #1
 80086b6:	f04f 0800 	mov.w	r8, #0
 80086ba:	9a03      	ldr	r2, [sp, #12]
 80086bc:	4417      	add	r7, r2
 80086be:	4659      	mov	r1, fp
 80086c0:	2201      	movs	r2, #1
 80086c2:	4628      	mov	r0, r5
 80086c4:	9308      	str	r3, [sp, #32]
 80086c6:	f000 ff29 	bl	800951c <__lshift>
 80086ca:	4621      	mov	r1, r4
 80086cc:	4683      	mov	fp, r0
 80086ce:	f000 ff95 	bl	80095fc <__mcmp>
 80086d2:	2800      	cmp	r0, #0
 80086d4:	dcb2      	bgt.n	800863c <_dtoa_r+0xac4>
 80086d6:	d102      	bne.n	80086de <_dtoa_r+0xb66>
 80086d8:	9b08      	ldr	r3, [sp, #32]
 80086da:	07db      	lsls	r3, r3, #31
 80086dc:	d4ae      	bmi.n	800863c <_dtoa_r+0xac4>
 80086de:	463b      	mov	r3, r7
 80086e0:	461f      	mov	r7, r3
 80086e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80086e6:	2a30      	cmp	r2, #48	; 0x30
 80086e8:	d0fa      	beq.n	80086e0 <_dtoa_r+0xb68>
 80086ea:	e6f9      	b.n	80084e0 <_dtoa_r+0x968>
 80086ec:	9a03      	ldr	r2, [sp, #12]
 80086ee:	429a      	cmp	r2, r3
 80086f0:	d1a5      	bne.n	800863e <_dtoa_r+0xac6>
 80086f2:	2331      	movs	r3, #49	; 0x31
 80086f4:	f10a 0a01 	add.w	sl, sl, #1
 80086f8:	e779      	b.n	80085ee <_dtoa_r+0xa76>
 80086fa:	4b14      	ldr	r3, [pc, #80]	; (800874c <_dtoa_r+0xbd4>)
 80086fc:	f7ff baa8 	b.w	8007c50 <_dtoa_r+0xd8>
 8008700:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008702:	2b00      	cmp	r3, #0
 8008704:	f47f aa81 	bne.w	8007c0a <_dtoa_r+0x92>
 8008708:	4b11      	ldr	r3, [pc, #68]	; (8008750 <_dtoa_r+0xbd8>)
 800870a:	f7ff baa1 	b.w	8007c50 <_dtoa_r+0xd8>
 800870e:	f1b9 0f00 	cmp.w	r9, #0
 8008712:	dc03      	bgt.n	800871c <_dtoa_r+0xba4>
 8008714:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008716:	2b02      	cmp	r3, #2
 8008718:	f73f aecb 	bgt.w	80084b2 <_dtoa_r+0x93a>
 800871c:	9f03      	ldr	r7, [sp, #12]
 800871e:	4621      	mov	r1, r4
 8008720:	4658      	mov	r0, fp
 8008722:	f7ff f99d 	bl	8007a60 <quorem>
 8008726:	9a03      	ldr	r2, [sp, #12]
 8008728:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800872c:	f807 3b01 	strb.w	r3, [r7], #1
 8008730:	1aba      	subs	r2, r7, r2
 8008732:	4591      	cmp	r9, r2
 8008734:	ddba      	ble.n	80086ac <_dtoa_r+0xb34>
 8008736:	4659      	mov	r1, fp
 8008738:	2300      	movs	r3, #0
 800873a:	220a      	movs	r2, #10
 800873c:	4628      	mov	r0, r5
 800873e:	f000 fcf7 	bl	8009130 <__multadd>
 8008742:	4683      	mov	fp, r0
 8008744:	e7eb      	b.n	800871e <_dtoa_r+0xba6>
 8008746:	bf00      	nop
 8008748:	0800af08 	.word	0x0800af08
 800874c:	0800ad08 	.word	0x0800ad08
 8008750:	0800ae89 	.word	0x0800ae89

08008754 <std>:
 8008754:	2300      	movs	r3, #0
 8008756:	b510      	push	{r4, lr}
 8008758:	4604      	mov	r4, r0
 800875a:	e9c0 3300 	strd	r3, r3, [r0]
 800875e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008762:	6083      	str	r3, [r0, #8]
 8008764:	8181      	strh	r1, [r0, #12]
 8008766:	6643      	str	r3, [r0, #100]	; 0x64
 8008768:	81c2      	strh	r2, [r0, #14]
 800876a:	6183      	str	r3, [r0, #24]
 800876c:	4619      	mov	r1, r3
 800876e:	2208      	movs	r2, #8
 8008770:	305c      	adds	r0, #92	; 0x5c
 8008772:	f7fd fc35 	bl	8005fe0 <memset>
 8008776:	4b05      	ldr	r3, [pc, #20]	; (800878c <std+0x38>)
 8008778:	6224      	str	r4, [r4, #32]
 800877a:	6263      	str	r3, [r4, #36]	; 0x24
 800877c:	4b04      	ldr	r3, [pc, #16]	; (8008790 <std+0x3c>)
 800877e:	62a3      	str	r3, [r4, #40]	; 0x28
 8008780:	4b04      	ldr	r3, [pc, #16]	; (8008794 <std+0x40>)
 8008782:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008784:	4b04      	ldr	r3, [pc, #16]	; (8008798 <std+0x44>)
 8008786:	6323      	str	r3, [r4, #48]	; 0x30
 8008788:	bd10      	pop	{r4, pc}
 800878a:	bf00      	nop
 800878c:	0800a151 	.word	0x0800a151
 8008790:	0800a173 	.word	0x0800a173
 8008794:	0800a1ab 	.word	0x0800a1ab
 8008798:	0800a1cf 	.word	0x0800a1cf

0800879c <_cleanup_r>:
 800879c:	4901      	ldr	r1, [pc, #4]	; (80087a4 <_cleanup_r+0x8>)
 800879e:	f000 b8af 	b.w	8008900 <_fwalk_reent>
 80087a2:	bf00      	nop
 80087a4:	0800a521 	.word	0x0800a521

080087a8 <__sfmoreglue>:
 80087a8:	2268      	movs	r2, #104	; 0x68
 80087aa:	b570      	push	{r4, r5, r6, lr}
 80087ac:	1e4d      	subs	r5, r1, #1
 80087ae:	4355      	muls	r5, r2
 80087b0:	460e      	mov	r6, r1
 80087b2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80087b6:	f001 f98d 	bl	8009ad4 <_malloc_r>
 80087ba:	4604      	mov	r4, r0
 80087bc:	b140      	cbz	r0, 80087d0 <__sfmoreglue+0x28>
 80087be:	2100      	movs	r1, #0
 80087c0:	e9c0 1600 	strd	r1, r6, [r0]
 80087c4:	300c      	adds	r0, #12
 80087c6:	60a0      	str	r0, [r4, #8]
 80087c8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80087cc:	f7fd fc08 	bl	8005fe0 <memset>
 80087d0:	4620      	mov	r0, r4
 80087d2:	bd70      	pop	{r4, r5, r6, pc}

080087d4 <__sfp_lock_acquire>:
 80087d4:	4801      	ldr	r0, [pc, #4]	; (80087dc <__sfp_lock_acquire+0x8>)
 80087d6:	f000 bc1e 	b.w	8009016 <__retarget_lock_acquire_recursive>
 80087da:	bf00      	nop
 80087dc:	200004e1 	.word	0x200004e1

080087e0 <__sfp_lock_release>:
 80087e0:	4801      	ldr	r0, [pc, #4]	; (80087e8 <__sfp_lock_release+0x8>)
 80087e2:	f000 bc19 	b.w	8009018 <__retarget_lock_release_recursive>
 80087e6:	bf00      	nop
 80087e8:	200004e1 	.word	0x200004e1

080087ec <__sinit_lock_acquire>:
 80087ec:	4801      	ldr	r0, [pc, #4]	; (80087f4 <__sinit_lock_acquire+0x8>)
 80087ee:	f000 bc12 	b.w	8009016 <__retarget_lock_acquire_recursive>
 80087f2:	bf00      	nop
 80087f4:	200004e2 	.word	0x200004e2

080087f8 <__sinit_lock_release>:
 80087f8:	4801      	ldr	r0, [pc, #4]	; (8008800 <__sinit_lock_release+0x8>)
 80087fa:	f000 bc0d 	b.w	8009018 <__retarget_lock_release_recursive>
 80087fe:	bf00      	nop
 8008800:	200004e2 	.word	0x200004e2

08008804 <__sinit>:
 8008804:	b510      	push	{r4, lr}
 8008806:	4604      	mov	r4, r0
 8008808:	f7ff fff0 	bl	80087ec <__sinit_lock_acquire>
 800880c:	69a3      	ldr	r3, [r4, #24]
 800880e:	b11b      	cbz	r3, 8008818 <__sinit+0x14>
 8008810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008814:	f7ff bff0 	b.w	80087f8 <__sinit_lock_release>
 8008818:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800881c:	6523      	str	r3, [r4, #80]	; 0x50
 800881e:	4b13      	ldr	r3, [pc, #76]	; (800886c <__sinit+0x68>)
 8008820:	4a13      	ldr	r2, [pc, #76]	; (8008870 <__sinit+0x6c>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	62a2      	str	r2, [r4, #40]	; 0x28
 8008826:	42a3      	cmp	r3, r4
 8008828:	bf08      	it	eq
 800882a:	2301      	moveq	r3, #1
 800882c:	4620      	mov	r0, r4
 800882e:	bf08      	it	eq
 8008830:	61a3      	streq	r3, [r4, #24]
 8008832:	f000 f81f 	bl	8008874 <__sfp>
 8008836:	6060      	str	r0, [r4, #4]
 8008838:	4620      	mov	r0, r4
 800883a:	f000 f81b 	bl	8008874 <__sfp>
 800883e:	60a0      	str	r0, [r4, #8]
 8008840:	4620      	mov	r0, r4
 8008842:	f000 f817 	bl	8008874 <__sfp>
 8008846:	2200      	movs	r2, #0
 8008848:	2104      	movs	r1, #4
 800884a:	60e0      	str	r0, [r4, #12]
 800884c:	6860      	ldr	r0, [r4, #4]
 800884e:	f7ff ff81 	bl	8008754 <std>
 8008852:	2201      	movs	r2, #1
 8008854:	2109      	movs	r1, #9
 8008856:	68a0      	ldr	r0, [r4, #8]
 8008858:	f7ff ff7c 	bl	8008754 <std>
 800885c:	2202      	movs	r2, #2
 800885e:	2112      	movs	r1, #18
 8008860:	68e0      	ldr	r0, [r4, #12]
 8008862:	f7ff ff77 	bl	8008754 <std>
 8008866:	2301      	movs	r3, #1
 8008868:	61a3      	str	r3, [r4, #24]
 800886a:	e7d1      	b.n	8008810 <__sinit+0xc>
 800886c:	0800acf4 	.word	0x0800acf4
 8008870:	0800879d 	.word	0x0800879d

08008874 <__sfp>:
 8008874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008876:	4607      	mov	r7, r0
 8008878:	f7ff ffac 	bl	80087d4 <__sfp_lock_acquire>
 800887c:	4b1e      	ldr	r3, [pc, #120]	; (80088f8 <__sfp+0x84>)
 800887e:	681e      	ldr	r6, [r3, #0]
 8008880:	69b3      	ldr	r3, [r6, #24]
 8008882:	b913      	cbnz	r3, 800888a <__sfp+0x16>
 8008884:	4630      	mov	r0, r6
 8008886:	f7ff ffbd 	bl	8008804 <__sinit>
 800888a:	3648      	adds	r6, #72	; 0x48
 800888c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008890:	3b01      	subs	r3, #1
 8008892:	d503      	bpl.n	800889c <__sfp+0x28>
 8008894:	6833      	ldr	r3, [r6, #0]
 8008896:	b30b      	cbz	r3, 80088dc <__sfp+0x68>
 8008898:	6836      	ldr	r6, [r6, #0]
 800889a:	e7f7      	b.n	800888c <__sfp+0x18>
 800889c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80088a0:	b9d5      	cbnz	r5, 80088d8 <__sfp+0x64>
 80088a2:	4b16      	ldr	r3, [pc, #88]	; (80088fc <__sfp+0x88>)
 80088a4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80088a8:	60e3      	str	r3, [r4, #12]
 80088aa:	6665      	str	r5, [r4, #100]	; 0x64
 80088ac:	f000 fbb2 	bl	8009014 <__retarget_lock_init_recursive>
 80088b0:	f7ff ff96 	bl	80087e0 <__sfp_lock_release>
 80088b4:	2208      	movs	r2, #8
 80088b6:	4629      	mov	r1, r5
 80088b8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80088bc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80088c0:	6025      	str	r5, [r4, #0]
 80088c2:	61a5      	str	r5, [r4, #24]
 80088c4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80088c8:	f7fd fb8a 	bl	8005fe0 <memset>
 80088cc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80088d0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80088d4:	4620      	mov	r0, r4
 80088d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088d8:	3468      	adds	r4, #104	; 0x68
 80088da:	e7d9      	b.n	8008890 <__sfp+0x1c>
 80088dc:	2104      	movs	r1, #4
 80088de:	4638      	mov	r0, r7
 80088e0:	f7ff ff62 	bl	80087a8 <__sfmoreglue>
 80088e4:	4604      	mov	r4, r0
 80088e6:	6030      	str	r0, [r6, #0]
 80088e8:	2800      	cmp	r0, #0
 80088ea:	d1d5      	bne.n	8008898 <__sfp+0x24>
 80088ec:	f7ff ff78 	bl	80087e0 <__sfp_lock_release>
 80088f0:	230c      	movs	r3, #12
 80088f2:	603b      	str	r3, [r7, #0]
 80088f4:	e7ee      	b.n	80088d4 <__sfp+0x60>
 80088f6:	bf00      	nop
 80088f8:	0800acf4 	.word	0x0800acf4
 80088fc:	ffff0001 	.word	0xffff0001

08008900 <_fwalk_reent>:
 8008900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008904:	4606      	mov	r6, r0
 8008906:	4688      	mov	r8, r1
 8008908:	2700      	movs	r7, #0
 800890a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800890e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008912:	f1b9 0901 	subs.w	r9, r9, #1
 8008916:	d505      	bpl.n	8008924 <_fwalk_reent+0x24>
 8008918:	6824      	ldr	r4, [r4, #0]
 800891a:	2c00      	cmp	r4, #0
 800891c:	d1f7      	bne.n	800890e <_fwalk_reent+0xe>
 800891e:	4638      	mov	r0, r7
 8008920:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008924:	89ab      	ldrh	r3, [r5, #12]
 8008926:	2b01      	cmp	r3, #1
 8008928:	d907      	bls.n	800893a <_fwalk_reent+0x3a>
 800892a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800892e:	3301      	adds	r3, #1
 8008930:	d003      	beq.n	800893a <_fwalk_reent+0x3a>
 8008932:	4629      	mov	r1, r5
 8008934:	4630      	mov	r0, r6
 8008936:	47c0      	blx	r8
 8008938:	4307      	orrs	r7, r0
 800893a:	3568      	adds	r5, #104	; 0x68
 800893c:	e7e9      	b.n	8008912 <_fwalk_reent+0x12>

0800893e <rshift>:
 800893e:	6903      	ldr	r3, [r0, #16]
 8008940:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008944:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008948:	f100 0414 	add.w	r4, r0, #20
 800894c:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008950:	dd46      	ble.n	80089e0 <rshift+0xa2>
 8008952:	f011 011f 	ands.w	r1, r1, #31
 8008956:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800895a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800895e:	d10c      	bne.n	800897a <rshift+0x3c>
 8008960:	4629      	mov	r1, r5
 8008962:	f100 0710 	add.w	r7, r0, #16
 8008966:	42b1      	cmp	r1, r6
 8008968:	d335      	bcc.n	80089d6 <rshift+0x98>
 800896a:	1a9b      	subs	r3, r3, r2
 800896c:	009b      	lsls	r3, r3, #2
 800896e:	1eea      	subs	r2, r5, #3
 8008970:	4296      	cmp	r6, r2
 8008972:	bf38      	it	cc
 8008974:	2300      	movcc	r3, #0
 8008976:	4423      	add	r3, r4
 8008978:	e015      	b.n	80089a6 <rshift+0x68>
 800897a:	46a1      	mov	r9, r4
 800897c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008980:	f1c1 0820 	rsb	r8, r1, #32
 8008984:	40cf      	lsrs	r7, r1
 8008986:	f105 0e04 	add.w	lr, r5, #4
 800898a:	4576      	cmp	r6, lr
 800898c:	46f4      	mov	ip, lr
 800898e:	d816      	bhi.n	80089be <rshift+0x80>
 8008990:	1a9a      	subs	r2, r3, r2
 8008992:	0092      	lsls	r2, r2, #2
 8008994:	3a04      	subs	r2, #4
 8008996:	3501      	adds	r5, #1
 8008998:	42ae      	cmp	r6, r5
 800899a:	bf38      	it	cc
 800899c:	2200      	movcc	r2, #0
 800899e:	18a3      	adds	r3, r4, r2
 80089a0:	50a7      	str	r7, [r4, r2]
 80089a2:	b107      	cbz	r7, 80089a6 <rshift+0x68>
 80089a4:	3304      	adds	r3, #4
 80089a6:	42a3      	cmp	r3, r4
 80089a8:	eba3 0204 	sub.w	r2, r3, r4
 80089ac:	bf08      	it	eq
 80089ae:	2300      	moveq	r3, #0
 80089b0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80089b4:	6102      	str	r2, [r0, #16]
 80089b6:	bf08      	it	eq
 80089b8:	6143      	streq	r3, [r0, #20]
 80089ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80089be:	f8dc c000 	ldr.w	ip, [ip]
 80089c2:	fa0c fc08 	lsl.w	ip, ip, r8
 80089c6:	ea4c 0707 	orr.w	r7, ip, r7
 80089ca:	f849 7b04 	str.w	r7, [r9], #4
 80089ce:	f85e 7b04 	ldr.w	r7, [lr], #4
 80089d2:	40cf      	lsrs	r7, r1
 80089d4:	e7d9      	b.n	800898a <rshift+0x4c>
 80089d6:	f851 cb04 	ldr.w	ip, [r1], #4
 80089da:	f847 cf04 	str.w	ip, [r7, #4]!
 80089de:	e7c2      	b.n	8008966 <rshift+0x28>
 80089e0:	4623      	mov	r3, r4
 80089e2:	e7e0      	b.n	80089a6 <rshift+0x68>

080089e4 <__hexdig_fun>:
 80089e4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80089e8:	2b09      	cmp	r3, #9
 80089ea:	d802      	bhi.n	80089f2 <__hexdig_fun+0xe>
 80089ec:	3820      	subs	r0, #32
 80089ee:	b2c0      	uxtb	r0, r0
 80089f0:	4770      	bx	lr
 80089f2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80089f6:	2b05      	cmp	r3, #5
 80089f8:	d801      	bhi.n	80089fe <__hexdig_fun+0x1a>
 80089fa:	3847      	subs	r0, #71	; 0x47
 80089fc:	e7f7      	b.n	80089ee <__hexdig_fun+0xa>
 80089fe:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008a02:	2b05      	cmp	r3, #5
 8008a04:	d801      	bhi.n	8008a0a <__hexdig_fun+0x26>
 8008a06:	3827      	subs	r0, #39	; 0x27
 8008a08:	e7f1      	b.n	80089ee <__hexdig_fun+0xa>
 8008a0a:	2000      	movs	r0, #0
 8008a0c:	4770      	bx	lr
	...

08008a10 <__gethex>:
 8008a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a14:	b08b      	sub	sp, #44	; 0x2c
 8008a16:	9305      	str	r3, [sp, #20]
 8008a18:	4bb2      	ldr	r3, [pc, #712]	; (8008ce4 <__gethex+0x2d4>)
 8008a1a:	9002      	str	r0, [sp, #8]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	468b      	mov	fp, r1
 8008a20:	4618      	mov	r0, r3
 8008a22:	4690      	mov	r8, r2
 8008a24:	9303      	str	r3, [sp, #12]
 8008a26:	f7f7 fb93 	bl	8000150 <strlen>
 8008a2a:	4682      	mov	sl, r0
 8008a2c:	9b03      	ldr	r3, [sp, #12]
 8008a2e:	f8db 2000 	ldr.w	r2, [fp]
 8008a32:	4403      	add	r3, r0
 8008a34:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008a38:	9306      	str	r3, [sp, #24]
 8008a3a:	1c93      	adds	r3, r2, #2
 8008a3c:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008a40:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008a44:	32fe      	adds	r2, #254	; 0xfe
 8008a46:	18d1      	adds	r1, r2, r3
 8008a48:	461f      	mov	r7, r3
 8008a4a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008a4e:	9101      	str	r1, [sp, #4]
 8008a50:	2830      	cmp	r0, #48	; 0x30
 8008a52:	d0f8      	beq.n	8008a46 <__gethex+0x36>
 8008a54:	f7ff ffc6 	bl	80089e4 <__hexdig_fun>
 8008a58:	4604      	mov	r4, r0
 8008a5a:	2800      	cmp	r0, #0
 8008a5c:	d13a      	bne.n	8008ad4 <__gethex+0xc4>
 8008a5e:	4652      	mov	r2, sl
 8008a60:	4638      	mov	r0, r7
 8008a62:	9903      	ldr	r1, [sp, #12]
 8008a64:	f001 fbb7 	bl	800a1d6 <strncmp>
 8008a68:	4605      	mov	r5, r0
 8008a6a:	2800      	cmp	r0, #0
 8008a6c:	d166      	bne.n	8008b3c <__gethex+0x12c>
 8008a6e:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008a72:	eb07 060a 	add.w	r6, r7, sl
 8008a76:	f7ff ffb5 	bl	80089e4 <__hexdig_fun>
 8008a7a:	2800      	cmp	r0, #0
 8008a7c:	d060      	beq.n	8008b40 <__gethex+0x130>
 8008a7e:	4633      	mov	r3, r6
 8008a80:	7818      	ldrb	r0, [r3, #0]
 8008a82:	461f      	mov	r7, r3
 8008a84:	2830      	cmp	r0, #48	; 0x30
 8008a86:	f103 0301 	add.w	r3, r3, #1
 8008a8a:	d0f9      	beq.n	8008a80 <__gethex+0x70>
 8008a8c:	f7ff ffaa 	bl	80089e4 <__hexdig_fun>
 8008a90:	2301      	movs	r3, #1
 8008a92:	fab0 f480 	clz	r4, r0
 8008a96:	4635      	mov	r5, r6
 8008a98:	0964      	lsrs	r4, r4, #5
 8008a9a:	9301      	str	r3, [sp, #4]
 8008a9c:	463a      	mov	r2, r7
 8008a9e:	4616      	mov	r6, r2
 8008aa0:	7830      	ldrb	r0, [r6, #0]
 8008aa2:	3201      	adds	r2, #1
 8008aa4:	f7ff ff9e 	bl	80089e4 <__hexdig_fun>
 8008aa8:	2800      	cmp	r0, #0
 8008aaa:	d1f8      	bne.n	8008a9e <__gethex+0x8e>
 8008aac:	4652      	mov	r2, sl
 8008aae:	4630      	mov	r0, r6
 8008ab0:	9903      	ldr	r1, [sp, #12]
 8008ab2:	f001 fb90 	bl	800a1d6 <strncmp>
 8008ab6:	b980      	cbnz	r0, 8008ada <__gethex+0xca>
 8008ab8:	b94d      	cbnz	r5, 8008ace <__gethex+0xbe>
 8008aba:	eb06 050a 	add.w	r5, r6, sl
 8008abe:	462a      	mov	r2, r5
 8008ac0:	4616      	mov	r6, r2
 8008ac2:	7830      	ldrb	r0, [r6, #0]
 8008ac4:	3201      	adds	r2, #1
 8008ac6:	f7ff ff8d 	bl	80089e4 <__hexdig_fun>
 8008aca:	2800      	cmp	r0, #0
 8008acc:	d1f8      	bne.n	8008ac0 <__gethex+0xb0>
 8008ace:	1bad      	subs	r5, r5, r6
 8008ad0:	00ad      	lsls	r5, r5, #2
 8008ad2:	e004      	b.n	8008ade <__gethex+0xce>
 8008ad4:	2400      	movs	r4, #0
 8008ad6:	4625      	mov	r5, r4
 8008ad8:	e7e0      	b.n	8008a9c <__gethex+0x8c>
 8008ada:	2d00      	cmp	r5, #0
 8008adc:	d1f7      	bne.n	8008ace <__gethex+0xbe>
 8008ade:	7833      	ldrb	r3, [r6, #0]
 8008ae0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008ae4:	2b50      	cmp	r3, #80	; 0x50
 8008ae6:	d139      	bne.n	8008b5c <__gethex+0x14c>
 8008ae8:	7873      	ldrb	r3, [r6, #1]
 8008aea:	2b2b      	cmp	r3, #43	; 0x2b
 8008aec:	d02a      	beq.n	8008b44 <__gethex+0x134>
 8008aee:	2b2d      	cmp	r3, #45	; 0x2d
 8008af0:	d02c      	beq.n	8008b4c <__gethex+0x13c>
 8008af2:	f04f 0900 	mov.w	r9, #0
 8008af6:	1c71      	adds	r1, r6, #1
 8008af8:	7808      	ldrb	r0, [r1, #0]
 8008afa:	f7ff ff73 	bl	80089e4 <__hexdig_fun>
 8008afe:	1e43      	subs	r3, r0, #1
 8008b00:	b2db      	uxtb	r3, r3
 8008b02:	2b18      	cmp	r3, #24
 8008b04:	d82a      	bhi.n	8008b5c <__gethex+0x14c>
 8008b06:	f1a0 0210 	sub.w	r2, r0, #16
 8008b0a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008b0e:	f7ff ff69 	bl	80089e4 <__hexdig_fun>
 8008b12:	1e43      	subs	r3, r0, #1
 8008b14:	b2db      	uxtb	r3, r3
 8008b16:	2b18      	cmp	r3, #24
 8008b18:	d91b      	bls.n	8008b52 <__gethex+0x142>
 8008b1a:	f1b9 0f00 	cmp.w	r9, #0
 8008b1e:	d000      	beq.n	8008b22 <__gethex+0x112>
 8008b20:	4252      	negs	r2, r2
 8008b22:	4415      	add	r5, r2
 8008b24:	f8cb 1000 	str.w	r1, [fp]
 8008b28:	b1d4      	cbz	r4, 8008b60 <__gethex+0x150>
 8008b2a:	9b01      	ldr	r3, [sp, #4]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	bf14      	ite	ne
 8008b30:	2700      	movne	r7, #0
 8008b32:	2706      	moveq	r7, #6
 8008b34:	4638      	mov	r0, r7
 8008b36:	b00b      	add	sp, #44	; 0x2c
 8008b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b3c:	463e      	mov	r6, r7
 8008b3e:	4625      	mov	r5, r4
 8008b40:	2401      	movs	r4, #1
 8008b42:	e7cc      	b.n	8008ade <__gethex+0xce>
 8008b44:	f04f 0900 	mov.w	r9, #0
 8008b48:	1cb1      	adds	r1, r6, #2
 8008b4a:	e7d5      	b.n	8008af8 <__gethex+0xe8>
 8008b4c:	f04f 0901 	mov.w	r9, #1
 8008b50:	e7fa      	b.n	8008b48 <__gethex+0x138>
 8008b52:	230a      	movs	r3, #10
 8008b54:	fb03 0202 	mla	r2, r3, r2, r0
 8008b58:	3a10      	subs	r2, #16
 8008b5a:	e7d6      	b.n	8008b0a <__gethex+0xfa>
 8008b5c:	4631      	mov	r1, r6
 8008b5e:	e7e1      	b.n	8008b24 <__gethex+0x114>
 8008b60:	4621      	mov	r1, r4
 8008b62:	1bf3      	subs	r3, r6, r7
 8008b64:	3b01      	subs	r3, #1
 8008b66:	2b07      	cmp	r3, #7
 8008b68:	dc0a      	bgt.n	8008b80 <__gethex+0x170>
 8008b6a:	9802      	ldr	r0, [sp, #8]
 8008b6c:	f000 fa7e 	bl	800906c <_Balloc>
 8008b70:	4604      	mov	r4, r0
 8008b72:	b940      	cbnz	r0, 8008b86 <__gethex+0x176>
 8008b74:	4602      	mov	r2, r0
 8008b76:	21de      	movs	r1, #222	; 0xde
 8008b78:	4b5b      	ldr	r3, [pc, #364]	; (8008ce8 <__gethex+0x2d8>)
 8008b7a:	485c      	ldr	r0, [pc, #368]	; (8008cec <__gethex+0x2dc>)
 8008b7c:	f001 fc20 	bl	800a3c0 <__assert_func>
 8008b80:	3101      	adds	r1, #1
 8008b82:	105b      	asrs	r3, r3, #1
 8008b84:	e7ef      	b.n	8008b66 <__gethex+0x156>
 8008b86:	f04f 0b00 	mov.w	fp, #0
 8008b8a:	f100 0914 	add.w	r9, r0, #20
 8008b8e:	f1ca 0301 	rsb	r3, sl, #1
 8008b92:	f8cd 9010 	str.w	r9, [sp, #16]
 8008b96:	f8cd b004 	str.w	fp, [sp, #4]
 8008b9a:	9308      	str	r3, [sp, #32]
 8008b9c:	42b7      	cmp	r7, r6
 8008b9e:	d33f      	bcc.n	8008c20 <__gethex+0x210>
 8008ba0:	9f04      	ldr	r7, [sp, #16]
 8008ba2:	9b01      	ldr	r3, [sp, #4]
 8008ba4:	f847 3b04 	str.w	r3, [r7], #4
 8008ba8:	eba7 0709 	sub.w	r7, r7, r9
 8008bac:	10bf      	asrs	r7, r7, #2
 8008bae:	6127      	str	r7, [r4, #16]
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	f000 fb4d 	bl	8009250 <__hi0bits>
 8008bb6:	017f      	lsls	r7, r7, #5
 8008bb8:	f8d8 6000 	ldr.w	r6, [r8]
 8008bbc:	1a3f      	subs	r7, r7, r0
 8008bbe:	42b7      	cmp	r7, r6
 8008bc0:	dd62      	ble.n	8008c88 <__gethex+0x278>
 8008bc2:	1bbf      	subs	r7, r7, r6
 8008bc4:	4639      	mov	r1, r7
 8008bc6:	4620      	mov	r0, r4
 8008bc8:	f000 fee7 	bl	800999a <__any_on>
 8008bcc:	4682      	mov	sl, r0
 8008bce:	b1a8      	cbz	r0, 8008bfc <__gethex+0x1ec>
 8008bd0:	f04f 0a01 	mov.w	sl, #1
 8008bd4:	1e7b      	subs	r3, r7, #1
 8008bd6:	1159      	asrs	r1, r3, #5
 8008bd8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008bdc:	f003 021f 	and.w	r2, r3, #31
 8008be0:	fa0a f202 	lsl.w	r2, sl, r2
 8008be4:	420a      	tst	r2, r1
 8008be6:	d009      	beq.n	8008bfc <__gethex+0x1ec>
 8008be8:	4553      	cmp	r3, sl
 8008bea:	dd05      	ble.n	8008bf8 <__gethex+0x1e8>
 8008bec:	4620      	mov	r0, r4
 8008bee:	1eb9      	subs	r1, r7, #2
 8008bf0:	f000 fed3 	bl	800999a <__any_on>
 8008bf4:	2800      	cmp	r0, #0
 8008bf6:	d144      	bne.n	8008c82 <__gethex+0x272>
 8008bf8:	f04f 0a02 	mov.w	sl, #2
 8008bfc:	4639      	mov	r1, r7
 8008bfe:	4620      	mov	r0, r4
 8008c00:	f7ff fe9d 	bl	800893e <rshift>
 8008c04:	443d      	add	r5, r7
 8008c06:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008c0a:	42ab      	cmp	r3, r5
 8008c0c:	da4a      	bge.n	8008ca4 <__gethex+0x294>
 8008c0e:	4621      	mov	r1, r4
 8008c10:	9802      	ldr	r0, [sp, #8]
 8008c12:	f000 fa6b 	bl	80090ec <_Bfree>
 8008c16:	2300      	movs	r3, #0
 8008c18:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008c1a:	27a3      	movs	r7, #163	; 0xa3
 8008c1c:	6013      	str	r3, [r2, #0]
 8008c1e:	e789      	b.n	8008b34 <__gethex+0x124>
 8008c20:	1e73      	subs	r3, r6, #1
 8008c22:	9a06      	ldr	r2, [sp, #24]
 8008c24:	9307      	str	r3, [sp, #28]
 8008c26:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008c2a:	4293      	cmp	r3, r2
 8008c2c:	d019      	beq.n	8008c62 <__gethex+0x252>
 8008c2e:	f1bb 0f20 	cmp.w	fp, #32
 8008c32:	d107      	bne.n	8008c44 <__gethex+0x234>
 8008c34:	9b04      	ldr	r3, [sp, #16]
 8008c36:	9a01      	ldr	r2, [sp, #4]
 8008c38:	f843 2b04 	str.w	r2, [r3], #4
 8008c3c:	9304      	str	r3, [sp, #16]
 8008c3e:	2300      	movs	r3, #0
 8008c40:	469b      	mov	fp, r3
 8008c42:	9301      	str	r3, [sp, #4]
 8008c44:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008c48:	f7ff fecc 	bl	80089e4 <__hexdig_fun>
 8008c4c:	9b01      	ldr	r3, [sp, #4]
 8008c4e:	f000 000f 	and.w	r0, r0, #15
 8008c52:	fa00 f00b 	lsl.w	r0, r0, fp
 8008c56:	4303      	orrs	r3, r0
 8008c58:	9301      	str	r3, [sp, #4]
 8008c5a:	f10b 0b04 	add.w	fp, fp, #4
 8008c5e:	9b07      	ldr	r3, [sp, #28]
 8008c60:	e00d      	b.n	8008c7e <__gethex+0x26e>
 8008c62:	9a08      	ldr	r2, [sp, #32]
 8008c64:	1e73      	subs	r3, r6, #1
 8008c66:	4413      	add	r3, r2
 8008c68:	42bb      	cmp	r3, r7
 8008c6a:	d3e0      	bcc.n	8008c2e <__gethex+0x21e>
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	4652      	mov	r2, sl
 8008c70:	9903      	ldr	r1, [sp, #12]
 8008c72:	9309      	str	r3, [sp, #36]	; 0x24
 8008c74:	f001 faaf 	bl	800a1d6 <strncmp>
 8008c78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c7a:	2800      	cmp	r0, #0
 8008c7c:	d1d7      	bne.n	8008c2e <__gethex+0x21e>
 8008c7e:	461e      	mov	r6, r3
 8008c80:	e78c      	b.n	8008b9c <__gethex+0x18c>
 8008c82:	f04f 0a03 	mov.w	sl, #3
 8008c86:	e7b9      	b.n	8008bfc <__gethex+0x1ec>
 8008c88:	da09      	bge.n	8008c9e <__gethex+0x28e>
 8008c8a:	1bf7      	subs	r7, r6, r7
 8008c8c:	4621      	mov	r1, r4
 8008c8e:	463a      	mov	r2, r7
 8008c90:	9802      	ldr	r0, [sp, #8]
 8008c92:	f000 fc43 	bl	800951c <__lshift>
 8008c96:	4604      	mov	r4, r0
 8008c98:	1bed      	subs	r5, r5, r7
 8008c9a:	f100 0914 	add.w	r9, r0, #20
 8008c9e:	f04f 0a00 	mov.w	sl, #0
 8008ca2:	e7b0      	b.n	8008c06 <__gethex+0x1f6>
 8008ca4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008ca8:	42a8      	cmp	r0, r5
 8008caa:	dd72      	ble.n	8008d92 <__gethex+0x382>
 8008cac:	1b45      	subs	r5, r0, r5
 8008cae:	42ae      	cmp	r6, r5
 8008cb0:	dc35      	bgt.n	8008d1e <__gethex+0x30e>
 8008cb2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008cb6:	2b02      	cmp	r3, #2
 8008cb8:	d029      	beq.n	8008d0e <__gethex+0x2fe>
 8008cba:	2b03      	cmp	r3, #3
 8008cbc:	d02b      	beq.n	8008d16 <__gethex+0x306>
 8008cbe:	2b01      	cmp	r3, #1
 8008cc0:	d11c      	bne.n	8008cfc <__gethex+0x2ec>
 8008cc2:	42ae      	cmp	r6, r5
 8008cc4:	d11a      	bne.n	8008cfc <__gethex+0x2ec>
 8008cc6:	2e01      	cmp	r6, #1
 8008cc8:	d112      	bne.n	8008cf0 <__gethex+0x2e0>
 8008cca:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008cce:	9a05      	ldr	r2, [sp, #20]
 8008cd0:	2762      	movs	r7, #98	; 0x62
 8008cd2:	6013      	str	r3, [r2, #0]
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	6123      	str	r3, [r4, #16]
 8008cd8:	f8c9 3000 	str.w	r3, [r9]
 8008cdc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008cde:	601c      	str	r4, [r3, #0]
 8008ce0:	e728      	b.n	8008b34 <__gethex+0x124>
 8008ce2:	bf00      	nop
 8008ce4:	0800afe4 	.word	0x0800afe4
 8008ce8:	0800af08 	.word	0x0800af08
 8008cec:	0800af7c 	.word	0x0800af7c
 8008cf0:	4620      	mov	r0, r4
 8008cf2:	1e71      	subs	r1, r6, #1
 8008cf4:	f000 fe51 	bl	800999a <__any_on>
 8008cf8:	2800      	cmp	r0, #0
 8008cfa:	d1e6      	bne.n	8008cca <__gethex+0x2ba>
 8008cfc:	4621      	mov	r1, r4
 8008cfe:	9802      	ldr	r0, [sp, #8]
 8008d00:	f000 f9f4 	bl	80090ec <_Bfree>
 8008d04:	2300      	movs	r3, #0
 8008d06:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d08:	2750      	movs	r7, #80	; 0x50
 8008d0a:	6013      	str	r3, [r2, #0]
 8008d0c:	e712      	b.n	8008b34 <__gethex+0x124>
 8008d0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d1f3      	bne.n	8008cfc <__gethex+0x2ec>
 8008d14:	e7d9      	b.n	8008cca <__gethex+0x2ba>
 8008d16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d1d6      	bne.n	8008cca <__gethex+0x2ba>
 8008d1c:	e7ee      	b.n	8008cfc <__gethex+0x2ec>
 8008d1e:	1e6f      	subs	r7, r5, #1
 8008d20:	f1ba 0f00 	cmp.w	sl, #0
 8008d24:	d132      	bne.n	8008d8c <__gethex+0x37c>
 8008d26:	b127      	cbz	r7, 8008d32 <__gethex+0x322>
 8008d28:	4639      	mov	r1, r7
 8008d2a:	4620      	mov	r0, r4
 8008d2c:	f000 fe35 	bl	800999a <__any_on>
 8008d30:	4682      	mov	sl, r0
 8008d32:	2101      	movs	r1, #1
 8008d34:	117b      	asrs	r3, r7, #5
 8008d36:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008d3a:	f007 071f 	and.w	r7, r7, #31
 8008d3e:	fa01 f707 	lsl.w	r7, r1, r7
 8008d42:	421f      	tst	r7, r3
 8008d44:	f04f 0702 	mov.w	r7, #2
 8008d48:	4629      	mov	r1, r5
 8008d4a:	4620      	mov	r0, r4
 8008d4c:	bf18      	it	ne
 8008d4e:	f04a 0a02 	orrne.w	sl, sl, #2
 8008d52:	1b76      	subs	r6, r6, r5
 8008d54:	f7ff fdf3 	bl	800893e <rshift>
 8008d58:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008d5c:	f1ba 0f00 	cmp.w	sl, #0
 8008d60:	d048      	beq.n	8008df4 <__gethex+0x3e4>
 8008d62:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008d66:	2b02      	cmp	r3, #2
 8008d68:	d015      	beq.n	8008d96 <__gethex+0x386>
 8008d6a:	2b03      	cmp	r3, #3
 8008d6c:	d017      	beq.n	8008d9e <__gethex+0x38e>
 8008d6e:	2b01      	cmp	r3, #1
 8008d70:	d109      	bne.n	8008d86 <__gethex+0x376>
 8008d72:	f01a 0f02 	tst.w	sl, #2
 8008d76:	d006      	beq.n	8008d86 <__gethex+0x376>
 8008d78:	f8d9 0000 	ldr.w	r0, [r9]
 8008d7c:	ea4a 0a00 	orr.w	sl, sl, r0
 8008d80:	f01a 0f01 	tst.w	sl, #1
 8008d84:	d10e      	bne.n	8008da4 <__gethex+0x394>
 8008d86:	f047 0710 	orr.w	r7, r7, #16
 8008d8a:	e033      	b.n	8008df4 <__gethex+0x3e4>
 8008d8c:	f04f 0a01 	mov.w	sl, #1
 8008d90:	e7cf      	b.n	8008d32 <__gethex+0x322>
 8008d92:	2701      	movs	r7, #1
 8008d94:	e7e2      	b.n	8008d5c <__gethex+0x34c>
 8008d96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008d98:	f1c3 0301 	rsb	r3, r3, #1
 8008d9c:	9315      	str	r3, [sp, #84]	; 0x54
 8008d9e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d0f0      	beq.n	8008d86 <__gethex+0x376>
 8008da4:	f04f 0c00 	mov.w	ip, #0
 8008da8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008dac:	f104 0314 	add.w	r3, r4, #20
 8008db0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008db4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008db8:	4618      	mov	r0, r3
 8008dba:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dbe:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008dc2:	d01c      	beq.n	8008dfe <__gethex+0x3ee>
 8008dc4:	3201      	adds	r2, #1
 8008dc6:	6002      	str	r2, [r0, #0]
 8008dc8:	2f02      	cmp	r7, #2
 8008dca:	f104 0314 	add.w	r3, r4, #20
 8008dce:	d13d      	bne.n	8008e4c <__gethex+0x43c>
 8008dd0:	f8d8 2000 	ldr.w	r2, [r8]
 8008dd4:	3a01      	subs	r2, #1
 8008dd6:	42b2      	cmp	r2, r6
 8008dd8:	d10a      	bne.n	8008df0 <__gethex+0x3e0>
 8008dda:	2201      	movs	r2, #1
 8008ddc:	1171      	asrs	r1, r6, #5
 8008dde:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008de2:	f006 061f 	and.w	r6, r6, #31
 8008de6:	fa02 f606 	lsl.w	r6, r2, r6
 8008dea:	421e      	tst	r6, r3
 8008dec:	bf18      	it	ne
 8008dee:	4617      	movne	r7, r2
 8008df0:	f047 0720 	orr.w	r7, r7, #32
 8008df4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008df6:	601c      	str	r4, [r3, #0]
 8008df8:	9b05      	ldr	r3, [sp, #20]
 8008dfa:	601d      	str	r5, [r3, #0]
 8008dfc:	e69a      	b.n	8008b34 <__gethex+0x124>
 8008dfe:	4299      	cmp	r1, r3
 8008e00:	f843 cc04 	str.w	ip, [r3, #-4]
 8008e04:	d8d8      	bhi.n	8008db8 <__gethex+0x3a8>
 8008e06:	68a3      	ldr	r3, [r4, #8]
 8008e08:	459b      	cmp	fp, r3
 8008e0a:	db17      	blt.n	8008e3c <__gethex+0x42c>
 8008e0c:	6861      	ldr	r1, [r4, #4]
 8008e0e:	9802      	ldr	r0, [sp, #8]
 8008e10:	3101      	adds	r1, #1
 8008e12:	f000 f92b 	bl	800906c <_Balloc>
 8008e16:	4681      	mov	r9, r0
 8008e18:	b918      	cbnz	r0, 8008e22 <__gethex+0x412>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	2184      	movs	r1, #132	; 0x84
 8008e1e:	4b19      	ldr	r3, [pc, #100]	; (8008e84 <__gethex+0x474>)
 8008e20:	e6ab      	b.n	8008b7a <__gethex+0x16a>
 8008e22:	6922      	ldr	r2, [r4, #16]
 8008e24:	f104 010c 	add.w	r1, r4, #12
 8008e28:	3202      	adds	r2, #2
 8008e2a:	0092      	lsls	r2, r2, #2
 8008e2c:	300c      	adds	r0, #12
 8008e2e:	f7fd f8c9 	bl	8005fc4 <memcpy>
 8008e32:	4621      	mov	r1, r4
 8008e34:	9802      	ldr	r0, [sp, #8]
 8008e36:	f000 f959 	bl	80090ec <_Bfree>
 8008e3a:	464c      	mov	r4, r9
 8008e3c:	6923      	ldr	r3, [r4, #16]
 8008e3e:	1c5a      	adds	r2, r3, #1
 8008e40:	6122      	str	r2, [r4, #16]
 8008e42:	2201      	movs	r2, #1
 8008e44:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008e48:	615a      	str	r2, [r3, #20]
 8008e4a:	e7bd      	b.n	8008dc8 <__gethex+0x3b8>
 8008e4c:	6922      	ldr	r2, [r4, #16]
 8008e4e:	455a      	cmp	r2, fp
 8008e50:	dd0b      	ble.n	8008e6a <__gethex+0x45a>
 8008e52:	2101      	movs	r1, #1
 8008e54:	4620      	mov	r0, r4
 8008e56:	f7ff fd72 	bl	800893e <rshift>
 8008e5a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008e5e:	3501      	adds	r5, #1
 8008e60:	42ab      	cmp	r3, r5
 8008e62:	f6ff aed4 	blt.w	8008c0e <__gethex+0x1fe>
 8008e66:	2701      	movs	r7, #1
 8008e68:	e7c2      	b.n	8008df0 <__gethex+0x3e0>
 8008e6a:	f016 061f 	ands.w	r6, r6, #31
 8008e6e:	d0fa      	beq.n	8008e66 <__gethex+0x456>
 8008e70:	4453      	add	r3, sl
 8008e72:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008e76:	f000 f9eb 	bl	8009250 <__hi0bits>
 8008e7a:	f1c6 0620 	rsb	r6, r6, #32
 8008e7e:	42b0      	cmp	r0, r6
 8008e80:	dbe7      	blt.n	8008e52 <__gethex+0x442>
 8008e82:	e7f0      	b.n	8008e66 <__gethex+0x456>
 8008e84:	0800af08 	.word	0x0800af08

08008e88 <L_shift>:
 8008e88:	f1c2 0208 	rsb	r2, r2, #8
 8008e8c:	0092      	lsls	r2, r2, #2
 8008e8e:	b570      	push	{r4, r5, r6, lr}
 8008e90:	f1c2 0620 	rsb	r6, r2, #32
 8008e94:	6843      	ldr	r3, [r0, #4]
 8008e96:	6804      	ldr	r4, [r0, #0]
 8008e98:	fa03 f506 	lsl.w	r5, r3, r6
 8008e9c:	432c      	orrs	r4, r5
 8008e9e:	40d3      	lsrs	r3, r2
 8008ea0:	6004      	str	r4, [r0, #0]
 8008ea2:	f840 3f04 	str.w	r3, [r0, #4]!
 8008ea6:	4288      	cmp	r0, r1
 8008ea8:	d3f4      	bcc.n	8008e94 <L_shift+0xc>
 8008eaa:	bd70      	pop	{r4, r5, r6, pc}

08008eac <__match>:
 8008eac:	b530      	push	{r4, r5, lr}
 8008eae:	6803      	ldr	r3, [r0, #0]
 8008eb0:	3301      	adds	r3, #1
 8008eb2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008eb6:	b914      	cbnz	r4, 8008ebe <__match+0x12>
 8008eb8:	6003      	str	r3, [r0, #0]
 8008eba:	2001      	movs	r0, #1
 8008ebc:	bd30      	pop	{r4, r5, pc}
 8008ebe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ec2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008ec6:	2d19      	cmp	r5, #25
 8008ec8:	bf98      	it	ls
 8008eca:	3220      	addls	r2, #32
 8008ecc:	42a2      	cmp	r2, r4
 8008ece:	d0f0      	beq.n	8008eb2 <__match+0x6>
 8008ed0:	2000      	movs	r0, #0
 8008ed2:	e7f3      	b.n	8008ebc <__match+0x10>

08008ed4 <__hexnan>:
 8008ed4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ed8:	2500      	movs	r5, #0
 8008eda:	680b      	ldr	r3, [r1, #0]
 8008edc:	4682      	mov	sl, r0
 8008ede:	115e      	asrs	r6, r3, #5
 8008ee0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008ee4:	f013 031f 	ands.w	r3, r3, #31
 8008ee8:	bf18      	it	ne
 8008eea:	3604      	addne	r6, #4
 8008eec:	1f37      	subs	r7, r6, #4
 8008eee:	46b9      	mov	r9, r7
 8008ef0:	463c      	mov	r4, r7
 8008ef2:	46ab      	mov	fp, r5
 8008ef4:	b087      	sub	sp, #28
 8008ef6:	4690      	mov	r8, r2
 8008ef8:	6802      	ldr	r2, [r0, #0]
 8008efa:	9301      	str	r3, [sp, #4]
 8008efc:	f846 5c04 	str.w	r5, [r6, #-4]
 8008f00:	9502      	str	r5, [sp, #8]
 8008f02:	7851      	ldrb	r1, [r2, #1]
 8008f04:	1c53      	adds	r3, r2, #1
 8008f06:	9303      	str	r3, [sp, #12]
 8008f08:	b341      	cbz	r1, 8008f5c <__hexnan+0x88>
 8008f0a:	4608      	mov	r0, r1
 8008f0c:	9205      	str	r2, [sp, #20]
 8008f0e:	9104      	str	r1, [sp, #16]
 8008f10:	f7ff fd68 	bl	80089e4 <__hexdig_fun>
 8008f14:	2800      	cmp	r0, #0
 8008f16:	d14f      	bne.n	8008fb8 <__hexnan+0xe4>
 8008f18:	9904      	ldr	r1, [sp, #16]
 8008f1a:	9a05      	ldr	r2, [sp, #20]
 8008f1c:	2920      	cmp	r1, #32
 8008f1e:	d818      	bhi.n	8008f52 <__hexnan+0x7e>
 8008f20:	9b02      	ldr	r3, [sp, #8]
 8008f22:	459b      	cmp	fp, r3
 8008f24:	dd13      	ble.n	8008f4e <__hexnan+0x7a>
 8008f26:	454c      	cmp	r4, r9
 8008f28:	d206      	bcs.n	8008f38 <__hexnan+0x64>
 8008f2a:	2d07      	cmp	r5, #7
 8008f2c:	dc04      	bgt.n	8008f38 <__hexnan+0x64>
 8008f2e:	462a      	mov	r2, r5
 8008f30:	4649      	mov	r1, r9
 8008f32:	4620      	mov	r0, r4
 8008f34:	f7ff ffa8 	bl	8008e88 <L_shift>
 8008f38:	4544      	cmp	r4, r8
 8008f3a:	d950      	bls.n	8008fde <__hexnan+0x10a>
 8008f3c:	2300      	movs	r3, #0
 8008f3e:	f1a4 0904 	sub.w	r9, r4, #4
 8008f42:	f844 3c04 	str.w	r3, [r4, #-4]
 8008f46:	461d      	mov	r5, r3
 8008f48:	464c      	mov	r4, r9
 8008f4a:	f8cd b008 	str.w	fp, [sp, #8]
 8008f4e:	9a03      	ldr	r2, [sp, #12]
 8008f50:	e7d7      	b.n	8008f02 <__hexnan+0x2e>
 8008f52:	2929      	cmp	r1, #41	; 0x29
 8008f54:	d156      	bne.n	8009004 <__hexnan+0x130>
 8008f56:	3202      	adds	r2, #2
 8008f58:	f8ca 2000 	str.w	r2, [sl]
 8008f5c:	f1bb 0f00 	cmp.w	fp, #0
 8008f60:	d050      	beq.n	8009004 <__hexnan+0x130>
 8008f62:	454c      	cmp	r4, r9
 8008f64:	d206      	bcs.n	8008f74 <__hexnan+0xa0>
 8008f66:	2d07      	cmp	r5, #7
 8008f68:	dc04      	bgt.n	8008f74 <__hexnan+0xa0>
 8008f6a:	462a      	mov	r2, r5
 8008f6c:	4649      	mov	r1, r9
 8008f6e:	4620      	mov	r0, r4
 8008f70:	f7ff ff8a 	bl	8008e88 <L_shift>
 8008f74:	4544      	cmp	r4, r8
 8008f76:	d934      	bls.n	8008fe2 <__hexnan+0x10e>
 8008f78:	4623      	mov	r3, r4
 8008f7a:	f1a8 0204 	sub.w	r2, r8, #4
 8008f7e:	f853 1b04 	ldr.w	r1, [r3], #4
 8008f82:	429f      	cmp	r7, r3
 8008f84:	f842 1f04 	str.w	r1, [r2, #4]!
 8008f88:	d2f9      	bcs.n	8008f7e <__hexnan+0xaa>
 8008f8a:	1b3b      	subs	r3, r7, r4
 8008f8c:	f023 0303 	bic.w	r3, r3, #3
 8008f90:	3304      	adds	r3, #4
 8008f92:	3401      	adds	r4, #1
 8008f94:	3e03      	subs	r6, #3
 8008f96:	42b4      	cmp	r4, r6
 8008f98:	bf88      	it	hi
 8008f9a:	2304      	movhi	r3, #4
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	4443      	add	r3, r8
 8008fa0:	f843 2b04 	str.w	r2, [r3], #4
 8008fa4:	429f      	cmp	r7, r3
 8008fa6:	d2fb      	bcs.n	8008fa0 <__hexnan+0xcc>
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	b91b      	cbnz	r3, 8008fb4 <__hexnan+0xe0>
 8008fac:	4547      	cmp	r7, r8
 8008fae:	d127      	bne.n	8009000 <__hexnan+0x12c>
 8008fb0:	2301      	movs	r3, #1
 8008fb2:	603b      	str	r3, [r7, #0]
 8008fb4:	2005      	movs	r0, #5
 8008fb6:	e026      	b.n	8009006 <__hexnan+0x132>
 8008fb8:	3501      	adds	r5, #1
 8008fba:	2d08      	cmp	r5, #8
 8008fbc:	f10b 0b01 	add.w	fp, fp, #1
 8008fc0:	dd06      	ble.n	8008fd0 <__hexnan+0xfc>
 8008fc2:	4544      	cmp	r4, r8
 8008fc4:	d9c3      	bls.n	8008f4e <__hexnan+0x7a>
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	2501      	movs	r5, #1
 8008fca:	f844 3c04 	str.w	r3, [r4, #-4]
 8008fce:	3c04      	subs	r4, #4
 8008fd0:	6822      	ldr	r2, [r4, #0]
 8008fd2:	f000 000f 	and.w	r0, r0, #15
 8008fd6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008fda:	6022      	str	r2, [r4, #0]
 8008fdc:	e7b7      	b.n	8008f4e <__hexnan+0x7a>
 8008fde:	2508      	movs	r5, #8
 8008fe0:	e7b5      	b.n	8008f4e <__hexnan+0x7a>
 8008fe2:	9b01      	ldr	r3, [sp, #4]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d0df      	beq.n	8008fa8 <__hexnan+0xd4>
 8008fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8008fec:	f1c3 0320 	rsb	r3, r3, #32
 8008ff0:	fa22 f303 	lsr.w	r3, r2, r3
 8008ff4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008ff8:	401a      	ands	r2, r3
 8008ffa:	f846 2c04 	str.w	r2, [r6, #-4]
 8008ffe:	e7d3      	b.n	8008fa8 <__hexnan+0xd4>
 8009000:	3f04      	subs	r7, #4
 8009002:	e7d1      	b.n	8008fa8 <__hexnan+0xd4>
 8009004:	2004      	movs	r0, #4
 8009006:	b007      	add	sp, #28
 8009008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800900c <_localeconv_r>:
 800900c:	4800      	ldr	r0, [pc, #0]	; (8009010 <_localeconv_r+0x4>)
 800900e:	4770      	bx	lr
 8009010:	200001e8 	.word	0x200001e8

08009014 <__retarget_lock_init_recursive>:
 8009014:	4770      	bx	lr

08009016 <__retarget_lock_acquire_recursive>:
 8009016:	4770      	bx	lr

08009018 <__retarget_lock_release_recursive>:
 8009018:	4770      	bx	lr
	...

0800901c <malloc>:
 800901c:	4b02      	ldr	r3, [pc, #8]	; (8009028 <malloc+0xc>)
 800901e:	4601      	mov	r1, r0
 8009020:	6818      	ldr	r0, [r3, #0]
 8009022:	f000 bd57 	b.w	8009ad4 <_malloc_r>
 8009026:	bf00      	nop
 8009028:	20000090 	.word	0x20000090

0800902c <__ascii_mbtowc>:
 800902c:	b082      	sub	sp, #8
 800902e:	b901      	cbnz	r1, 8009032 <__ascii_mbtowc+0x6>
 8009030:	a901      	add	r1, sp, #4
 8009032:	b142      	cbz	r2, 8009046 <__ascii_mbtowc+0x1a>
 8009034:	b14b      	cbz	r3, 800904a <__ascii_mbtowc+0x1e>
 8009036:	7813      	ldrb	r3, [r2, #0]
 8009038:	600b      	str	r3, [r1, #0]
 800903a:	7812      	ldrb	r2, [r2, #0]
 800903c:	1e10      	subs	r0, r2, #0
 800903e:	bf18      	it	ne
 8009040:	2001      	movne	r0, #1
 8009042:	b002      	add	sp, #8
 8009044:	4770      	bx	lr
 8009046:	4610      	mov	r0, r2
 8009048:	e7fb      	b.n	8009042 <__ascii_mbtowc+0x16>
 800904a:	f06f 0001 	mvn.w	r0, #1
 800904e:	e7f8      	b.n	8009042 <__ascii_mbtowc+0x16>

08009050 <memchr>:
 8009050:	4603      	mov	r3, r0
 8009052:	b510      	push	{r4, lr}
 8009054:	b2c9      	uxtb	r1, r1
 8009056:	4402      	add	r2, r0
 8009058:	4293      	cmp	r3, r2
 800905a:	4618      	mov	r0, r3
 800905c:	d101      	bne.n	8009062 <memchr+0x12>
 800905e:	2000      	movs	r0, #0
 8009060:	e003      	b.n	800906a <memchr+0x1a>
 8009062:	7804      	ldrb	r4, [r0, #0]
 8009064:	3301      	adds	r3, #1
 8009066:	428c      	cmp	r4, r1
 8009068:	d1f6      	bne.n	8009058 <memchr+0x8>
 800906a:	bd10      	pop	{r4, pc}

0800906c <_Balloc>:
 800906c:	b570      	push	{r4, r5, r6, lr}
 800906e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009070:	4604      	mov	r4, r0
 8009072:	460d      	mov	r5, r1
 8009074:	b976      	cbnz	r6, 8009094 <_Balloc+0x28>
 8009076:	2010      	movs	r0, #16
 8009078:	f7ff ffd0 	bl	800901c <malloc>
 800907c:	4602      	mov	r2, r0
 800907e:	6260      	str	r0, [r4, #36]	; 0x24
 8009080:	b920      	cbnz	r0, 800908c <_Balloc+0x20>
 8009082:	2166      	movs	r1, #102	; 0x66
 8009084:	4b17      	ldr	r3, [pc, #92]	; (80090e4 <_Balloc+0x78>)
 8009086:	4818      	ldr	r0, [pc, #96]	; (80090e8 <_Balloc+0x7c>)
 8009088:	f001 f99a 	bl	800a3c0 <__assert_func>
 800908c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009090:	6006      	str	r6, [r0, #0]
 8009092:	60c6      	str	r6, [r0, #12]
 8009094:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009096:	68f3      	ldr	r3, [r6, #12]
 8009098:	b183      	cbz	r3, 80090bc <_Balloc+0x50>
 800909a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800909c:	68db      	ldr	r3, [r3, #12]
 800909e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80090a2:	b9b8      	cbnz	r0, 80090d4 <_Balloc+0x68>
 80090a4:	2101      	movs	r1, #1
 80090a6:	fa01 f605 	lsl.w	r6, r1, r5
 80090aa:	1d72      	adds	r2, r6, #5
 80090ac:	4620      	mov	r0, r4
 80090ae:	0092      	lsls	r2, r2, #2
 80090b0:	f000 fc94 	bl	80099dc <_calloc_r>
 80090b4:	b160      	cbz	r0, 80090d0 <_Balloc+0x64>
 80090b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80090ba:	e00e      	b.n	80090da <_Balloc+0x6e>
 80090bc:	2221      	movs	r2, #33	; 0x21
 80090be:	2104      	movs	r1, #4
 80090c0:	4620      	mov	r0, r4
 80090c2:	f000 fc8b 	bl	80099dc <_calloc_r>
 80090c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80090c8:	60f0      	str	r0, [r6, #12]
 80090ca:	68db      	ldr	r3, [r3, #12]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d1e4      	bne.n	800909a <_Balloc+0x2e>
 80090d0:	2000      	movs	r0, #0
 80090d2:	bd70      	pop	{r4, r5, r6, pc}
 80090d4:	6802      	ldr	r2, [r0, #0]
 80090d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80090da:	2300      	movs	r3, #0
 80090dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80090e0:	e7f7      	b.n	80090d2 <_Balloc+0x66>
 80090e2:	bf00      	nop
 80090e4:	0800ae96 	.word	0x0800ae96
 80090e8:	0800aff8 	.word	0x0800aff8

080090ec <_Bfree>:
 80090ec:	b570      	push	{r4, r5, r6, lr}
 80090ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80090f0:	4605      	mov	r5, r0
 80090f2:	460c      	mov	r4, r1
 80090f4:	b976      	cbnz	r6, 8009114 <_Bfree+0x28>
 80090f6:	2010      	movs	r0, #16
 80090f8:	f7ff ff90 	bl	800901c <malloc>
 80090fc:	4602      	mov	r2, r0
 80090fe:	6268      	str	r0, [r5, #36]	; 0x24
 8009100:	b920      	cbnz	r0, 800910c <_Bfree+0x20>
 8009102:	218a      	movs	r1, #138	; 0x8a
 8009104:	4b08      	ldr	r3, [pc, #32]	; (8009128 <_Bfree+0x3c>)
 8009106:	4809      	ldr	r0, [pc, #36]	; (800912c <_Bfree+0x40>)
 8009108:	f001 f95a 	bl	800a3c0 <__assert_func>
 800910c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009110:	6006      	str	r6, [r0, #0]
 8009112:	60c6      	str	r6, [r0, #12]
 8009114:	b13c      	cbz	r4, 8009126 <_Bfree+0x3a>
 8009116:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009118:	6862      	ldr	r2, [r4, #4]
 800911a:	68db      	ldr	r3, [r3, #12]
 800911c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009120:	6021      	str	r1, [r4, #0]
 8009122:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009126:	bd70      	pop	{r4, r5, r6, pc}
 8009128:	0800ae96 	.word	0x0800ae96
 800912c:	0800aff8 	.word	0x0800aff8

08009130 <__multadd>:
 8009130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009134:	4607      	mov	r7, r0
 8009136:	460c      	mov	r4, r1
 8009138:	461e      	mov	r6, r3
 800913a:	2000      	movs	r0, #0
 800913c:	690d      	ldr	r5, [r1, #16]
 800913e:	f101 0c14 	add.w	ip, r1, #20
 8009142:	f8dc 3000 	ldr.w	r3, [ip]
 8009146:	3001      	adds	r0, #1
 8009148:	b299      	uxth	r1, r3
 800914a:	fb02 6101 	mla	r1, r2, r1, r6
 800914e:	0c1e      	lsrs	r6, r3, #16
 8009150:	0c0b      	lsrs	r3, r1, #16
 8009152:	fb02 3306 	mla	r3, r2, r6, r3
 8009156:	b289      	uxth	r1, r1
 8009158:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800915c:	4285      	cmp	r5, r0
 800915e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009162:	f84c 1b04 	str.w	r1, [ip], #4
 8009166:	dcec      	bgt.n	8009142 <__multadd+0x12>
 8009168:	b30e      	cbz	r6, 80091ae <__multadd+0x7e>
 800916a:	68a3      	ldr	r3, [r4, #8]
 800916c:	42ab      	cmp	r3, r5
 800916e:	dc19      	bgt.n	80091a4 <__multadd+0x74>
 8009170:	6861      	ldr	r1, [r4, #4]
 8009172:	4638      	mov	r0, r7
 8009174:	3101      	adds	r1, #1
 8009176:	f7ff ff79 	bl	800906c <_Balloc>
 800917a:	4680      	mov	r8, r0
 800917c:	b928      	cbnz	r0, 800918a <__multadd+0x5a>
 800917e:	4602      	mov	r2, r0
 8009180:	21b5      	movs	r1, #181	; 0xb5
 8009182:	4b0c      	ldr	r3, [pc, #48]	; (80091b4 <__multadd+0x84>)
 8009184:	480c      	ldr	r0, [pc, #48]	; (80091b8 <__multadd+0x88>)
 8009186:	f001 f91b 	bl	800a3c0 <__assert_func>
 800918a:	6922      	ldr	r2, [r4, #16]
 800918c:	f104 010c 	add.w	r1, r4, #12
 8009190:	3202      	adds	r2, #2
 8009192:	0092      	lsls	r2, r2, #2
 8009194:	300c      	adds	r0, #12
 8009196:	f7fc ff15 	bl	8005fc4 <memcpy>
 800919a:	4621      	mov	r1, r4
 800919c:	4638      	mov	r0, r7
 800919e:	f7ff ffa5 	bl	80090ec <_Bfree>
 80091a2:	4644      	mov	r4, r8
 80091a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80091a8:	3501      	adds	r5, #1
 80091aa:	615e      	str	r6, [r3, #20]
 80091ac:	6125      	str	r5, [r4, #16]
 80091ae:	4620      	mov	r0, r4
 80091b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091b4:	0800af08 	.word	0x0800af08
 80091b8:	0800aff8 	.word	0x0800aff8

080091bc <__s2b>:
 80091bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091c0:	4615      	mov	r5, r2
 80091c2:	2209      	movs	r2, #9
 80091c4:	461f      	mov	r7, r3
 80091c6:	3308      	adds	r3, #8
 80091c8:	460c      	mov	r4, r1
 80091ca:	fb93 f3f2 	sdiv	r3, r3, r2
 80091ce:	4606      	mov	r6, r0
 80091d0:	2201      	movs	r2, #1
 80091d2:	2100      	movs	r1, #0
 80091d4:	429a      	cmp	r2, r3
 80091d6:	db09      	blt.n	80091ec <__s2b+0x30>
 80091d8:	4630      	mov	r0, r6
 80091da:	f7ff ff47 	bl	800906c <_Balloc>
 80091de:	b940      	cbnz	r0, 80091f2 <__s2b+0x36>
 80091e0:	4602      	mov	r2, r0
 80091e2:	21ce      	movs	r1, #206	; 0xce
 80091e4:	4b18      	ldr	r3, [pc, #96]	; (8009248 <__s2b+0x8c>)
 80091e6:	4819      	ldr	r0, [pc, #100]	; (800924c <__s2b+0x90>)
 80091e8:	f001 f8ea 	bl	800a3c0 <__assert_func>
 80091ec:	0052      	lsls	r2, r2, #1
 80091ee:	3101      	adds	r1, #1
 80091f0:	e7f0      	b.n	80091d4 <__s2b+0x18>
 80091f2:	9b08      	ldr	r3, [sp, #32]
 80091f4:	2d09      	cmp	r5, #9
 80091f6:	6143      	str	r3, [r0, #20]
 80091f8:	f04f 0301 	mov.w	r3, #1
 80091fc:	6103      	str	r3, [r0, #16]
 80091fe:	dd16      	ble.n	800922e <__s2b+0x72>
 8009200:	f104 0909 	add.w	r9, r4, #9
 8009204:	46c8      	mov	r8, r9
 8009206:	442c      	add	r4, r5
 8009208:	f818 3b01 	ldrb.w	r3, [r8], #1
 800920c:	4601      	mov	r1, r0
 800920e:	220a      	movs	r2, #10
 8009210:	4630      	mov	r0, r6
 8009212:	3b30      	subs	r3, #48	; 0x30
 8009214:	f7ff ff8c 	bl	8009130 <__multadd>
 8009218:	45a0      	cmp	r8, r4
 800921a:	d1f5      	bne.n	8009208 <__s2b+0x4c>
 800921c:	f1a5 0408 	sub.w	r4, r5, #8
 8009220:	444c      	add	r4, r9
 8009222:	1b2d      	subs	r5, r5, r4
 8009224:	1963      	adds	r3, r4, r5
 8009226:	42bb      	cmp	r3, r7
 8009228:	db04      	blt.n	8009234 <__s2b+0x78>
 800922a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800922e:	2509      	movs	r5, #9
 8009230:	340a      	adds	r4, #10
 8009232:	e7f6      	b.n	8009222 <__s2b+0x66>
 8009234:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009238:	4601      	mov	r1, r0
 800923a:	220a      	movs	r2, #10
 800923c:	4630      	mov	r0, r6
 800923e:	3b30      	subs	r3, #48	; 0x30
 8009240:	f7ff ff76 	bl	8009130 <__multadd>
 8009244:	e7ee      	b.n	8009224 <__s2b+0x68>
 8009246:	bf00      	nop
 8009248:	0800af08 	.word	0x0800af08
 800924c:	0800aff8 	.word	0x0800aff8

08009250 <__hi0bits>:
 8009250:	0c02      	lsrs	r2, r0, #16
 8009252:	0412      	lsls	r2, r2, #16
 8009254:	4603      	mov	r3, r0
 8009256:	b9ca      	cbnz	r2, 800928c <__hi0bits+0x3c>
 8009258:	0403      	lsls	r3, r0, #16
 800925a:	2010      	movs	r0, #16
 800925c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009260:	bf04      	itt	eq
 8009262:	021b      	lsleq	r3, r3, #8
 8009264:	3008      	addeq	r0, #8
 8009266:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800926a:	bf04      	itt	eq
 800926c:	011b      	lsleq	r3, r3, #4
 800926e:	3004      	addeq	r0, #4
 8009270:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009274:	bf04      	itt	eq
 8009276:	009b      	lsleq	r3, r3, #2
 8009278:	3002      	addeq	r0, #2
 800927a:	2b00      	cmp	r3, #0
 800927c:	db05      	blt.n	800928a <__hi0bits+0x3a>
 800927e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009282:	f100 0001 	add.w	r0, r0, #1
 8009286:	bf08      	it	eq
 8009288:	2020      	moveq	r0, #32
 800928a:	4770      	bx	lr
 800928c:	2000      	movs	r0, #0
 800928e:	e7e5      	b.n	800925c <__hi0bits+0xc>

08009290 <__lo0bits>:
 8009290:	6803      	ldr	r3, [r0, #0]
 8009292:	4602      	mov	r2, r0
 8009294:	f013 0007 	ands.w	r0, r3, #7
 8009298:	d00b      	beq.n	80092b2 <__lo0bits+0x22>
 800929a:	07d9      	lsls	r1, r3, #31
 800929c:	d421      	bmi.n	80092e2 <__lo0bits+0x52>
 800929e:	0798      	lsls	r0, r3, #30
 80092a0:	bf49      	itett	mi
 80092a2:	085b      	lsrmi	r3, r3, #1
 80092a4:	089b      	lsrpl	r3, r3, #2
 80092a6:	2001      	movmi	r0, #1
 80092a8:	6013      	strmi	r3, [r2, #0]
 80092aa:	bf5c      	itt	pl
 80092ac:	2002      	movpl	r0, #2
 80092ae:	6013      	strpl	r3, [r2, #0]
 80092b0:	4770      	bx	lr
 80092b2:	b299      	uxth	r1, r3
 80092b4:	b909      	cbnz	r1, 80092ba <__lo0bits+0x2a>
 80092b6:	2010      	movs	r0, #16
 80092b8:	0c1b      	lsrs	r3, r3, #16
 80092ba:	b2d9      	uxtb	r1, r3
 80092bc:	b909      	cbnz	r1, 80092c2 <__lo0bits+0x32>
 80092be:	3008      	adds	r0, #8
 80092c0:	0a1b      	lsrs	r3, r3, #8
 80092c2:	0719      	lsls	r1, r3, #28
 80092c4:	bf04      	itt	eq
 80092c6:	091b      	lsreq	r3, r3, #4
 80092c8:	3004      	addeq	r0, #4
 80092ca:	0799      	lsls	r1, r3, #30
 80092cc:	bf04      	itt	eq
 80092ce:	089b      	lsreq	r3, r3, #2
 80092d0:	3002      	addeq	r0, #2
 80092d2:	07d9      	lsls	r1, r3, #31
 80092d4:	d403      	bmi.n	80092de <__lo0bits+0x4e>
 80092d6:	085b      	lsrs	r3, r3, #1
 80092d8:	f100 0001 	add.w	r0, r0, #1
 80092dc:	d003      	beq.n	80092e6 <__lo0bits+0x56>
 80092de:	6013      	str	r3, [r2, #0]
 80092e0:	4770      	bx	lr
 80092e2:	2000      	movs	r0, #0
 80092e4:	4770      	bx	lr
 80092e6:	2020      	movs	r0, #32
 80092e8:	4770      	bx	lr
	...

080092ec <__i2b>:
 80092ec:	b510      	push	{r4, lr}
 80092ee:	460c      	mov	r4, r1
 80092f0:	2101      	movs	r1, #1
 80092f2:	f7ff febb 	bl	800906c <_Balloc>
 80092f6:	4602      	mov	r2, r0
 80092f8:	b928      	cbnz	r0, 8009306 <__i2b+0x1a>
 80092fa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80092fe:	4b04      	ldr	r3, [pc, #16]	; (8009310 <__i2b+0x24>)
 8009300:	4804      	ldr	r0, [pc, #16]	; (8009314 <__i2b+0x28>)
 8009302:	f001 f85d 	bl	800a3c0 <__assert_func>
 8009306:	2301      	movs	r3, #1
 8009308:	6144      	str	r4, [r0, #20]
 800930a:	6103      	str	r3, [r0, #16]
 800930c:	bd10      	pop	{r4, pc}
 800930e:	bf00      	nop
 8009310:	0800af08 	.word	0x0800af08
 8009314:	0800aff8 	.word	0x0800aff8

08009318 <__multiply>:
 8009318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800931c:	4691      	mov	r9, r2
 800931e:	690a      	ldr	r2, [r1, #16]
 8009320:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009324:	460c      	mov	r4, r1
 8009326:	429a      	cmp	r2, r3
 8009328:	bfbe      	ittt	lt
 800932a:	460b      	movlt	r3, r1
 800932c:	464c      	movlt	r4, r9
 800932e:	4699      	movlt	r9, r3
 8009330:	6927      	ldr	r7, [r4, #16]
 8009332:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009336:	68a3      	ldr	r3, [r4, #8]
 8009338:	6861      	ldr	r1, [r4, #4]
 800933a:	eb07 060a 	add.w	r6, r7, sl
 800933e:	42b3      	cmp	r3, r6
 8009340:	b085      	sub	sp, #20
 8009342:	bfb8      	it	lt
 8009344:	3101      	addlt	r1, #1
 8009346:	f7ff fe91 	bl	800906c <_Balloc>
 800934a:	b930      	cbnz	r0, 800935a <__multiply+0x42>
 800934c:	4602      	mov	r2, r0
 800934e:	f240 115d 	movw	r1, #349	; 0x15d
 8009352:	4b43      	ldr	r3, [pc, #268]	; (8009460 <__multiply+0x148>)
 8009354:	4843      	ldr	r0, [pc, #268]	; (8009464 <__multiply+0x14c>)
 8009356:	f001 f833 	bl	800a3c0 <__assert_func>
 800935a:	f100 0514 	add.w	r5, r0, #20
 800935e:	462b      	mov	r3, r5
 8009360:	2200      	movs	r2, #0
 8009362:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009366:	4543      	cmp	r3, r8
 8009368:	d321      	bcc.n	80093ae <__multiply+0x96>
 800936a:	f104 0314 	add.w	r3, r4, #20
 800936e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009372:	f109 0314 	add.w	r3, r9, #20
 8009376:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800937a:	9202      	str	r2, [sp, #8]
 800937c:	1b3a      	subs	r2, r7, r4
 800937e:	3a15      	subs	r2, #21
 8009380:	f022 0203 	bic.w	r2, r2, #3
 8009384:	3204      	adds	r2, #4
 8009386:	f104 0115 	add.w	r1, r4, #21
 800938a:	428f      	cmp	r7, r1
 800938c:	bf38      	it	cc
 800938e:	2204      	movcc	r2, #4
 8009390:	9201      	str	r2, [sp, #4]
 8009392:	9a02      	ldr	r2, [sp, #8]
 8009394:	9303      	str	r3, [sp, #12]
 8009396:	429a      	cmp	r2, r3
 8009398:	d80c      	bhi.n	80093b4 <__multiply+0x9c>
 800939a:	2e00      	cmp	r6, #0
 800939c:	dd03      	ble.n	80093a6 <__multiply+0x8e>
 800939e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d059      	beq.n	800945a <__multiply+0x142>
 80093a6:	6106      	str	r6, [r0, #16]
 80093a8:	b005      	add	sp, #20
 80093aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093ae:	f843 2b04 	str.w	r2, [r3], #4
 80093b2:	e7d8      	b.n	8009366 <__multiply+0x4e>
 80093b4:	f8b3 a000 	ldrh.w	sl, [r3]
 80093b8:	f1ba 0f00 	cmp.w	sl, #0
 80093bc:	d023      	beq.n	8009406 <__multiply+0xee>
 80093be:	46a9      	mov	r9, r5
 80093c0:	f04f 0c00 	mov.w	ip, #0
 80093c4:	f104 0e14 	add.w	lr, r4, #20
 80093c8:	f85e 2b04 	ldr.w	r2, [lr], #4
 80093cc:	f8d9 1000 	ldr.w	r1, [r9]
 80093d0:	fa1f fb82 	uxth.w	fp, r2
 80093d4:	b289      	uxth	r1, r1
 80093d6:	fb0a 110b 	mla	r1, sl, fp, r1
 80093da:	4461      	add	r1, ip
 80093dc:	f8d9 c000 	ldr.w	ip, [r9]
 80093e0:	0c12      	lsrs	r2, r2, #16
 80093e2:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80093e6:	fb0a c202 	mla	r2, sl, r2, ip
 80093ea:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80093ee:	b289      	uxth	r1, r1
 80093f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80093f4:	4577      	cmp	r7, lr
 80093f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80093fa:	f849 1b04 	str.w	r1, [r9], #4
 80093fe:	d8e3      	bhi.n	80093c8 <__multiply+0xb0>
 8009400:	9a01      	ldr	r2, [sp, #4]
 8009402:	f845 c002 	str.w	ip, [r5, r2]
 8009406:	9a03      	ldr	r2, [sp, #12]
 8009408:	3304      	adds	r3, #4
 800940a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800940e:	f1b9 0f00 	cmp.w	r9, #0
 8009412:	d020      	beq.n	8009456 <__multiply+0x13e>
 8009414:	46ae      	mov	lr, r5
 8009416:	f04f 0a00 	mov.w	sl, #0
 800941a:	6829      	ldr	r1, [r5, #0]
 800941c:	f104 0c14 	add.w	ip, r4, #20
 8009420:	f8bc b000 	ldrh.w	fp, [ip]
 8009424:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009428:	b289      	uxth	r1, r1
 800942a:	fb09 220b 	mla	r2, r9, fp, r2
 800942e:	4492      	add	sl, r2
 8009430:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009434:	f84e 1b04 	str.w	r1, [lr], #4
 8009438:	f85c 2b04 	ldr.w	r2, [ip], #4
 800943c:	f8be 1000 	ldrh.w	r1, [lr]
 8009440:	0c12      	lsrs	r2, r2, #16
 8009442:	fb09 1102 	mla	r1, r9, r2, r1
 8009446:	4567      	cmp	r7, ip
 8009448:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800944c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009450:	d8e6      	bhi.n	8009420 <__multiply+0x108>
 8009452:	9a01      	ldr	r2, [sp, #4]
 8009454:	50a9      	str	r1, [r5, r2]
 8009456:	3504      	adds	r5, #4
 8009458:	e79b      	b.n	8009392 <__multiply+0x7a>
 800945a:	3e01      	subs	r6, #1
 800945c:	e79d      	b.n	800939a <__multiply+0x82>
 800945e:	bf00      	nop
 8009460:	0800af08 	.word	0x0800af08
 8009464:	0800aff8 	.word	0x0800aff8

08009468 <__pow5mult>:
 8009468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800946c:	4615      	mov	r5, r2
 800946e:	f012 0203 	ands.w	r2, r2, #3
 8009472:	4606      	mov	r6, r0
 8009474:	460f      	mov	r7, r1
 8009476:	d007      	beq.n	8009488 <__pow5mult+0x20>
 8009478:	4c25      	ldr	r4, [pc, #148]	; (8009510 <__pow5mult+0xa8>)
 800947a:	3a01      	subs	r2, #1
 800947c:	2300      	movs	r3, #0
 800947e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009482:	f7ff fe55 	bl	8009130 <__multadd>
 8009486:	4607      	mov	r7, r0
 8009488:	10ad      	asrs	r5, r5, #2
 800948a:	d03d      	beq.n	8009508 <__pow5mult+0xa0>
 800948c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800948e:	b97c      	cbnz	r4, 80094b0 <__pow5mult+0x48>
 8009490:	2010      	movs	r0, #16
 8009492:	f7ff fdc3 	bl	800901c <malloc>
 8009496:	4602      	mov	r2, r0
 8009498:	6270      	str	r0, [r6, #36]	; 0x24
 800949a:	b928      	cbnz	r0, 80094a8 <__pow5mult+0x40>
 800949c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80094a0:	4b1c      	ldr	r3, [pc, #112]	; (8009514 <__pow5mult+0xac>)
 80094a2:	481d      	ldr	r0, [pc, #116]	; (8009518 <__pow5mult+0xb0>)
 80094a4:	f000 ff8c 	bl	800a3c0 <__assert_func>
 80094a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80094ac:	6004      	str	r4, [r0, #0]
 80094ae:	60c4      	str	r4, [r0, #12]
 80094b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80094b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80094b8:	b94c      	cbnz	r4, 80094ce <__pow5mult+0x66>
 80094ba:	f240 2171 	movw	r1, #625	; 0x271
 80094be:	4630      	mov	r0, r6
 80094c0:	f7ff ff14 	bl	80092ec <__i2b>
 80094c4:	2300      	movs	r3, #0
 80094c6:	4604      	mov	r4, r0
 80094c8:	f8c8 0008 	str.w	r0, [r8, #8]
 80094cc:	6003      	str	r3, [r0, #0]
 80094ce:	f04f 0900 	mov.w	r9, #0
 80094d2:	07eb      	lsls	r3, r5, #31
 80094d4:	d50a      	bpl.n	80094ec <__pow5mult+0x84>
 80094d6:	4639      	mov	r1, r7
 80094d8:	4622      	mov	r2, r4
 80094da:	4630      	mov	r0, r6
 80094dc:	f7ff ff1c 	bl	8009318 <__multiply>
 80094e0:	4680      	mov	r8, r0
 80094e2:	4639      	mov	r1, r7
 80094e4:	4630      	mov	r0, r6
 80094e6:	f7ff fe01 	bl	80090ec <_Bfree>
 80094ea:	4647      	mov	r7, r8
 80094ec:	106d      	asrs	r5, r5, #1
 80094ee:	d00b      	beq.n	8009508 <__pow5mult+0xa0>
 80094f0:	6820      	ldr	r0, [r4, #0]
 80094f2:	b938      	cbnz	r0, 8009504 <__pow5mult+0x9c>
 80094f4:	4622      	mov	r2, r4
 80094f6:	4621      	mov	r1, r4
 80094f8:	4630      	mov	r0, r6
 80094fa:	f7ff ff0d 	bl	8009318 <__multiply>
 80094fe:	6020      	str	r0, [r4, #0]
 8009500:	f8c0 9000 	str.w	r9, [r0]
 8009504:	4604      	mov	r4, r0
 8009506:	e7e4      	b.n	80094d2 <__pow5mult+0x6a>
 8009508:	4638      	mov	r0, r7
 800950a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800950e:	bf00      	nop
 8009510:	0800b148 	.word	0x0800b148
 8009514:	0800ae96 	.word	0x0800ae96
 8009518:	0800aff8 	.word	0x0800aff8

0800951c <__lshift>:
 800951c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009520:	460c      	mov	r4, r1
 8009522:	4607      	mov	r7, r0
 8009524:	4691      	mov	r9, r2
 8009526:	6923      	ldr	r3, [r4, #16]
 8009528:	6849      	ldr	r1, [r1, #4]
 800952a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800952e:	68a3      	ldr	r3, [r4, #8]
 8009530:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009534:	f108 0601 	add.w	r6, r8, #1
 8009538:	42b3      	cmp	r3, r6
 800953a:	db0b      	blt.n	8009554 <__lshift+0x38>
 800953c:	4638      	mov	r0, r7
 800953e:	f7ff fd95 	bl	800906c <_Balloc>
 8009542:	4605      	mov	r5, r0
 8009544:	b948      	cbnz	r0, 800955a <__lshift+0x3e>
 8009546:	4602      	mov	r2, r0
 8009548:	f240 11d9 	movw	r1, #473	; 0x1d9
 800954c:	4b29      	ldr	r3, [pc, #164]	; (80095f4 <__lshift+0xd8>)
 800954e:	482a      	ldr	r0, [pc, #168]	; (80095f8 <__lshift+0xdc>)
 8009550:	f000 ff36 	bl	800a3c0 <__assert_func>
 8009554:	3101      	adds	r1, #1
 8009556:	005b      	lsls	r3, r3, #1
 8009558:	e7ee      	b.n	8009538 <__lshift+0x1c>
 800955a:	2300      	movs	r3, #0
 800955c:	f100 0114 	add.w	r1, r0, #20
 8009560:	f100 0210 	add.w	r2, r0, #16
 8009564:	4618      	mov	r0, r3
 8009566:	4553      	cmp	r3, sl
 8009568:	db37      	blt.n	80095da <__lshift+0xbe>
 800956a:	6920      	ldr	r0, [r4, #16]
 800956c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009570:	f104 0314 	add.w	r3, r4, #20
 8009574:	f019 091f 	ands.w	r9, r9, #31
 8009578:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800957c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009580:	d02f      	beq.n	80095e2 <__lshift+0xc6>
 8009582:	468a      	mov	sl, r1
 8009584:	f04f 0c00 	mov.w	ip, #0
 8009588:	f1c9 0e20 	rsb	lr, r9, #32
 800958c:	681a      	ldr	r2, [r3, #0]
 800958e:	fa02 f209 	lsl.w	r2, r2, r9
 8009592:	ea42 020c 	orr.w	r2, r2, ip
 8009596:	f84a 2b04 	str.w	r2, [sl], #4
 800959a:	f853 2b04 	ldr.w	r2, [r3], #4
 800959e:	4298      	cmp	r0, r3
 80095a0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80095a4:	d8f2      	bhi.n	800958c <__lshift+0x70>
 80095a6:	1b03      	subs	r3, r0, r4
 80095a8:	3b15      	subs	r3, #21
 80095aa:	f023 0303 	bic.w	r3, r3, #3
 80095ae:	3304      	adds	r3, #4
 80095b0:	f104 0215 	add.w	r2, r4, #21
 80095b4:	4290      	cmp	r0, r2
 80095b6:	bf38      	it	cc
 80095b8:	2304      	movcc	r3, #4
 80095ba:	f841 c003 	str.w	ip, [r1, r3]
 80095be:	f1bc 0f00 	cmp.w	ip, #0
 80095c2:	d001      	beq.n	80095c8 <__lshift+0xac>
 80095c4:	f108 0602 	add.w	r6, r8, #2
 80095c8:	3e01      	subs	r6, #1
 80095ca:	4638      	mov	r0, r7
 80095cc:	4621      	mov	r1, r4
 80095ce:	612e      	str	r6, [r5, #16]
 80095d0:	f7ff fd8c 	bl	80090ec <_Bfree>
 80095d4:	4628      	mov	r0, r5
 80095d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095da:	f842 0f04 	str.w	r0, [r2, #4]!
 80095de:	3301      	adds	r3, #1
 80095e0:	e7c1      	b.n	8009566 <__lshift+0x4a>
 80095e2:	3904      	subs	r1, #4
 80095e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80095e8:	4298      	cmp	r0, r3
 80095ea:	f841 2f04 	str.w	r2, [r1, #4]!
 80095ee:	d8f9      	bhi.n	80095e4 <__lshift+0xc8>
 80095f0:	e7ea      	b.n	80095c8 <__lshift+0xac>
 80095f2:	bf00      	nop
 80095f4:	0800af08 	.word	0x0800af08
 80095f8:	0800aff8 	.word	0x0800aff8

080095fc <__mcmp>:
 80095fc:	4603      	mov	r3, r0
 80095fe:	690a      	ldr	r2, [r1, #16]
 8009600:	6900      	ldr	r0, [r0, #16]
 8009602:	b530      	push	{r4, r5, lr}
 8009604:	1a80      	subs	r0, r0, r2
 8009606:	d10d      	bne.n	8009624 <__mcmp+0x28>
 8009608:	3314      	adds	r3, #20
 800960a:	3114      	adds	r1, #20
 800960c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009610:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009614:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009618:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800961c:	4295      	cmp	r5, r2
 800961e:	d002      	beq.n	8009626 <__mcmp+0x2a>
 8009620:	d304      	bcc.n	800962c <__mcmp+0x30>
 8009622:	2001      	movs	r0, #1
 8009624:	bd30      	pop	{r4, r5, pc}
 8009626:	42a3      	cmp	r3, r4
 8009628:	d3f4      	bcc.n	8009614 <__mcmp+0x18>
 800962a:	e7fb      	b.n	8009624 <__mcmp+0x28>
 800962c:	f04f 30ff 	mov.w	r0, #4294967295
 8009630:	e7f8      	b.n	8009624 <__mcmp+0x28>
	...

08009634 <__mdiff>:
 8009634:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009638:	460d      	mov	r5, r1
 800963a:	4607      	mov	r7, r0
 800963c:	4611      	mov	r1, r2
 800963e:	4628      	mov	r0, r5
 8009640:	4614      	mov	r4, r2
 8009642:	f7ff ffdb 	bl	80095fc <__mcmp>
 8009646:	1e06      	subs	r6, r0, #0
 8009648:	d111      	bne.n	800966e <__mdiff+0x3a>
 800964a:	4631      	mov	r1, r6
 800964c:	4638      	mov	r0, r7
 800964e:	f7ff fd0d 	bl	800906c <_Balloc>
 8009652:	4602      	mov	r2, r0
 8009654:	b928      	cbnz	r0, 8009662 <__mdiff+0x2e>
 8009656:	f240 2132 	movw	r1, #562	; 0x232
 800965a:	4b3a      	ldr	r3, [pc, #232]	; (8009744 <__mdiff+0x110>)
 800965c:	483a      	ldr	r0, [pc, #232]	; (8009748 <__mdiff+0x114>)
 800965e:	f000 feaf 	bl	800a3c0 <__assert_func>
 8009662:	2301      	movs	r3, #1
 8009664:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009668:	4610      	mov	r0, r2
 800966a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800966e:	bfa4      	itt	ge
 8009670:	4623      	movge	r3, r4
 8009672:	462c      	movge	r4, r5
 8009674:	4638      	mov	r0, r7
 8009676:	6861      	ldr	r1, [r4, #4]
 8009678:	bfa6      	itte	ge
 800967a:	461d      	movge	r5, r3
 800967c:	2600      	movge	r6, #0
 800967e:	2601      	movlt	r6, #1
 8009680:	f7ff fcf4 	bl	800906c <_Balloc>
 8009684:	4602      	mov	r2, r0
 8009686:	b918      	cbnz	r0, 8009690 <__mdiff+0x5c>
 8009688:	f44f 7110 	mov.w	r1, #576	; 0x240
 800968c:	4b2d      	ldr	r3, [pc, #180]	; (8009744 <__mdiff+0x110>)
 800968e:	e7e5      	b.n	800965c <__mdiff+0x28>
 8009690:	f102 0814 	add.w	r8, r2, #20
 8009694:	46c2      	mov	sl, r8
 8009696:	f04f 0c00 	mov.w	ip, #0
 800969a:	6927      	ldr	r7, [r4, #16]
 800969c:	60c6      	str	r6, [r0, #12]
 800969e:	692e      	ldr	r6, [r5, #16]
 80096a0:	f104 0014 	add.w	r0, r4, #20
 80096a4:	f105 0914 	add.w	r9, r5, #20
 80096a8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80096ac:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80096b0:	3410      	adds	r4, #16
 80096b2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80096b6:	f859 3b04 	ldr.w	r3, [r9], #4
 80096ba:	fa1f f18b 	uxth.w	r1, fp
 80096be:	448c      	add	ip, r1
 80096c0:	b299      	uxth	r1, r3
 80096c2:	0c1b      	lsrs	r3, r3, #16
 80096c4:	ebac 0101 	sub.w	r1, ip, r1
 80096c8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80096cc:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80096d0:	b289      	uxth	r1, r1
 80096d2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80096d6:	454e      	cmp	r6, r9
 80096d8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80096dc:	f84a 3b04 	str.w	r3, [sl], #4
 80096e0:	d8e7      	bhi.n	80096b2 <__mdiff+0x7e>
 80096e2:	1b73      	subs	r3, r6, r5
 80096e4:	3b15      	subs	r3, #21
 80096e6:	f023 0303 	bic.w	r3, r3, #3
 80096ea:	3515      	adds	r5, #21
 80096ec:	3304      	adds	r3, #4
 80096ee:	42ae      	cmp	r6, r5
 80096f0:	bf38      	it	cc
 80096f2:	2304      	movcc	r3, #4
 80096f4:	4418      	add	r0, r3
 80096f6:	4443      	add	r3, r8
 80096f8:	461e      	mov	r6, r3
 80096fa:	4605      	mov	r5, r0
 80096fc:	4575      	cmp	r5, lr
 80096fe:	d30e      	bcc.n	800971e <__mdiff+0xea>
 8009700:	f10e 0103 	add.w	r1, lr, #3
 8009704:	1a09      	subs	r1, r1, r0
 8009706:	f021 0103 	bic.w	r1, r1, #3
 800970a:	3803      	subs	r0, #3
 800970c:	4586      	cmp	lr, r0
 800970e:	bf38      	it	cc
 8009710:	2100      	movcc	r1, #0
 8009712:	4419      	add	r1, r3
 8009714:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009718:	b18b      	cbz	r3, 800973e <__mdiff+0x10a>
 800971a:	6117      	str	r7, [r2, #16]
 800971c:	e7a4      	b.n	8009668 <__mdiff+0x34>
 800971e:	f855 8b04 	ldr.w	r8, [r5], #4
 8009722:	fa1f f188 	uxth.w	r1, r8
 8009726:	4461      	add	r1, ip
 8009728:	140c      	asrs	r4, r1, #16
 800972a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800972e:	b289      	uxth	r1, r1
 8009730:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009734:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8009738:	f846 1b04 	str.w	r1, [r6], #4
 800973c:	e7de      	b.n	80096fc <__mdiff+0xc8>
 800973e:	3f01      	subs	r7, #1
 8009740:	e7e8      	b.n	8009714 <__mdiff+0xe0>
 8009742:	bf00      	nop
 8009744:	0800af08 	.word	0x0800af08
 8009748:	0800aff8 	.word	0x0800aff8

0800974c <__ulp>:
 800974c:	4b11      	ldr	r3, [pc, #68]	; (8009794 <__ulp+0x48>)
 800974e:	400b      	ands	r3, r1
 8009750:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009754:	2b00      	cmp	r3, #0
 8009756:	dd02      	ble.n	800975e <__ulp+0x12>
 8009758:	2000      	movs	r0, #0
 800975a:	4619      	mov	r1, r3
 800975c:	4770      	bx	lr
 800975e:	425b      	negs	r3, r3
 8009760:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8009764:	f04f 0000 	mov.w	r0, #0
 8009768:	f04f 0100 	mov.w	r1, #0
 800976c:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009770:	da04      	bge.n	800977c <__ulp+0x30>
 8009772:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009776:	fa43 f102 	asr.w	r1, r3, r2
 800977a:	4770      	bx	lr
 800977c:	f1a2 0314 	sub.w	r3, r2, #20
 8009780:	2b1e      	cmp	r3, #30
 8009782:	bfd6      	itet	le
 8009784:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8009788:	2301      	movgt	r3, #1
 800978a:	fa22 f303 	lsrle.w	r3, r2, r3
 800978e:	4618      	mov	r0, r3
 8009790:	4770      	bx	lr
 8009792:	bf00      	nop
 8009794:	7ff00000 	.word	0x7ff00000

08009798 <__b2d>:
 8009798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800979c:	6907      	ldr	r7, [r0, #16]
 800979e:	f100 0914 	add.w	r9, r0, #20
 80097a2:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80097a6:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80097aa:	f1a7 0804 	sub.w	r8, r7, #4
 80097ae:	4630      	mov	r0, r6
 80097b0:	f7ff fd4e 	bl	8009250 <__hi0bits>
 80097b4:	f1c0 0320 	rsb	r3, r0, #32
 80097b8:	280a      	cmp	r0, #10
 80097ba:	600b      	str	r3, [r1, #0]
 80097bc:	491f      	ldr	r1, [pc, #124]	; (800983c <__b2d+0xa4>)
 80097be:	dc17      	bgt.n	80097f0 <__b2d+0x58>
 80097c0:	45c1      	cmp	r9, r8
 80097c2:	bf28      	it	cs
 80097c4:	2200      	movcs	r2, #0
 80097c6:	f1c0 0c0b 	rsb	ip, r0, #11
 80097ca:	fa26 f30c 	lsr.w	r3, r6, ip
 80097ce:	bf38      	it	cc
 80097d0:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80097d4:	ea43 0501 	orr.w	r5, r3, r1
 80097d8:	f100 0315 	add.w	r3, r0, #21
 80097dc:	fa06 f303 	lsl.w	r3, r6, r3
 80097e0:	fa22 f20c 	lsr.w	r2, r2, ip
 80097e4:	ea43 0402 	orr.w	r4, r3, r2
 80097e8:	4620      	mov	r0, r4
 80097ea:	4629      	mov	r1, r5
 80097ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097f0:	45c1      	cmp	r9, r8
 80097f2:	bf2e      	itee	cs
 80097f4:	2200      	movcs	r2, #0
 80097f6:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80097fa:	f1a7 0808 	subcc.w	r8, r7, #8
 80097fe:	f1b0 030b 	subs.w	r3, r0, #11
 8009802:	d016      	beq.n	8009832 <__b2d+0x9a>
 8009804:	f1c3 0720 	rsb	r7, r3, #32
 8009808:	fa22 f107 	lsr.w	r1, r2, r7
 800980c:	45c8      	cmp	r8, r9
 800980e:	fa06 f603 	lsl.w	r6, r6, r3
 8009812:	ea46 0601 	orr.w	r6, r6, r1
 8009816:	bf94      	ite	ls
 8009818:	2100      	movls	r1, #0
 800981a:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800981e:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8009822:	fa02 f003 	lsl.w	r0, r2, r3
 8009826:	40f9      	lsrs	r1, r7
 8009828:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800982c:	ea40 0401 	orr.w	r4, r0, r1
 8009830:	e7da      	b.n	80097e8 <__b2d+0x50>
 8009832:	4614      	mov	r4, r2
 8009834:	ea46 0501 	orr.w	r5, r6, r1
 8009838:	e7d6      	b.n	80097e8 <__b2d+0x50>
 800983a:	bf00      	nop
 800983c:	3ff00000 	.word	0x3ff00000

08009840 <__d2b>:
 8009840:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009844:	2101      	movs	r1, #1
 8009846:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800984a:	4690      	mov	r8, r2
 800984c:	461d      	mov	r5, r3
 800984e:	f7ff fc0d 	bl	800906c <_Balloc>
 8009852:	4604      	mov	r4, r0
 8009854:	b930      	cbnz	r0, 8009864 <__d2b+0x24>
 8009856:	4602      	mov	r2, r0
 8009858:	f240 310a 	movw	r1, #778	; 0x30a
 800985c:	4b24      	ldr	r3, [pc, #144]	; (80098f0 <__d2b+0xb0>)
 800985e:	4825      	ldr	r0, [pc, #148]	; (80098f4 <__d2b+0xb4>)
 8009860:	f000 fdae 	bl	800a3c0 <__assert_func>
 8009864:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009868:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800986c:	bb2d      	cbnz	r5, 80098ba <__d2b+0x7a>
 800986e:	9301      	str	r3, [sp, #4]
 8009870:	f1b8 0300 	subs.w	r3, r8, #0
 8009874:	d026      	beq.n	80098c4 <__d2b+0x84>
 8009876:	4668      	mov	r0, sp
 8009878:	9300      	str	r3, [sp, #0]
 800987a:	f7ff fd09 	bl	8009290 <__lo0bits>
 800987e:	9900      	ldr	r1, [sp, #0]
 8009880:	b1f0      	cbz	r0, 80098c0 <__d2b+0x80>
 8009882:	9a01      	ldr	r2, [sp, #4]
 8009884:	f1c0 0320 	rsb	r3, r0, #32
 8009888:	fa02 f303 	lsl.w	r3, r2, r3
 800988c:	430b      	orrs	r3, r1
 800988e:	40c2      	lsrs	r2, r0
 8009890:	6163      	str	r3, [r4, #20]
 8009892:	9201      	str	r2, [sp, #4]
 8009894:	9b01      	ldr	r3, [sp, #4]
 8009896:	2b00      	cmp	r3, #0
 8009898:	bf14      	ite	ne
 800989a:	2102      	movne	r1, #2
 800989c:	2101      	moveq	r1, #1
 800989e:	61a3      	str	r3, [r4, #24]
 80098a0:	6121      	str	r1, [r4, #16]
 80098a2:	b1c5      	cbz	r5, 80098d6 <__d2b+0x96>
 80098a4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80098a8:	4405      	add	r5, r0
 80098aa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80098ae:	603d      	str	r5, [r7, #0]
 80098b0:	6030      	str	r0, [r6, #0]
 80098b2:	4620      	mov	r0, r4
 80098b4:	b002      	add	sp, #8
 80098b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80098be:	e7d6      	b.n	800986e <__d2b+0x2e>
 80098c0:	6161      	str	r1, [r4, #20]
 80098c2:	e7e7      	b.n	8009894 <__d2b+0x54>
 80098c4:	a801      	add	r0, sp, #4
 80098c6:	f7ff fce3 	bl	8009290 <__lo0bits>
 80098ca:	2101      	movs	r1, #1
 80098cc:	9b01      	ldr	r3, [sp, #4]
 80098ce:	6121      	str	r1, [r4, #16]
 80098d0:	6163      	str	r3, [r4, #20]
 80098d2:	3020      	adds	r0, #32
 80098d4:	e7e5      	b.n	80098a2 <__d2b+0x62>
 80098d6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80098da:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80098de:	6038      	str	r0, [r7, #0]
 80098e0:	6918      	ldr	r0, [r3, #16]
 80098e2:	f7ff fcb5 	bl	8009250 <__hi0bits>
 80098e6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80098ea:	6031      	str	r1, [r6, #0]
 80098ec:	e7e1      	b.n	80098b2 <__d2b+0x72>
 80098ee:	bf00      	nop
 80098f0:	0800af08 	.word	0x0800af08
 80098f4:	0800aff8 	.word	0x0800aff8

080098f8 <__ratio>:
 80098f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098fc:	4688      	mov	r8, r1
 80098fe:	4669      	mov	r1, sp
 8009900:	4681      	mov	r9, r0
 8009902:	f7ff ff49 	bl	8009798 <__b2d>
 8009906:	460f      	mov	r7, r1
 8009908:	4604      	mov	r4, r0
 800990a:	460d      	mov	r5, r1
 800990c:	4640      	mov	r0, r8
 800990e:	a901      	add	r1, sp, #4
 8009910:	f7ff ff42 	bl	8009798 <__b2d>
 8009914:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009918:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800991c:	468b      	mov	fp, r1
 800991e:	eba3 0c02 	sub.w	ip, r3, r2
 8009922:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009926:	1a9b      	subs	r3, r3, r2
 8009928:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800992c:	2b00      	cmp	r3, #0
 800992e:	bfd5      	itete	le
 8009930:	460a      	movle	r2, r1
 8009932:	462a      	movgt	r2, r5
 8009934:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009938:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800993c:	bfd8      	it	le
 800993e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009942:	465b      	mov	r3, fp
 8009944:	4602      	mov	r2, r0
 8009946:	4639      	mov	r1, r7
 8009948:	4620      	mov	r0, r4
 800994a:	f7f6 feef 	bl	800072c <__aeabi_ddiv>
 800994e:	b003      	add	sp, #12
 8009950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009954 <__copybits>:
 8009954:	3901      	subs	r1, #1
 8009956:	b570      	push	{r4, r5, r6, lr}
 8009958:	1149      	asrs	r1, r1, #5
 800995a:	6914      	ldr	r4, [r2, #16]
 800995c:	3101      	adds	r1, #1
 800995e:	f102 0314 	add.w	r3, r2, #20
 8009962:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009966:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800996a:	1f05      	subs	r5, r0, #4
 800996c:	42a3      	cmp	r3, r4
 800996e:	d30c      	bcc.n	800998a <__copybits+0x36>
 8009970:	1aa3      	subs	r3, r4, r2
 8009972:	3b11      	subs	r3, #17
 8009974:	f023 0303 	bic.w	r3, r3, #3
 8009978:	3211      	adds	r2, #17
 800997a:	42a2      	cmp	r2, r4
 800997c:	bf88      	it	hi
 800997e:	2300      	movhi	r3, #0
 8009980:	4418      	add	r0, r3
 8009982:	2300      	movs	r3, #0
 8009984:	4288      	cmp	r0, r1
 8009986:	d305      	bcc.n	8009994 <__copybits+0x40>
 8009988:	bd70      	pop	{r4, r5, r6, pc}
 800998a:	f853 6b04 	ldr.w	r6, [r3], #4
 800998e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009992:	e7eb      	b.n	800996c <__copybits+0x18>
 8009994:	f840 3b04 	str.w	r3, [r0], #4
 8009998:	e7f4      	b.n	8009984 <__copybits+0x30>

0800999a <__any_on>:
 800999a:	f100 0214 	add.w	r2, r0, #20
 800999e:	6900      	ldr	r0, [r0, #16]
 80099a0:	114b      	asrs	r3, r1, #5
 80099a2:	4298      	cmp	r0, r3
 80099a4:	b510      	push	{r4, lr}
 80099a6:	db11      	blt.n	80099cc <__any_on+0x32>
 80099a8:	dd0a      	ble.n	80099c0 <__any_on+0x26>
 80099aa:	f011 011f 	ands.w	r1, r1, #31
 80099ae:	d007      	beq.n	80099c0 <__any_on+0x26>
 80099b0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80099b4:	fa24 f001 	lsr.w	r0, r4, r1
 80099b8:	fa00 f101 	lsl.w	r1, r0, r1
 80099bc:	428c      	cmp	r4, r1
 80099be:	d10b      	bne.n	80099d8 <__any_on+0x3e>
 80099c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80099c4:	4293      	cmp	r3, r2
 80099c6:	d803      	bhi.n	80099d0 <__any_on+0x36>
 80099c8:	2000      	movs	r0, #0
 80099ca:	bd10      	pop	{r4, pc}
 80099cc:	4603      	mov	r3, r0
 80099ce:	e7f7      	b.n	80099c0 <__any_on+0x26>
 80099d0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80099d4:	2900      	cmp	r1, #0
 80099d6:	d0f5      	beq.n	80099c4 <__any_on+0x2a>
 80099d8:	2001      	movs	r0, #1
 80099da:	e7f6      	b.n	80099ca <__any_on+0x30>

080099dc <_calloc_r>:
 80099dc:	b570      	push	{r4, r5, r6, lr}
 80099de:	fba1 5402 	umull	r5, r4, r1, r2
 80099e2:	b934      	cbnz	r4, 80099f2 <_calloc_r+0x16>
 80099e4:	4629      	mov	r1, r5
 80099e6:	f000 f875 	bl	8009ad4 <_malloc_r>
 80099ea:	4606      	mov	r6, r0
 80099ec:	b928      	cbnz	r0, 80099fa <_calloc_r+0x1e>
 80099ee:	4630      	mov	r0, r6
 80099f0:	bd70      	pop	{r4, r5, r6, pc}
 80099f2:	220c      	movs	r2, #12
 80099f4:	2600      	movs	r6, #0
 80099f6:	6002      	str	r2, [r0, #0]
 80099f8:	e7f9      	b.n	80099ee <_calloc_r+0x12>
 80099fa:	462a      	mov	r2, r5
 80099fc:	4621      	mov	r1, r4
 80099fe:	f7fc faef 	bl	8005fe0 <memset>
 8009a02:	e7f4      	b.n	80099ee <_calloc_r+0x12>

08009a04 <_free_r>:
 8009a04:	b538      	push	{r3, r4, r5, lr}
 8009a06:	4605      	mov	r5, r0
 8009a08:	2900      	cmp	r1, #0
 8009a0a:	d040      	beq.n	8009a8e <_free_r+0x8a>
 8009a0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a10:	1f0c      	subs	r4, r1, #4
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	bfb8      	it	lt
 8009a16:	18e4      	addlt	r4, r4, r3
 8009a18:	f000 fe62 	bl	800a6e0 <__malloc_lock>
 8009a1c:	4a1c      	ldr	r2, [pc, #112]	; (8009a90 <_free_r+0x8c>)
 8009a1e:	6813      	ldr	r3, [r2, #0]
 8009a20:	b933      	cbnz	r3, 8009a30 <_free_r+0x2c>
 8009a22:	6063      	str	r3, [r4, #4]
 8009a24:	6014      	str	r4, [r2, #0]
 8009a26:	4628      	mov	r0, r5
 8009a28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a2c:	f000 be5e 	b.w	800a6ec <__malloc_unlock>
 8009a30:	42a3      	cmp	r3, r4
 8009a32:	d908      	bls.n	8009a46 <_free_r+0x42>
 8009a34:	6820      	ldr	r0, [r4, #0]
 8009a36:	1821      	adds	r1, r4, r0
 8009a38:	428b      	cmp	r3, r1
 8009a3a:	bf01      	itttt	eq
 8009a3c:	6819      	ldreq	r1, [r3, #0]
 8009a3e:	685b      	ldreq	r3, [r3, #4]
 8009a40:	1809      	addeq	r1, r1, r0
 8009a42:	6021      	streq	r1, [r4, #0]
 8009a44:	e7ed      	b.n	8009a22 <_free_r+0x1e>
 8009a46:	461a      	mov	r2, r3
 8009a48:	685b      	ldr	r3, [r3, #4]
 8009a4a:	b10b      	cbz	r3, 8009a50 <_free_r+0x4c>
 8009a4c:	42a3      	cmp	r3, r4
 8009a4e:	d9fa      	bls.n	8009a46 <_free_r+0x42>
 8009a50:	6811      	ldr	r1, [r2, #0]
 8009a52:	1850      	adds	r0, r2, r1
 8009a54:	42a0      	cmp	r0, r4
 8009a56:	d10b      	bne.n	8009a70 <_free_r+0x6c>
 8009a58:	6820      	ldr	r0, [r4, #0]
 8009a5a:	4401      	add	r1, r0
 8009a5c:	1850      	adds	r0, r2, r1
 8009a5e:	4283      	cmp	r3, r0
 8009a60:	6011      	str	r1, [r2, #0]
 8009a62:	d1e0      	bne.n	8009a26 <_free_r+0x22>
 8009a64:	6818      	ldr	r0, [r3, #0]
 8009a66:	685b      	ldr	r3, [r3, #4]
 8009a68:	4401      	add	r1, r0
 8009a6a:	6011      	str	r1, [r2, #0]
 8009a6c:	6053      	str	r3, [r2, #4]
 8009a6e:	e7da      	b.n	8009a26 <_free_r+0x22>
 8009a70:	d902      	bls.n	8009a78 <_free_r+0x74>
 8009a72:	230c      	movs	r3, #12
 8009a74:	602b      	str	r3, [r5, #0]
 8009a76:	e7d6      	b.n	8009a26 <_free_r+0x22>
 8009a78:	6820      	ldr	r0, [r4, #0]
 8009a7a:	1821      	adds	r1, r4, r0
 8009a7c:	428b      	cmp	r3, r1
 8009a7e:	bf01      	itttt	eq
 8009a80:	6819      	ldreq	r1, [r3, #0]
 8009a82:	685b      	ldreq	r3, [r3, #4]
 8009a84:	1809      	addeq	r1, r1, r0
 8009a86:	6021      	streq	r1, [r4, #0]
 8009a88:	6063      	str	r3, [r4, #4]
 8009a8a:	6054      	str	r4, [r2, #4]
 8009a8c:	e7cb      	b.n	8009a26 <_free_r+0x22>
 8009a8e:	bd38      	pop	{r3, r4, r5, pc}
 8009a90:	200004e4 	.word	0x200004e4

08009a94 <sbrk_aligned>:
 8009a94:	b570      	push	{r4, r5, r6, lr}
 8009a96:	4e0e      	ldr	r6, [pc, #56]	; (8009ad0 <sbrk_aligned+0x3c>)
 8009a98:	460c      	mov	r4, r1
 8009a9a:	6831      	ldr	r1, [r6, #0]
 8009a9c:	4605      	mov	r5, r0
 8009a9e:	b911      	cbnz	r1, 8009aa6 <sbrk_aligned+0x12>
 8009aa0:	f000 fb46 	bl	800a130 <_sbrk_r>
 8009aa4:	6030      	str	r0, [r6, #0]
 8009aa6:	4621      	mov	r1, r4
 8009aa8:	4628      	mov	r0, r5
 8009aaa:	f000 fb41 	bl	800a130 <_sbrk_r>
 8009aae:	1c43      	adds	r3, r0, #1
 8009ab0:	d00a      	beq.n	8009ac8 <sbrk_aligned+0x34>
 8009ab2:	1cc4      	adds	r4, r0, #3
 8009ab4:	f024 0403 	bic.w	r4, r4, #3
 8009ab8:	42a0      	cmp	r0, r4
 8009aba:	d007      	beq.n	8009acc <sbrk_aligned+0x38>
 8009abc:	1a21      	subs	r1, r4, r0
 8009abe:	4628      	mov	r0, r5
 8009ac0:	f000 fb36 	bl	800a130 <_sbrk_r>
 8009ac4:	3001      	adds	r0, #1
 8009ac6:	d101      	bne.n	8009acc <sbrk_aligned+0x38>
 8009ac8:	f04f 34ff 	mov.w	r4, #4294967295
 8009acc:	4620      	mov	r0, r4
 8009ace:	bd70      	pop	{r4, r5, r6, pc}
 8009ad0:	200004e8 	.word	0x200004e8

08009ad4 <_malloc_r>:
 8009ad4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ad8:	1ccd      	adds	r5, r1, #3
 8009ada:	f025 0503 	bic.w	r5, r5, #3
 8009ade:	3508      	adds	r5, #8
 8009ae0:	2d0c      	cmp	r5, #12
 8009ae2:	bf38      	it	cc
 8009ae4:	250c      	movcc	r5, #12
 8009ae6:	2d00      	cmp	r5, #0
 8009ae8:	4607      	mov	r7, r0
 8009aea:	db01      	blt.n	8009af0 <_malloc_r+0x1c>
 8009aec:	42a9      	cmp	r1, r5
 8009aee:	d905      	bls.n	8009afc <_malloc_r+0x28>
 8009af0:	230c      	movs	r3, #12
 8009af2:	2600      	movs	r6, #0
 8009af4:	603b      	str	r3, [r7, #0]
 8009af6:	4630      	mov	r0, r6
 8009af8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009afc:	4e2e      	ldr	r6, [pc, #184]	; (8009bb8 <_malloc_r+0xe4>)
 8009afe:	f000 fdef 	bl	800a6e0 <__malloc_lock>
 8009b02:	6833      	ldr	r3, [r6, #0]
 8009b04:	461c      	mov	r4, r3
 8009b06:	bb34      	cbnz	r4, 8009b56 <_malloc_r+0x82>
 8009b08:	4629      	mov	r1, r5
 8009b0a:	4638      	mov	r0, r7
 8009b0c:	f7ff ffc2 	bl	8009a94 <sbrk_aligned>
 8009b10:	1c43      	adds	r3, r0, #1
 8009b12:	4604      	mov	r4, r0
 8009b14:	d14d      	bne.n	8009bb2 <_malloc_r+0xde>
 8009b16:	6834      	ldr	r4, [r6, #0]
 8009b18:	4626      	mov	r6, r4
 8009b1a:	2e00      	cmp	r6, #0
 8009b1c:	d140      	bne.n	8009ba0 <_malloc_r+0xcc>
 8009b1e:	6823      	ldr	r3, [r4, #0]
 8009b20:	4631      	mov	r1, r6
 8009b22:	4638      	mov	r0, r7
 8009b24:	eb04 0803 	add.w	r8, r4, r3
 8009b28:	f000 fb02 	bl	800a130 <_sbrk_r>
 8009b2c:	4580      	cmp	r8, r0
 8009b2e:	d13a      	bne.n	8009ba6 <_malloc_r+0xd2>
 8009b30:	6821      	ldr	r1, [r4, #0]
 8009b32:	3503      	adds	r5, #3
 8009b34:	1a6d      	subs	r5, r5, r1
 8009b36:	f025 0503 	bic.w	r5, r5, #3
 8009b3a:	3508      	adds	r5, #8
 8009b3c:	2d0c      	cmp	r5, #12
 8009b3e:	bf38      	it	cc
 8009b40:	250c      	movcc	r5, #12
 8009b42:	4638      	mov	r0, r7
 8009b44:	4629      	mov	r1, r5
 8009b46:	f7ff ffa5 	bl	8009a94 <sbrk_aligned>
 8009b4a:	3001      	adds	r0, #1
 8009b4c:	d02b      	beq.n	8009ba6 <_malloc_r+0xd2>
 8009b4e:	6823      	ldr	r3, [r4, #0]
 8009b50:	442b      	add	r3, r5
 8009b52:	6023      	str	r3, [r4, #0]
 8009b54:	e00e      	b.n	8009b74 <_malloc_r+0xa0>
 8009b56:	6822      	ldr	r2, [r4, #0]
 8009b58:	1b52      	subs	r2, r2, r5
 8009b5a:	d41e      	bmi.n	8009b9a <_malloc_r+0xc6>
 8009b5c:	2a0b      	cmp	r2, #11
 8009b5e:	d916      	bls.n	8009b8e <_malloc_r+0xba>
 8009b60:	1961      	adds	r1, r4, r5
 8009b62:	42a3      	cmp	r3, r4
 8009b64:	6025      	str	r5, [r4, #0]
 8009b66:	bf18      	it	ne
 8009b68:	6059      	strne	r1, [r3, #4]
 8009b6a:	6863      	ldr	r3, [r4, #4]
 8009b6c:	bf08      	it	eq
 8009b6e:	6031      	streq	r1, [r6, #0]
 8009b70:	5162      	str	r2, [r4, r5]
 8009b72:	604b      	str	r3, [r1, #4]
 8009b74:	4638      	mov	r0, r7
 8009b76:	f104 060b 	add.w	r6, r4, #11
 8009b7a:	f000 fdb7 	bl	800a6ec <__malloc_unlock>
 8009b7e:	f026 0607 	bic.w	r6, r6, #7
 8009b82:	1d23      	adds	r3, r4, #4
 8009b84:	1af2      	subs	r2, r6, r3
 8009b86:	d0b6      	beq.n	8009af6 <_malloc_r+0x22>
 8009b88:	1b9b      	subs	r3, r3, r6
 8009b8a:	50a3      	str	r3, [r4, r2]
 8009b8c:	e7b3      	b.n	8009af6 <_malloc_r+0x22>
 8009b8e:	6862      	ldr	r2, [r4, #4]
 8009b90:	42a3      	cmp	r3, r4
 8009b92:	bf0c      	ite	eq
 8009b94:	6032      	streq	r2, [r6, #0]
 8009b96:	605a      	strne	r2, [r3, #4]
 8009b98:	e7ec      	b.n	8009b74 <_malloc_r+0xa0>
 8009b9a:	4623      	mov	r3, r4
 8009b9c:	6864      	ldr	r4, [r4, #4]
 8009b9e:	e7b2      	b.n	8009b06 <_malloc_r+0x32>
 8009ba0:	4634      	mov	r4, r6
 8009ba2:	6876      	ldr	r6, [r6, #4]
 8009ba4:	e7b9      	b.n	8009b1a <_malloc_r+0x46>
 8009ba6:	230c      	movs	r3, #12
 8009ba8:	4638      	mov	r0, r7
 8009baa:	603b      	str	r3, [r7, #0]
 8009bac:	f000 fd9e 	bl	800a6ec <__malloc_unlock>
 8009bb0:	e7a1      	b.n	8009af6 <_malloc_r+0x22>
 8009bb2:	6025      	str	r5, [r4, #0]
 8009bb4:	e7de      	b.n	8009b74 <_malloc_r+0xa0>
 8009bb6:	bf00      	nop
 8009bb8:	200004e4 	.word	0x200004e4

08009bbc <__ssputs_r>:
 8009bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bc0:	688e      	ldr	r6, [r1, #8]
 8009bc2:	4682      	mov	sl, r0
 8009bc4:	429e      	cmp	r6, r3
 8009bc6:	460c      	mov	r4, r1
 8009bc8:	4690      	mov	r8, r2
 8009bca:	461f      	mov	r7, r3
 8009bcc:	d838      	bhi.n	8009c40 <__ssputs_r+0x84>
 8009bce:	898a      	ldrh	r2, [r1, #12]
 8009bd0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009bd4:	d032      	beq.n	8009c3c <__ssputs_r+0x80>
 8009bd6:	6825      	ldr	r5, [r4, #0]
 8009bd8:	6909      	ldr	r1, [r1, #16]
 8009bda:	3301      	adds	r3, #1
 8009bdc:	eba5 0901 	sub.w	r9, r5, r1
 8009be0:	6965      	ldr	r5, [r4, #20]
 8009be2:	444b      	add	r3, r9
 8009be4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009be8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009bec:	106d      	asrs	r5, r5, #1
 8009bee:	429d      	cmp	r5, r3
 8009bf0:	bf38      	it	cc
 8009bf2:	461d      	movcc	r5, r3
 8009bf4:	0553      	lsls	r3, r2, #21
 8009bf6:	d531      	bpl.n	8009c5c <__ssputs_r+0xa0>
 8009bf8:	4629      	mov	r1, r5
 8009bfa:	f7ff ff6b 	bl	8009ad4 <_malloc_r>
 8009bfe:	4606      	mov	r6, r0
 8009c00:	b950      	cbnz	r0, 8009c18 <__ssputs_r+0x5c>
 8009c02:	230c      	movs	r3, #12
 8009c04:	f04f 30ff 	mov.w	r0, #4294967295
 8009c08:	f8ca 3000 	str.w	r3, [sl]
 8009c0c:	89a3      	ldrh	r3, [r4, #12]
 8009c0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c12:	81a3      	strh	r3, [r4, #12]
 8009c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c18:	464a      	mov	r2, r9
 8009c1a:	6921      	ldr	r1, [r4, #16]
 8009c1c:	f7fc f9d2 	bl	8005fc4 <memcpy>
 8009c20:	89a3      	ldrh	r3, [r4, #12]
 8009c22:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009c26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c2a:	81a3      	strh	r3, [r4, #12]
 8009c2c:	6126      	str	r6, [r4, #16]
 8009c2e:	444e      	add	r6, r9
 8009c30:	6026      	str	r6, [r4, #0]
 8009c32:	463e      	mov	r6, r7
 8009c34:	6165      	str	r5, [r4, #20]
 8009c36:	eba5 0509 	sub.w	r5, r5, r9
 8009c3a:	60a5      	str	r5, [r4, #8]
 8009c3c:	42be      	cmp	r6, r7
 8009c3e:	d900      	bls.n	8009c42 <__ssputs_r+0x86>
 8009c40:	463e      	mov	r6, r7
 8009c42:	4632      	mov	r2, r6
 8009c44:	4641      	mov	r1, r8
 8009c46:	6820      	ldr	r0, [r4, #0]
 8009c48:	f000 fd30 	bl	800a6ac <memmove>
 8009c4c:	68a3      	ldr	r3, [r4, #8]
 8009c4e:	2000      	movs	r0, #0
 8009c50:	1b9b      	subs	r3, r3, r6
 8009c52:	60a3      	str	r3, [r4, #8]
 8009c54:	6823      	ldr	r3, [r4, #0]
 8009c56:	4433      	add	r3, r6
 8009c58:	6023      	str	r3, [r4, #0]
 8009c5a:	e7db      	b.n	8009c14 <__ssputs_r+0x58>
 8009c5c:	462a      	mov	r2, r5
 8009c5e:	f000 fd4b 	bl	800a6f8 <_realloc_r>
 8009c62:	4606      	mov	r6, r0
 8009c64:	2800      	cmp	r0, #0
 8009c66:	d1e1      	bne.n	8009c2c <__ssputs_r+0x70>
 8009c68:	4650      	mov	r0, sl
 8009c6a:	6921      	ldr	r1, [r4, #16]
 8009c6c:	f7ff feca 	bl	8009a04 <_free_r>
 8009c70:	e7c7      	b.n	8009c02 <__ssputs_r+0x46>
	...

08009c74 <_svfiprintf_r>:
 8009c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c78:	4698      	mov	r8, r3
 8009c7a:	898b      	ldrh	r3, [r1, #12]
 8009c7c:	4607      	mov	r7, r0
 8009c7e:	061b      	lsls	r3, r3, #24
 8009c80:	460d      	mov	r5, r1
 8009c82:	4614      	mov	r4, r2
 8009c84:	b09d      	sub	sp, #116	; 0x74
 8009c86:	d50e      	bpl.n	8009ca6 <_svfiprintf_r+0x32>
 8009c88:	690b      	ldr	r3, [r1, #16]
 8009c8a:	b963      	cbnz	r3, 8009ca6 <_svfiprintf_r+0x32>
 8009c8c:	2140      	movs	r1, #64	; 0x40
 8009c8e:	f7ff ff21 	bl	8009ad4 <_malloc_r>
 8009c92:	6028      	str	r0, [r5, #0]
 8009c94:	6128      	str	r0, [r5, #16]
 8009c96:	b920      	cbnz	r0, 8009ca2 <_svfiprintf_r+0x2e>
 8009c98:	230c      	movs	r3, #12
 8009c9a:	603b      	str	r3, [r7, #0]
 8009c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009ca0:	e0d1      	b.n	8009e46 <_svfiprintf_r+0x1d2>
 8009ca2:	2340      	movs	r3, #64	; 0x40
 8009ca4:	616b      	str	r3, [r5, #20]
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	9309      	str	r3, [sp, #36]	; 0x24
 8009caa:	2320      	movs	r3, #32
 8009cac:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009cb0:	2330      	movs	r3, #48	; 0x30
 8009cb2:	f04f 0901 	mov.w	r9, #1
 8009cb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009cba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009e60 <_svfiprintf_r+0x1ec>
 8009cbe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009cc2:	4623      	mov	r3, r4
 8009cc4:	469a      	mov	sl, r3
 8009cc6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cca:	b10a      	cbz	r2, 8009cd0 <_svfiprintf_r+0x5c>
 8009ccc:	2a25      	cmp	r2, #37	; 0x25
 8009cce:	d1f9      	bne.n	8009cc4 <_svfiprintf_r+0x50>
 8009cd0:	ebba 0b04 	subs.w	fp, sl, r4
 8009cd4:	d00b      	beq.n	8009cee <_svfiprintf_r+0x7a>
 8009cd6:	465b      	mov	r3, fp
 8009cd8:	4622      	mov	r2, r4
 8009cda:	4629      	mov	r1, r5
 8009cdc:	4638      	mov	r0, r7
 8009cde:	f7ff ff6d 	bl	8009bbc <__ssputs_r>
 8009ce2:	3001      	adds	r0, #1
 8009ce4:	f000 80aa 	beq.w	8009e3c <_svfiprintf_r+0x1c8>
 8009ce8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009cea:	445a      	add	r2, fp
 8009cec:	9209      	str	r2, [sp, #36]	; 0x24
 8009cee:	f89a 3000 	ldrb.w	r3, [sl]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	f000 80a2 	beq.w	8009e3c <_svfiprintf_r+0x1c8>
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	f04f 32ff 	mov.w	r2, #4294967295
 8009cfe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d02:	f10a 0a01 	add.w	sl, sl, #1
 8009d06:	9304      	str	r3, [sp, #16]
 8009d08:	9307      	str	r3, [sp, #28]
 8009d0a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d0e:	931a      	str	r3, [sp, #104]	; 0x68
 8009d10:	4654      	mov	r4, sl
 8009d12:	2205      	movs	r2, #5
 8009d14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d18:	4851      	ldr	r0, [pc, #324]	; (8009e60 <_svfiprintf_r+0x1ec>)
 8009d1a:	f7ff f999 	bl	8009050 <memchr>
 8009d1e:	9a04      	ldr	r2, [sp, #16]
 8009d20:	b9d8      	cbnz	r0, 8009d5a <_svfiprintf_r+0xe6>
 8009d22:	06d0      	lsls	r0, r2, #27
 8009d24:	bf44      	itt	mi
 8009d26:	2320      	movmi	r3, #32
 8009d28:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d2c:	0711      	lsls	r1, r2, #28
 8009d2e:	bf44      	itt	mi
 8009d30:	232b      	movmi	r3, #43	; 0x2b
 8009d32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d36:	f89a 3000 	ldrb.w	r3, [sl]
 8009d3a:	2b2a      	cmp	r3, #42	; 0x2a
 8009d3c:	d015      	beq.n	8009d6a <_svfiprintf_r+0xf6>
 8009d3e:	4654      	mov	r4, sl
 8009d40:	2000      	movs	r0, #0
 8009d42:	f04f 0c0a 	mov.w	ip, #10
 8009d46:	9a07      	ldr	r2, [sp, #28]
 8009d48:	4621      	mov	r1, r4
 8009d4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d4e:	3b30      	subs	r3, #48	; 0x30
 8009d50:	2b09      	cmp	r3, #9
 8009d52:	d94e      	bls.n	8009df2 <_svfiprintf_r+0x17e>
 8009d54:	b1b0      	cbz	r0, 8009d84 <_svfiprintf_r+0x110>
 8009d56:	9207      	str	r2, [sp, #28]
 8009d58:	e014      	b.n	8009d84 <_svfiprintf_r+0x110>
 8009d5a:	eba0 0308 	sub.w	r3, r0, r8
 8009d5e:	fa09 f303 	lsl.w	r3, r9, r3
 8009d62:	4313      	orrs	r3, r2
 8009d64:	46a2      	mov	sl, r4
 8009d66:	9304      	str	r3, [sp, #16]
 8009d68:	e7d2      	b.n	8009d10 <_svfiprintf_r+0x9c>
 8009d6a:	9b03      	ldr	r3, [sp, #12]
 8009d6c:	1d19      	adds	r1, r3, #4
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	9103      	str	r1, [sp, #12]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	bfbb      	ittet	lt
 8009d76:	425b      	neglt	r3, r3
 8009d78:	f042 0202 	orrlt.w	r2, r2, #2
 8009d7c:	9307      	strge	r3, [sp, #28]
 8009d7e:	9307      	strlt	r3, [sp, #28]
 8009d80:	bfb8      	it	lt
 8009d82:	9204      	strlt	r2, [sp, #16]
 8009d84:	7823      	ldrb	r3, [r4, #0]
 8009d86:	2b2e      	cmp	r3, #46	; 0x2e
 8009d88:	d10c      	bne.n	8009da4 <_svfiprintf_r+0x130>
 8009d8a:	7863      	ldrb	r3, [r4, #1]
 8009d8c:	2b2a      	cmp	r3, #42	; 0x2a
 8009d8e:	d135      	bne.n	8009dfc <_svfiprintf_r+0x188>
 8009d90:	9b03      	ldr	r3, [sp, #12]
 8009d92:	3402      	adds	r4, #2
 8009d94:	1d1a      	adds	r2, r3, #4
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	9203      	str	r2, [sp, #12]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	bfb8      	it	lt
 8009d9e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009da2:	9305      	str	r3, [sp, #20]
 8009da4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8009e64 <_svfiprintf_r+0x1f0>
 8009da8:	2203      	movs	r2, #3
 8009daa:	4650      	mov	r0, sl
 8009dac:	7821      	ldrb	r1, [r4, #0]
 8009dae:	f7ff f94f 	bl	8009050 <memchr>
 8009db2:	b140      	cbz	r0, 8009dc6 <_svfiprintf_r+0x152>
 8009db4:	2340      	movs	r3, #64	; 0x40
 8009db6:	eba0 000a 	sub.w	r0, r0, sl
 8009dba:	fa03 f000 	lsl.w	r0, r3, r0
 8009dbe:	9b04      	ldr	r3, [sp, #16]
 8009dc0:	3401      	adds	r4, #1
 8009dc2:	4303      	orrs	r3, r0
 8009dc4:	9304      	str	r3, [sp, #16]
 8009dc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009dca:	2206      	movs	r2, #6
 8009dcc:	4826      	ldr	r0, [pc, #152]	; (8009e68 <_svfiprintf_r+0x1f4>)
 8009dce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009dd2:	f7ff f93d 	bl	8009050 <memchr>
 8009dd6:	2800      	cmp	r0, #0
 8009dd8:	d038      	beq.n	8009e4c <_svfiprintf_r+0x1d8>
 8009dda:	4b24      	ldr	r3, [pc, #144]	; (8009e6c <_svfiprintf_r+0x1f8>)
 8009ddc:	bb1b      	cbnz	r3, 8009e26 <_svfiprintf_r+0x1b2>
 8009dde:	9b03      	ldr	r3, [sp, #12]
 8009de0:	3307      	adds	r3, #7
 8009de2:	f023 0307 	bic.w	r3, r3, #7
 8009de6:	3308      	adds	r3, #8
 8009de8:	9303      	str	r3, [sp, #12]
 8009dea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009dec:	4433      	add	r3, r6
 8009dee:	9309      	str	r3, [sp, #36]	; 0x24
 8009df0:	e767      	b.n	8009cc2 <_svfiprintf_r+0x4e>
 8009df2:	460c      	mov	r4, r1
 8009df4:	2001      	movs	r0, #1
 8009df6:	fb0c 3202 	mla	r2, ip, r2, r3
 8009dfa:	e7a5      	b.n	8009d48 <_svfiprintf_r+0xd4>
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	f04f 0c0a 	mov.w	ip, #10
 8009e02:	4619      	mov	r1, r3
 8009e04:	3401      	adds	r4, #1
 8009e06:	9305      	str	r3, [sp, #20]
 8009e08:	4620      	mov	r0, r4
 8009e0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e0e:	3a30      	subs	r2, #48	; 0x30
 8009e10:	2a09      	cmp	r2, #9
 8009e12:	d903      	bls.n	8009e1c <_svfiprintf_r+0x1a8>
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d0c5      	beq.n	8009da4 <_svfiprintf_r+0x130>
 8009e18:	9105      	str	r1, [sp, #20]
 8009e1a:	e7c3      	b.n	8009da4 <_svfiprintf_r+0x130>
 8009e1c:	4604      	mov	r4, r0
 8009e1e:	2301      	movs	r3, #1
 8009e20:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e24:	e7f0      	b.n	8009e08 <_svfiprintf_r+0x194>
 8009e26:	ab03      	add	r3, sp, #12
 8009e28:	9300      	str	r3, [sp, #0]
 8009e2a:	462a      	mov	r2, r5
 8009e2c:	4638      	mov	r0, r7
 8009e2e:	4b10      	ldr	r3, [pc, #64]	; (8009e70 <_svfiprintf_r+0x1fc>)
 8009e30:	a904      	add	r1, sp, #16
 8009e32:	f7fc f97b 	bl	800612c <_printf_float>
 8009e36:	1c42      	adds	r2, r0, #1
 8009e38:	4606      	mov	r6, r0
 8009e3a:	d1d6      	bne.n	8009dea <_svfiprintf_r+0x176>
 8009e3c:	89ab      	ldrh	r3, [r5, #12]
 8009e3e:	065b      	lsls	r3, r3, #25
 8009e40:	f53f af2c 	bmi.w	8009c9c <_svfiprintf_r+0x28>
 8009e44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009e46:	b01d      	add	sp, #116	; 0x74
 8009e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e4c:	ab03      	add	r3, sp, #12
 8009e4e:	9300      	str	r3, [sp, #0]
 8009e50:	462a      	mov	r2, r5
 8009e52:	4638      	mov	r0, r7
 8009e54:	4b06      	ldr	r3, [pc, #24]	; (8009e70 <_svfiprintf_r+0x1fc>)
 8009e56:	a904      	add	r1, sp, #16
 8009e58:	f7fc fc04 	bl	8006664 <_printf_i>
 8009e5c:	e7eb      	b.n	8009e36 <_svfiprintf_r+0x1c2>
 8009e5e:	bf00      	nop
 8009e60:	0800b154 	.word	0x0800b154
 8009e64:	0800b15a 	.word	0x0800b15a
 8009e68:	0800b15e 	.word	0x0800b15e
 8009e6c:	0800612d 	.word	0x0800612d
 8009e70:	08009bbd 	.word	0x08009bbd

08009e74 <__sfputc_r>:
 8009e74:	6893      	ldr	r3, [r2, #8]
 8009e76:	b410      	push	{r4}
 8009e78:	3b01      	subs	r3, #1
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	6093      	str	r3, [r2, #8]
 8009e7e:	da07      	bge.n	8009e90 <__sfputc_r+0x1c>
 8009e80:	6994      	ldr	r4, [r2, #24]
 8009e82:	42a3      	cmp	r3, r4
 8009e84:	db01      	blt.n	8009e8a <__sfputc_r+0x16>
 8009e86:	290a      	cmp	r1, #10
 8009e88:	d102      	bne.n	8009e90 <__sfputc_r+0x1c>
 8009e8a:	bc10      	pop	{r4}
 8009e8c:	f000 b9b8 	b.w	800a200 <__swbuf_r>
 8009e90:	6813      	ldr	r3, [r2, #0]
 8009e92:	1c58      	adds	r0, r3, #1
 8009e94:	6010      	str	r0, [r2, #0]
 8009e96:	7019      	strb	r1, [r3, #0]
 8009e98:	4608      	mov	r0, r1
 8009e9a:	bc10      	pop	{r4}
 8009e9c:	4770      	bx	lr

08009e9e <__sfputs_r>:
 8009e9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ea0:	4606      	mov	r6, r0
 8009ea2:	460f      	mov	r7, r1
 8009ea4:	4614      	mov	r4, r2
 8009ea6:	18d5      	adds	r5, r2, r3
 8009ea8:	42ac      	cmp	r4, r5
 8009eaa:	d101      	bne.n	8009eb0 <__sfputs_r+0x12>
 8009eac:	2000      	movs	r0, #0
 8009eae:	e007      	b.n	8009ec0 <__sfputs_r+0x22>
 8009eb0:	463a      	mov	r2, r7
 8009eb2:	4630      	mov	r0, r6
 8009eb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009eb8:	f7ff ffdc 	bl	8009e74 <__sfputc_r>
 8009ebc:	1c43      	adds	r3, r0, #1
 8009ebe:	d1f3      	bne.n	8009ea8 <__sfputs_r+0xa>
 8009ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ec4 <_vfiprintf_r>:
 8009ec4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec8:	460d      	mov	r5, r1
 8009eca:	4614      	mov	r4, r2
 8009ecc:	4698      	mov	r8, r3
 8009ece:	4606      	mov	r6, r0
 8009ed0:	b09d      	sub	sp, #116	; 0x74
 8009ed2:	b118      	cbz	r0, 8009edc <_vfiprintf_r+0x18>
 8009ed4:	6983      	ldr	r3, [r0, #24]
 8009ed6:	b90b      	cbnz	r3, 8009edc <_vfiprintf_r+0x18>
 8009ed8:	f7fe fc94 	bl	8008804 <__sinit>
 8009edc:	4b89      	ldr	r3, [pc, #548]	; (800a104 <_vfiprintf_r+0x240>)
 8009ede:	429d      	cmp	r5, r3
 8009ee0:	d11b      	bne.n	8009f1a <_vfiprintf_r+0x56>
 8009ee2:	6875      	ldr	r5, [r6, #4]
 8009ee4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ee6:	07d9      	lsls	r1, r3, #31
 8009ee8:	d405      	bmi.n	8009ef6 <_vfiprintf_r+0x32>
 8009eea:	89ab      	ldrh	r3, [r5, #12]
 8009eec:	059a      	lsls	r2, r3, #22
 8009eee:	d402      	bmi.n	8009ef6 <_vfiprintf_r+0x32>
 8009ef0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009ef2:	f7ff f890 	bl	8009016 <__retarget_lock_acquire_recursive>
 8009ef6:	89ab      	ldrh	r3, [r5, #12]
 8009ef8:	071b      	lsls	r3, r3, #28
 8009efa:	d501      	bpl.n	8009f00 <_vfiprintf_r+0x3c>
 8009efc:	692b      	ldr	r3, [r5, #16]
 8009efe:	b9eb      	cbnz	r3, 8009f3c <_vfiprintf_r+0x78>
 8009f00:	4629      	mov	r1, r5
 8009f02:	4630      	mov	r0, r6
 8009f04:	f000 f9ee 	bl	800a2e4 <__swsetup_r>
 8009f08:	b1c0      	cbz	r0, 8009f3c <_vfiprintf_r+0x78>
 8009f0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f0c:	07dc      	lsls	r4, r3, #31
 8009f0e:	d50e      	bpl.n	8009f2e <_vfiprintf_r+0x6a>
 8009f10:	f04f 30ff 	mov.w	r0, #4294967295
 8009f14:	b01d      	add	sp, #116	; 0x74
 8009f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f1a:	4b7b      	ldr	r3, [pc, #492]	; (800a108 <_vfiprintf_r+0x244>)
 8009f1c:	429d      	cmp	r5, r3
 8009f1e:	d101      	bne.n	8009f24 <_vfiprintf_r+0x60>
 8009f20:	68b5      	ldr	r5, [r6, #8]
 8009f22:	e7df      	b.n	8009ee4 <_vfiprintf_r+0x20>
 8009f24:	4b79      	ldr	r3, [pc, #484]	; (800a10c <_vfiprintf_r+0x248>)
 8009f26:	429d      	cmp	r5, r3
 8009f28:	bf08      	it	eq
 8009f2a:	68f5      	ldreq	r5, [r6, #12]
 8009f2c:	e7da      	b.n	8009ee4 <_vfiprintf_r+0x20>
 8009f2e:	89ab      	ldrh	r3, [r5, #12]
 8009f30:	0598      	lsls	r0, r3, #22
 8009f32:	d4ed      	bmi.n	8009f10 <_vfiprintf_r+0x4c>
 8009f34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f36:	f7ff f86f 	bl	8009018 <__retarget_lock_release_recursive>
 8009f3a:	e7e9      	b.n	8009f10 <_vfiprintf_r+0x4c>
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	9309      	str	r3, [sp, #36]	; 0x24
 8009f40:	2320      	movs	r3, #32
 8009f42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f46:	2330      	movs	r3, #48	; 0x30
 8009f48:	f04f 0901 	mov.w	r9, #1
 8009f4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f50:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800a110 <_vfiprintf_r+0x24c>
 8009f54:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009f58:	4623      	mov	r3, r4
 8009f5a:	469a      	mov	sl, r3
 8009f5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f60:	b10a      	cbz	r2, 8009f66 <_vfiprintf_r+0xa2>
 8009f62:	2a25      	cmp	r2, #37	; 0x25
 8009f64:	d1f9      	bne.n	8009f5a <_vfiprintf_r+0x96>
 8009f66:	ebba 0b04 	subs.w	fp, sl, r4
 8009f6a:	d00b      	beq.n	8009f84 <_vfiprintf_r+0xc0>
 8009f6c:	465b      	mov	r3, fp
 8009f6e:	4622      	mov	r2, r4
 8009f70:	4629      	mov	r1, r5
 8009f72:	4630      	mov	r0, r6
 8009f74:	f7ff ff93 	bl	8009e9e <__sfputs_r>
 8009f78:	3001      	adds	r0, #1
 8009f7a:	f000 80aa 	beq.w	800a0d2 <_vfiprintf_r+0x20e>
 8009f7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f80:	445a      	add	r2, fp
 8009f82:	9209      	str	r2, [sp, #36]	; 0x24
 8009f84:	f89a 3000 	ldrb.w	r3, [sl]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	f000 80a2 	beq.w	800a0d2 <_vfiprintf_r+0x20e>
 8009f8e:	2300      	movs	r3, #0
 8009f90:	f04f 32ff 	mov.w	r2, #4294967295
 8009f94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009f98:	f10a 0a01 	add.w	sl, sl, #1
 8009f9c:	9304      	str	r3, [sp, #16]
 8009f9e:	9307      	str	r3, [sp, #28]
 8009fa0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009fa4:	931a      	str	r3, [sp, #104]	; 0x68
 8009fa6:	4654      	mov	r4, sl
 8009fa8:	2205      	movs	r2, #5
 8009faa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fae:	4858      	ldr	r0, [pc, #352]	; (800a110 <_vfiprintf_r+0x24c>)
 8009fb0:	f7ff f84e 	bl	8009050 <memchr>
 8009fb4:	9a04      	ldr	r2, [sp, #16]
 8009fb6:	b9d8      	cbnz	r0, 8009ff0 <_vfiprintf_r+0x12c>
 8009fb8:	06d1      	lsls	r1, r2, #27
 8009fba:	bf44      	itt	mi
 8009fbc:	2320      	movmi	r3, #32
 8009fbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009fc2:	0713      	lsls	r3, r2, #28
 8009fc4:	bf44      	itt	mi
 8009fc6:	232b      	movmi	r3, #43	; 0x2b
 8009fc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009fcc:	f89a 3000 	ldrb.w	r3, [sl]
 8009fd0:	2b2a      	cmp	r3, #42	; 0x2a
 8009fd2:	d015      	beq.n	800a000 <_vfiprintf_r+0x13c>
 8009fd4:	4654      	mov	r4, sl
 8009fd6:	2000      	movs	r0, #0
 8009fd8:	f04f 0c0a 	mov.w	ip, #10
 8009fdc:	9a07      	ldr	r2, [sp, #28]
 8009fde:	4621      	mov	r1, r4
 8009fe0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009fe4:	3b30      	subs	r3, #48	; 0x30
 8009fe6:	2b09      	cmp	r3, #9
 8009fe8:	d94e      	bls.n	800a088 <_vfiprintf_r+0x1c4>
 8009fea:	b1b0      	cbz	r0, 800a01a <_vfiprintf_r+0x156>
 8009fec:	9207      	str	r2, [sp, #28]
 8009fee:	e014      	b.n	800a01a <_vfiprintf_r+0x156>
 8009ff0:	eba0 0308 	sub.w	r3, r0, r8
 8009ff4:	fa09 f303 	lsl.w	r3, r9, r3
 8009ff8:	4313      	orrs	r3, r2
 8009ffa:	46a2      	mov	sl, r4
 8009ffc:	9304      	str	r3, [sp, #16]
 8009ffe:	e7d2      	b.n	8009fa6 <_vfiprintf_r+0xe2>
 800a000:	9b03      	ldr	r3, [sp, #12]
 800a002:	1d19      	adds	r1, r3, #4
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	9103      	str	r1, [sp, #12]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	bfbb      	ittet	lt
 800a00c:	425b      	neglt	r3, r3
 800a00e:	f042 0202 	orrlt.w	r2, r2, #2
 800a012:	9307      	strge	r3, [sp, #28]
 800a014:	9307      	strlt	r3, [sp, #28]
 800a016:	bfb8      	it	lt
 800a018:	9204      	strlt	r2, [sp, #16]
 800a01a:	7823      	ldrb	r3, [r4, #0]
 800a01c:	2b2e      	cmp	r3, #46	; 0x2e
 800a01e:	d10c      	bne.n	800a03a <_vfiprintf_r+0x176>
 800a020:	7863      	ldrb	r3, [r4, #1]
 800a022:	2b2a      	cmp	r3, #42	; 0x2a
 800a024:	d135      	bne.n	800a092 <_vfiprintf_r+0x1ce>
 800a026:	9b03      	ldr	r3, [sp, #12]
 800a028:	3402      	adds	r4, #2
 800a02a:	1d1a      	adds	r2, r3, #4
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	9203      	str	r2, [sp, #12]
 800a030:	2b00      	cmp	r3, #0
 800a032:	bfb8      	it	lt
 800a034:	f04f 33ff 	movlt.w	r3, #4294967295
 800a038:	9305      	str	r3, [sp, #20]
 800a03a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800a114 <_vfiprintf_r+0x250>
 800a03e:	2203      	movs	r2, #3
 800a040:	4650      	mov	r0, sl
 800a042:	7821      	ldrb	r1, [r4, #0]
 800a044:	f7ff f804 	bl	8009050 <memchr>
 800a048:	b140      	cbz	r0, 800a05c <_vfiprintf_r+0x198>
 800a04a:	2340      	movs	r3, #64	; 0x40
 800a04c:	eba0 000a 	sub.w	r0, r0, sl
 800a050:	fa03 f000 	lsl.w	r0, r3, r0
 800a054:	9b04      	ldr	r3, [sp, #16]
 800a056:	3401      	adds	r4, #1
 800a058:	4303      	orrs	r3, r0
 800a05a:	9304      	str	r3, [sp, #16]
 800a05c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a060:	2206      	movs	r2, #6
 800a062:	482d      	ldr	r0, [pc, #180]	; (800a118 <_vfiprintf_r+0x254>)
 800a064:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a068:	f7fe fff2 	bl	8009050 <memchr>
 800a06c:	2800      	cmp	r0, #0
 800a06e:	d03f      	beq.n	800a0f0 <_vfiprintf_r+0x22c>
 800a070:	4b2a      	ldr	r3, [pc, #168]	; (800a11c <_vfiprintf_r+0x258>)
 800a072:	bb1b      	cbnz	r3, 800a0bc <_vfiprintf_r+0x1f8>
 800a074:	9b03      	ldr	r3, [sp, #12]
 800a076:	3307      	adds	r3, #7
 800a078:	f023 0307 	bic.w	r3, r3, #7
 800a07c:	3308      	adds	r3, #8
 800a07e:	9303      	str	r3, [sp, #12]
 800a080:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a082:	443b      	add	r3, r7
 800a084:	9309      	str	r3, [sp, #36]	; 0x24
 800a086:	e767      	b.n	8009f58 <_vfiprintf_r+0x94>
 800a088:	460c      	mov	r4, r1
 800a08a:	2001      	movs	r0, #1
 800a08c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a090:	e7a5      	b.n	8009fde <_vfiprintf_r+0x11a>
 800a092:	2300      	movs	r3, #0
 800a094:	f04f 0c0a 	mov.w	ip, #10
 800a098:	4619      	mov	r1, r3
 800a09a:	3401      	adds	r4, #1
 800a09c:	9305      	str	r3, [sp, #20]
 800a09e:	4620      	mov	r0, r4
 800a0a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0a4:	3a30      	subs	r2, #48	; 0x30
 800a0a6:	2a09      	cmp	r2, #9
 800a0a8:	d903      	bls.n	800a0b2 <_vfiprintf_r+0x1ee>
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d0c5      	beq.n	800a03a <_vfiprintf_r+0x176>
 800a0ae:	9105      	str	r1, [sp, #20]
 800a0b0:	e7c3      	b.n	800a03a <_vfiprintf_r+0x176>
 800a0b2:	4604      	mov	r4, r0
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0ba:	e7f0      	b.n	800a09e <_vfiprintf_r+0x1da>
 800a0bc:	ab03      	add	r3, sp, #12
 800a0be:	9300      	str	r3, [sp, #0]
 800a0c0:	462a      	mov	r2, r5
 800a0c2:	4630      	mov	r0, r6
 800a0c4:	4b16      	ldr	r3, [pc, #88]	; (800a120 <_vfiprintf_r+0x25c>)
 800a0c6:	a904      	add	r1, sp, #16
 800a0c8:	f7fc f830 	bl	800612c <_printf_float>
 800a0cc:	4607      	mov	r7, r0
 800a0ce:	1c78      	adds	r0, r7, #1
 800a0d0:	d1d6      	bne.n	800a080 <_vfiprintf_r+0x1bc>
 800a0d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a0d4:	07d9      	lsls	r1, r3, #31
 800a0d6:	d405      	bmi.n	800a0e4 <_vfiprintf_r+0x220>
 800a0d8:	89ab      	ldrh	r3, [r5, #12]
 800a0da:	059a      	lsls	r2, r3, #22
 800a0dc:	d402      	bmi.n	800a0e4 <_vfiprintf_r+0x220>
 800a0de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a0e0:	f7fe ff9a 	bl	8009018 <__retarget_lock_release_recursive>
 800a0e4:	89ab      	ldrh	r3, [r5, #12]
 800a0e6:	065b      	lsls	r3, r3, #25
 800a0e8:	f53f af12 	bmi.w	8009f10 <_vfiprintf_r+0x4c>
 800a0ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a0ee:	e711      	b.n	8009f14 <_vfiprintf_r+0x50>
 800a0f0:	ab03      	add	r3, sp, #12
 800a0f2:	9300      	str	r3, [sp, #0]
 800a0f4:	462a      	mov	r2, r5
 800a0f6:	4630      	mov	r0, r6
 800a0f8:	4b09      	ldr	r3, [pc, #36]	; (800a120 <_vfiprintf_r+0x25c>)
 800a0fa:	a904      	add	r1, sp, #16
 800a0fc:	f7fc fab2 	bl	8006664 <_printf_i>
 800a100:	e7e4      	b.n	800a0cc <_vfiprintf_r+0x208>
 800a102:	bf00      	nop
 800a104:	0800af3c 	.word	0x0800af3c
 800a108:	0800af5c 	.word	0x0800af5c
 800a10c:	0800af1c 	.word	0x0800af1c
 800a110:	0800b154 	.word	0x0800b154
 800a114:	0800b15a 	.word	0x0800b15a
 800a118:	0800b15e 	.word	0x0800b15e
 800a11c:	0800612d 	.word	0x0800612d
 800a120:	08009e9f 	.word	0x08009e9f

0800a124 <nan>:
 800a124:	2000      	movs	r0, #0
 800a126:	4901      	ldr	r1, [pc, #4]	; (800a12c <nan+0x8>)
 800a128:	4770      	bx	lr
 800a12a:	bf00      	nop
 800a12c:	7ff80000 	.word	0x7ff80000

0800a130 <_sbrk_r>:
 800a130:	b538      	push	{r3, r4, r5, lr}
 800a132:	2300      	movs	r3, #0
 800a134:	4d05      	ldr	r5, [pc, #20]	; (800a14c <_sbrk_r+0x1c>)
 800a136:	4604      	mov	r4, r0
 800a138:	4608      	mov	r0, r1
 800a13a:	602b      	str	r3, [r5, #0]
 800a13c:	f7f7 fcf4 	bl	8001b28 <_sbrk>
 800a140:	1c43      	adds	r3, r0, #1
 800a142:	d102      	bne.n	800a14a <_sbrk_r+0x1a>
 800a144:	682b      	ldr	r3, [r5, #0]
 800a146:	b103      	cbz	r3, 800a14a <_sbrk_r+0x1a>
 800a148:	6023      	str	r3, [r4, #0]
 800a14a:	bd38      	pop	{r3, r4, r5, pc}
 800a14c:	200004ec 	.word	0x200004ec

0800a150 <__sread>:
 800a150:	b510      	push	{r4, lr}
 800a152:	460c      	mov	r4, r1
 800a154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a158:	f000 fafe 	bl	800a758 <_read_r>
 800a15c:	2800      	cmp	r0, #0
 800a15e:	bfab      	itete	ge
 800a160:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a162:	89a3      	ldrhlt	r3, [r4, #12]
 800a164:	181b      	addge	r3, r3, r0
 800a166:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a16a:	bfac      	ite	ge
 800a16c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a16e:	81a3      	strhlt	r3, [r4, #12]
 800a170:	bd10      	pop	{r4, pc}

0800a172 <__swrite>:
 800a172:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a176:	461f      	mov	r7, r3
 800a178:	898b      	ldrh	r3, [r1, #12]
 800a17a:	4605      	mov	r5, r0
 800a17c:	05db      	lsls	r3, r3, #23
 800a17e:	460c      	mov	r4, r1
 800a180:	4616      	mov	r6, r2
 800a182:	d505      	bpl.n	800a190 <__swrite+0x1e>
 800a184:	2302      	movs	r3, #2
 800a186:	2200      	movs	r2, #0
 800a188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a18c:	f000 fa16 	bl	800a5bc <_lseek_r>
 800a190:	89a3      	ldrh	r3, [r4, #12]
 800a192:	4632      	mov	r2, r6
 800a194:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a198:	81a3      	strh	r3, [r4, #12]
 800a19a:	4628      	mov	r0, r5
 800a19c:	463b      	mov	r3, r7
 800a19e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1a6:	f000 b88b 	b.w	800a2c0 <_write_r>

0800a1aa <__sseek>:
 800a1aa:	b510      	push	{r4, lr}
 800a1ac:	460c      	mov	r4, r1
 800a1ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1b2:	f000 fa03 	bl	800a5bc <_lseek_r>
 800a1b6:	1c43      	adds	r3, r0, #1
 800a1b8:	89a3      	ldrh	r3, [r4, #12]
 800a1ba:	bf15      	itete	ne
 800a1bc:	6560      	strne	r0, [r4, #84]	; 0x54
 800a1be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a1c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a1c6:	81a3      	strheq	r3, [r4, #12]
 800a1c8:	bf18      	it	ne
 800a1ca:	81a3      	strhne	r3, [r4, #12]
 800a1cc:	bd10      	pop	{r4, pc}

0800a1ce <__sclose>:
 800a1ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1d2:	f000 b913 	b.w	800a3fc <_close_r>

0800a1d6 <strncmp>:
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	b510      	push	{r4, lr}
 800a1da:	b172      	cbz	r2, 800a1fa <strncmp+0x24>
 800a1dc:	3901      	subs	r1, #1
 800a1de:	1884      	adds	r4, r0, r2
 800a1e0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a1e4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a1e8:	4290      	cmp	r0, r2
 800a1ea:	d101      	bne.n	800a1f0 <strncmp+0x1a>
 800a1ec:	42a3      	cmp	r3, r4
 800a1ee:	d101      	bne.n	800a1f4 <strncmp+0x1e>
 800a1f0:	1a80      	subs	r0, r0, r2
 800a1f2:	bd10      	pop	{r4, pc}
 800a1f4:	2800      	cmp	r0, #0
 800a1f6:	d1f3      	bne.n	800a1e0 <strncmp+0xa>
 800a1f8:	e7fa      	b.n	800a1f0 <strncmp+0x1a>
 800a1fa:	4610      	mov	r0, r2
 800a1fc:	e7f9      	b.n	800a1f2 <strncmp+0x1c>
	...

0800a200 <__swbuf_r>:
 800a200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a202:	460e      	mov	r6, r1
 800a204:	4614      	mov	r4, r2
 800a206:	4605      	mov	r5, r0
 800a208:	b118      	cbz	r0, 800a212 <__swbuf_r+0x12>
 800a20a:	6983      	ldr	r3, [r0, #24]
 800a20c:	b90b      	cbnz	r3, 800a212 <__swbuf_r+0x12>
 800a20e:	f7fe faf9 	bl	8008804 <__sinit>
 800a212:	4b21      	ldr	r3, [pc, #132]	; (800a298 <__swbuf_r+0x98>)
 800a214:	429c      	cmp	r4, r3
 800a216:	d12b      	bne.n	800a270 <__swbuf_r+0x70>
 800a218:	686c      	ldr	r4, [r5, #4]
 800a21a:	69a3      	ldr	r3, [r4, #24]
 800a21c:	60a3      	str	r3, [r4, #8]
 800a21e:	89a3      	ldrh	r3, [r4, #12]
 800a220:	071a      	lsls	r2, r3, #28
 800a222:	d52f      	bpl.n	800a284 <__swbuf_r+0x84>
 800a224:	6923      	ldr	r3, [r4, #16]
 800a226:	b36b      	cbz	r3, 800a284 <__swbuf_r+0x84>
 800a228:	6923      	ldr	r3, [r4, #16]
 800a22a:	6820      	ldr	r0, [r4, #0]
 800a22c:	b2f6      	uxtb	r6, r6
 800a22e:	1ac0      	subs	r0, r0, r3
 800a230:	6963      	ldr	r3, [r4, #20]
 800a232:	4637      	mov	r7, r6
 800a234:	4283      	cmp	r3, r0
 800a236:	dc04      	bgt.n	800a242 <__swbuf_r+0x42>
 800a238:	4621      	mov	r1, r4
 800a23a:	4628      	mov	r0, r5
 800a23c:	f000 f970 	bl	800a520 <_fflush_r>
 800a240:	bb30      	cbnz	r0, 800a290 <__swbuf_r+0x90>
 800a242:	68a3      	ldr	r3, [r4, #8]
 800a244:	3001      	adds	r0, #1
 800a246:	3b01      	subs	r3, #1
 800a248:	60a3      	str	r3, [r4, #8]
 800a24a:	6823      	ldr	r3, [r4, #0]
 800a24c:	1c5a      	adds	r2, r3, #1
 800a24e:	6022      	str	r2, [r4, #0]
 800a250:	701e      	strb	r6, [r3, #0]
 800a252:	6963      	ldr	r3, [r4, #20]
 800a254:	4283      	cmp	r3, r0
 800a256:	d004      	beq.n	800a262 <__swbuf_r+0x62>
 800a258:	89a3      	ldrh	r3, [r4, #12]
 800a25a:	07db      	lsls	r3, r3, #31
 800a25c:	d506      	bpl.n	800a26c <__swbuf_r+0x6c>
 800a25e:	2e0a      	cmp	r6, #10
 800a260:	d104      	bne.n	800a26c <__swbuf_r+0x6c>
 800a262:	4621      	mov	r1, r4
 800a264:	4628      	mov	r0, r5
 800a266:	f000 f95b 	bl	800a520 <_fflush_r>
 800a26a:	b988      	cbnz	r0, 800a290 <__swbuf_r+0x90>
 800a26c:	4638      	mov	r0, r7
 800a26e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a270:	4b0a      	ldr	r3, [pc, #40]	; (800a29c <__swbuf_r+0x9c>)
 800a272:	429c      	cmp	r4, r3
 800a274:	d101      	bne.n	800a27a <__swbuf_r+0x7a>
 800a276:	68ac      	ldr	r4, [r5, #8]
 800a278:	e7cf      	b.n	800a21a <__swbuf_r+0x1a>
 800a27a:	4b09      	ldr	r3, [pc, #36]	; (800a2a0 <__swbuf_r+0xa0>)
 800a27c:	429c      	cmp	r4, r3
 800a27e:	bf08      	it	eq
 800a280:	68ec      	ldreq	r4, [r5, #12]
 800a282:	e7ca      	b.n	800a21a <__swbuf_r+0x1a>
 800a284:	4621      	mov	r1, r4
 800a286:	4628      	mov	r0, r5
 800a288:	f000 f82c 	bl	800a2e4 <__swsetup_r>
 800a28c:	2800      	cmp	r0, #0
 800a28e:	d0cb      	beq.n	800a228 <__swbuf_r+0x28>
 800a290:	f04f 37ff 	mov.w	r7, #4294967295
 800a294:	e7ea      	b.n	800a26c <__swbuf_r+0x6c>
 800a296:	bf00      	nop
 800a298:	0800af3c 	.word	0x0800af3c
 800a29c:	0800af5c 	.word	0x0800af5c
 800a2a0:	0800af1c 	.word	0x0800af1c

0800a2a4 <__ascii_wctomb>:
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	4608      	mov	r0, r1
 800a2a8:	b141      	cbz	r1, 800a2bc <__ascii_wctomb+0x18>
 800a2aa:	2aff      	cmp	r2, #255	; 0xff
 800a2ac:	d904      	bls.n	800a2b8 <__ascii_wctomb+0x14>
 800a2ae:	228a      	movs	r2, #138	; 0x8a
 800a2b0:	f04f 30ff 	mov.w	r0, #4294967295
 800a2b4:	601a      	str	r2, [r3, #0]
 800a2b6:	4770      	bx	lr
 800a2b8:	2001      	movs	r0, #1
 800a2ba:	700a      	strb	r2, [r1, #0]
 800a2bc:	4770      	bx	lr
	...

0800a2c0 <_write_r>:
 800a2c0:	b538      	push	{r3, r4, r5, lr}
 800a2c2:	4604      	mov	r4, r0
 800a2c4:	4608      	mov	r0, r1
 800a2c6:	4611      	mov	r1, r2
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	4d05      	ldr	r5, [pc, #20]	; (800a2e0 <_write_r+0x20>)
 800a2cc:	602a      	str	r2, [r5, #0]
 800a2ce:	461a      	mov	r2, r3
 800a2d0:	f7f7 fbdd 	bl	8001a8e <_write>
 800a2d4:	1c43      	adds	r3, r0, #1
 800a2d6:	d102      	bne.n	800a2de <_write_r+0x1e>
 800a2d8:	682b      	ldr	r3, [r5, #0]
 800a2da:	b103      	cbz	r3, 800a2de <_write_r+0x1e>
 800a2dc:	6023      	str	r3, [r4, #0]
 800a2de:	bd38      	pop	{r3, r4, r5, pc}
 800a2e0:	200004ec 	.word	0x200004ec

0800a2e4 <__swsetup_r>:
 800a2e4:	4b32      	ldr	r3, [pc, #200]	; (800a3b0 <__swsetup_r+0xcc>)
 800a2e6:	b570      	push	{r4, r5, r6, lr}
 800a2e8:	681d      	ldr	r5, [r3, #0]
 800a2ea:	4606      	mov	r6, r0
 800a2ec:	460c      	mov	r4, r1
 800a2ee:	b125      	cbz	r5, 800a2fa <__swsetup_r+0x16>
 800a2f0:	69ab      	ldr	r3, [r5, #24]
 800a2f2:	b913      	cbnz	r3, 800a2fa <__swsetup_r+0x16>
 800a2f4:	4628      	mov	r0, r5
 800a2f6:	f7fe fa85 	bl	8008804 <__sinit>
 800a2fa:	4b2e      	ldr	r3, [pc, #184]	; (800a3b4 <__swsetup_r+0xd0>)
 800a2fc:	429c      	cmp	r4, r3
 800a2fe:	d10f      	bne.n	800a320 <__swsetup_r+0x3c>
 800a300:	686c      	ldr	r4, [r5, #4]
 800a302:	89a3      	ldrh	r3, [r4, #12]
 800a304:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a308:	0719      	lsls	r1, r3, #28
 800a30a:	d42c      	bmi.n	800a366 <__swsetup_r+0x82>
 800a30c:	06dd      	lsls	r5, r3, #27
 800a30e:	d411      	bmi.n	800a334 <__swsetup_r+0x50>
 800a310:	2309      	movs	r3, #9
 800a312:	6033      	str	r3, [r6, #0]
 800a314:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a318:	f04f 30ff 	mov.w	r0, #4294967295
 800a31c:	81a3      	strh	r3, [r4, #12]
 800a31e:	e03e      	b.n	800a39e <__swsetup_r+0xba>
 800a320:	4b25      	ldr	r3, [pc, #148]	; (800a3b8 <__swsetup_r+0xd4>)
 800a322:	429c      	cmp	r4, r3
 800a324:	d101      	bne.n	800a32a <__swsetup_r+0x46>
 800a326:	68ac      	ldr	r4, [r5, #8]
 800a328:	e7eb      	b.n	800a302 <__swsetup_r+0x1e>
 800a32a:	4b24      	ldr	r3, [pc, #144]	; (800a3bc <__swsetup_r+0xd8>)
 800a32c:	429c      	cmp	r4, r3
 800a32e:	bf08      	it	eq
 800a330:	68ec      	ldreq	r4, [r5, #12]
 800a332:	e7e6      	b.n	800a302 <__swsetup_r+0x1e>
 800a334:	0758      	lsls	r0, r3, #29
 800a336:	d512      	bpl.n	800a35e <__swsetup_r+0x7a>
 800a338:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a33a:	b141      	cbz	r1, 800a34e <__swsetup_r+0x6a>
 800a33c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a340:	4299      	cmp	r1, r3
 800a342:	d002      	beq.n	800a34a <__swsetup_r+0x66>
 800a344:	4630      	mov	r0, r6
 800a346:	f7ff fb5d 	bl	8009a04 <_free_r>
 800a34a:	2300      	movs	r3, #0
 800a34c:	6363      	str	r3, [r4, #52]	; 0x34
 800a34e:	89a3      	ldrh	r3, [r4, #12]
 800a350:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a354:	81a3      	strh	r3, [r4, #12]
 800a356:	2300      	movs	r3, #0
 800a358:	6063      	str	r3, [r4, #4]
 800a35a:	6923      	ldr	r3, [r4, #16]
 800a35c:	6023      	str	r3, [r4, #0]
 800a35e:	89a3      	ldrh	r3, [r4, #12]
 800a360:	f043 0308 	orr.w	r3, r3, #8
 800a364:	81a3      	strh	r3, [r4, #12]
 800a366:	6923      	ldr	r3, [r4, #16]
 800a368:	b94b      	cbnz	r3, 800a37e <__swsetup_r+0x9a>
 800a36a:	89a3      	ldrh	r3, [r4, #12]
 800a36c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a370:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a374:	d003      	beq.n	800a37e <__swsetup_r+0x9a>
 800a376:	4621      	mov	r1, r4
 800a378:	4630      	mov	r0, r6
 800a37a:	f000 f957 	bl	800a62c <__smakebuf_r>
 800a37e:	89a0      	ldrh	r0, [r4, #12]
 800a380:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a384:	f010 0301 	ands.w	r3, r0, #1
 800a388:	d00a      	beq.n	800a3a0 <__swsetup_r+0xbc>
 800a38a:	2300      	movs	r3, #0
 800a38c:	60a3      	str	r3, [r4, #8]
 800a38e:	6963      	ldr	r3, [r4, #20]
 800a390:	425b      	negs	r3, r3
 800a392:	61a3      	str	r3, [r4, #24]
 800a394:	6923      	ldr	r3, [r4, #16]
 800a396:	b943      	cbnz	r3, 800a3aa <__swsetup_r+0xc6>
 800a398:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a39c:	d1ba      	bne.n	800a314 <__swsetup_r+0x30>
 800a39e:	bd70      	pop	{r4, r5, r6, pc}
 800a3a0:	0781      	lsls	r1, r0, #30
 800a3a2:	bf58      	it	pl
 800a3a4:	6963      	ldrpl	r3, [r4, #20]
 800a3a6:	60a3      	str	r3, [r4, #8]
 800a3a8:	e7f4      	b.n	800a394 <__swsetup_r+0xb0>
 800a3aa:	2000      	movs	r0, #0
 800a3ac:	e7f7      	b.n	800a39e <__swsetup_r+0xba>
 800a3ae:	bf00      	nop
 800a3b0:	20000090 	.word	0x20000090
 800a3b4:	0800af3c 	.word	0x0800af3c
 800a3b8:	0800af5c 	.word	0x0800af5c
 800a3bc:	0800af1c 	.word	0x0800af1c

0800a3c0 <__assert_func>:
 800a3c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a3c2:	4614      	mov	r4, r2
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	4b09      	ldr	r3, [pc, #36]	; (800a3ec <__assert_func+0x2c>)
 800a3c8:	4605      	mov	r5, r0
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	68d8      	ldr	r0, [r3, #12]
 800a3ce:	b14c      	cbz	r4, 800a3e4 <__assert_func+0x24>
 800a3d0:	4b07      	ldr	r3, [pc, #28]	; (800a3f0 <__assert_func+0x30>)
 800a3d2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a3d6:	9100      	str	r1, [sp, #0]
 800a3d8:	462b      	mov	r3, r5
 800a3da:	4906      	ldr	r1, [pc, #24]	; (800a3f4 <__assert_func+0x34>)
 800a3dc:	f000 f8dc 	bl	800a598 <fiprintf>
 800a3e0:	f000 f9cc 	bl	800a77c <abort>
 800a3e4:	4b04      	ldr	r3, [pc, #16]	; (800a3f8 <__assert_func+0x38>)
 800a3e6:	461c      	mov	r4, r3
 800a3e8:	e7f3      	b.n	800a3d2 <__assert_func+0x12>
 800a3ea:	bf00      	nop
 800a3ec:	20000090 	.word	0x20000090
 800a3f0:	0800b165 	.word	0x0800b165
 800a3f4:	0800b172 	.word	0x0800b172
 800a3f8:	0800b1a0 	.word	0x0800b1a0

0800a3fc <_close_r>:
 800a3fc:	b538      	push	{r3, r4, r5, lr}
 800a3fe:	2300      	movs	r3, #0
 800a400:	4d05      	ldr	r5, [pc, #20]	; (800a418 <_close_r+0x1c>)
 800a402:	4604      	mov	r4, r0
 800a404:	4608      	mov	r0, r1
 800a406:	602b      	str	r3, [r5, #0]
 800a408:	f7f7 fb5d 	bl	8001ac6 <_close>
 800a40c:	1c43      	adds	r3, r0, #1
 800a40e:	d102      	bne.n	800a416 <_close_r+0x1a>
 800a410:	682b      	ldr	r3, [r5, #0]
 800a412:	b103      	cbz	r3, 800a416 <_close_r+0x1a>
 800a414:	6023      	str	r3, [r4, #0]
 800a416:	bd38      	pop	{r3, r4, r5, pc}
 800a418:	200004ec 	.word	0x200004ec

0800a41c <__sflush_r>:
 800a41c:	898a      	ldrh	r2, [r1, #12]
 800a41e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a420:	4605      	mov	r5, r0
 800a422:	0710      	lsls	r0, r2, #28
 800a424:	460c      	mov	r4, r1
 800a426:	d457      	bmi.n	800a4d8 <__sflush_r+0xbc>
 800a428:	684b      	ldr	r3, [r1, #4]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	dc04      	bgt.n	800a438 <__sflush_r+0x1c>
 800a42e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a430:	2b00      	cmp	r3, #0
 800a432:	dc01      	bgt.n	800a438 <__sflush_r+0x1c>
 800a434:	2000      	movs	r0, #0
 800a436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a438:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a43a:	2e00      	cmp	r6, #0
 800a43c:	d0fa      	beq.n	800a434 <__sflush_r+0x18>
 800a43e:	2300      	movs	r3, #0
 800a440:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a444:	682f      	ldr	r7, [r5, #0]
 800a446:	602b      	str	r3, [r5, #0]
 800a448:	d032      	beq.n	800a4b0 <__sflush_r+0x94>
 800a44a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a44c:	89a3      	ldrh	r3, [r4, #12]
 800a44e:	075a      	lsls	r2, r3, #29
 800a450:	d505      	bpl.n	800a45e <__sflush_r+0x42>
 800a452:	6863      	ldr	r3, [r4, #4]
 800a454:	1ac0      	subs	r0, r0, r3
 800a456:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a458:	b10b      	cbz	r3, 800a45e <__sflush_r+0x42>
 800a45a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a45c:	1ac0      	subs	r0, r0, r3
 800a45e:	2300      	movs	r3, #0
 800a460:	4602      	mov	r2, r0
 800a462:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a464:	4628      	mov	r0, r5
 800a466:	6a21      	ldr	r1, [r4, #32]
 800a468:	47b0      	blx	r6
 800a46a:	1c43      	adds	r3, r0, #1
 800a46c:	89a3      	ldrh	r3, [r4, #12]
 800a46e:	d106      	bne.n	800a47e <__sflush_r+0x62>
 800a470:	6829      	ldr	r1, [r5, #0]
 800a472:	291d      	cmp	r1, #29
 800a474:	d82c      	bhi.n	800a4d0 <__sflush_r+0xb4>
 800a476:	4a29      	ldr	r2, [pc, #164]	; (800a51c <__sflush_r+0x100>)
 800a478:	40ca      	lsrs	r2, r1
 800a47a:	07d6      	lsls	r6, r2, #31
 800a47c:	d528      	bpl.n	800a4d0 <__sflush_r+0xb4>
 800a47e:	2200      	movs	r2, #0
 800a480:	6062      	str	r2, [r4, #4]
 800a482:	6922      	ldr	r2, [r4, #16]
 800a484:	04d9      	lsls	r1, r3, #19
 800a486:	6022      	str	r2, [r4, #0]
 800a488:	d504      	bpl.n	800a494 <__sflush_r+0x78>
 800a48a:	1c42      	adds	r2, r0, #1
 800a48c:	d101      	bne.n	800a492 <__sflush_r+0x76>
 800a48e:	682b      	ldr	r3, [r5, #0]
 800a490:	b903      	cbnz	r3, 800a494 <__sflush_r+0x78>
 800a492:	6560      	str	r0, [r4, #84]	; 0x54
 800a494:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a496:	602f      	str	r7, [r5, #0]
 800a498:	2900      	cmp	r1, #0
 800a49a:	d0cb      	beq.n	800a434 <__sflush_r+0x18>
 800a49c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4a0:	4299      	cmp	r1, r3
 800a4a2:	d002      	beq.n	800a4aa <__sflush_r+0x8e>
 800a4a4:	4628      	mov	r0, r5
 800a4a6:	f7ff faad 	bl	8009a04 <_free_r>
 800a4aa:	2000      	movs	r0, #0
 800a4ac:	6360      	str	r0, [r4, #52]	; 0x34
 800a4ae:	e7c2      	b.n	800a436 <__sflush_r+0x1a>
 800a4b0:	6a21      	ldr	r1, [r4, #32]
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	4628      	mov	r0, r5
 800a4b6:	47b0      	blx	r6
 800a4b8:	1c41      	adds	r1, r0, #1
 800a4ba:	d1c7      	bne.n	800a44c <__sflush_r+0x30>
 800a4bc:	682b      	ldr	r3, [r5, #0]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d0c4      	beq.n	800a44c <__sflush_r+0x30>
 800a4c2:	2b1d      	cmp	r3, #29
 800a4c4:	d001      	beq.n	800a4ca <__sflush_r+0xae>
 800a4c6:	2b16      	cmp	r3, #22
 800a4c8:	d101      	bne.n	800a4ce <__sflush_r+0xb2>
 800a4ca:	602f      	str	r7, [r5, #0]
 800a4cc:	e7b2      	b.n	800a434 <__sflush_r+0x18>
 800a4ce:	89a3      	ldrh	r3, [r4, #12]
 800a4d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4d4:	81a3      	strh	r3, [r4, #12]
 800a4d6:	e7ae      	b.n	800a436 <__sflush_r+0x1a>
 800a4d8:	690f      	ldr	r7, [r1, #16]
 800a4da:	2f00      	cmp	r7, #0
 800a4dc:	d0aa      	beq.n	800a434 <__sflush_r+0x18>
 800a4de:	0793      	lsls	r3, r2, #30
 800a4e0:	bf18      	it	ne
 800a4e2:	2300      	movne	r3, #0
 800a4e4:	680e      	ldr	r6, [r1, #0]
 800a4e6:	bf08      	it	eq
 800a4e8:	694b      	ldreq	r3, [r1, #20]
 800a4ea:	1bf6      	subs	r6, r6, r7
 800a4ec:	600f      	str	r7, [r1, #0]
 800a4ee:	608b      	str	r3, [r1, #8]
 800a4f0:	2e00      	cmp	r6, #0
 800a4f2:	dd9f      	ble.n	800a434 <__sflush_r+0x18>
 800a4f4:	4633      	mov	r3, r6
 800a4f6:	463a      	mov	r2, r7
 800a4f8:	4628      	mov	r0, r5
 800a4fa:	6a21      	ldr	r1, [r4, #32]
 800a4fc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800a500:	47e0      	blx	ip
 800a502:	2800      	cmp	r0, #0
 800a504:	dc06      	bgt.n	800a514 <__sflush_r+0xf8>
 800a506:	89a3      	ldrh	r3, [r4, #12]
 800a508:	f04f 30ff 	mov.w	r0, #4294967295
 800a50c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a510:	81a3      	strh	r3, [r4, #12]
 800a512:	e790      	b.n	800a436 <__sflush_r+0x1a>
 800a514:	4407      	add	r7, r0
 800a516:	1a36      	subs	r6, r6, r0
 800a518:	e7ea      	b.n	800a4f0 <__sflush_r+0xd4>
 800a51a:	bf00      	nop
 800a51c:	20400001 	.word	0x20400001

0800a520 <_fflush_r>:
 800a520:	b538      	push	{r3, r4, r5, lr}
 800a522:	690b      	ldr	r3, [r1, #16]
 800a524:	4605      	mov	r5, r0
 800a526:	460c      	mov	r4, r1
 800a528:	b913      	cbnz	r3, 800a530 <_fflush_r+0x10>
 800a52a:	2500      	movs	r5, #0
 800a52c:	4628      	mov	r0, r5
 800a52e:	bd38      	pop	{r3, r4, r5, pc}
 800a530:	b118      	cbz	r0, 800a53a <_fflush_r+0x1a>
 800a532:	6983      	ldr	r3, [r0, #24]
 800a534:	b90b      	cbnz	r3, 800a53a <_fflush_r+0x1a>
 800a536:	f7fe f965 	bl	8008804 <__sinit>
 800a53a:	4b14      	ldr	r3, [pc, #80]	; (800a58c <_fflush_r+0x6c>)
 800a53c:	429c      	cmp	r4, r3
 800a53e:	d11b      	bne.n	800a578 <_fflush_r+0x58>
 800a540:	686c      	ldr	r4, [r5, #4]
 800a542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d0ef      	beq.n	800a52a <_fflush_r+0xa>
 800a54a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a54c:	07d0      	lsls	r0, r2, #31
 800a54e:	d404      	bmi.n	800a55a <_fflush_r+0x3a>
 800a550:	0599      	lsls	r1, r3, #22
 800a552:	d402      	bmi.n	800a55a <_fflush_r+0x3a>
 800a554:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a556:	f7fe fd5e 	bl	8009016 <__retarget_lock_acquire_recursive>
 800a55a:	4628      	mov	r0, r5
 800a55c:	4621      	mov	r1, r4
 800a55e:	f7ff ff5d 	bl	800a41c <__sflush_r>
 800a562:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a564:	4605      	mov	r5, r0
 800a566:	07da      	lsls	r2, r3, #31
 800a568:	d4e0      	bmi.n	800a52c <_fflush_r+0xc>
 800a56a:	89a3      	ldrh	r3, [r4, #12]
 800a56c:	059b      	lsls	r3, r3, #22
 800a56e:	d4dd      	bmi.n	800a52c <_fflush_r+0xc>
 800a570:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a572:	f7fe fd51 	bl	8009018 <__retarget_lock_release_recursive>
 800a576:	e7d9      	b.n	800a52c <_fflush_r+0xc>
 800a578:	4b05      	ldr	r3, [pc, #20]	; (800a590 <_fflush_r+0x70>)
 800a57a:	429c      	cmp	r4, r3
 800a57c:	d101      	bne.n	800a582 <_fflush_r+0x62>
 800a57e:	68ac      	ldr	r4, [r5, #8]
 800a580:	e7df      	b.n	800a542 <_fflush_r+0x22>
 800a582:	4b04      	ldr	r3, [pc, #16]	; (800a594 <_fflush_r+0x74>)
 800a584:	429c      	cmp	r4, r3
 800a586:	bf08      	it	eq
 800a588:	68ec      	ldreq	r4, [r5, #12]
 800a58a:	e7da      	b.n	800a542 <_fflush_r+0x22>
 800a58c:	0800af3c 	.word	0x0800af3c
 800a590:	0800af5c 	.word	0x0800af5c
 800a594:	0800af1c 	.word	0x0800af1c

0800a598 <fiprintf>:
 800a598:	b40e      	push	{r1, r2, r3}
 800a59a:	b503      	push	{r0, r1, lr}
 800a59c:	4601      	mov	r1, r0
 800a59e:	ab03      	add	r3, sp, #12
 800a5a0:	4805      	ldr	r0, [pc, #20]	; (800a5b8 <fiprintf+0x20>)
 800a5a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5a6:	6800      	ldr	r0, [r0, #0]
 800a5a8:	9301      	str	r3, [sp, #4]
 800a5aa:	f7ff fc8b 	bl	8009ec4 <_vfiprintf_r>
 800a5ae:	b002      	add	sp, #8
 800a5b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a5b4:	b003      	add	sp, #12
 800a5b6:	4770      	bx	lr
 800a5b8:	20000090 	.word	0x20000090

0800a5bc <_lseek_r>:
 800a5bc:	b538      	push	{r3, r4, r5, lr}
 800a5be:	4604      	mov	r4, r0
 800a5c0:	4608      	mov	r0, r1
 800a5c2:	4611      	mov	r1, r2
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	4d05      	ldr	r5, [pc, #20]	; (800a5dc <_lseek_r+0x20>)
 800a5c8:	602a      	str	r2, [r5, #0]
 800a5ca:	461a      	mov	r2, r3
 800a5cc:	f7f7 fa9f 	bl	8001b0e <_lseek>
 800a5d0:	1c43      	adds	r3, r0, #1
 800a5d2:	d102      	bne.n	800a5da <_lseek_r+0x1e>
 800a5d4:	682b      	ldr	r3, [r5, #0]
 800a5d6:	b103      	cbz	r3, 800a5da <_lseek_r+0x1e>
 800a5d8:	6023      	str	r3, [r4, #0]
 800a5da:	bd38      	pop	{r3, r4, r5, pc}
 800a5dc:	200004ec 	.word	0x200004ec

0800a5e0 <__swhatbuf_r>:
 800a5e0:	b570      	push	{r4, r5, r6, lr}
 800a5e2:	460e      	mov	r6, r1
 800a5e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5e8:	4614      	mov	r4, r2
 800a5ea:	2900      	cmp	r1, #0
 800a5ec:	461d      	mov	r5, r3
 800a5ee:	b096      	sub	sp, #88	; 0x58
 800a5f0:	da08      	bge.n	800a604 <__swhatbuf_r+0x24>
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a5f8:	602a      	str	r2, [r5, #0]
 800a5fa:	061a      	lsls	r2, r3, #24
 800a5fc:	d410      	bmi.n	800a620 <__swhatbuf_r+0x40>
 800a5fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a602:	e00e      	b.n	800a622 <__swhatbuf_r+0x42>
 800a604:	466a      	mov	r2, sp
 800a606:	f000 f8c1 	bl	800a78c <_fstat_r>
 800a60a:	2800      	cmp	r0, #0
 800a60c:	dbf1      	blt.n	800a5f2 <__swhatbuf_r+0x12>
 800a60e:	9a01      	ldr	r2, [sp, #4]
 800a610:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a614:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a618:	425a      	negs	r2, r3
 800a61a:	415a      	adcs	r2, r3
 800a61c:	602a      	str	r2, [r5, #0]
 800a61e:	e7ee      	b.n	800a5fe <__swhatbuf_r+0x1e>
 800a620:	2340      	movs	r3, #64	; 0x40
 800a622:	2000      	movs	r0, #0
 800a624:	6023      	str	r3, [r4, #0]
 800a626:	b016      	add	sp, #88	; 0x58
 800a628:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a62c <__smakebuf_r>:
 800a62c:	898b      	ldrh	r3, [r1, #12]
 800a62e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a630:	079d      	lsls	r5, r3, #30
 800a632:	4606      	mov	r6, r0
 800a634:	460c      	mov	r4, r1
 800a636:	d507      	bpl.n	800a648 <__smakebuf_r+0x1c>
 800a638:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a63c:	6023      	str	r3, [r4, #0]
 800a63e:	6123      	str	r3, [r4, #16]
 800a640:	2301      	movs	r3, #1
 800a642:	6163      	str	r3, [r4, #20]
 800a644:	b002      	add	sp, #8
 800a646:	bd70      	pop	{r4, r5, r6, pc}
 800a648:	466a      	mov	r2, sp
 800a64a:	ab01      	add	r3, sp, #4
 800a64c:	f7ff ffc8 	bl	800a5e0 <__swhatbuf_r>
 800a650:	9900      	ldr	r1, [sp, #0]
 800a652:	4605      	mov	r5, r0
 800a654:	4630      	mov	r0, r6
 800a656:	f7ff fa3d 	bl	8009ad4 <_malloc_r>
 800a65a:	b948      	cbnz	r0, 800a670 <__smakebuf_r+0x44>
 800a65c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a660:	059a      	lsls	r2, r3, #22
 800a662:	d4ef      	bmi.n	800a644 <__smakebuf_r+0x18>
 800a664:	f023 0303 	bic.w	r3, r3, #3
 800a668:	f043 0302 	orr.w	r3, r3, #2
 800a66c:	81a3      	strh	r3, [r4, #12]
 800a66e:	e7e3      	b.n	800a638 <__smakebuf_r+0xc>
 800a670:	4b0d      	ldr	r3, [pc, #52]	; (800a6a8 <__smakebuf_r+0x7c>)
 800a672:	62b3      	str	r3, [r6, #40]	; 0x28
 800a674:	89a3      	ldrh	r3, [r4, #12]
 800a676:	6020      	str	r0, [r4, #0]
 800a678:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a67c:	81a3      	strh	r3, [r4, #12]
 800a67e:	9b00      	ldr	r3, [sp, #0]
 800a680:	6120      	str	r0, [r4, #16]
 800a682:	6163      	str	r3, [r4, #20]
 800a684:	9b01      	ldr	r3, [sp, #4]
 800a686:	b15b      	cbz	r3, 800a6a0 <__smakebuf_r+0x74>
 800a688:	4630      	mov	r0, r6
 800a68a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a68e:	f000 f88f 	bl	800a7b0 <_isatty_r>
 800a692:	b128      	cbz	r0, 800a6a0 <__smakebuf_r+0x74>
 800a694:	89a3      	ldrh	r3, [r4, #12]
 800a696:	f023 0303 	bic.w	r3, r3, #3
 800a69a:	f043 0301 	orr.w	r3, r3, #1
 800a69e:	81a3      	strh	r3, [r4, #12]
 800a6a0:	89a0      	ldrh	r0, [r4, #12]
 800a6a2:	4305      	orrs	r5, r0
 800a6a4:	81a5      	strh	r5, [r4, #12]
 800a6a6:	e7cd      	b.n	800a644 <__smakebuf_r+0x18>
 800a6a8:	0800879d 	.word	0x0800879d

0800a6ac <memmove>:
 800a6ac:	4288      	cmp	r0, r1
 800a6ae:	b510      	push	{r4, lr}
 800a6b0:	eb01 0402 	add.w	r4, r1, r2
 800a6b4:	d902      	bls.n	800a6bc <memmove+0x10>
 800a6b6:	4284      	cmp	r4, r0
 800a6b8:	4623      	mov	r3, r4
 800a6ba:	d807      	bhi.n	800a6cc <memmove+0x20>
 800a6bc:	1e43      	subs	r3, r0, #1
 800a6be:	42a1      	cmp	r1, r4
 800a6c0:	d008      	beq.n	800a6d4 <memmove+0x28>
 800a6c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a6c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a6ca:	e7f8      	b.n	800a6be <memmove+0x12>
 800a6cc:	4601      	mov	r1, r0
 800a6ce:	4402      	add	r2, r0
 800a6d0:	428a      	cmp	r2, r1
 800a6d2:	d100      	bne.n	800a6d6 <memmove+0x2a>
 800a6d4:	bd10      	pop	{r4, pc}
 800a6d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a6da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a6de:	e7f7      	b.n	800a6d0 <memmove+0x24>

0800a6e0 <__malloc_lock>:
 800a6e0:	4801      	ldr	r0, [pc, #4]	; (800a6e8 <__malloc_lock+0x8>)
 800a6e2:	f7fe bc98 	b.w	8009016 <__retarget_lock_acquire_recursive>
 800a6e6:	bf00      	nop
 800a6e8:	200004e0 	.word	0x200004e0

0800a6ec <__malloc_unlock>:
 800a6ec:	4801      	ldr	r0, [pc, #4]	; (800a6f4 <__malloc_unlock+0x8>)
 800a6ee:	f7fe bc93 	b.w	8009018 <__retarget_lock_release_recursive>
 800a6f2:	bf00      	nop
 800a6f4:	200004e0 	.word	0x200004e0

0800a6f8 <_realloc_r>:
 800a6f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6fc:	4680      	mov	r8, r0
 800a6fe:	4614      	mov	r4, r2
 800a700:	460e      	mov	r6, r1
 800a702:	b921      	cbnz	r1, 800a70e <_realloc_r+0x16>
 800a704:	4611      	mov	r1, r2
 800a706:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a70a:	f7ff b9e3 	b.w	8009ad4 <_malloc_r>
 800a70e:	b92a      	cbnz	r2, 800a71c <_realloc_r+0x24>
 800a710:	f7ff f978 	bl	8009a04 <_free_r>
 800a714:	4625      	mov	r5, r4
 800a716:	4628      	mov	r0, r5
 800a718:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a71c:	f000 f858 	bl	800a7d0 <_malloc_usable_size_r>
 800a720:	4284      	cmp	r4, r0
 800a722:	4607      	mov	r7, r0
 800a724:	d802      	bhi.n	800a72c <_realloc_r+0x34>
 800a726:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a72a:	d812      	bhi.n	800a752 <_realloc_r+0x5a>
 800a72c:	4621      	mov	r1, r4
 800a72e:	4640      	mov	r0, r8
 800a730:	f7ff f9d0 	bl	8009ad4 <_malloc_r>
 800a734:	4605      	mov	r5, r0
 800a736:	2800      	cmp	r0, #0
 800a738:	d0ed      	beq.n	800a716 <_realloc_r+0x1e>
 800a73a:	42bc      	cmp	r4, r7
 800a73c:	4622      	mov	r2, r4
 800a73e:	4631      	mov	r1, r6
 800a740:	bf28      	it	cs
 800a742:	463a      	movcs	r2, r7
 800a744:	f7fb fc3e 	bl	8005fc4 <memcpy>
 800a748:	4631      	mov	r1, r6
 800a74a:	4640      	mov	r0, r8
 800a74c:	f7ff f95a 	bl	8009a04 <_free_r>
 800a750:	e7e1      	b.n	800a716 <_realloc_r+0x1e>
 800a752:	4635      	mov	r5, r6
 800a754:	e7df      	b.n	800a716 <_realloc_r+0x1e>
	...

0800a758 <_read_r>:
 800a758:	b538      	push	{r3, r4, r5, lr}
 800a75a:	4604      	mov	r4, r0
 800a75c:	4608      	mov	r0, r1
 800a75e:	4611      	mov	r1, r2
 800a760:	2200      	movs	r2, #0
 800a762:	4d05      	ldr	r5, [pc, #20]	; (800a778 <_read_r+0x20>)
 800a764:	602a      	str	r2, [r5, #0]
 800a766:	461a      	mov	r2, r3
 800a768:	f7f7 f974 	bl	8001a54 <_read>
 800a76c:	1c43      	adds	r3, r0, #1
 800a76e:	d102      	bne.n	800a776 <_read_r+0x1e>
 800a770:	682b      	ldr	r3, [r5, #0]
 800a772:	b103      	cbz	r3, 800a776 <_read_r+0x1e>
 800a774:	6023      	str	r3, [r4, #0]
 800a776:	bd38      	pop	{r3, r4, r5, pc}
 800a778:	200004ec 	.word	0x200004ec

0800a77c <abort>:
 800a77c:	2006      	movs	r0, #6
 800a77e:	b508      	push	{r3, lr}
 800a780:	f000 f856 	bl	800a830 <raise>
 800a784:	2001      	movs	r0, #1
 800a786:	f7f7 f95b 	bl	8001a40 <_exit>
	...

0800a78c <_fstat_r>:
 800a78c:	b538      	push	{r3, r4, r5, lr}
 800a78e:	2300      	movs	r3, #0
 800a790:	4d06      	ldr	r5, [pc, #24]	; (800a7ac <_fstat_r+0x20>)
 800a792:	4604      	mov	r4, r0
 800a794:	4608      	mov	r0, r1
 800a796:	4611      	mov	r1, r2
 800a798:	602b      	str	r3, [r5, #0]
 800a79a:	f7f7 f99f 	bl	8001adc <_fstat>
 800a79e:	1c43      	adds	r3, r0, #1
 800a7a0:	d102      	bne.n	800a7a8 <_fstat_r+0x1c>
 800a7a2:	682b      	ldr	r3, [r5, #0]
 800a7a4:	b103      	cbz	r3, 800a7a8 <_fstat_r+0x1c>
 800a7a6:	6023      	str	r3, [r4, #0]
 800a7a8:	bd38      	pop	{r3, r4, r5, pc}
 800a7aa:	bf00      	nop
 800a7ac:	200004ec 	.word	0x200004ec

0800a7b0 <_isatty_r>:
 800a7b0:	b538      	push	{r3, r4, r5, lr}
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	4d05      	ldr	r5, [pc, #20]	; (800a7cc <_isatty_r+0x1c>)
 800a7b6:	4604      	mov	r4, r0
 800a7b8:	4608      	mov	r0, r1
 800a7ba:	602b      	str	r3, [r5, #0]
 800a7bc:	f7f7 f99d 	bl	8001afa <_isatty>
 800a7c0:	1c43      	adds	r3, r0, #1
 800a7c2:	d102      	bne.n	800a7ca <_isatty_r+0x1a>
 800a7c4:	682b      	ldr	r3, [r5, #0]
 800a7c6:	b103      	cbz	r3, 800a7ca <_isatty_r+0x1a>
 800a7c8:	6023      	str	r3, [r4, #0]
 800a7ca:	bd38      	pop	{r3, r4, r5, pc}
 800a7cc:	200004ec 	.word	0x200004ec

0800a7d0 <_malloc_usable_size_r>:
 800a7d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a7d4:	1f18      	subs	r0, r3, #4
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	bfbc      	itt	lt
 800a7da:	580b      	ldrlt	r3, [r1, r0]
 800a7dc:	18c0      	addlt	r0, r0, r3
 800a7de:	4770      	bx	lr

0800a7e0 <_raise_r>:
 800a7e0:	291f      	cmp	r1, #31
 800a7e2:	b538      	push	{r3, r4, r5, lr}
 800a7e4:	4604      	mov	r4, r0
 800a7e6:	460d      	mov	r5, r1
 800a7e8:	d904      	bls.n	800a7f4 <_raise_r+0x14>
 800a7ea:	2316      	movs	r3, #22
 800a7ec:	6003      	str	r3, [r0, #0]
 800a7ee:	f04f 30ff 	mov.w	r0, #4294967295
 800a7f2:	bd38      	pop	{r3, r4, r5, pc}
 800a7f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a7f6:	b112      	cbz	r2, 800a7fe <_raise_r+0x1e>
 800a7f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7fc:	b94b      	cbnz	r3, 800a812 <_raise_r+0x32>
 800a7fe:	4620      	mov	r0, r4
 800a800:	f000 f830 	bl	800a864 <_getpid_r>
 800a804:	462a      	mov	r2, r5
 800a806:	4601      	mov	r1, r0
 800a808:	4620      	mov	r0, r4
 800a80a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a80e:	f000 b817 	b.w	800a840 <_kill_r>
 800a812:	2b01      	cmp	r3, #1
 800a814:	d00a      	beq.n	800a82c <_raise_r+0x4c>
 800a816:	1c59      	adds	r1, r3, #1
 800a818:	d103      	bne.n	800a822 <_raise_r+0x42>
 800a81a:	2316      	movs	r3, #22
 800a81c:	6003      	str	r3, [r0, #0]
 800a81e:	2001      	movs	r0, #1
 800a820:	e7e7      	b.n	800a7f2 <_raise_r+0x12>
 800a822:	2400      	movs	r4, #0
 800a824:	4628      	mov	r0, r5
 800a826:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a82a:	4798      	blx	r3
 800a82c:	2000      	movs	r0, #0
 800a82e:	e7e0      	b.n	800a7f2 <_raise_r+0x12>

0800a830 <raise>:
 800a830:	4b02      	ldr	r3, [pc, #8]	; (800a83c <raise+0xc>)
 800a832:	4601      	mov	r1, r0
 800a834:	6818      	ldr	r0, [r3, #0]
 800a836:	f7ff bfd3 	b.w	800a7e0 <_raise_r>
 800a83a:	bf00      	nop
 800a83c:	20000090 	.word	0x20000090

0800a840 <_kill_r>:
 800a840:	b538      	push	{r3, r4, r5, lr}
 800a842:	2300      	movs	r3, #0
 800a844:	4d06      	ldr	r5, [pc, #24]	; (800a860 <_kill_r+0x20>)
 800a846:	4604      	mov	r4, r0
 800a848:	4608      	mov	r0, r1
 800a84a:	4611      	mov	r1, r2
 800a84c:	602b      	str	r3, [r5, #0]
 800a84e:	f7f7 f8e7 	bl	8001a20 <_kill>
 800a852:	1c43      	adds	r3, r0, #1
 800a854:	d102      	bne.n	800a85c <_kill_r+0x1c>
 800a856:	682b      	ldr	r3, [r5, #0]
 800a858:	b103      	cbz	r3, 800a85c <_kill_r+0x1c>
 800a85a:	6023      	str	r3, [r4, #0]
 800a85c:	bd38      	pop	{r3, r4, r5, pc}
 800a85e:	bf00      	nop
 800a860:	200004ec 	.word	0x200004ec

0800a864 <_getpid_r>:
 800a864:	f7f7 b8d5 	b.w	8001a12 <_getpid>

0800a868 <log10f>:
 800a868:	b538      	push	{r3, r4, r5, lr}
 800a86a:	4604      	mov	r4, r0
 800a86c:	f000 f824 	bl	800a8b8 <__ieee754_log10f>
 800a870:	4621      	mov	r1, r4
 800a872:	4605      	mov	r5, r0
 800a874:	4620      	mov	r0, r4
 800a876:	f7f6 fc4b 	bl	8001110 <__aeabi_fcmpun>
 800a87a:	b970      	cbnz	r0, 800a89a <log10f+0x32>
 800a87c:	2100      	movs	r1, #0
 800a87e:	4620      	mov	r0, r4
 800a880:	f7f6 fc28 	bl	80010d4 <__aeabi_fcmple>
 800a884:	b148      	cbz	r0, 800a89a <log10f+0x32>
 800a886:	2100      	movs	r1, #0
 800a888:	4620      	mov	r0, r4
 800a88a:	f7f6 fc0f 	bl	80010ac <__aeabi_fcmpeq>
 800a88e:	b130      	cbz	r0, 800a89e <log10f+0x36>
 800a890:	f7fb fb5e 	bl	8005f50 <__errno>
 800a894:	2322      	movs	r3, #34	; 0x22
 800a896:	4d06      	ldr	r5, [pc, #24]	; (800a8b0 <log10f+0x48>)
 800a898:	6003      	str	r3, [r0, #0]
 800a89a:	4628      	mov	r0, r5
 800a89c:	bd38      	pop	{r3, r4, r5, pc}
 800a89e:	f7fb fb57 	bl	8005f50 <__errno>
 800a8a2:	2321      	movs	r3, #33	; 0x21
 800a8a4:	6003      	str	r3, [r0, #0]
 800a8a6:	4803      	ldr	r0, [pc, #12]	; (800a8b4 <log10f+0x4c>)
 800a8a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a8ac:	f7fc ba26 	b.w	8006cfc <nanf>
 800a8b0:	ff800000 	.word	0xff800000
 800a8b4:	0800b1a0 	.word	0x0800b1a0

0800a8b8 <__ieee754_log10f>:
 800a8b8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800a8bc:	4601      	mov	r1, r0
 800a8be:	4603      	mov	r3, r0
 800a8c0:	b570      	push	{r4, r5, r6, lr}
 800a8c2:	d105      	bne.n	800a8d0 <__ieee754_log10f+0x18>
 800a8c4:	2100      	movs	r1, #0
 800a8c6:	f04f 404c 	mov.w	r0, #3422552064	; 0xcc000000
 800a8ca:	f7f6 fb0f 	bl	8000eec <__aeabi_fdiv>
 800a8ce:	bd70      	pop	{r4, r5, r6, pc}
 800a8d0:	2800      	cmp	r0, #0
 800a8d2:	da03      	bge.n	800a8dc <__ieee754_log10f+0x24>
 800a8d4:	f7f6 f94c 	bl	8000b70 <__aeabi_fsub>
 800a8d8:	2100      	movs	r1, #0
 800a8da:	e7f6      	b.n	800a8ca <__ieee754_log10f+0x12>
 800a8dc:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800a8e0:	db02      	blt.n	800a8e8 <__ieee754_log10f+0x30>
 800a8e2:	f7f6 f947 	bl	8000b74 <__addsf3>
 800a8e6:	e7f2      	b.n	800a8ce <__ieee754_log10f+0x16>
 800a8e8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800a8ec:	da2d      	bge.n	800a94a <__ieee754_log10f+0x92>
 800a8ee:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800a8f2:	f7f6 fa47 	bl	8000d84 <__aeabi_fmul>
 800a8f6:	f06f 0218 	mvn.w	r2, #24
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	15d8      	asrs	r0, r3, #23
 800a8fe:	387f      	subs	r0, #127	; 0x7f
 800a900:	4410      	add	r0, r2
 800a902:	0fc6      	lsrs	r6, r0, #31
 800a904:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 800a908:	f3c3 0416 	ubfx	r4, r3, #0, #23
 800a90c:	f7f6 f9e6 	bl	8000cdc <__aeabi_i2f>
 800a910:	4605      	mov	r5, r0
 800a912:	f1c6 007f 	rsb	r0, r6, #127	; 0x7f
 800a916:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 800a91a:	f000 f81f 	bl	800a95c <__ieee754_logf>
 800a91e:	490c      	ldr	r1, [pc, #48]	; (800a950 <__ieee754_log10f+0x98>)
 800a920:	4606      	mov	r6, r0
 800a922:	4628      	mov	r0, r5
 800a924:	f7f6 fa2e 	bl	8000d84 <__aeabi_fmul>
 800a928:	490a      	ldr	r1, [pc, #40]	; (800a954 <__ieee754_log10f+0x9c>)
 800a92a:	4604      	mov	r4, r0
 800a92c:	4630      	mov	r0, r6
 800a92e:	f7f6 fa29 	bl	8000d84 <__aeabi_fmul>
 800a932:	4601      	mov	r1, r0
 800a934:	4620      	mov	r0, r4
 800a936:	f7f6 f91d 	bl	8000b74 <__addsf3>
 800a93a:	4907      	ldr	r1, [pc, #28]	; (800a958 <__ieee754_log10f+0xa0>)
 800a93c:	4604      	mov	r4, r0
 800a93e:	4628      	mov	r0, r5
 800a940:	f7f6 fa20 	bl	8000d84 <__aeabi_fmul>
 800a944:	4601      	mov	r1, r0
 800a946:	4620      	mov	r0, r4
 800a948:	e7cb      	b.n	800a8e2 <__ieee754_log10f+0x2a>
 800a94a:	2200      	movs	r2, #0
 800a94c:	e7d6      	b.n	800a8fc <__ieee754_log10f+0x44>
 800a94e:	bf00      	nop
 800a950:	355427db 	.word	0x355427db
 800a954:	3ede5bd9 	.word	0x3ede5bd9
 800a958:	3e9a2080 	.word	0x3e9a2080

0800a95c <__ieee754_logf>:
 800a95c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800a960:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a964:	4601      	mov	r1, r0
 800a966:	4603      	mov	r3, r0
 800a968:	d106      	bne.n	800a978 <__ieee754_logf+0x1c>
 800a96a:	2100      	movs	r1, #0
 800a96c:	f04f 404c 	mov.w	r0, #3422552064	; 0xcc000000
 800a970:	f7f6 fabc 	bl	8000eec <__aeabi_fdiv>
 800a974:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a978:	2800      	cmp	r0, #0
 800a97a:	da03      	bge.n	800a984 <__ieee754_logf+0x28>
 800a97c:	f7f6 f8f8 	bl	8000b70 <__aeabi_fsub>
 800a980:	2100      	movs	r1, #0
 800a982:	e7f5      	b.n	800a970 <__ieee754_logf+0x14>
 800a984:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800a988:	db02      	blt.n	800a990 <__ieee754_logf+0x34>
 800a98a:	f7f6 f8f3 	bl	8000b74 <__addsf3>
 800a98e:	e7f1      	b.n	800a974 <__ieee754_logf+0x18>
 800a990:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800a994:	da35      	bge.n	800aa02 <__ieee754_logf+0xa6>
 800a996:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800a99a:	f7f6 f9f3 	bl	8000d84 <__aeabi_fmul>
 800a99e:	f06f 0218 	mvn.w	r2, #24
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	f3c3 0416 	ubfx	r4, r3, #0, #23
 800a9a8:	15de      	asrs	r6, r3, #23
 800a9aa:	4b71      	ldr	r3, [pc, #452]	; (800ab70 <__ieee754_logf+0x214>)
 800a9ac:	3e7f      	subs	r6, #127	; 0x7f
 800a9ae:	4423      	add	r3, r4
 800a9b0:	f403 0000 	and.w	r0, r3, #8388608	; 0x800000
 800a9b4:	f080 507e 	eor.w	r0, r0, #1065353216	; 0x3f800000
 800a9b8:	4416      	add	r6, r2
 800a9ba:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a9be:	4320      	orrs	r0, r4
 800a9c0:	eb06 56d3 	add.w	r6, r6, r3, lsr #23
 800a9c4:	f7f6 f8d4 	bl	8000b70 <__aeabi_fsub>
 800a9c8:	4b6a      	ldr	r3, [pc, #424]	; (800ab74 <__ieee754_logf+0x218>)
 800a9ca:	f104 020f 	add.w	r2, r4, #15
 800a9ce:	4013      	ands	r3, r2
 800a9d0:	4605      	mov	r5, r0
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d13a      	bne.n	800aa4c <__ieee754_logf+0xf0>
 800a9d6:	2100      	movs	r1, #0
 800a9d8:	f7f6 fb68 	bl	80010ac <__aeabi_fcmpeq>
 800a9dc:	b198      	cbz	r0, 800aa06 <__ieee754_logf+0xaa>
 800a9de:	2e00      	cmp	r6, #0
 800a9e0:	f000 80c4 	beq.w	800ab6c <__ieee754_logf+0x210>
 800a9e4:	4630      	mov	r0, r6
 800a9e6:	f7f6 f979 	bl	8000cdc <__aeabi_i2f>
 800a9ea:	4963      	ldr	r1, [pc, #396]	; (800ab78 <__ieee754_logf+0x21c>)
 800a9ec:	4605      	mov	r5, r0
 800a9ee:	f7f6 f9c9 	bl	8000d84 <__aeabi_fmul>
 800a9f2:	4962      	ldr	r1, [pc, #392]	; (800ab7c <__ieee754_logf+0x220>)
 800a9f4:	4604      	mov	r4, r0
 800a9f6:	4628      	mov	r0, r5
 800a9f8:	f7f6 f9c4 	bl	8000d84 <__aeabi_fmul>
 800a9fc:	4601      	mov	r1, r0
 800a9fe:	4620      	mov	r0, r4
 800aa00:	e7c3      	b.n	800a98a <__ieee754_logf+0x2e>
 800aa02:	2200      	movs	r2, #0
 800aa04:	e7ce      	b.n	800a9a4 <__ieee754_logf+0x48>
 800aa06:	495e      	ldr	r1, [pc, #376]	; (800ab80 <__ieee754_logf+0x224>)
 800aa08:	4628      	mov	r0, r5
 800aa0a:	f7f6 f9bb 	bl	8000d84 <__aeabi_fmul>
 800aa0e:	4601      	mov	r1, r0
 800aa10:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 800aa14:	f7f6 f8ac 	bl	8000b70 <__aeabi_fsub>
 800aa18:	4629      	mov	r1, r5
 800aa1a:	4604      	mov	r4, r0
 800aa1c:	4628      	mov	r0, r5
 800aa1e:	f7f6 f9b1 	bl	8000d84 <__aeabi_fmul>
 800aa22:	4601      	mov	r1, r0
 800aa24:	4620      	mov	r0, r4
 800aa26:	f7f6 f9ad 	bl	8000d84 <__aeabi_fmul>
 800aa2a:	4604      	mov	r4, r0
 800aa2c:	b90e      	cbnz	r6, 800aa32 <__ieee754_logf+0xd6>
 800aa2e:	4621      	mov	r1, r4
 800aa30:	e06f      	b.n	800ab12 <__ieee754_logf+0x1b6>
 800aa32:	4630      	mov	r0, r6
 800aa34:	f7f6 f952 	bl	8000cdc <__aeabi_i2f>
 800aa38:	494f      	ldr	r1, [pc, #316]	; (800ab78 <__ieee754_logf+0x21c>)
 800aa3a:	4607      	mov	r7, r0
 800aa3c:	f7f6 f9a2 	bl	8000d84 <__aeabi_fmul>
 800aa40:	4606      	mov	r6, r0
 800aa42:	4638      	mov	r0, r7
 800aa44:	494d      	ldr	r1, [pc, #308]	; (800ab7c <__ieee754_logf+0x220>)
 800aa46:	f7f6 f99d 	bl	8000d84 <__aeabi_fmul>
 800aa4a:	e072      	b.n	800ab32 <__ieee754_logf+0x1d6>
 800aa4c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800aa50:	f7f6 f890 	bl	8000b74 <__addsf3>
 800aa54:	4601      	mov	r1, r0
 800aa56:	4628      	mov	r0, r5
 800aa58:	f7f6 fa48 	bl	8000eec <__aeabi_fdiv>
 800aa5c:	4681      	mov	r9, r0
 800aa5e:	4630      	mov	r0, r6
 800aa60:	f7f6 f93c 	bl	8000cdc <__aeabi_i2f>
 800aa64:	4649      	mov	r1, r9
 800aa66:	4680      	mov	r8, r0
 800aa68:	4648      	mov	r0, r9
 800aa6a:	f7f6 f98b 	bl	8000d84 <__aeabi_fmul>
 800aa6e:	4601      	mov	r1, r0
 800aa70:	4683      	mov	fp, r0
 800aa72:	f7f6 f987 	bl	8000d84 <__aeabi_fmul>
 800aa76:	4607      	mov	r7, r0
 800aa78:	4942      	ldr	r1, [pc, #264]	; (800ab84 <__ieee754_logf+0x228>)
 800aa7a:	f7f6 f983 	bl	8000d84 <__aeabi_fmul>
 800aa7e:	4942      	ldr	r1, [pc, #264]	; (800ab88 <__ieee754_logf+0x22c>)
 800aa80:	f7f6 f878 	bl	8000b74 <__addsf3>
 800aa84:	4639      	mov	r1, r7
 800aa86:	f7f6 f97d 	bl	8000d84 <__aeabi_fmul>
 800aa8a:	4940      	ldr	r1, [pc, #256]	; (800ab8c <__ieee754_logf+0x230>)
 800aa8c:	f7f6 f872 	bl	8000b74 <__addsf3>
 800aa90:	4639      	mov	r1, r7
 800aa92:	f7f6 f977 	bl	8000d84 <__aeabi_fmul>
 800aa96:	493e      	ldr	r1, [pc, #248]	; (800ab90 <__ieee754_logf+0x234>)
 800aa98:	f7f6 f86c 	bl	8000b74 <__addsf3>
 800aa9c:	4659      	mov	r1, fp
 800aa9e:	f7f6 f971 	bl	8000d84 <__aeabi_fmul>
 800aaa2:	493c      	ldr	r1, [pc, #240]	; (800ab94 <__ieee754_logf+0x238>)
 800aaa4:	4683      	mov	fp, r0
 800aaa6:	4638      	mov	r0, r7
 800aaa8:	f7f6 f96c 	bl	8000d84 <__aeabi_fmul>
 800aaac:	493a      	ldr	r1, [pc, #232]	; (800ab98 <__ieee754_logf+0x23c>)
 800aaae:	f7f6 f861 	bl	8000b74 <__addsf3>
 800aab2:	4639      	mov	r1, r7
 800aab4:	f7f6 f966 	bl	8000d84 <__aeabi_fmul>
 800aab8:	4938      	ldr	r1, [pc, #224]	; (800ab9c <__ieee754_logf+0x240>)
 800aaba:	f7f6 f85b 	bl	8000b74 <__addsf3>
 800aabe:	4639      	mov	r1, r7
 800aac0:	f7f6 f960 	bl	8000d84 <__aeabi_fmul>
 800aac4:	4601      	mov	r1, r0
 800aac6:	4658      	mov	r0, fp
 800aac8:	f7f6 f854 	bl	8000b74 <__addsf3>
 800aacc:	f8df a0d0 	ldr.w	sl, [pc, #208]	; 800aba0 <__ieee754_logf+0x244>
 800aad0:	f5c4 1357 	rsb	r3, r4, #3522560	; 0x35c000
 800aad4:	44a2      	add	sl, r4
 800aad6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800aada:	ea43 030a 	orr.w	r3, r3, sl
 800aade:	2b00      	cmp	r3, #0
 800aae0:	4607      	mov	r7, r0
 800aae2:	dd30      	ble.n	800ab46 <__ieee754_logf+0x1ea>
 800aae4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800aae8:	4628      	mov	r0, r5
 800aaea:	f7f6 f94b 	bl	8000d84 <__aeabi_fmul>
 800aaee:	4629      	mov	r1, r5
 800aaf0:	f7f6 f948 	bl	8000d84 <__aeabi_fmul>
 800aaf4:	4601      	mov	r1, r0
 800aaf6:	4604      	mov	r4, r0
 800aaf8:	4638      	mov	r0, r7
 800aafa:	f7f6 f83b 	bl	8000b74 <__addsf3>
 800aafe:	4649      	mov	r1, r9
 800ab00:	f7f6 f940 	bl	8000d84 <__aeabi_fmul>
 800ab04:	4607      	mov	r7, r0
 800ab06:	b946      	cbnz	r6, 800ab1a <__ieee754_logf+0x1be>
 800ab08:	4601      	mov	r1, r0
 800ab0a:	4620      	mov	r0, r4
 800ab0c:	f7f6 f830 	bl	8000b70 <__aeabi_fsub>
 800ab10:	4601      	mov	r1, r0
 800ab12:	4628      	mov	r0, r5
 800ab14:	f7f6 f82c 	bl	8000b70 <__aeabi_fsub>
 800ab18:	e72c      	b.n	800a974 <__ieee754_logf+0x18>
 800ab1a:	4917      	ldr	r1, [pc, #92]	; (800ab78 <__ieee754_logf+0x21c>)
 800ab1c:	4640      	mov	r0, r8
 800ab1e:	f7f6 f931 	bl	8000d84 <__aeabi_fmul>
 800ab22:	4916      	ldr	r1, [pc, #88]	; (800ab7c <__ieee754_logf+0x220>)
 800ab24:	4606      	mov	r6, r0
 800ab26:	4640      	mov	r0, r8
 800ab28:	f7f6 f92c 	bl	8000d84 <__aeabi_fmul>
 800ab2c:	4639      	mov	r1, r7
 800ab2e:	f7f6 f821 	bl	8000b74 <__addsf3>
 800ab32:	4601      	mov	r1, r0
 800ab34:	4620      	mov	r0, r4
 800ab36:	f7f6 f81b 	bl	8000b70 <__aeabi_fsub>
 800ab3a:	4629      	mov	r1, r5
 800ab3c:	f7f6 f818 	bl	8000b70 <__aeabi_fsub>
 800ab40:	4601      	mov	r1, r0
 800ab42:	4630      	mov	r0, r6
 800ab44:	e7e6      	b.n	800ab14 <__ieee754_logf+0x1b8>
 800ab46:	4601      	mov	r1, r0
 800ab48:	4628      	mov	r0, r5
 800ab4a:	f7f6 f811 	bl	8000b70 <__aeabi_fsub>
 800ab4e:	4649      	mov	r1, r9
 800ab50:	f7f6 f918 	bl	8000d84 <__aeabi_fmul>
 800ab54:	4604      	mov	r4, r0
 800ab56:	2e00      	cmp	r6, #0
 800ab58:	f43f af69 	beq.w	800aa2e <__ieee754_logf+0xd2>
 800ab5c:	4906      	ldr	r1, [pc, #24]	; (800ab78 <__ieee754_logf+0x21c>)
 800ab5e:	4640      	mov	r0, r8
 800ab60:	f7f6 f910 	bl	8000d84 <__aeabi_fmul>
 800ab64:	4905      	ldr	r1, [pc, #20]	; (800ab7c <__ieee754_logf+0x220>)
 800ab66:	4606      	mov	r6, r0
 800ab68:	4640      	mov	r0, r8
 800ab6a:	e76c      	b.n	800aa46 <__ieee754_logf+0xea>
 800ab6c:	2000      	movs	r0, #0
 800ab6e:	e701      	b.n	800a974 <__ieee754_logf+0x18>
 800ab70:	004afb20 	.word	0x004afb20
 800ab74:	007ffff0 	.word	0x007ffff0
 800ab78:	3f317180 	.word	0x3f317180
 800ab7c:	3717f7d1 	.word	0x3717f7d1
 800ab80:	3eaaaaab 	.word	0x3eaaaaab
 800ab84:	3e178897 	.word	0x3e178897
 800ab88:	3e3a3325 	.word	0x3e3a3325
 800ab8c:	3e924925 	.word	0x3e924925
 800ab90:	3f2aaaab 	.word	0x3f2aaaab
 800ab94:	3e1cd04f 	.word	0x3e1cd04f
 800ab98:	3e638e29 	.word	0x3e638e29
 800ab9c:	3ecccccd 	.word	0x3ecccccd
 800aba0:	ffcf5c30 	.word	0xffcf5c30

0800aba4 <_init>:
 800aba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aba6:	bf00      	nop
 800aba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abaa:	bc08      	pop	{r3}
 800abac:	469e      	mov	lr, r3
 800abae:	4770      	bx	lr

0800abb0 <_fini>:
 800abb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abb2:	bf00      	nop
 800abb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abb6:	bc08      	pop	{r3}
 800abb8:	469e      	mov	lr, r3
 800abba:	4770      	bx	lr
