
STM32_BUTON.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002f8  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004dc  080004dc  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004dc  080004dc  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  080004dc  080004dc  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004dc  080004dc  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004dc  080004dc  000104dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080004e0  080004e0  000104e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080004e4  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  080004e8  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080004e8  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001097  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000523  00000000  00000000  000210c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000001c8  00000000  00000000  000215e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000180  00000000  00000000  000217b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013cea  00000000  00000000  00021930  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00001b38  00000000  00000000  0003561a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000714cc  00000000  00000000  00037152  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a861e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000055c  00000000  00000000  000a869c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000004 	.word	0x20000004
 8000200:	00000000 	.word	0x00000000
 8000204:	080004c4 	.word	0x080004c4

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000008 	.word	0x20000008
 8000220:	080004c4 	.word	0x080004c4

08000224 <SystemClockInit>:
#include<stm32f1xx.h>
void SystemClockInit()
{
 8000224:	b480      	push	{r7}
 8000226:	af00      	add	r7, sp, #0
	RCC->CR |= 1<<0;
 8000228:	4b0b      	ldr	r3, [pc, #44]	; (8000258 <SystemClockInit+0x34>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a0a      	ldr	r2, [pc, #40]	; (8000258 <SystemClockInit+0x34>)
 800022e:	f043 0301 	orr.w	r3, r3, #1
 8000232:	6013      	str	r3, [r2, #0]
	while((RCC->CR & (uint32_t)(1<<1)) == 0);
 8000234:	bf00      	nop
 8000236:	4b08      	ldr	r3, [pc, #32]	; (8000258 <SystemClockInit+0x34>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	f003 0302 	and.w	r3, r3, #2
 800023e:	2b00      	cmp	r3, #0
 8000240:	d0f9      	beq.n	8000236 <SystemClockInit+0x12>
	RCC->APB2ENR |= (1<<3) | (1<<4);
 8000242:	4b05      	ldr	r3, [pc, #20]	; (8000258 <SystemClockInit+0x34>)
 8000244:	699b      	ldr	r3, [r3, #24]
 8000246:	4a04      	ldr	r2, [pc, #16]	; (8000258 <SystemClockInit+0x34>)
 8000248:	f043 0318 	orr.w	r3, r3, #24
 800024c:	6193      	str	r3, [r2, #24]
}
 800024e:	bf00      	nop
 8000250:	46bd      	mov	sp, r7
 8000252:	bc80      	pop	{r7}
 8000254:	4770      	bx	lr
 8000256:	bf00      	nop
 8000258:	40021000 	.word	0x40021000

0800025c <GPIO_Init>:
void GPIO_Init()
{
 800025c:	b480      	push	{r7}
 800025e:	af00      	add	r7, sp, #0
	GPIOB->CRH &=~(0x0000ff00);
 8000260:	4b10      	ldr	r3, [pc, #64]	; (80002a4 <GPIO_Init+0x48>)
 8000262:	685b      	ldr	r3, [r3, #4]
 8000264:	4a0f      	ldr	r2, [pc, #60]	; (80002a4 <GPIO_Init+0x48>)
 8000266:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800026a:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= (1<<11) | (1<<15);
 800026c:	4b0d      	ldr	r3, [pc, #52]	; (80002a4 <GPIO_Init+0x48>)
 800026e:	685b      	ldr	r3, [r3, #4]
 8000270:	4a0c      	ldr	r2, [pc, #48]	; (80002a4 <GPIO_Init+0x48>)
 8000272:	f443 4308 	orr.w	r3, r3, #34816	; 0x8800
 8000276:	6053      	str	r3, [r2, #4]
	GPIOB->ODR |= (1<<10) | (1<<11);
 8000278:	4b0a      	ldr	r3, [pc, #40]	; (80002a4 <GPIO_Init+0x48>)
 800027a:	68db      	ldr	r3, [r3, #12]
 800027c:	4a09      	ldr	r2, [pc, #36]	; (80002a4 <GPIO_Init+0x48>)
 800027e:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8000282:	60d3      	str	r3, [r2, #12]

	GPIOC->CRL &= ~(0x000000ff);
 8000284:	4b08      	ldr	r3, [pc, #32]	; (80002a8 <GPIO_Init+0x4c>)
 8000286:	681b      	ldr	r3, [r3, #0]
 8000288:	4a07      	ldr	r2, [pc, #28]	; (80002a8 <GPIO_Init+0x4c>)
 800028a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800028e:	6013      	str	r3, [r2, #0]
	GPIOC->CRL |= (1<<0) | (1<<4);
 8000290:	4b05      	ldr	r3, [pc, #20]	; (80002a8 <GPIO_Init+0x4c>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a04      	ldr	r2, [pc, #16]	; (80002a8 <GPIO_Init+0x4c>)
 8000296:	f043 0311 	orr.w	r3, r3, #17
 800029a:	6013      	str	r3, [r2, #0]

}
 800029c:	bf00      	nop
 800029e:	46bd      	mov	sp, r7
 80002a0:	bc80      	pop	{r7}
 80002a2:	4770      	bx	lr
 80002a4:	40010c00 	.word	0x40010c00
 80002a8:	40011000 	.word	0x40011000

080002ac <delay>:
void delay(uint32_t time)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
	while(time--);
 80002b4:	bf00      	nop
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	1e5a      	subs	r2, r3, #1
 80002ba:	607a      	str	r2, [r7, #4]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d1fa      	bne.n	80002b6 <delay+0xa>
}
 80002c0:	bf00      	nop
 80002c2:	370c      	adds	r7, #12
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bc80      	pop	{r7}
 80002c8:	4770      	bx	lr
	...

080002cc <main>:
int main()
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af00      	add	r7, sp, #0
	SystemClockInit();
 80002d2:	f7ff ffa7 	bl	8000224 <SystemClockInit>
	GPIO_Init();
 80002d6:	f7ff ffc1 	bl	800025c <GPIO_Init>
	while(1)
	{
		if((GPIOB->IDR & (1<<10)) == 0)
 80002da:	4b1a      	ldr	r3, [pc, #104]	; (8000344 <main+0x78>)
 80002dc:	689b      	ldr	r3, [r3, #8]
 80002de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d106      	bne.n	80002f4 <main+0x28>
		{
			GPIOC->BSRR |= 3<<0;
 80002e6:	4b18      	ldr	r3, [pc, #96]	; (8000348 <main+0x7c>)
 80002e8:	691b      	ldr	r3, [r3, #16]
 80002ea:	4a17      	ldr	r2, [pc, #92]	; (8000348 <main+0x7c>)
 80002ec:	f043 0303 	orr.w	r3, r3, #3
 80002f0:	6113      	str	r3, [r2, #16]
 80002f2:	e005      	b.n	8000300 <main+0x34>

		}
		else
		{
			GPIOC->BSRR |= 3<<16;
 80002f4:	4b14      	ldr	r3, [pc, #80]	; (8000348 <main+0x7c>)
 80002f6:	691b      	ldr	r3, [r3, #16]
 80002f8:	4a13      	ldr	r2, [pc, #76]	; (8000348 <main+0x7c>)
 80002fa:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80002fe:	6113      	str	r3, [r2, #16]
		}
		if((GPIOB->IDR & (1<<11)) == 0)
 8000300:	4b10      	ldr	r3, [pc, #64]	; (8000344 <main+0x78>)
 8000302:	689b      	ldr	r3, [r3, #8]
 8000304:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000308:	2b00      	cmp	r3, #0
 800030a:	d1e6      	bne.n	80002da <main+0xe>
		{
			for(int i=0;i<10;i++)
 800030c:	2300      	movs	r3, #0
 800030e:	607b      	str	r3, [r7, #4]
 8000310:	e014      	b.n	800033c <main+0x70>
			{
				GPIOC->BSRR |= 3<<0;
 8000312:	4b0d      	ldr	r3, [pc, #52]	; (8000348 <main+0x7c>)
 8000314:	691b      	ldr	r3, [r3, #16]
 8000316:	4a0c      	ldr	r2, [pc, #48]	; (8000348 <main+0x7c>)
 8000318:	f043 0303 	orr.w	r3, r3, #3
 800031c:	6113      	str	r3, [r2, #16]
				delay(720000);
 800031e:	480b      	ldr	r0, [pc, #44]	; (800034c <main+0x80>)
 8000320:	f7ff ffc4 	bl	80002ac <delay>
				GPIOC->BSRR |= 3<<16;
 8000324:	4b08      	ldr	r3, [pc, #32]	; (8000348 <main+0x7c>)
 8000326:	691b      	ldr	r3, [r3, #16]
 8000328:	4a07      	ldr	r2, [pc, #28]	; (8000348 <main+0x7c>)
 800032a:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 800032e:	6113      	str	r3, [r2, #16]
				delay(720000);
 8000330:	4806      	ldr	r0, [pc, #24]	; (800034c <main+0x80>)
 8000332:	f7ff ffbb 	bl	80002ac <delay>
			for(int i=0;i<10;i++)
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	3301      	adds	r3, #1
 800033a:	607b      	str	r3, [r7, #4]
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	2b09      	cmp	r3, #9
 8000340:	dde7      	ble.n	8000312 <main+0x46>
		if((GPIOB->IDR & (1<<10)) == 0)
 8000342:	e7ca      	b.n	80002da <main+0xe>
 8000344:	40010c00 	.word	0x40010c00
 8000348:	40011000 	.word	0x40011000
 800034c:	000afc80 	.word	0x000afc80

08000350 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000354:	bf00      	nop
 8000356:	46bd      	mov	sp, r7
 8000358:	bc80      	pop	{r7}
 800035a:	4770      	bx	lr

0800035c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000360:	e7fe      	b.n	8000360 <HardFault_Handler+0x4>

08000362 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000362:	b480      	push	{r7}
 8000364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000366:	e7fe      	b.n	8000366 <MemManage_Handler+0x4>

08000368 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000368:	b480      	push	{r7}
 800036a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800036c:	e7fe      	b.n	800036c <BusFault_Handler+0x4>

0800036e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800036e:	b480      	push	{r7}
 8000370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000372:	e7fe      	b.n	8000372 <UsageFault_Handler+0x4>

08000374 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000378:	bf00      	nop
 800037a:	46bd      	mov	sp, r7
 800037c:	bc80      	pop	{r7}
 800037e:	4770      	bx	lr

08000380 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000384:	bf00      	nop
 8000386:	46bd      	mov	sp, r7
 8000388:	bc80      	pop	{r7}
 800038a:	4770      	bx	lr

0800038c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800038c:	b480      	push	{r7}
 800038e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000390:	bf00      	nop
 8000392:	46bd      	mov	sp, r7
 8000394:	bc80      	pop	{r7}
 8000396:	4770      	bx	lr

08000398 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800039c:	f000 f85c 	bl	8000458 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003a0:	bf00      	nop
 80003a2:	bd80      	pop	{r7, pc}

080003a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003a4:	b480      	push	{r7}
 80003a6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80003a8:	4b15      	ldr	r3, [pc, #84]	; (8000400 <SystemInit+0x5c>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	4a14      	ldr	r2, [pc, #80]	; (8000400 <SystemInit+0x5c>)
 80003ae:	f043 0301 	orr.w	r3, r3, #1
 80003b2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80003b4:	4b12      	ldr	r3, [pc, #72]	; (8000400 <SystemInit+0x5c>)
 80003b6:	685a      	ldr	r2, [r3, #4]
 80003b8:	4911      	ldr	r1, [pc, #68]	; (8000400 <SystemInit+0x5c>)
 80003ba:	4b12      	ldr	r3, [pc, #72]	; (8000404 <SystemInit+0x60>)
 80003bc:	4013      	ands	r3, r2
 80003be:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80003c0:	4b0f      	ldr	r3, [pc, #60]	; (8000400 <SystemInit+0x5c>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	4a0e      	ldr	r2, [pc, #56]	; (8000400 <SystemInit+0x5c>)
 80003c6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80003ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80003ce:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80003d0:	4b0b      	ldr	r3, [pc, #44]	; (8000400 <SystemInit+0x5c>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4a0a      	ldr	r2, [pc, #40]	; (8000400 <SystemInit+0x5c>)
 80003d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80003da:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80003dc:	4b08      	ldr	r3, [pc, #32]	; (8000400 <SystemInit+0x5c>)
 80003de:	685b      	ldr	r3, [r3, #4]
 80003e0:	4a07      	ldr	r2, [pc, #28]	; (8000400 <SystemInit+0x5c>)
 80003e2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80003e6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80003e8:	4b05      	ldr	r3, [pc, #20]	; (8000400 <SystemInit+0x5c>)
 80003ea:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80003ee:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80003f0:	4b05      	ldr	r3, [pc, #20]	; (8000408 <SystemInit+0x64>)
 80003f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80003f6:	609a      	str	r2, [r3, #8]
#endif 
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bc80      	pop	{r7}
 80003fe:	4770      	bx	lr
 8000400:	40021000 	.word	0x40021000
 8000404:	f8ff0000 	.word	0xf8ff0000
 8000408:	e000ed00 	.word	0xe000ed00

0800040c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800040c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800040e:	e003      	b.n	8000418 <LoopCopyDataInit>

08000410 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000410:	4b0b      	ldr	r3, [pc, #44]	; (8000440 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000412:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000414:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000416:	3104      	adds	r1, #4

08000418 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000418:	480a      	ldr	r0, [pc, #40]	; (8000444 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800041a:	4b0b      	ldr	r3, [pc, #44]	; (8000448 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800041c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800041e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000420:	d3f6      	bcc.n	8000410 <CopyDataInit>
  ldr r2, =_sbss
 8000422:	4a0a      	ldr	r2, [pc, #40]	; (800044c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000424:	e002      	b.n	800042c <LoopFillZerobss>

08000426 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000426:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000428:	f842 3b04 	str.w	r3, [r2], #4

0800042c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800042c:	4b08      	ldr	r3, [pc, #32]	; (8000450 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800042e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000430:	d3f9      	bcc.n	8000426 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000432:	f7ff ffb7 	bl	80003a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000436:	f000 f821 	bl	800047c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800043a:	f7ff ff47 	bl	80002cc <main>
  bx lr
 800043e:	4770      	bx	lr
  ldr r3, =_sidata
 8000440:	080004e4 	.word	0x080004e4
  ldr r0, =_sdata
 8000444:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000448:	20000004 	.word	0x20000004
  ldr r2, =_sbss
 800044c:	20000004 	.word	0x20000004
  ldr r3, = _ebss
 8000450:	20000024 	.word	0x20000024

08000454 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000454:	e7fe      	b.n	8000454 <ADC1_2_IRQHandler>
	...

08000458 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800045c:	4b05      	ldr	r3, [pc, #20]	; (8000474 <HAL_IncTick+0x1c>)
 800045e:	781b      	ldrb	r3, [r3, #0]
 8000460:	461a      	mov	r2, r3
 8000462:	4b05      	ldr	r3, [pc, #20]	; (8000478 <HAL_IncTick+0x20>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	4413      	add	r3, r2
 8000468:	4a03      	ldr	r2, [pc, #12]	; (8000478 <HAL_IncTick+0x20>)
 800046a:	6013      	str	r3, [r2, #0]
}
 800046c:	bf00      	nop
 800046e:	46bd      	mov	sp, r7
 8000470:	bc80      	pop	{r7}
 8000472:	4770      	bx	lr
 8000474:	20000000 	.word	0x20000000
 8000478:	20000020 	.word	0x20000020

0800047c <__libc_init_array>:
 800047c:	b570      	push	{r4, r5, r6, lr}
 800047e:	2500      	movs	r5, #0
 8000480:	4e0c      	ldr	r6, [pc, #48]	; (80004b4 <__libc_init_array+0x38>)
 8000482:	4c0d      	ldr	r4, [pc, #52]	; (80004b8 <__libc_init_array+0x3c>)
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	10a4      	asrs	r4, r4, #2
 8000488:	42a5      	cmp	r5, r4
 800048a:	d109      	bne.n	80004a0 <__libc_init_array+0x24>
 800048c:	f000 f81a 	bl	80004c4 <_init>
 8000490:	2500      	movs	r5, #0
 8000492:	4e0a      	ldr	r6, [pc, #40]	; (80004bc <__libc_init_array+0x40>)
 8000494:	4c0a      	ldr	r4, [pc, #40]	; (80004c0 <__libc_init_array+0x44>)
 8000496:	1ba4      	subs	r4, r4, r6
 8000498:	10a4      	asrs	r4, r4, #2
 800049a:	42a5      	cmp	r5, r4
 800049c:	d105      	bne.n	80004aa <__libc_init_array+0x2e>
 800049e:	bd70      	pop	{r4, r5, r6, pc}
 80004a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80004a4:	4798      	blx	r3
 80004a6:	3501      	adds	r5, #1
 80004a8:	e7ee      	b.n	8000488 <__libc_init_array+0xc>
 80004aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80004ae:	4798      	blx	r3
 80004b0:	3501      	adds	r5, #1
 80004b2:	e7f2      	b.n	800049a <__libc_init_array+0x1e>
 80004b4:	080004dc 	.word	0x080004dc
 80004b8:	080004dc 	.word	0x080004dc
 80004bc:	080004dc 	.word	0x080004dc
 80004c0:	080004e0 	.word	0x080004e0

080004c4 <_init>:
 80004c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004c6:	bf00      	nop
 80004c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004ca:	bc08      	pop	{r3}
 80004cc:	469e      	mov	lr, r3
 80004ce:	4770      	bx	lr

080004d0 <_fini>:
 80004d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004d2:	bf00      	nop
 80004d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004d6:	bc08      	pop	{r3}
 80004d8:	469e      	mov	lr, r3
 80004da:	4770      	bx	lr
