strict digraph "compose( ,  )" {
	node [label="\N"];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01e2163e50>",
		fillcolor=cadetblue,
		label="9:BS
pos = 2'b10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01e2163e50>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01e2171190>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2'b01;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01e2171190>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"9:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f01e2163d50>",
		fillcolor=springgreen,
		label="9:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"9:IF" -> "9:BS"	[cond="['in']",
		label="(in[2] == 1)",
		lineno=9];
	"10:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f01e210e590>",
		fillcolor=springgreen,
		label="10:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"10:IF" -> "10:BS"	[cond="['in']",
		label="(in[1] == 1)",
		lineno=10];
	"11:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f01e217d710>",
		fillcolor=springgreen,
		label="11:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01e217dd50>",
		fillcolor=cadetblue,
		label="11:BS
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01e217dd50>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:IF" -> "11:BS"	[cond="['in']",
		label="(in[0] == 1)",
		lineno=11];
	"7:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f01e21f5e50>",
		fillcolor=turquoise,
		label="7:BL
pos = 2'b00;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01e21f57d0>]",
		style=filled,
		typ=Block];
	"7:BL" -> "9:IF"	[cond="[]",
		lineno=None];
	"7:BL" -> "10:IF"	[cond="[]",
		lineno=None];
	"7:BL" -> "11:IF"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f01e21f53d0>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="['in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:AL" -> "7:BL"	[cond="[]",
		lineno=None];
	"11:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
}
