// Seed: 2087074584
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri1 id_3,
    output uwire id_4,
    input tri id_5
    , id_25,
    output supply1 id_6,
    output supply0 id_7,
    output wor id_8,
    input supply1 id_9,
    output tri id_10,
    input wor id_11,
    output tri id_12,
    input tri1 id_13,
    input tri1 id_14,
    input wor id_15,
    input supply1 id_16,
    input wor id_17,
    output uwire id_18,
    output tri id_19,
    output supply0 id_20,
    output supply1 id_21,
    output tri0 id_22,
    output wand id_23
);
endmodule
module module_1 #(
    parameter id_1 = 32'd28,
    parameter id_3 = 32'd8
) (
    input wor id_0,
    output supply0 _id_1,
    input wand id_2,
    input supply1 _id_3,
    output tri0 id_4
    , id_12,
    input uwire id_5,
    input wand id_6,
    output tri id_7,
    inout wire id_8,
    output wand id_9,
    output tri0 id_10
);
  logic [id_3 : id_1] id_13;
  ;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_0,
      id_8,
      id_7,
      id_6,
      id_8,
      id_8,
      id_9,
      id_6,
      id_10,
      id_8,
      id_9,
      id_2,
      id_8,
      id_2,
      id_2,
      id_2,
      id_4,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8
  );
  assign modCall_1.id_12 = 0;
endmodule
