INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Madalina/Desktop/sili/SPI-Protocol/SPI_V3/SPI_V3.sim/sim_1/synth/func/xsim/tb_spi_master_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI
INFO: [VRFC 10-311] analyzing module glbl
