
---------- Begin Simulation Statistics ----------
final_tick                                 6891903500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  65498                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725116                       # Number of bytes of host memory used
host_op_rate                                   104905                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   152.68                       # Real time elapsed on the host
host_tick_rate                               45140195                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006892                       # Number of seconds simulated
sim_ticks                                  6891903500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9672807                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8787239                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.378380                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.378380                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1010172                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   534980                       # number of floating regfile writes
system.cpu.idleCycles                          132371                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               154682                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1447219                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.441039                       # Inst execution rate
system.cpu.iew.exec_refs                      4836294                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1596149                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1504807                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3933112                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                927                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3724                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1667977                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23283585                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3240145                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            343558                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19862999                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10331                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2219132                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 132726                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2233176                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            344                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        82070                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          72612                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25789953                       # num instructions consuming a value
system.cpu.iew.wb_count                      19619207                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.575088                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14831503                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.423352                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19731285                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30999029                       # number of integer regfile reads
system.cpu.int_regfile_writes                16048252                       # number of integer regfile writes
system.cpu.ipc                               0.725489                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.725489                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            216810      1.07%      1.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14569272     72.10%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   85      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 48415      0.24%     73.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              133276      0.66%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1493      0.01%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9101      0.05%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                39559      0.20%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20505      0.10%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256834      1.27%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5865      0.03%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8021      0.04%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           3583      0.02%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3235316     16.01%     91.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1252110      6.20%     97.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           44223      0.22%     98.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         362086      1.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20206560                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  951179                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1870859                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       891048                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1086628                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      282707                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013991                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  136535     48.30%     48.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     48.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     48.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     48.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     48.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     48.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     48.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     48.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     48.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     48.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    155      0.05%     48.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    950      0.34%     48.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29543     10.45%     59.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   42      0.01%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103298     36.54%     95.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10712      3.79%     99.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               627      0.22%     99.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              844      0.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19321278                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           52508723                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18728159                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          29464130                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23282227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20206560                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1358                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7266847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             32321                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            155                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14138938                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13651437                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.480178                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.105105                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7592153     55.61%     55.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1308715      9.59%     65.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1128693      8.27%     73.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1160785      8.50%     81.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              798266      5.85%     87.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              628029      4.60%     92.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              618419      4.53%     96.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              216635      1.59%     98.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              199742      1.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13651437                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.465964                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            252544                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            90371                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3933112                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1667977                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8358912                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         13783808                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85440                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61754                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       124536                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            899                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2926795                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2417967                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            132432                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1503477                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1489375                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.062041                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  193182                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           22342                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10605                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11737                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1772                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7260541                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            131506                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12679631                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.263181                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.119519                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7454367     58.79%     58.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1741164     13.73%     72.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1117212      8.81%     81.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          867987      6.85%     88.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          223304      1.76%     89.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          434259      3.42%     93.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          133970      1.06%     94.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           90152      0.71%     95.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          617216      4.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12679631                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        617216                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3743320                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3743320                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3743320                       # number of overall hits
system.cpu.dcache.overall_hits::total         3743320                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106986                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106986                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106986                       # number of overall misses
system.cpu.dcache.overall_misses::total        106986                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5702277493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5702277493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5702277493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5702277493                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3850306                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3850306                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3850306                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3850306                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027786                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027786                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027786                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027786                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53299.286757                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53299.286757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53299.286757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53299.286757                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29406                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          330                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               792                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.128788                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           15                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        43083                       # number of writebacks
system.cpu.dcache.writebacks::total             43083                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        46807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        46807                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        46807                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        46807                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60179                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60179                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60179                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3480084493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3480084493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3480084493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3480084493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015630                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015630                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015630                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57828.885375                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57828.885375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57828.885375                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57828.885375                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59666                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2324992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2324992                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        70052                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         70052                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3046208000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3046208000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2395044                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2395044                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029249                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029249                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43484.954034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43484.954034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        46796                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        46796                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    861268000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    861268000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37034.227726                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37034.227726                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2656069493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2656069493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025380                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71913.940895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71913.940895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36923                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2618816493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2618816493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70926.427782                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70926.427782                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.512492                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3803499                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60178                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.204144                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.512492                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7760790                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7760790                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1347983                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8635858                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2677750                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                857120                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 132726                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1379108                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1872                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25448728                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8721                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3238795                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1596160                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3209                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16690                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1451126                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15795124                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2926795                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1693162                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      12058332                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  269080                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  914                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6499                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                   1322775                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 22649                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           13651437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.969958                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.136865                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9161623     67.11%     67.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   160034      1.17%     68.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   497719      3.65%     71.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   365783      2.68%     74.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   327136      2.40%     77.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   282244      2.07%     79.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   378572      2.77%     81.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   177867      1.30%     83.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2300459     16.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             13651437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.212336                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.145919                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1319465                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1319465                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1319465                       # number of overall hits
system.cpu.icache.overall_hits::total         1319465                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3310                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3310                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3310                       # number of overall misses
system.cpu.icache.overall_misses::total          3310                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    201038000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201038000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201038000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201038000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1322775                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1322775                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1322775                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1322775                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002502                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002502                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002502                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002502                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60736.555891                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60736.555891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60736.555891                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60736.555891                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          137                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2088                       # number of writebacks
system.cpu.icache.writebacks::total              2088                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          707                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          707                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          707                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          707                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2603                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2603                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2603                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2603                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161109000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161109000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001968                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001968                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001968                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001968                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61893.584326                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61893.584326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61893.584326                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61893.584326                       # average overall mshr miss latency
system.cpu.icache.replacements                   2088                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1319465                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1319465                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3310                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3310                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1322775                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1322775                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60736.555891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60736.555891                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          707                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161109000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161109000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61893.584326                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61893.584326                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           503.183053                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1322068                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2603                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            507.901652                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   503.183053                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.982779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.982779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2648153                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2648153                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1323866                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1422                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      841894                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1237893                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2470                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 344                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 212708                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    643                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6891903500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 132726                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1712747                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3947483                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13311                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3105652                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4739518                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24659703                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10691                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 804395                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 710658                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3176536                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              99                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31683866                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    67390397                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 39641131                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1121113                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 10254988                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     744                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4111317                       # count of insts added to the skid buffer
system.cpu.rob.reads                         35327096                       # The number of ROB reads
system.cpu.rob.writes                        47527865                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15252                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15738                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 486                       # number of overall hits
system.l2.overall_hits::.cpu.data               15252                       # number of overall hits
system.l2.overall_hits::total                   15738                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2112                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44926                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47038                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2112                       # number of overall misses
system.l2.overall_misses::.cpu.data             44926                       # number of overall misses
system.l2.overall_misses::total                 47038                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151901500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3227630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3379531500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151901500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3227630000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3379531500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2598                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60178                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62776                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2598                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60178                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62776                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.812933                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.746552                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.749299                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.812933                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.746552                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.749299                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71923.058712                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71843.253350                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71846.836600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71923.058712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71843.253350                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71846.836600                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28258                       # number of writebacks
system.l2.writebacks::total                     28258                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44926                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47037                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44926                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47037                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130322000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2768087250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2898409250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130322000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2768087250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2898409250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.812548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.746552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.749283                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.812548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.746552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.749283                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61734.722880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61614.371411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61619.772732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61734.722880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61614.371411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61619.772732                       # average overall mshr miss latency
system.l2.replacements                          39297                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        43083                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43083                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        43083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2083                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2083                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2083                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2083                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1130                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35794                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35794                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2551397000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2551397000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36924                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36924                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.969397                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969397                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71280.018998                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71280.018998                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2184993500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2184993500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.969397                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969397                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61043.568755                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61043.568755                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                486                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2112                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151901500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151901500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.812933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.812933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71923.058712                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71923.058712                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130322000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130322000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.812548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.812548                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61734.722880                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61734.722880                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14122                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9132                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    676233000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    676233000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.392707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.392707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74050.919842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74050.919842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9132                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    583093750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    583093750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.392707                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.392707                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63851.702803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63851.702803                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7757.167294                       # Cycle average of tags in use
system.l2.tags.total_refs                      124498                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47489                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.621618                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      56.773389                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       258.231686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7442.162219                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006930                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.031522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.908467                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946920                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8102                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1043489                       # Number of tag accesses
system.l2.tags.data_accesses                  1043489                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44923.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001677804500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1753                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1753                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121996                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26526                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47037                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28258                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47037                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28258                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.34                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47037                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28258                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1753                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.824872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.166391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.114767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1744     99.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.46%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1753                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.105533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.098803                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.488145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1669     95.21%     95.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               72      4.11%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.51%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1753                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3010368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    436.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    262.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6877868500                       # Total gap between requests
system.mem_ctrls.avgGap                      91345.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2875072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1806912                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 19603292.472101502120                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 417166607.164479315281                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 262178946.643695741892                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2111                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44926                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28258                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60657750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1285555000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 147568266750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28734.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28614.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5222176.61                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2875264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3010368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808512                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808512                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2111                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44926                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47037                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28258                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28258                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     19603292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    417194466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        436797758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     19603292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     19603292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    262411103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       262411103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    262411103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     19603292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    417194466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       699208862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47034                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28233                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1641                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1695                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1503                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               464325250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235170000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1346212750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9872.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28622.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40076                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25624                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.21                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.76                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9567                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   503.510818                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   294.929343                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   414.660376                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2644     27.64%     27.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1476     15.43%     43.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          651      6.80%     49.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          455      4.76%     54.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          406      4.24%     58.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          327      3.42%     62.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          281      2.94%     65.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          257      2.69%     67.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3070     32.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9567                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3010176                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1806912                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              436.769900                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              262.178947                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35478660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18857355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      173987520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75877920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 543956400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1619682930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1282547520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3750388305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   544.173073                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3304606000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    230100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3357197500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32829720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17449410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161835240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71498340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 543956400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1591939320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1305910560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3725418990                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.550080                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3367281250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    230100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3294522250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11243                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28258                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10145                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35794                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35794                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11243                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132477                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132477                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132477                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4818880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4818880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4818880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47037                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47037    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47037                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49618000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58796250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             25857                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71341                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2088                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27622                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36924                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2603                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23254                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7289                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       180024                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                187313                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       299904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6608704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6908608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39302                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1808832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           102079                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009238                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.095670                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 101136     99.08%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    943      0.92%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             102079                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6891903500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          107439000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3906496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          90267999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
