@article{Pereira2021,
 abstract = {This paper presents an investigation and evaluation of the services and infrastructure performance of a software and hardware implementation subset of the message passing interface (MPI) standard. The proposal for an efficient MPI Hardware and MPI Software models, along with the presentation and evaluation of its queuing model, aims at giving the system design a framework to assist. Comparative results are presented between MPI in hardware and software such as silicon consumption, processing time and transfer rate of the system related to the size of buffers. Tests in an environment consisting of an MPSoC model integrated on a network-on-chip (NoC) were performed, including classical algorithms such as PI calculation and the Dining Philosophers problem, to evaluate the proposed model functionality. Experimental results demonstrated the effectiveness of the proposed approach and the resulting implementation, although this comes at the cost of increased use of silicon in hardware implementation.},
 author = {Pereira, Rodrigo Vinicius Mendon√ßa and Seman, Laio Oriel and Berejuck, Marcelo Daniel and de Melo, Douglas Rossi and Morales, Analucia Schiaffino and Bezerra, Eduardo Augusto},
 doi = {10.1504/IJSNET.2021.112888},
 issn = {17481287},
 journal = {International Journal of Sensor Networks},
 keywords = {Analytical model,MPI hardware,MPSoC,Multiprocessor system-on-chip,NOC,Network-on-chip,Queue model,Sensor network},
 number = {1},
 pages = {42--56},
 title = {MPI hardware framework for many-core based embedded systems},
 volume = {35},
 year = {2021}
}

