#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Jul  9 20:34:54 2017
# Process ID: 5829
# Current directory: /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1
# Command line: vivado -log design_for_gpio_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_for_gpio_wrapper.tcl -notrace
# Log file: /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/design_for_gpio_wrapper.vdi
# Journal file: /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_for_gpio_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_0/design_for_gpio_axi_gpio_0_0.dcp' for cell 'design_for_gpio_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_1/design_for_gpio_axi_gpio_0_1.dcp' for cell 'design_for_gpio_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.dcp' for cell 'design_for_gpio_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0.dcp' for cell 'design_for_gpio_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_xlconcat_0_0/design_for_gpio_xlconcat_0_0.dcp' for cell 'design_for_gpio_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_xbar_0/design_for_gpio_xbar_0.dcp' for cell 'design_for_gpio_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_auto_pc_0/design_for_gpio_auto_pc_0.dcp' for cell 'design_for_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_for_gpio_i/axi_gpio_0/gpio2_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/.Xil/Vivado-5829-daniele-Inspiron-7559/dcp_3/design_for_gpio_axi_gpio_0_0.edf:7008]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_for_gpio_i/axi_gpio_0/gpio2_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/.Xil/Vivado-5829-daniele-Inspiron-7559/dcp_3/design_for_gpio_axi_gpio_0_0.edf:7015]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_for_gpio_i/axi_gpio_0/gpio2_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/.Xil/Vivado-5829-daniele-Inspiron-7559/dcp_3/design_for_gpio_axi_gpio_0_0.edf:7022]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_for_gpio_i/axi_gpio_0/gpio2_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/.Xil/Vivado-5829-daniele-Inspiron-7559/dcp_3/design_for_gpio_axi_gpio_0_0.edf:7029]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_for_gpio_i/axi_gpio_0/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/.Xil/Vivado-5829-daniele-Inspiron-7559/dcp_3/design_for_gpio_axi_gpio_0_0.edf:7037]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_for_gpio_i/axi_gpio_0/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/.Xil/Vivado-5829-daniele-Inspiron-7559/dcp_3/design_for_gpio_axi_gpio_0_0.edf:7044]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_for_gpio_i/axi_gpio_0/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/.Xil/Vivado-5829-daniele-Inspiron-7559/dcp_3/design_for_gpio_axi_gpio_0_0.edf:7051]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_for_gpio_i/axi_gpio_0/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/.Xil/Vivado-5829-daniele-Inspiron-7559/dcp_3/design_for_gpio_axi_gpio_0_0.edf:7058]
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.xdc] for cell 'design_for_gpio_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.xdc] for cell 'design_for_gpio_i/processing_system7_0/inst'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_0/design_for_gpio_axi_gpio_0_0_board.xdc] for cell 'design_for_gpio_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_0/design_for_gpio_axi_gpio_0_0_board.xdc] for cell 'design_for_gpio_i/axi_gpio_0/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_0/design_for_gpio_axi_gpio_0_0.xdc] for cell 'design_for_gpio_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_0/design_for_gpio_axi_gpio_0_0.xdc] for cell 'design_for_gpio_i/axi_gpio_0/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_1/design_for_gpio_axi_gpio_0_1_board.xdc] for cell 'design_for_gpio_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_1/design_for_gpio_axi_gpio_0_1_board.xdc] for cell 'design_for_gpio_i/axi_gpio_1/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_1/design_for_gpio_axi_gpio_0_1.xdc] for cell 'design_for_gpio_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_1/design_for_gpio_axi_gpio_0_1.xdc] for cell 'design_for_gpio_i/axi_gpio_1/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0_board.xdc] for cell 'design_for_gpio_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0_board.xdc] for cell 'design_for_gpio_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0.xdc] for cell 'design_for_gpio_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0.xdc] for cell 'design_for_gpio_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/constrs_2/new/pad_lcoation.xdc]
Finished Parsing XDC File [/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/constrs_2/new/pad_lcoation.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_processing_system7_0_0/design_for_gpio_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_0/design_for_gpio_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_axi_gpio_0_1/design_for_gpio_axi_gpio_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_rst_ps7_0_100M_0/design_for_gpio_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_xbar_0/design_for_gpio_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.srcs/sources_1/bd/design_for_gpio/ip/design_for_gpio_auto_pc_0/design_for_gpio_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1324.254 ; gain = 326.273 ; free physical = 9647 ; free virtual = 11976
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1415.285 ; gain = 91.031 ; free physical = 9622 ; free virtual = 11951
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 137161f3e

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f312f284

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1821.777 ; gain = 0.000 ; free physical = 9268 ; free virtual = 11599

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 176 cells.
Phase 2 Constant propagation | Checksum: 1cb410826

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1821.777 ; gain = 0.000 ; free physical = 9267 ; free virtual = 11598

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 212 unconnected nets.
INFO: [Opt 31-11] Eliminated 199 unconnected cells.
Phase 3 Sweep | Checksum: 1909ffccf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1821.777 ; gain = 0.000 ; free physical = 9267 ; free virtual = 11598

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 152c40291

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1821.777 ; gain = 0.000 ; free physical = 9267 ; free virtual = 11598

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1821.777 ; gain = 0.000 ; free physical = 9267 ; free virtual = 11598
Ending Logic Optimization Task | Checksum: 152c40291

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1821.777 ; gain = 0.000 ; free physical = 9267 ; free virtual = 11598

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 152c40291

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1821.777 ; gain = 0.000 ; free physical = 9267 ; free virtual = 11598
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1821.777 ; gain = 497.523 ; free physical = 9267 ; free virtual = 11598
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1845.789 ; gain = 0.000 ; free physical = 9266 ; free virtual = 11599
INFO: [Common 17-1381] The checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/design_for_gpio_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/design_for_gpio_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1885.809 ; gain = 0.000 ; free physical = 9243 ; free virtual = 11580
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1885.809 ; gain = 0.000 ; free physical = 9243 ; free virtual = 11580

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f47c076d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1886.793 ; gain = 0.984 ; free physical = 9238 ; free virtual = 11579

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 22f29f5e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1925.836 ; gain = 40.027 ; free physical = 9226 ; free virtual = 11570

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 22f29f5e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1925.836 ; gain = 40.027 ; free physical = 9226 ; free virtual = 11570
Phase 1 Placer Initialization | Checksum: 22f29f5e0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1925.836 ; gain = 40.027 ; free physical = 9226 ; free virtual = 11570

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 289175fda

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9223 ; free virtual = 11569

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 289175fda

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9223 ; free virtual = 11569

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20e0df353

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9224 ; free virtual = 11570

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25d978d8b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9224 ; free virtual = 11570

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25d978d8b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9224 ; free virtual = 11570

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 22ff0ba60

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9224 ; free virtual = 11570

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e7b51888

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9224 ; free virtual = 11572

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2989681d2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9224 ; free virtual = 11572

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2989681d2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9224 ; free virtual = 11572
Phase 3 Detail Placement | Checksum: 2989681d2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9224 ; free virtual = 11572

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.640. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2485bdc14

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9224 ; free virtual = 11572
Phase 4.1 Post Commit Optimization | Checksum: 2485bdc14

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9224 ; free virtual = 11572

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2485bdc14

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9224 ; free virtual = 11572

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2485bdc14

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9224 ; free virtual = 11572

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18d78c4c7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9224 ; free virtual = 11572
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18d78c4c7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9223 ; free virtual = 11570
Ending Placer Task | Checksum: eaac8768

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9223 ; free virtual = 11570
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 1981.863 ; gain = 96.055 ; free physical = 9223 ; free virtual = 11570
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9219 ; free virtual = 11570
INFO: [Common 17-1381] The checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/design_for_gpio_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9220 ; free virtual = 11569
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9219 ; free virtual = 11568
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9219 ; free virtual = 11568
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: da9ca320 ConstDB: 0 ShapeSum: 100fe448 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8e049629

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9154 ; free virtual = 11507

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8e049629

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9153 ; free virtual = 11507

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 8e049629

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9125 ; free virtual = 11480

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 8e049629

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9125 ; free virtual = 11480
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c13e547a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.607  | TNS=0.000  | WHS=-0.145 | THS=-17.366|

Phase 2 Router Initialization | Checksum: 13dfb5a1e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2186bedb6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 102643db2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.930  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19ce523ad

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 16b043ab0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.775  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16b043ab0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468
Phase 4 Rip-up And Reroute | Checksum: 16b043ab0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16b043ab0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16b043ab0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468
Phase 5 Delay and Skew Optimization | Checksum: 16b043ab0

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 179682596

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.890  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 159a2b961

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468
Phase 6 Post Hold Fix | Checksum: 159a2b961

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.446087 %
  Global Horizontal Routing Utilization  = 0.737822 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 101f2aaf4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 101f2aaf4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 154c84820

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.890  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 154c84820

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9112 ; free virtual = 11468
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1981.863 ; gain = 0.000 ; free physical = 9108 ; free virtual = 11468
INFO: [Common 17-1381] The checkpoint '/home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/design_for_gpio_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/design_for_gpio_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/daniele/Sistemi_Embedded/Esercitazione_7/Driver/Esercitazione_7/Driver_GPIO_Xilinx/Terza_tipologia/vivado_project/project_gpio/project_gpio.runs/impl_1/design_for_gpio_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_for_gpio_wrapper_power_routed.rpt -pb design_for_gpio_wrapper_power_summary_routed.pb -rpx design_for_gpio_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
75 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Sun Jul  9 20:35:44 2017...
