

================================================================
== Vitis HLS Report for 'conv_1d_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s'
================================================================
* Date:           Sun Mar  3 21:33:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.284 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        7|  19.998 ns|  23.331 ns|    6|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+-----------+-----+-----+------------------------------------------+
        |                                                                                  |                                                                       |  Latency (cycles) |  Latency (absolute)  |  Interval |                 Pipeline                 |
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min   |    max    | min | max |                   Type                   |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+-----------+-----+-----+------------------------------------------+
        |grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_fu_232  |conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s  |        3|        4|  9.999 ns|  13.332 ns|    2|    2|  loop rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+-----------+-----+-----+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      305|     1356|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       35|    -|
|Register             |        -|     -|      390|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      695|     1393|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_fu_232  |conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s  |        0|   0|  305|  1356|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                             |                                                                       |        0|   0|  305|  1356|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  26|          5|    1|          5|
    |ap_done    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  35|          7|    2|          7|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                      |   4|   0|    4|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |grp_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s_fu_232_ap_start_reg  |   1|   0|    1|          0|
    |res_0_copy_fu_132                                                                              |  16|   0|   16|          0|
    |res_10_copy_fu_92                                                                              |  16|   0|   16|          0|
    |res_11_copy_fu_88                                                                              |  16|   0|   16|          0|
    |res_12_copy_fu_84                                                                              |  16|   0|   16|          0|
    |res_13_copy_fu_80                                                                              |  16|   0|   16|          0|
    |res_14_copy_fu_76                                                                              |  16|   0|   16|          0|
    |res_15_copy_fu_72                                                                              |  16|   0|   16|          0|
    |res_16_copy_fu_68                                                                              |  16|   0|   16|          0|
    |res_17_copy_fu_64                                                                              |  16|   0|   16|          0|
    |res_18_copy_fu_60                                                                              |  16|   0|   16|          0|
    |res_19_copy_fu_56                                                                              |  16|   0|   16|          0|
    |res_1_copy_fu_128                                                                              |  16|   0|   16|          0|
    |res_20_copy_fu_52                                                                              |  16|   0|   16|          0|
    |res_21_copy_fu_48                                                                              |  16|   0|   16|          0|
    |res_22_copy_fu_44                                                                              |  16|   0|   16|          0|
    |res_23_copy_fu_40                                                                              |  16|   0|   16|          0|
    |res_2_copy_fu_124                                                                              |  16|   0|   16|          0|
    |res_3_copy_fu_120                                                                              |  16|   0|   16|          0|
    |res_4_copy_fu_116                                                                              |  16|   0|   16|          0|
    |res_5_copy_fu_112                                                                              |  16|   0|   16|          0|
    |res_6_copy_fu_108                                                                              |  16|   0|   16|          0|
    |res_7_copy_fu_104                                                                              |  16|   0|   16|          0|
    |res_8_copy_fu_100                                                                              |  16|   0|   16|          0|
    |res_9_copy_fu_96                                                                               |  16|   0|   16|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          | 390|   0|  390|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                              |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_0   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_1   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_2   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_3   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_4   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_5   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_6   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_7   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_8   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_9   |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_10  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_11  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_12  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_13  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_14  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_15  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_16  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_17  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_18  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_19  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_20  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_21  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_22  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_23  |  out|   16|  ap_ctrl_hs|  conv_1d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|p_read        |   in|   10|     ap_none|                                                                    p_read|        scalar|
|p_read1       |   in|   10|     ap_none|                                                                   p_read1|        scalar|
|p_read2       |   in|   10|     ap_none|                                                                   p_read2|        scalar|
|p_read3       |   in|   10|     ap_none|                                                                   p_read3|        scalar|
|p_read4       |   in|   10|     ap_none|                                                                   p_read4|        scalar|
|p_read5       |   in|   10|     ap_none|                                                                   p_read5|        scalar|
|p_read6       |   in|   10|     ap_none|                                                                   p_read6|        scalar|
|p_read7       |   in|   10|     ap_none|                                                                   p_read7|        scalar|
|p_read8       |   in|   10|     ap_none|                                                                   p_read8|        scalar|
|p_read9       |   in|   10|     ap_none|                                                                   p_read9|        scalar|
|p_read10      |   in|   10|     ap_none|                                                                  p_read10|        scalar|
|p_read11      |   in|   10|     ap_none|                                                                  p_read11|        scalar|
|p_read12      |   in|   10|     ap_none|                                                                  p_read12|        scalar|
|p_read13      |   in|   10|     ap_none|                                                                  p_read13|        scalar|
|p_read14      |   in|   10|     ap_none|                                                                  p_read14|        scalar|
|p_read15      |   in|   10|     ap_none|                                                                  p_read15|        scalar|
+--------------+-----+-----+------------+--------------------------------------------------------------------------+--------------+

