# mips-cpu
implementation of a MIPS based CPU in verilog

Made with love and cooperation by a team of heroes:

- Brenda Guerra | [/Brenda-Guerra](https://github.com/Brenda-Guerra)
- Daniel Reinaux | []()
- Douglas Gemir | [/douglasdodo1](https://github.com/douglasdodo1)
- Hugo Felix Marques | [/hggmarks](https://github.com/hggmarks)
- Italo Andrade | [/AndradeItalo](https://github.com/AndradeItalo)
- Vitor Leit√£o | [/VitorLeitao](https://github.com/VitorLeitao)

# Instructions
- [x] add
- [x] and
- [x] div
- [x] mult
- [x] jr
- [x] mfhi
- [x] mflo
- [x] sll
- [x] sllv
- [x] slt
- [x] sra
- [x] srav
- [x] srl
- [x] sub
- [x] break
- [X] rte
- [ ] xchg
- [x] addi
- [x] addiu
- [x] beq
- [x] bne
- [x] ble
- [x] bgt
- [ ] sram
- [ ] lb
- [ ] lh
- [x] lui
- [ ] lw
- [ ] sb
- [ ] sh
- [x] slti
- [ ] sw
- [x] j
- [x] jal
