#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Jan  4 16:59:59 2023
# Process ID: 1184
# Current directory: D:/tmp/CLEFIA/CLEFIA_192/dec/dec.runs/design_1_clefia_dec_0_0_synth_1
# Command line: vivado.exe -log design_1_clefia_dec_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clefia_dec_0_0.tcl
# Log file: D:/tmp/CLEFIA/CLEFIA_192/dec/dec.runs/design_1_clefia_dec_0_0_synth_1/design_1_clefia_dec_0_0.vds
# Journal file: D:/tmp/CLEFIA/CLEFIA_192/dec/dec.runs/design_1_clefia_dec_0_0_synth_1\vivado.jou
# Running On: DESKTOP-CTM6DMJ, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 16974 MB
#-----------------------------------------------------------
source design_1_clefia_dec_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1300.836 ; gain = 51.090
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/tmp/CLEFIA/CLEFIA_192/dec_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_clefia_dec_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3792
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1300.836 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_clefia_dec_0_0' [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ip/design_1_clefia_dec_0_0/synth/design_1_clefia_dec_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'clefia_dec' [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:10]
INFO: [Synth 8-6157] synthesizing module 'clefia_dec_clefia_s0_ROM_AUTO_1R' [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_clefia_s0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clefia_dec_clefia_s0_ROM_AUTO_1R.dat' is read successfully [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_clefia_s0_ROM_AUTO_1R.v:47]
INFO: [Synth 8-3876] $readmem data file './clefia_dec_clefia_s0_ROM_AUTO_1R.dat' is read successfully [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_clefia_s0_ROM_AUTO_1R.v:48]
INFO: [Synth 8-3876] $readmem data file './clefia_dec_clefia_s0_ROM_AUTO_1R.dat' is read successfully [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_clefia_s0_ROM_AUTO_1R.v:49]
INFO: [Synth 8-3876] $readmem data file './clefia_dec_clefia_s0_ROM_AUTO_1R.dat' is read successfully [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_clefia_s0_ROM_AUTO_1R.v:50]
INFO: [Synth 8-6155] done synthesizing module 'clefia_dec_clefia_s0_ROM_AUTO_1R' (0#1) [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_clefia_s0_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clefia_dec_clefia_s1_ROM_AUTO_1R' [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_clefia_s1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clefia_dec_clefia_s1_ROM_AUTO_1R.dat' is read successfully [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_clefia_s1_ROM_AUTO_1R.v:47]
INFO: [Synth 8-3876] $readmem data file './clefia_dec_clefia_s1_ROM_AUTO_1R.dat' is read successfully [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_clefia_s1_ROM_AUTO_1R.v:48]
INFO: [Synth 8-3876] $readmem data file './clefia_dec_clefia_s1_ROM_AUTO_1R.dat' is read successfully [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_clefia_s1_ROM_AUTO_1R.v:49]
INFO: [Synth 8-3876] $readmem data file './clefia_dec_clefia_s1_ROM_AUTO_1R.dat' is read successfully [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_clefia_s1_ROM_AUTO_1R.v:50]
INFO: [Synth 8-6155] done synthesizing module 'clefia_dec_clefia_s1_ROM_AUTO_1R' (0#1) [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_clefia_s1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clefia_dec_rk_RAM_AUTO_1R1W' [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_rk_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clefia_dec_rk_RAM_AUTO_1R1W' (0#1) [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_rk_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clefia_dec_control_s_axi' [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'clefia_dec_control_s_axi_ram' [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_control_s_axi.v:626]
INFO: [Synth 8-6155] done synthesizing module 'clefia_dec_control_s_axi_ram' (0#1) [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_control_s_axi.v:626]
INFO: [Synth 8-6157] synthesizing module 'clefia_dec_control_s_axi_ram__parameterized0' [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_control_s_axi.v:626]
INFO: [Synth 8-6155] done synthesizing module 'clefia_dec_control_s_axi_ram__parameterized0' (0#1) [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_control_s_axi.v:626]
INFO: [Synth 8-6157] synthesizing module 'clefia_dec_control_s_axi_ram__parameterized1' [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_control_s_axi.v:626]
INFO: [Synth 8-6155] done synthesizing module 'clefia_dec_control_s_axi_ram__parameterized1' (0#1) [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_control_s_axi.v:626]
INFO: [Synth 8-155] case statement is not full and has no default [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_control_s_axi.v:322]
INFO: [Synth 8-6155] done synthesizing module 'clefia_dec_control_s_axi' (0#1) [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_control_s_axi.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clefia_dec' (0#1) [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clefia_dec_0_0' (0#1) [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ip/design_1_clefia_dec_0_0/synth/design_1_clefia_dec_0_0.v:53]
WARNING: [Synth 8-3848] Net q0 in module/entity clefia_dec_control_s_axi_ram__parameterized1 does not have driver. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_control_s_axi.v:639]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_control_s_axi.v:388]
WARNING: [Synth 8-6014] Unused sequential element int_pt_shift0_reg was removed.  [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_control_s_axi.v:613]
WARNING: [Synth 8-3848] Net int_pt_write in module/entity clefia_dec_control_s_axi does not have driver. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec_control_s_axi.v:169]
WARNING: [Synth 8-7129] Port q0[31] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[30] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[29] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[28] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[27] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[26] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[25] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[24] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[23] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[22] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[21] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[20] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[19] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[18] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[17] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[16] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[15] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[14] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[13] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[12] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[11] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[10] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[9] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[8] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[7] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[6] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[5] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[4] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[3] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[2] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[1] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port q0[0] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[3] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[2] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[1] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we1[0] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[31] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[30] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[29] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[28] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[27] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[26] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[25] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[24] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[23] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[22] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[21] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[20] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[19] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[18] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[17] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[16] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[15] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[14] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[13] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[12] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[11] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[10] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[9] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[8] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[7] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[6] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[5] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[4] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[3] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[2] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[1] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d1[0] in module clefia_dec_control_s_axi_ram__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[3] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[2] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[1] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port we0[0] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[31] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[30] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[29] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[28] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[27] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[26] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[25] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[24] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[23] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[22] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[21] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[20] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[19] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[18] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[17] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[16] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[15] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[14] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[13] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[12] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[11] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[10] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[9] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[8] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[7] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[6] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[5] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port d0[4] in module clefia_dec_control_s_axi_ram__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1644.316 ; gain = 343.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1644.316 ; gain = 343.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1644.316 ; gain = 343.480
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.612 . Memory (MB): peak = 1644.316 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ip/design_1_clefia_dec_0_0/constraints/clefia_dec_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ip/design_1_clefia_dec_0_0/constraints/clefia_dec_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/tmp/CLEFIA/CLEFIA_192/dec/dec.runs/design_1_clefia_dec_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/tmp/CLEFIA/CLEFIA_192/dec/dec.runs/design_1_clefia_dec_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1644.316 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.449 . Memory (MB): peak = 1644.316 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1644.316 ; gain = 343.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1644.316 ; gain = 343.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/tmp/CLEFIA/CLEFIA_192/dec/dec.runs/design_1_clefia_dec_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1644.316 ; gain = 343.480
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_234_reg_77135_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14521]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_114_reg_75178_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14761]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_274_reg_77782_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14790]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_374_reg_80253_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14813]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_394_reg_81084_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14834]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_74_reg_74721_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14862]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_232_reg_77107_reg' and it is trimmed from '8' to '4' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14520]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_112_reg_75153_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14760]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_272_reg_77764_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14789]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_372_reg_80223_reg' and it is trimmed from '8' to '4' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14812]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_392_reg_81054_reg' and it is trimmed from '8' to '4' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14833]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_72_reg_74693_reg' and it is trimmed from '8' to '4' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14861]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_230_reg_77083_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14519]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_110_reg_75133_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14759]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_270_reg_77746_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14788]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_370_reg_80199_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14811]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_390_reg_81030_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14832]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_70_reg_74669_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14860]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_325_reg_79080_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14093]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_214_reg_77033_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14518]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_94_reg_75099_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14764]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_254_reg_77690_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14787]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_54_reg_74619_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14859]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_342_reg_78862_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14665]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_212_reg_77005_reg' and it is trimmed from '8' to '4' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14517]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_92_reg_75081_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14763]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_252_reg_77665_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14786]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_52_reg_74591_reg' and it is trimmed from '8' to '4' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14858]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_210_reg_76981_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14516]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_90_reg_75063_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14762]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_250_reg_77645_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14785]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_50_reg_74567_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14857]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_322_reg_78622_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14662]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_321_reg_78606_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14661]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_79_reg_74873_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:13705]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_119_reg_75312_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:13788]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_239_reg_77372_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:13955]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_379_reg_80385_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14203]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_344_reg_78898_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14667]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_343_reg_78880_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14666]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_77_reg_74851_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:13704]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_117_reg_75295_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:13787]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_237_reg_77350_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:13954]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_377_reg_80363_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14202]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_399_reg_81192_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14279]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_324_reg_78667_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14664]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_323_reg_78647_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14663]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_59_reg_74777_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:13703]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_219_reg_77256_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:13953]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_397_reg_81170_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:14278]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_57_reg_74755_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:13702]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_217_reg_77234_reg' and it is trimmed from '8' to '5' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:13952]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_259_reg_77856_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:13992]
WARNING: [Synth 8-3936] Found unconnected internal register 'select_ln131_257_reg_77839_reg' and it is trimmed from '8' to '6' bits. [d:/tmp/CLEFIA/CLEFIA_192/dec/dec.gen/sources_1/bd/design_1/ipshared/c9d0/hdl/verilog/clefia_dec.v:13991]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "clefia_dec_rk_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1644.316 ; gain = 343.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 699   
	   3 Input      8 Bit         XORs := 207   
	   4 Input      8 Bit         XORs := 152   
	   7 Input      8 Bit         XORs := 2     
	   5 Input      8 Bit         XORs := 51    
	   6 Input      8 Bit         XORs := 13    
	   4 Input      7 Bit         XORs := 19    
	   2 Input      7 Bit         XORs := 51    
	   3 Input      7 Bit         XORs := 18    
	   6 Input      7 Bit         XORs := 25    
	   5 Input      7 Bit         XORs := 33    
	   4 Input      6 Bit         XORs := 10    
	   2 Input      6 Bit         XORs := 30    
	   6 Input      6 Bit         XORs := 19    
	   5 Input      6 Bit         XORs := 31    
	   3 Input      6 Bit         XORs := 10    
	   5 Input      5 Bit         XORs := 26    
	   6 Input      5 Bit         XORs := 16    
	   2 Input      5 Bit         XORs := 21    
	   4 Input      5 Bit         XORs := 9     
	   3 Input      5 Bit         XORs := 6     
	   5 Input      4 Bit         XORs := 12    
	   6 Input      4 Bit         XORs := 5     
	   2 Input      4 Bit         XORs := 9     
	   4 Input      4 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 757   
	                7 Bit    Registers := 322   
	                6 Bit    Registers := 225   
	                5 Bit    Registers := 153   
	                4 Bit    Registers := 95    
	                3 Bit    Registers := 22    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 310   
+---RAMs : 
	               1K Bit	(192 X 8 bit)          RAMs := 1     
	              256 Bit	(8 X 32 bit)          RAMs := 1     
	              128 Bit	(4 X 32 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 16    
+---Muxes : 
	 209 Input  208 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 22    
	   5 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 81    
	 171 Input    8 Bit        Muxes := 1     
	 172 Input    8 Bit        Muxes := 1     
	  24 Input    5 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "inst/rk_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:45 ; elapsed = 00:02:49 . Memory (MB): peak = 2259.227 ; gain = 958.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------------+---------------+----------------+
|Module Name | RTL Object         | Depth x Width | Implemented As | 
+------------+--------------------+---------------+----------------+
|clefia_dec  | clefia_s1_U/q1_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s0_U/q2_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s1_U/q7_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s0_U/q0_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s0_U/q1_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s0_U/q3_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s1_U/q0_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s1_U/q3_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s0_U/q4_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s0_U/q5_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s0_U/q6_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s0_U/q7_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s1_U/q2_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s1_U/q4_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s1_U/q5_reg | 256x8         | Block RAM      | 
|clefia_dec  | clefia_s1_U/q6_reg | 256x8         | Block RAM      | 
+------------+--------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | rk_U/ram_reg | 192 x 8(READ_FIRST)    | W | R | 192 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------+------------------+-----------+----------------------+----------------+
|Module Name              | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------+------------------+-----------+----------------------+----------------+
|inst/i_1/control_s_axi_U | int_pt/mem_reg   | Implied   | 4 x 32               | RAM16X1D x 32  | 
|inst/i_1/control_s_axi_U | int_skey/mem_reg | Implied   | 8 x 32               | RAM16X1D x 32  | 
|inst/i_1/control_s_axi_U | int_ct/mem_reg   | Implied   | 4 x 32               | RAM16X1D x 32  | 
+-------------------------+------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:51 ; elapsed = 00:02:55 . Memory (MB): peak = 2259.227 ; gain = 958.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:48 ; elapsed = 00:03:52 . Memory (MB): peak = 2420.395 ; gain = 1119.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | rk_U/ram_reg | 192 x 8(READ_FIRST)    | W | R | 192 x 8(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------+------------------+-----------+----------------------+----------------+
|Module Name              | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+-------------------------+------------------+-----------+----------------------+----------------+
|inst/i_1/control_s_axi_U | int_pt/mem_reg   | Implied   | 4 x 32               | RAM16X1D x 32  | 
|inst/i_1/control_s_axi_U | int_skey/mem_reg | Implied   | 8 x 32               | RAM16X1D x 32  | 
|inst/i_1/control_s_axi_U | int_ct/mem_reg   | Implied   | 4 x 32               | RAM16X1D x 32  | 
+-------------------------+------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/rk_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/rk_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s1_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s1_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s0_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s0_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s0_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s0_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s0_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s0_U/q4_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s0_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s0_U/q6_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s1_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s1_U/q2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s1_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clefia_s1_U/q5_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:56 ; elapsed = 00:04:01 . Memory (MB): peak = 2420.395 ; gain = 1119.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:01 ; elapsed = 00:04:06 . Memory (MB): peak = 2420.395 ; gain = 1119.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:01 ; elapsed = 00:04:06 . Memory (MB): peak = 2420.395 ; gain = 1119.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:02 ; elapsed = 00:04:07 . Memory (MB): peak = 2420.395 ; gain = 1119.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:02 ; elapsed = 00:04:07 . Memory (MB): peak = 2420.395 ; gain = 1119.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:02 ; elapsed = 00:04:07 . Memory (MB): peak = 2420.395 ; gain = 1119.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:03 ; elapsed = 00:04:07 . Memory (MB): peak = 2420.395 ; gain = 1119.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |    46|
|2     |LUT2     |  1125|
|3     |LUT3     |   320|
|4     |LUT4     |   360|
|5     |LUT5     |  1384|
|6     |LUT6     |  5500|
|7     |RAM16X1D |    96|
|8     |RAMB18E1 |     9|
|11    |FDRE     |  7396|
|12    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:03 ; elapsed = 00:04:07 . Memory (MB): peak = 2420.395 ; gain = 1119.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:28 ; elapsed = 00:03:58 . Memory (MB): peak = 2420.395 ; gain = 1119.559
Synthesis Optimization Complete : Time (s): cpu = 00:04:03 ; elapsed = 00:04:08 . Memory (MB): peak = 2420.395 ; gain = 1119.559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 2420.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2420.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 96 instances

Synth Design complete, checksum: e6043c6
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 159 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:14 ; elapsed = 00:04:23 . Memory (MB): peak = 2420.395 ; gain = 1119.559
INFO: [Common 17-1381] The checkpoint 'D:/tmp/CLEFIA/CLEFIA_192/dec/dec.runs/design_1_clefia_dec_0_0_synth_1/design_1_clefia_dec_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_clefia_dec_0_0, cache-ID = aa3dd0181ba773b9
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/tmp/CLEFIA/CLEFIA_192/dec/dec.runs/design_1_clefia_dec_0_0_synth_1/design_1_clefia_dec_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_clefia_dec_0_0_utilization_synth.rpt -pb design_1_clefia_dec_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  4 17:04:58 2023...
