module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    wire cin1 = 0;
    wire cin2 = 1;
    wire cout1,cout2,cout3;
    wire [15:0] sum1,sum2,sum3;
    
    add16 inst1(a[15:0],b[15:0],cin1,sum1,cout1);
    add16 inst2(a[31:16],b[31:16],cin1,sum2,cout2);
    add16 inst3(a[31:16],b[31:16],cin2,sum3,cout3);
    always @(*) begin
        if(cout1 ==0)  sum <= {sum2,sum1};
        else if(cout1 ==1) sum <= {sum3,sum1};
    end

endmodule
