# vsim -c -novopt sisc_tb 
# //  ModelSim SE-64 6.5b_1 Jul 14 2009 Linux 3.11.10-11-desktop
# //
# //  Copyright 1991-2009 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.sisc_tb
# Loading work.sisc_tb
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.sisc
# Loading work.sisc
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.mux16
# Loading work.mux16
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.dm
# Loading work.dm
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.mux4
# Loading work.mux4
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.rf
# Loading work.rf
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.alu
# Loading work.alu
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.mux32
# Loading work.mux32
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.statreg
# Loading work.statreg
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.ctrl
# Loading work.ctrl
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.pc
# Loading work.pc
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.im
# Loading work.im
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.br
# Loading work.br
# Refreshing /nfs/s-l011/local/vol02/m/mfina/carch/VerilogProject/work.sisc_test
# Loading work.sisc_test
# ** Warning: (vsim-3015) sisc.v(53): [PCDPC] - Port size (16 or 16) does not match connection size (17) for port 'out'.
#         Region: /sisc_tb/a/amux16
# ** Warning: (vsim-3015) sisc.v(60): [PCDPC] - Port size (16 or 16) does not match connection size (17) for port 'read_addr'.
#         Region: /sisc_tb/a/memory
# ** Warning: (vsim-3015) sisc.v(60): [PCDPC] - Port size (16 or 16) does not match connection size (17) for port 'write_addr'.
#         Region: /sisc_tb/a/memory
#                    0   IR>: 00000000, PC=0000, R1=00000000, R2=00000000, R3=00000000, RD_SEL=x, ALU_OP=xx, WB_SEL=x, RF_WE=x, BR_SEL=x, PC_WRITE=1, PC_SEL=x, DM_WE = x, MM_SEL = x, Memory_out = 0048236f 
#                    5   IR>: 00000000, PC=0000, R1=00000000, R2=00000000, R3=00000000, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 0048236f 
#                   55   IR>: 00000000, PC=0000, R1=00000000, R2=00000000, R3=00000000, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 0048236f 
#                   95   IR>: 88010001, PC=0001, R1=00000000, R2=00000000, R3=00000000, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 00010133 
#                  105   IR>: 88010001, PC=0001, R1=00000000, R2=00000000, R3=00000000, RD_SEL=1, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 00010133 
#                  115   IR>: 88010001, PC=0001, R1=00000000, R2=00000000, R3=00000000, RD_SEL=1, ALU_OP=01, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 00010133 
#                  125   IR>: 88010001, PC=0001, R1=00000001, R2=00000000, R3=00000000, RD_SEL=1, ALU_OP=01, WB_SEL=0, RF_WE=1, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 00010133 
#                  145   IR>: 80112001, PC=0002, R1=00000001, R2=00000000, R3=00000000, RD_SEL=1, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  155   IR>: 80112001, PC=0002, R1=00000001, R2=00000000, R3=00000000, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  175   IR>: 80112001, PC=0002, R1=00000001, R2=00000002, R3=00000000, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=1, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  195   IR>: 80213002, PC=0003, R1=00000001, R2=00000002, R3=00000000, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  205   IR>: 80213002, PC=0003, R1=00000001, R2=00000002, R3=00000000, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  225   IR>: 80213002, PC=0003, R1=00000001, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=1, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  245   IR>: 62000006, PC=0004, R1=00000001, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  255   IR>: 62000006, PC=0004, R1=00000001, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
# branching negative
#                  265   IR>: 62000006, PC=0004, R1=00000001, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=1, PC_WRITE=0, PC_SEL=1, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  275   IR>: 88010004, PC=0006, R1=00000001, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=1, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  285   IR>: 88010004, PC=0006, R1=00000001, R2=00000002, R3=00000001, RD_SEL=1, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=1, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  295   IR>: 88010004, PC=0006, R1=00000001, R2=00000002, R3=00000001, RD_SEL=1, ALU_OP=01, WB_SEL=0, RF_WE=0, BR_SEL=1, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  305   IR>: 88010004, PC=0006, R1=00000004, R2=00000002, R3=00000001, RD_SEL=1, ALU_OP=01, WB_SEL=0, RF_WE=1, BR_SEL=1, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  325   IR>: 80215002, PC=0007, R1=00000004, R2=00000002, R3=00000001, RD_SEL=1, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  335   IR>: 80215002, PC=0007, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  355   IR>: 80215002, PC=0007, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=1, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  375   IR>: 62000017, PC=0008, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  385   IR>: 62000017, PC=0008, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
# branching negative fail
#                  425   IR>: 80536001, PC=0009, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  435   IR>: 80536001, PC=0009, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  445   IR>: 80536001, PC=0009, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  455   IR>: 80536001, PC=0009, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=1, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  475   IR>: 53000001, PC=000a, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 00010133 
#                  485   IR>: 53000001, PC=000a, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 00010133 
# branching relative
#                  495   IR>: 53000001, PC=000a, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=1, DM_WE = x, MM_SEL = x, Memory_out = 00010133 
#                  505   IR>: 80124002, PC=000c, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  515   IR>: 80124002, PC=000c, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  525   IR>: 80124002, PC=000c, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  535   IR>: 80124002, PC=000c, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=1, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  555   IR>: 52000001, PC=000d, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 00010133 
#                  565   IR>: 52000001, PC=000d, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 00010133 
# branching relative fail
#                  605   IR>: 00000000, PC=000e, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 0048236f 
#                  615   IR>: 00000000, PC=000e, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 0048236f 
#                  655   IR>: 80237001, PC=000f, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  665   IR>: 80237001, PC=000f, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  685   IR>: 80237001, PC=000f, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=1, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  705   IR>: 43000000, PC=0010, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 0048236f 
#                  715   IR>: 43000000, PC=0010, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 0048236f 
# branching absolute fail
#                  755   IR>: 80537001, PC=0011, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  765   IR>: 80537001, PC=0011, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  775   IR>: 80537001, PC=0011, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  785   IR>: 80537001, PC=0011, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=1, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  805   IR>: 43000017, PC=0012, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  815   IR>: 43000017, PC=0012, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=0, PC_WRITE=0, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
# branching absolute
#                  825   IR>: 43000017, PC=0012, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=00, WB_SEL=0, RF_WE=0, BR_SEL=1, PC_WRITE=0, PC_SEL=1, DM_WE = x, MM_SEL = x, Memory_out = xxxxxxxx 
#                  835   IR>: f0000000, PC=0017, R1=00000004, R2=00000002, R3=00000001, RD_SEL=0, ALU_OP=10, WB_SEL=0, RF_WE=0, BR_SEL=1, PC_WRITE=1, PC_SEL=0, DM_WE = x, MM_SEL = x, Memory_out = 0048236f 
# Halt.
# Break in Module ctrl at ctrl.v line 67
# Stopped at ctrl.v line 67 
