
---------- Begin Simulation Statistics ----------
final_tick                                20293326500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  83640                       # Simulator instruction rate (inst/s)
host_mem_usage                                 305088                       # Number of bytes of host memory used
host_op_rate                                    95221                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   480.82                       # Real time elapsed on the host
host_tick_rate                               42205822                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40215415                       # Number of instructions simulated
sim_ops                                      45784042                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020293                       # Number of seconds simulated
sim_ticks                                 20293326500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  13421316                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13847841                       # number of cc regfile writes
system.cpu.committedInsts                    40215415                       # Number of Instructions Simulated
system.cpu.committedOps                      45784042                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.009231                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.009231                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          109409                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               595512                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  9253084                       # Number of branches executed
system.cpu.iew.exec_nop                        279313                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.251470                       # Inst execution rate
system.cpu.iew.exec_refs                     19104812                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    7651668                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  568122                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              11971565                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                464                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              8340942                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            54139003                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              11453144                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1200682                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              50792961                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    302                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4344                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 567626                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4946                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1133                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       262378                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         333134                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  43506386                       # num instructions consuming a value
system.cpu.iew.wb_count                      49717628                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577243                       # average fanout of values written-back
system.cpu.iew.wb_producers                  25113754                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.224975                       # insts written-back per cycle
system.cpu.iew.wb_sent                       49879076                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 58934715                       # number of integer regfile reads
system.cpu.int_regfile_writes                33292307                       # number of integer regfile writes
system.cpu.ipc                               0.990853                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.990853                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              31211422     60.03%     60.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               219887      0.42%     60.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                238372      0.46%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  60      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  10      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  8      0.00%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc          108829      0.21%     61.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  13      0.00%     61.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                306      0.00%     61.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     61.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 5950      0.01%     61.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               223554      0.43%     61.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                83781      0.16%     61.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   18      0.00%     61.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2164      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               2      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd            139      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                6      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             11966726     23.02%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7932368     15.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpPack                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompressInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLength              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompression            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexMatch             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpCustPerm               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetPred                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSort            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpInitBigCmp             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpKeyCombine             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpMatch                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLimit               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpBFPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSEPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               51993643                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    10788650                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.207499                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4146981     38.44%     38.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   3626      0.03%     38.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  127835      1.18%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    13      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    3      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     38      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     39.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3632264     33.67%     73.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2877890     26.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpPack                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompressInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLength                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompression            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexMatch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpCustPerm                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetPred                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSortInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSort            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpInitBigCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpKeyCombine               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpMatch                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLimit                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpBFPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSEPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               59284225                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          148870121                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     47202950                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          57709404                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   53859226                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  51993643                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 464                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8075647                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            155017                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            174                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7936755                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      40477245                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.284515                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.190431                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14800216     36.56%     36.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7733084     19.10%     55.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10958593     27.07%     82.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5598591     13.83%     96.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1386207      3.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 552      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   2      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        40477245                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.281053                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                3498058                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            6538077                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      2514678                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           4226631                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            218557                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           129967                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             11971565                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8340942                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               186512753                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 109201                       # number of misc regfile writes
system.cpu.numCycles                         40586654                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                  339729                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                  91136                       # number of predicate regfile writes
system.cpu.timesIdled                            1607                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  1591668                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1532120                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    63                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           35                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         31314                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       672794                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        25342                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1347104                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          25342                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                11771591                       # Number of BP lookups
system.cpu.branchPred.condPredicted           8572705                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            569120                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              6022379                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 6012424                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.834700                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  588002                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 44                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2869                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1625                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1244                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          460                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7099972                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             290                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            566829                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     39348903                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.168433                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.993435                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23074108     58.64%     58.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         6294565     16.00%     74.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         3646914      9.27%     83.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1795969      4.56%     88.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1282166      3.26%     91.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          987311      2.51%     94.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          408096      1.04%     95.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          391727      1.00%     96.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1468047      3.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     39348903                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             40407933                       # Number of instructions committed
system.cpu.commit.opsCommitted               45976560                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    16973670                       # Number of memory references committed
system.cpu.commit.loads                       9959676                       # Number of loads committed
system.cpu.commit.amos                            208                       # Number of atomic instructions committed
system.cpu.commit.membars                         226                       # Number of memory barriers committed
system.cpu.commit.branches                    8493829                       # Number of branches committed
system.cpu.commit.vector                      2325863                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    40539124                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                489168                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     28140457     61.21%     61.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       219723      0.48%     61.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       219063      0.48%     62.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            8      0.00%     62.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           52      0.00%     62.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            6      0.00%     62.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            6      0.00%     62.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc       108584      0.24%     62.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           13      0.00%     62.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc          264      0.00%     62.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     62.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         5949      0.01%     62.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       223007      0.49%     62.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp        83552      0.18%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           10      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2054      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd          120      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            6      0.00%     63.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      9959676     21.66%     84.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7013994     15.26%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpPack            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompressInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLength            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompression            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpCustPerm            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetPred            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSort            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpInitBigCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpKeyCombine            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLimit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpBFPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSEPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     45976560                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1468047                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     17731461                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17731461                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     17732161                       # number of overall hits
system.cpu.dcache.overall_hits::total        17732161                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       193200                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         193200                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       193205                       # number of overall misses
system.cpu.dcache.overall_misses::total        193205                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2490416556                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2490416556                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2490416556                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2490416556                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     17924661                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17924661                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     17925366                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17925366                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010778                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010778                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010778                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010778                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12890.354845                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12890.354845                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12890.021252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12890.021252                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        59866                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        11178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             19866                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1099                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.013490                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.171065                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches            348276                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks       668613                       # number of writebacks
system.cpu.dcache.writebacks::total            668613                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55388                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55388                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55388                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55388                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       137812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       137812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       137817                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher       531836                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       669653                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1526905156                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1526905156                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1527090656                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   4691582824                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6218673480                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007688                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007688                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007688                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037358                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 11079.624097                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11079.624097                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 11080.568116                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  8821.484112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9286.411739                       # average overall mshr miss latency
system.cpu.dcache.replacements                 668613                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10749630                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10749630                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       150008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        150008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1914542500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1914542500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10899638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10899638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013763                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013763                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12762.935977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12762.935977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        37901                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        37901                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       112107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       112107                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1235029000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1235029000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010285                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11016.519932                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11016.519932                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6962955                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6962955                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        20327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20327                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    290119353                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    290119353                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6983282                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6983282                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002911                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002911                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 14272.610469                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14272.610469                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15852                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15852                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4475                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     62500953                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     62500953                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000641                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000641                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 13966.693408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13966.693408                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          700                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           700                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          705                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          705                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.007092                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.007092                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.007092                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007092                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        37100                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        37100                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher       531836                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total       531836                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   4691582824                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   4691582824                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  8821.484112                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  8821.484112                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data        18876                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total        18876                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        22865                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        22865                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    285754703                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    285754703                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        41741                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        41741                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.547783                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.547783                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 12497.472250                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 12497.472250                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data         1635                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total         1635                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        21230                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        21230                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    229375203                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    229375203                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.508613                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.508613                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 10804.295949                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 10804.295949                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data          204                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             204                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            4                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             4                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        47000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        47000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          208                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          208                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.019231                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.019231                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        11750                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        11750                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            4                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            4                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        39000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        39000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.019231                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.019231                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data         9750                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total         9750                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pfIssued        48209633                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified     67640760                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit     13520909                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull         2825                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage       4058864                       # number of prefetches that crossed the page
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.181364                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18402156                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            669637                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.480793                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   227.200064                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   793.981300                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.221875                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.775372                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          741                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          331                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.723633                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.276367                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          36520859                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         36520859                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3406141                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              13570766                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  19878949                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3053763                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 567626                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              5397605                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2433                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               57553927                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2115582                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             4                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             552777                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       56100776                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    11771591                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6602051                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      39351469                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1139834                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  644                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.icacheWaitRetryStallCycles         2438                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  18290565                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  2230                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           40477245                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.564120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.200905                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9856293     24.35%     24.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 12285451     30.35%     54.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3980671      9.83%     64.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 14354830     35.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             40477245                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.290036                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.382247                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     18285127                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18285127                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18285127                       # number of overall hits
system.cpu.icache.overall_hits::total        18285127                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5424                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5424                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5424                       # number of overall misses
system.cpu.icache.overall_misses::total          5424                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    155896453                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155896453                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    155896453                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155896453                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18290551                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18290551                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18290551                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18290551                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000297                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000297                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000297                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000297                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28741.971423                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28741.971423                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28741.971423                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28741.971423                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        43429                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          152                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               769                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.474642                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    12.666667                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4160                       # number of writebacks
system.cpu.icache.writebacks::total              4160                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          751                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          751                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          751                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          751                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         4673                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4673                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4673                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4673                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131734462                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131734462                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131734462                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131734462                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000255                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000255                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000255                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000255                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28190.554676                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28190.554676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28190.554676                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28190.554676                       # average overall mshr miss latency
system.cpu.icache.replacements                   4160                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18285127                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18285127                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5424                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5424                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    155896453                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155896453                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18290551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18290551                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000297                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000297                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28741.971423                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28741.971423                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          751                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          751                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4673                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4673                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131734462                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131734462                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000255                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28190.554676                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28190.554676                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.191245                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18289799                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4672                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3914.768622                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             53500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.191245                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          36585774                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         36585774                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             4                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      314100                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 2011889                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2887                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1133                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1326948                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               242513                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  13228                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  20293326500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 567626                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  6410342                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4186984                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        6752980                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  19708376                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2850937                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               55186458                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1086198                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                902405                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   3319                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   5279                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  43385                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           80639                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            54276411                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    90893963                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 63840131                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  2072493                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups               283823                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps              44725476                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  9550935                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                  366593                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 134                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   6106902                       # count of insts added to the skid buffer
system.cpu.rob.reads                         90954801                       # The number of ROB reads
system.cpu.rob.writes                       107287372                       # The number of ROB writes
system.cpu.thread_0.numInsts                 40215415                       # Number of Instructions committed
system.cpu.thread_0.numOps                   45784042                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 2627                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               115143                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher       526266                       # number of demand (read+write) hits
system.l2.demand_hits::total                   644036                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2627                       # number of overall hits
system.l2.overall_hits::.cpu.data              115143                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher       526266                       # number of overall hits
system.l2.overall_hits::total                  644036                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2046                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1241                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         5530                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8817                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2046                       # number of overall misses
system.l2.overall_misses::.cpu.data              1241                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         5530                       # number of overall misses
system.l2.overall_misses::total                  8817                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    109183500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     75512000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    297120931                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        481816431                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    109183500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     75512000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    297120931                       # number of overall miss cycles
system.l2.overall_miss_latency::total       481816431                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4673                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           116384                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher       531796                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               652853                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4673                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          116384                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher       531796                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              652853                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.437834                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.010663                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.010399                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013505                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.437834                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.010663                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.010399                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013505                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 53364.369501                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 60847.703465                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 53728.920615                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54646.300442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 53364.369501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 60847.703465                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 53728.920615                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54646.300442                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      9078                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher          697                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 699                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher          697                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                699                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2046                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         4833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8118                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         4833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        37979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46097                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     96913500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     68032000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    250639543                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    415585043                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     96913500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     68032000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250639543                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    557134486                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    972719529                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.437834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.010646                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.009088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012435                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.437834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.010646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.009088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070609                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 47367.302053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 54908.797417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51860.033726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51193.033136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 47367.302053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 54908.797417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51860.033726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 14669.540694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21101.579908                       # average overall mshr miss latency
system.l2.replacements                              6                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       582228                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           582228                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       582228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       582228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        90540                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            90540                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        90540                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        90540                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        37979                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          37979                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    557134486                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    557134486                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 14669.540694                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 14669.540694                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data             17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data       361500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       361500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data 21264.705882                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 21264.705882                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data       259500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       259500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 15264.705882                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15264.705882                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              4000                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher           11                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4011                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 272                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     18106000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      18106000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4272                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher           11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.063670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.063507                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 66566.176471                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 66566.176471                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data          270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     16440000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     16440000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.063202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.063040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60888.888889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60888.888889                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2627                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2046                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2046                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    109183500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    109183500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.437834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.437834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 53364.369501                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53364.369501                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2046                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2046                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     96913500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     96913500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.437834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.437834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 47367.302053                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47367.302053                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        111143                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher       526255                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            637398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          969                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         5530                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6499                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     57406000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    297120931                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    354526931                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       112112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher       531785                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        643897                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.008643                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.010399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.010093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 59242.518060                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 53728.920615                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 54550.997230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher          697                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          697                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         4833                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5802                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     51592000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    250639543                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    302231543                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.008643                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.009088                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.009011                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 53242.518060                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51860.033726                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 52090.924336                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data         21110                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu.dcache.prefetcher           40                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             21150                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          311                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             311                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data       187500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       187500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data        21421                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu.dcache.prefetcher           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         21461                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.014518                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.014491                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data   602.893891                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   602.893891                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data          309                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          309                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      4782000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4782000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.014425                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.014398                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 15475.728155                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 15475.728155                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  511407                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              526127                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                11013                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 81905                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15734.125709                       # Cycle average of tags in use
system.l2.tags.total_refs                     1350649                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    682929                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.977730                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    436000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   12939.710001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2794.415708                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.394889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.085279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.480167                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         16342                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          130                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         5403                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         7256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         3318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          395                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          838                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          807                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          952                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.498718                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.097107                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11459729                       # Number of tag accesses
system.l2.tags.data_accesses                 11459729                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         130944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          79296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       310080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       808832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1329152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       130944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        130944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         4845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        12638                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6452565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3907491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher     15279900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     39857044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              65497000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6452565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6452565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks           3154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 3154                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           3154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6452565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3907491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher     15279900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     39857044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             65500153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20497                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                5                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq               270                       # Transaction distribution
system.membus.trans_dist::ReadExResp              270                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          20498                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           309                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        41867                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  41867                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1329152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1329152                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31307                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31307    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31307                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            42730409                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          103835000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            648569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       582229                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        90545                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               5                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            50507                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              17                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             17                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4283                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4283                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4673                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       643897                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        21461                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        21461                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        13505                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2007952                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2021457                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       565248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     84276224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               84841472                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           50536                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           724844                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034968                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.183698                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 699498     96.50%     96.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  25346      3.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             724844                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20293326500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1446494841                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7104806                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         983009000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            34579                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
