--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
5 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X19Y25.Y    SLICE_X19Y24.F2  !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X19Y25.Y    SLICE_X19Y24.G2  !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X19Y25.Y    SLICE_X18Y25.F1  !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X19Y25.Y    SLICE_X18Y25.G4  !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X19Y25.Y    SLICE_X16Y20.F1  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 409036 paths analyzed, 1303 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.286ns.
--------------------------------------------------------------------------------

Paths for end point counter_unit/dig1_reg_2 (SLICE_X1Y10.CE), 3010 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          counter_unit/dig1_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.276ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.026 - 0.036)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to counter_unit/dig1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X2Y30.G4       net (fanout=11)       2.199   vga_sync_unit/v_count_reg_3_1
    SLICE_X2Y30.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X1Y32.G1       net (fanout=3)        0.488   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X1Y32.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X2Y32.F2       net (fanout=11)       0.492   graph_unit/rom_addr_alien_boss<3>
    SLICE_X2Y32.X        Tilo                  0.660   graph_unit/rom_data_alien_boss<11>49
                                                       graph_unit/rom_data_alien_boss<11>49
    SLICE_X2Y28.F1       net (fanout=1)        0.321   graph_unit/rom_data_alien_boss<11>49
    SLICE_X2Y28.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_7_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
    SLICE_X0Y28.F2       net (fanout=1)        0.348   graph_unit/Mmux_rom_bit_alien_boss_7
    SLICE_X0Y28.X        Tilo                  0.660   N281
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G_SW0
    SLICE_X0Y26.F4       net (fanout=1)        0.271   N281
    SLICE_X0Y26.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X18Y22.G1      net (fanout=6)        1.557   graph_unit/rom_bit_alien_boss1
    SLICE_X18Y22.Y       Tilo                  0.660   hit
                                                       graph_unit/hit1_SW0
    SLICE_X18Y22.F4      net (fanout=1)        0.020   graph_unit/hit1_SW0/O
    SLICE_X18Y22.X       Tilo                  0.660   hit
                                                       graph_unit/hit1
    SLICE_X0Y11.G3       net (fanout=5)        1.283   hit
    SLICE_X0Y11.Y        Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002_SW0
    SLICE_X0Y11.F3       net (fanout=1)        0.020   counter_unit/dig1_reg_not0002_SW0/O
    SLICE_X0Y11.X        Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CE       net (fanout=4)        0.995   counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CLK      Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.276ns (8.282ns logic, 7.994ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          counter_unit/dig1_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.229ns (Levels of Logic = 10)
  Clock Path Skew:      -0.010ns (0.026 - 0.036)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to counter_unit/dig1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X2Y30.G4       net (fanout=11)       2.199   vga_sync_unit/v_count_reg_3_1
    SLICE_X2Y30.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X1Y32.G1       net (fanout=3)        0.488   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X1Y32.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X2Y32.G2       net (fanout=11)       0.526   graph_unit/rom_addr_alien_boss<3>
    SLICE_X2Y32.Y        Tilo                  0.660   graph_unit/rom_data_alien_boss<11>49
                                                       graph_unit/rom_data_alien_boss<11>33
    SLICE_X2Y28.F4       net (fanout=1)        0.240   graph_unit/rom_data_alien_boss<11>33
    SLICE_X2Y28.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_7_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
    SLICE_X0Y28.F2       net (fanout=1)        0.348   graph_unit/Mmux_rom_bit_alien_boss_7
    SLICE_X0Y28.X        Tilo                  0.660   N281
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G_SW0
    SLICE_X0Y26.F4       net (fanout=1)        0.271   N281
    SLICE_X0Y26.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X18Y22.G1      net (fanout=6)        1.557   graph_unit/rom_bit_alien_boss1
    SLICE_X18Y22.Y       Tilo                  0.660   hit
                                                       graph_unit/hit1_SW0
    SLICE_X18Y22.F4      net (fanout=1)        0.020   graph_unit/hit1_SW0/O
    SLICE_X18Y22.X       Tilo                  0.660   hit
                                                       graph_unit/hit1
    SLICE_X0Y11.G3       net (fanout=5)        1.283   hit
    SLICE_X0Y11.Y        Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002_SW0
    SLICE_X0Y11.F3       net (fanout=1)        0.020   counter_unit/dig1_reg_not0002_SW0/O
    SLICE_X0Y11.X        Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CE       net (fanout=4)        0.995   counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CLK      Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.229ns (8.282ns logic, 7.947ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          counter_unit/dig1_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.016ns (Levels of Logic = 10)
  Clock Path Skew:      -0.012ns (0.026 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to counter_unit/dig1_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X3Y29.F1       net (fanout=9)        2.955   vga_sync_unit/v_count_reg_4_1
    SLICE_X3Y29.X        Tilo                  0.612   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0002_lut<4>
                                                       graph_unit/Mcompar_sq_alien_boss_on_cmp_le0002_lut<4>
    SLICE_X2Y31.F1       net (fanout=1)        0.356   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0002_lut<4>
    SLICE_X2Y31.X        Tilo                  0.660   N111
                                                       graph_unit/rom_data_alien_boss<6>_SW0
    SLICE_X0Y31.F2       net (fanout=2)        0.328   N111
    SLICE_X0Y31.X        Tilo                  0.660   graph_unit/rom_data_alien_boss<8>
                                                       graph_unit/rom_data_alien_boss<8>
    SLICE_X0Y28.G4       net (fanout=1)        0.325   graph_unit/rom_data_alien_boss<8>
    SLICE_X0Y28.Y        Tilo                  0.660   N281
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
    SLICE_X0Y28.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_8/O
    SLICE_X0Y28.X        Tilo                  0.660   N281
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G_SW0
    SLICE_X0Y26.F4       net (fanout=1)        0.271   N281
    SLICE_X0Y26.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X18Y22.G1      net (fanout=6)        1.557   graph_unit/rom_bit_alien_boss1
    SLICE_X18Y22.Y       Tilo                  0.660   hit
                                                       graph_unit/hit1_SW0
    SLICE_X18Y22.F4      net (fanout=1)        0.020   graph_unit/hit1_SW0/O
    SLICE_X18Y22.X       Tilo                  0.660   hit
                                                       graph_unit/hit1
    SLICE_X0Y11.G3       net (fanout=5)        1.283   hit
    SLICE_X0Y11.Y        Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002_SW0
    SLICE_X0Y11.F3       net (fanout=1)        0.020   counter_unit/dig1_reg_not0002_SW0/O
    SLICE_X0Y11.X        Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CE       net (fanout=4)        0.995   counter_unit/dig1_reg_not0002
    SLICE_X1Y10.CLK      Tceck                 0.483   counter_unit/dig1_reg<2>
                                                       counter_unit/dig1_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     16.016ns (7.886ns logic, 8.130ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_unit/dig0_reg_3 (SLICE_X1Y11.CE), 3006 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          counter_unit/dig0_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.876ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (0.026 - 0.036)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to counter_unit/dig0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X2Y30.G4       net (fanout=11)       2.199   vga_sync_unit/v_count_reg_3_1
    SLICE_X2Y30.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X1Y32.G1       net (fanout=3)        0.488   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X1Y32.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X2Y32.F2       net (fanout=11)       0.492   graph_unit/rom_addr_alien_boss<3>
    SLICE_X2Y32.X        Tilo                  0.660   graph_unit/rom_data_alien_boss<11>49
                                                       graph_unit/rom_data_alien_boss<11>49
    SLICE_X2Y28.F1       net (fanout=1)        0.321   graph_unit/rom_data_alien_boss<11>49
    SLICE_X2Y28.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_7_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
    SLICE_X0Y28.F2       net (fanout=1)        0.348   graph_unit/Mmux_rom_bit_alien_boss_7
    SLICE_X0Y28.X        Tilo                  0.660   N281
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G_SW0
    SLICE_X0Y26.F4       net (fanout=1)        0.271   N281
    SLICE_X0Y26.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X18Y22.G1      net (fanout=6)        1.557   graph_unit/rom_bit_alien_boss1
    SLICE_X18Y22.Y       Tilo                  0.660   hit
                                                       graph_unit/hit1_SW0
    SLICE_X18Y22.F4      net (fanout=1)        0.020   graph_unit/hit1_SW0/O
    SLICE_X18Y22.X       Tilo                  0.660   hit
                                                       graph_unit/hit1
    SLICE_X12Y18.F4      net (fanout=5)        0.785   hit
    SLICE_X12Y18.X       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       counter_unit/dig0_reg_not00021
    SLICE_X1Y11.CE       net (fanout=4)        1.773   counter_unit/dig0_reg_not0002
    SLICE_X1Y11.CLK      Tceck                 0.483   counter_unit/dig0_reg<3>
                                                       counter_unit/dig0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.876ns (7.622ns logic, 8.254ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          counter_unit/dig0_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.829ns (Levels of Logic = 9)
  Clock Path Skew:      -0.010ns (0.026 - 0.036)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to counter_unit/dig0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X2Y30.G4       net (fanout=11)       2.199   vga_sync_unit/v_count_reg_3_1
    SLICE_X2Y30.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X1Y32.G1       net (fanout=3)        0.488   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X1Y32.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X2Y32.G2       net (fanout=11)       0.526   graph_unit/rom_addr_alien_boss<3>
    SLICE_X2Y32.Y        Tilo                  0.660   graph_unit/rom_data_alien_boss<11>49
                                                       graph_unit/rom_data_alien_boss<11>33
    SLICE_X2Y28.F4       net (fanout=1)        0.240   graph_unit/rom_data_alien_boss<11>33
    SLICE_X2Y28.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_7_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
    SLICE_X0Y28.F2       net (fanout=1)        0.348   graph_unit/Mmux_rom_bit_alien_boss_7
    SLICE_X0Y28.X        Tilo                  0.660   N281
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G_SW0
    SLICE_X0Y26.F4       net (fanout=1)        0.271   N281
    SLICE_X0Y26.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X18Y22.G1      net (fanout=6)        1.557   graph_unit/rom_bit_alien_boss1
    SLICE_X18Y22.Y       Tilo                  0.660   hit
                                                       graph_unit/hit1_SW0
    SLICE_X18Y22.F4      net (fanout=1)        0.020   graph_unit/hit1_SW0/O
    SLICE_X18Y22.X       Tilo                  0.660   hit
                                                       graph_unit/hit1
    SLICE_X12Y18.F4      net (fanout=5)        0.785   hit
    SLICE_X12Y18.X       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       counter_unit/dig0_reg_not00021
    SLICE_X1Y11.CE       net (fanout=4)        1.773   counter_unit/dig0_reg_not0002
    SLICE_X1Y11.CLK      Tceck                 0.483   counter_unit/dig0_reg<3>
                                                       counter_unit/dig0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.829ns (7.622ns logic, 8.207ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          counter_unit/dig0_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.616ns (Levels of Logic = 9)
  Clock Path Skew:      -0.012ns (0.026 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to counter_unit/dig0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X3Y29.F1       net (fanout=9)        2.955   vga_sync_unit/v_count_reg_4_1
    SLICE_X3Y29.X        Tilo                  0.612   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0002_lut<4>
                                                       graph_unit/Mcompar_sq_alien_boss_on_cmp_le0002_lut<4>
    SLICE_X2Y31.F1       net (fanout=1)        0.356   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0002_lut<4>
    SLICE_X2Y31.X        Tilo                  0.660   N111
                                                       graph_unit/rom_data_alien_boss<6>_SW0
    SLICE_X0Y31.F2       net (fanout=2)        0.328   N111
    SLICE_X0Y31.X        Tilo                  0.660   graph_unit/rom_data_alien_boss<8>
                                                       graph_unit/rom_data_alien_boss<8>
    SLICE_X0Y28.G4       net (fanout=1)        0.325   graph_unit/rom_data_alien_boss<8>
    SLICE_X0Y28.Y        Tilo                  0.660   N281
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
    SLICE_X0Y28.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_8/O
    SLICE_X0Y28.X        Tilo                  0.660   N281
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G_SW0
    SLICE_X0Y26.F4       net (fanout=1)        0.271   N281
    SLICE_X0Y26.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X18Y22.G1      net (fanout=6)        1.557   graph_unit/rom_bit_alien_boss1
    SLICE_X18Y22.Y       Tilo                  0.660   hit
                                                       graph_unit/hit1_SW0
    SLICE_X18Y22.F4      net (fanout=1)        0.020   graph_unit/hit1_SW0/O
    SLICE_X18Y22.X       Tilo                  0.660   hit
                                                       graph_unit/hit1
    SLICE_X12Y18.F4      net (fanout=5)        0.785   hit
    SLICE_X12Y18.X       Tilo                  0.660   counter_unit/dig0_reg_not0002
                                                       counter_unit/dig0_reg_not00021
    SLICE_X1Y11.CE       net (fanout=4)        1.773   counter_unit/dig0_reg_not0002
    SLICE_X1Y11.CLK      Tceck                 0.483   counter_unit/dig0_reg<3>
                                                       counter_unit/dig0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.616ns (7.226ns logic, 8.390ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_unit/dig1_reg_0 (SLICE_X0Y14.CE), 3010 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          counter_unit/dig1_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.845ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.023 - 0.036)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to counter_unit/dig1_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X2Y30.G4       net (fanout=11)       2.199   vga_sync_unit/v_count_reg_3_1
    SLICE_X2Y30.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X1Y32.G1       net (fanout=3)        0.488   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X1Y32.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X2Y32.F2       net (fanout=11)       0.492   graph_unit/rom_addr_alien_boss<3>
    SLICE_X2Y32.X        Tilo                  0.660   graph_unit/rom_data_alien_boss<11>49
                                                       graph_unit/rom_data_alien_boss<11>49
    SLICE_X2Y28.F1       net (fanout=1)        0.321   graph_unit/rom_data_alien_boss<11>49
    SLICE_X2Y28.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_7_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
    SLICE_X0Y28.F2       net (fanout=1)        0.348   graph_unit/Mmux_rom_bit_alien_boss_7
    SLICE_X0Y28.X        Tilo                  0.660   N281
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G_SW0
    SLICE_X0Y26.F4       net (fanout=1)        0.271   N281
    SLICE_X0Y26.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X18Y22.G1      net (fanout=6)        1.557   graph_unit/rom_bit_alien_boss1
    SLICE_X18Y22.Y       Tilo                  0.660   hit
                                                       graph_unit/hit1_SW0
    SLICE_X18Y22.F4      net (fanout=1)        0.020   graph_unit/hit1_SW0/O
    SLICE_X18Y22.X       Tilo                  0.660   hit
                                                       graph_unit/hit1
    SLICE_X0Y11.G3       net (fanout=5)        1.283   hit
    SLICE_X0Y11.Y        Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002_SW0
    SLICE_X0Y11.F3       net (fanout=1)        0.020   counter_unit/dig1_reg_not0002_SW0/O
    SLICE_X0Y11.X        Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X0Y14.CE       net (fanout=4)        0.564   counter_unit/dig1_reg_not0002
    SLICE_X0Y14.CLK      Tceck                 0.483   counter_unit/dig1_reg<0>
                                                       counter_unit/dig1_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     15.845ns (8.282ns logic, 7.563ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          counter_unit/dig1_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.798ns (Levels of Logic = 10)
  Clock Path Skew:      -0.013ns (0.023 - 0.036)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to counter_unit/dig1_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y17.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X2Y30.G4       net (fanout=11)       2.199   vga_sync_unit/v_count_reg_3_1
    SLICE_X2Y30.Y        Tilo                  0.660   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X1Y32.G1       net (fanout=3)        0.488   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X1Y32.Y        Tilo                  0.612   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X2Y32.G2       net (fanout=11)       0.526   graph_unit/rom_addr_alien_boss<3>
    SLICE_X2Y32.Y        Tilo                  0.660   graph_unit/rom_data_alien_boss<11>49
                                                       graph_unit/rom_data_alien_boss<11>33
    SLICE_X2Y28.F4       net (fanout=1)        0.240   graph_unit/rom_data_alien_boss<11>33
    SLICE_X2Y28.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_7
                                                       graph_unit/Mmux_rom_bit_alien_boss_7_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_7
    SLICE_X0Y28.F2       net (fanout=1)        0.348   graph_unit/Mmux_rom_bit_alien_boss_7
    SLICE_X0Y28.X        Tilo                  0.660   N281
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G_SW0
    SLICE_X0Y26.F4       net (fanout=1)        0.271   N281
    SLICE_X0Y26.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X18Y22.G1      net (fanout=6)        1.557   graph_unit/rom_bit_alien_boss1
    SLICE_X18Y22.Y       Tilo                  0.660   hit
                                                       graph_unit/hit1_SW0
    SLICE_X18Y22.F4      net (fanout=1)        0.020   graph_unit/hit1_SW0/O
    SLICE_X18Y22.X       Tilo                  0.660   hit
                                                       graph_unit/hit1
    SLICE_X0Y11.G3       net (fanout=5)        1.283   hit
    SLICE_X0Y11.Y        Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002_SW0
    SLICE_X0Y11.F3       net (fanout=1)        0.020   counter_unit/dig1_reg_not0002_SW0/O
    SLICE_X0Y11.X        Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X0Y14.CE       net (fanout=4)        0.564   counter_unit/dig1_reg_not0002
    SLICE_X0Y14.CLK      Tceck                 0.483   counter_unit/dig1_reg<0>
                                                       counter_unit/dig1_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     15.798ns (8.282ns logic, 7.516ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_4_1 (FF)
  Destination:          counter_unit/dig1_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      15.585ns (Levels of Logic = 10)
  Clock Path Skew:      -0.015ns (0.023 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_4_1 to counter_unit/dig1_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y16.YQ      Tcko                  0.511   vga_sync_unit/v_count_reg_4_1
                                                       vga_sync_unit/v_count_reg_4_1
    SLICE_X3Y29.F1       net (fanout=9)        2.955   vga_sync_unit/v_count_reg_4_1
    SLICE_X3Y29.X        Tilo                  0.612   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0002_lut<4>
                                                       graph_unit/Mcompar_sq_alien_boss_on_cmp_le0002_lut<4>
    SLICE_X2Y31.F1       net (fanout=1)        0.356   graph_unit/Mcompar_sq_alien_boss_on_cmp_le0002_lut<4>
    SLICE_X2Y31.X        Tilo                  0.660   N111
                                                       graph_unit/rom_data_alien_boss<6>_SW0
    SLICE_X0Y31.F2       net (fanout=2)        0.328   N111
    SLICE_X0Y31.X        Tilo                  0.660   graph_unit/rom_data_alien_boss<8>
                                                       graph_unit/rom_data_alien_boss<8>
    SLICE_X0Y28.G4       net (fanout=1)        0.325   graph_unit/rom_data_alien_boss<8>
    SLICE_X0Y28.Y        Tilo                  0.660   N281
                                                       graph_unit/Mmux_rom_bit_alien_boss_8
    SLICE_X0Y28.F4       net (fanout=1)        0.020   graph_unit/Mmux_rom_bit_alien_boss_8/O
    SLICE_X0Y28.X        Tilo                  0.660   N281
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G_SW0
    SLICE_X0Y26.F4       net (fanout=1)        0.271   N281
    SLICE_X0Y26.X        Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X18Y22.G1      net (fanout=6)        1.557   graph_unit/rom_bit_alien_boss1
    SLICE_X18Y22.Y       Tilo                  0.660   hit
                                                       graph_unit/hit1_SW0
    SLICE_X18Y22.F4      net (fanout=1)        0.020   graph_unit/hit1_SW0/O
    SLICE_X18Y22.X       Tilo                  0.660   hit
                                                       graph_unit/hit1
    SLICE_X0Y11.G3       net (fanout=5)        1.283   hit
    SLICE_X0Y11.Y        Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002_SW0
    SLICE_X0Y11.F3       net (fanout=1)        0.020   counter_unit/dig1_reg_not0002_SW0/O
    SLICE_X0Y11.X        Tilo                  0.660   counter_unit/dig1_reg_not0002
                                                       counter_unit/dig1_reg_not0002
    SLICE_X0Y14.CE       net (fanout=4)        0.564   counter_unit/dig1_reg_not0002
    SLICE_X0Y14.CLK      Tceck                 0.483   counter_unit/dig1_reg<0>
                                                       counter_unit/dig1_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     15.585ns (7.886ns logic, 7.699ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X11Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X11Y42.BX      net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X11Y42.CLK     Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_3 (SLICE_X9Y41.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_3 (FF)
  Destination:          keyboard_unit/ps2_code_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_3 to keyboard_unit/ps2_code_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y40.XQ       Tcko                  0.411   keyboard_unit/ps2_code_next<3>
                                                       keyboard_unit/ps2_code_next_3
    SLICE_X9Y41.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<3>
    SLICE_X9Y41.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<3>
                                                       keyboard_unit/ps2_code_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.491ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_1 (SLICE_X10Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_1 (FF)
  Destination:          keyboard_unit/ps2_code_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_1 to keyboard_unit/ps2_code_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.XQ       Tcko                  0.411   keyboard_unit/ps2_code_next<1>
                                                       keyboard_unit/ps2_code_next_1
    SLICE_X10Y43.BX      net (fanout=1)        0.317   keyboard_unit/ps2_code_next<1>
    SLICE_X10Y43.CLK     Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<1>
                                                       keyboard_unit/ps2_code_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/alien_boss_x_reg<6>/SR
  Logical resource: graph_unit/alien_boss_x_reg_6/SR
  Location pin: SLICE_X15Y22.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/alien_boss_x_reg<6>/SR
  Logical resource: graph_unit/alien_boss_x_reg_6/SR
  Location pin: SLICE_X15Y22.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ball_reg<0>/SR
  Logical resource: ball_reg_0/SR
  Location pin: SLICE_X3Y21.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   16.286|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 409036 paths, 0 nets, and 5209 connections

Design statistics:
   Minimum period:  16.286ns{1}   (Maximum frequency:  61.402MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 05:59:07 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 357 MB



