gate:
	sbt "runMain GateVerilog"
counter:
	sbt "runMain CounterVerilog"