Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bad9e660e8884435b68558ac2f97dd17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot root_systolic_array_tb_behav xil_defaultlib.root_systolic_array_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 16 for port inp_down3 [C:/Users/Nitish Adari/Systolic_Array_Multiplication/Systolic_Array_Multiplication.srcs/sim_1/new/root_systolic_array_tb.v:10]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.root_systolic_multi
Compiling module xil_defaultlib.root_systolic_array_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot root_systolic_array_tb_behav
