$date
	Fri Feb  9 13:17:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu $end
$var wire 4 ! ALU_Out [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 2 # ALU_Sel [1:0] $end
$var reg 4 $ B [3:0] $end
$var integer 32 % i [31:0] $end
$scope module dut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' ALU_Out [3:0] $end
$var wire 2 ( ALU_Sel [1:0] $end
$var wire 4 ) B [3:0] $end
$var reg 4 * ALU_Result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1100 *
b10 )
b0 (
b1100 '
b1010 &
b0 %
b10 $
b0 #
b1010 "
b1100 !
$end
#10000
b1000 !
b1000 '
b1000 *
b1 %
b1 #
b1 (
#20000
b100 !
b100 '
b100 *
b10 %
b10 #
b10 (
#30000
b101 !
b101 '
b101 *
b11 %
b11 #
b11 (
#40000
b1100 !
b1100 '
b1100 *
b100 %
b0 #
b0 (
