# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 184 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_503'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 185 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_531'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 186 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_475'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 187 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_447'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 188 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_532'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 189 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_533'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 190 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_534'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 191 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_535'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 192 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_536'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 193 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_537'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 194 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_538'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 195 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_539'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 196 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_540'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 197 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_541'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 198 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_542'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 199 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_543'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 200 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_544'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 201 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_545'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 202 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_546'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 203 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_547'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 204 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_548'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 205 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_549'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 206 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_550'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 207 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_551'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 208 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_552'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 209 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_553'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 210 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554_d0 { O 8 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_554'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 211 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_448'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 212 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_449'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 213 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_450'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 214 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_451'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 215 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_452'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 216 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_453'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 217 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_454'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 218 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_455'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 219 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_456'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 220 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_457'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 221 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_458'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 222 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_459'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 223 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_460'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 224 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_461'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 225 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_462'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 226 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_463'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 227 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_464'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 228 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_465'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 229 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_466'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 230 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_467'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 231 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_468'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 232 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_469'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 233 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470_d0 { O 3 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470_q0 { I 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_470'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 234 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_504'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 235 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_505'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 236 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_506'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 237 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_507'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 238 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_508'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 239 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_509'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 240 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_510'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 241 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_511'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 242 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_512'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 243 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_513'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 244 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_514'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 245 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_515'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 246 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_516'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 247 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_517'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 248 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_518'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 249 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_519'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 250 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_520'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 251 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_521'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 252 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_522'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 253 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_523'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 254 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_524'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 255 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_525'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 256 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_526'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 257 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_476'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 258 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_477'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 259 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_478'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 260 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_479'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 261 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_480'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 262 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_481'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 263 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_482'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 264 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_483'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 265 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_484'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 266 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_485'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 267 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_486'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 268 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_487'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 269 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_488'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 270 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_489'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 271 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_490'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 272 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_491'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 273 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_492'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 274 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_493'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 275 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_494'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 276 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_495'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 277 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_496'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 278 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_497'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 279 \
    name order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498 \
    op interface \
    ports { order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498_address0 { O 4 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498_ce0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498_we0 { O 1 bit } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498_d0 { O 16 vector } order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498_q0 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_498'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name zext_ln177_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln177_1 \
    op interface \
    ports { zext_ln177_1 { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name input_orderID \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_orderID \
    op interface \
    ports { input_orderID { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name input_size \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_size \
    op interface \
    ports { input_size { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name insert_level_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_insert_level_5 \
    op interface \
    ports { insert_level_5 { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name insert_path_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_insert_path_1 \
    op interface \
    ports { insert_path_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name new_idx_5_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_new_idx_5_out \
    op interface \
    ports { new_idx_5_out { O 6 vector } new_idx_5_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name input_direction_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_input_direction_4_out \
    op interface \
    ports { input_direction_4_out { O 3 vector } input_direction_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name input_orderID_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_input_orderID_4_out \
    op interface \
    ports { input_orderID_4_out { O 16 vector } input_orderID_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name input_size_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_input_size_4_out \
    op interface \
    ports { input_size_4_out { O 8 vector } input_size_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name input_price_4_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_input_price_4_out \
    op interface \
    ports { input_price_4_out { O 16 vector } input_price_4_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName order_book_flow_control_loop_pipe_sequential_init_U
set CompName order_book_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix order_book_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


