{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719069078634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719069078634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 23:11:18 2024 " "Processing started: Sat Jun 22 23:11:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719069078634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719069078634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719069078634 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719069078890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/fourbit_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/fourbit_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FourBit_dff " "Found entity 1: FourBit_dff" {  } { { "design/FourBit_dff.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/FourBit_dff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/tb_final_exam.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/tb_final_exam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_final_exam " "Found entity 1: tb_final_exam" {  } { { "simulation/tb/tb_final_exam.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/tb_final_exam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tree2eightDecoder " "Found entity 1: tree2eightDecoder" {  } { { "design/mult.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/mult.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/sele.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/sele.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sele " "Found entity 1: sele" {  } { { "design/sele.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/sele.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/twosub.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/twosub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 twosub " "Found entity 1: twosub" {  } { { "design/twosub.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/twosub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/fadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/fadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FA_1B " "Found entity 1: FA_1B" {  } { { "design/fadder.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/fadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/sevenandtwosub.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/sevenandtwosub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenAndTwosub " "Found entity 1: SevenAndTwosub" {  } { { "design/SevenAndTwosub.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/SevenAndTwosub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/sevensegdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/sevensegdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenDecoder " "Found entity 1: SevenDecoder" {  } { { "design/SevenSegDecoder.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/SevenSegDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/bcdadder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/bcdadder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDadder " "Found entity 1: BCDadder" {  } { { "design/BCDadder.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/BCDadder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/fourbitcount.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/fourbitcount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fourbitcount " "Found entity 1: Fourbitcount" {  } { { "design/Fourbitcount.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/Fourbitcount.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/3bit_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/3bit_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_count " "Found entity 1: bit_count" {  } { { "design/3bit_count.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/3bit_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/4bit_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/4bit_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fbit_count " "Found entity 1: Fbit_count" {  } { { "design/4bit_counter.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/4bit_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/trafficlight.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/trafficlight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trafficlight " "Found entity 1: trafficlight" {  } { { "design/trafficlight.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/trafficlight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/rgy_combination.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/rgy_combination.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGY_combination " "Found entity 1: RGY_combination" {  } { { "design/RGY_combination.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/RGY_combination.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unit_digit " "Found entity 1: unit_digit" {  } { { "design/unit.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/dff_pos.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/dff_pos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dff_pos_sync " "Found entity 1: dff_pos_sync" {  } { { "design/dff_pos.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/dff_pos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/unit_digit_mod6.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/unit_digit_mod6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unit_digit_mod6 " "Found entity 1: unit_digit_mod6" {  } { { "design/unit_digit_mod6.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/unit_digit_mod6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "design/clock.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/clock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/freg_div_23.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/freg_div_23.sv" { { "Info" "ISGN_ENTITY_NAME" "1 freg_div_23 " "Found entity 1: freg_div_23" {  } { { "design/freg_div_23.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/freg_div_23.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/birthday.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/birthday.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bir " "Found entity 1: bir" {  } { { "design/BirthDay.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/BirthDay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk mcu.sv(9) " "Verilog HDL Declaration information at mcu.sv(9): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "design/mcu.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/mcu.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1719069078963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/mcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/mcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "design/mcu.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/mcu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/fouradder.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/fouradder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fouradder " "Found entity 1: fouradder" {  } { { "design/fouradder.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/fouradder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/studentid.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/studentid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StudentID " "Found entity 1: StudentID" {  } { { "design/StudentID.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/StudentID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/final_exam.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/final_exam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finall " "Found entity 1: finall" {  } { { "design/final_exam.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/final_exam.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719069078969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719069078969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X9 sele.sv(21) " "Verilog HDL Implicit Net warning at sele.sv(21): created implicit net for \"X9\"" {  } { { "design/sele.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/sele.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719069078969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X10 sele.sv(22) " "Verilog HDL Implicit Net warning at sele.sv(22): created implicit net for \"X10\"" {  } { { "design/sele.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/sele.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719069078969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cin twosub.sv(11) " "Verilog HDL Implicit Net warning at twosub.sv(11): created implicit net for \"Cin\"" {  } { { "design/twosub.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/design/twosub.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719069078969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_final_exam " "Elaborating entity \"tb_final_exam\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719069078994 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_final_exam.sv(15) " "Verilog HDL warning at tb_final_exam.sv(15): assignments to clk create a combinational loop" {  } { { "simulation/tb/tb_final_exam.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/tb_final_exam.sv" 15 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1719069078995 "|tb_final_exam"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_final_exam.sv(19) " "Verilog HDL warning at tb_final_exam.sv(19): ignoring unsupported system task" {  } { { "simulation/tb/tb_final_exam.sv" "" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/tb_final_exam.sv" 19 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1719069078995 "|tb_final_exam"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finall finall:ff " "Elaborating entity \"finall\" for hierarchy \"finall:ff\"" {  } { { "simulation/tb/tb_final_exam.sv" "ff" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/tb_final_exam.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719069078996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBit_dff finall:ff\|FourBit_dff:dd1 " "Elaborating entity \"FourBit_dff\" for hierarchy \"finall:ff\|FourBit_dff:dd1\"" {  } { { "design/final_exam.sv" "dd1" { Text "C:/Users/jihut/Downloads/de0_empty/design/final_exam.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719069079005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_pos_sync finall:ff\|FourBit_dff:dd1\|dff_pos_sync:df1 " "Elaborating entity \"dff_pos_sync\" for hierarchy \"finall:ff\|FourBit_dff:dd1\|dff_pos_sync:df1\"" {  } { { "design/FourBit_dff.sv" "df1" { Text "C:/Users/jihut/Downloads/de0_empty/design/FourBit_dff.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719069079008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StudentID finall:ff\|StudentID:st2 " "Elaborating entity \"StudentID\" for hierarchy \"finall:ff\|StudentID:st2\"" {  } { { "design/final_exam.sv" "st2" { Text "C:/Users/jihut/Downloads/de0_empty/design/final_exam.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719069079014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fouradder finall:ff\|fouradder:ff3 " "Elaborating entity \"fouradder\" for hierarchy \"finall:ff\|fouradder:ff3\"" {  } { { "design/final_exam.sv" "ff3" { Text "C:/Users/jihut/Downloads/de0_empty/design/final_exam.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719069079018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA_1B finall:ff\|fouradder:ff3\|FA_1B:FA_1 " "Elaborating entity \"FA_1B\" for hierarchy \"finall:ff\|fouradder:ff3\|FA_1B:FA_1\"" {  } { { "design/fouradder.sv" "FA_1" { Text "C:/Users/jihut/Downloads/de0_empty/design/fouradder.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719069079019 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "simulation/tb/tb_final_exam.sv" "clk" { Text "C:/Users/jihut/Downloads/de0_empty/simulation/tb/tb_final_exam.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1719069079033 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1719069079033 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1719069079060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jihut/Downloads/de0_empty/output_files/mcu.map.smsg " "Generated suppressed messages file C:/Users/jihut/Downloads/de0_empty/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1719069079093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719069079102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 23:11:19 2024 " "Processing ended: Sat Jun 22 23:11:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719069079102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719069079102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719069079102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719069079102 ""}
