INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 12:30:01 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 load1/data_tehb/dataReg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.580ns period=5.160ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.580ns period=5.160ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.160ns  (clk rise@5.160ns - clk rise@0.000ns)
  Data Path Delay:        4.990ns  (logic 1.546ns (30.981%)  route 3.444ns (69.019%))
  Logic Levels:           15  (CARRY4=6 LUT3=2 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.643 - 5.160 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=939, unset)          0.508     0.508    load1/data_tehb/clk
    SLICE_X17Y135        FDRE                                         r  load1/data_tehb/dataReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y135        FDRE (Prop_fdre_C_Q)         0.216     0.724 f  load1/data_tehb/dataReg_reg[30]/Q
                         net (fo=2, routed)           0.506     1.230    load1/data_tehb/control/Q[30]
    SLICE_X17Y135        LUT5 (Prop_lut5_I0_O)        0.043     1.273 f  load1/data_tehb/control/ltOp_carry__2_i_10/O
                         net (fo=6, routed)           0.524     1.798    load1/data_tehb/control/dataReg_reg[30]_0
    SLICE_X16Y132        LUT5 (Prop_lut5_I3_O)        0.043     1.841 r  load1/data_tehb/control/level4_c1[25]_i_8/O
                         net (fo=3, routed)           0.103     1.943    load1/data_tehb/control/level4_c1[25]_i_8_n_0
    SLICE_X16Y132        LUT6 (Prop_lut6_I0_O)        0.043     1.986 r  load1/data_tehb/control/level4_c1[9]_i_6/O
                         net (fo=22, routed)          0.451     2.438    load1/data_tehb/control/level4_c1[9]_i_6_n_0
    SLICE_X20Y131        LUT3 (Prop_lut3_I1_O)        0.043     2.481 r  load1/data_tehb/control/level4_c1[6]_i_3/O
                         net (fo=5, routed)           0.184     2.665    load5/data_tehb/control/level4_c1_reg[6]
    SLICE_X20Y131        LUT6 (Prop_lut6_I4_O)        0.043     2.708 r  load5/data_tehb/control/ltOp_carry_i_2/O
                         net (fo=1, routed)           0.192     2.900    addf0/operator/DI[2]
    SLICE_X19Y131        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     3.091 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.091    addf0/operator/ltOp_carry_n_0
    SLICE_X19Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.140 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.140    addf0/operator/ltOp_carry__0_n_0
    SLICE_X19Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.189 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.189    addf0/operator/ltOp_carry__1_n_0
    SLICE_X19Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.238 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.238    addf0/operator/ltOp_carry__2_n_0
    SLICE_X19Y135        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     3.365 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=82, routed)          0.182     3.547    load5/data_tehb/control/CO[0]
    SLICE_X17Y135        LUT6 (Prop_lut6_I0_O)        0.130     3.677 r  load5/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.273     3.950    addf0/operator/p_1_in[0]
    SLICE_X16Y135        CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.314     4.264 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.400     4.665    addf0/operator/RightShifterComponent/O[2]
    SLICE_X17Y136        LUT4 (Prop_lut4_I1_O)        0.120     4.785 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_2/O
                         net (fo=7, routed)           0.231     5.015    load5/data_tehb/control/ps_c1_reg[3]_0
    SLICE_X17Y136        LUT5 (Prop_lut5_I3_O)        0.043     5.058 f  load5/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=14, routed)          0.105     5.163    load5/data_tehb/control/level4_c1[25]_i_6_n_0
    SLICE_X17Y136        LUT3 (Prop_lut3_I2_O)        0.043     5.206 r  load5/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=12, routed)          0.292     5.498    addf0/operator/RightShifterComponent/level4_c1_reg[10]_0
    SLICE_X17Y137        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.160     5.160 r  
                                                      0.000     5.160 r  clk (IN)
                         net (fo=939, unset)          0.483     5.643    addf0/operator/RightShifterComponent/clk
    SLICE_X17Y137        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     5.643    
                         clock uncertainty           -0.035     5.607    
    SLICE_X17Y137        FDRE (Setup_fdre_C_R)       -0.295     5.312    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          5.312    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                 -0.186    




