Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed May  1 17:59:17 2024
| Host         : beepboop running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_cdc -file reports_cva6_fpga_synth/cva6_fpga.cdc.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------

CDC Report

Severity  Source Clock           Destination Clock      CDC Type                 Exceptions               Endpoints  Safe  Unsafe  Unknown  No ASYNC_REG  
--------  ---------------------  ---------------------  -----------------------  -----------------------  ---------  ----  ------  -------  ------------  
Critical  input port clock       tck                    No Common Primary Clock  False Path                     206     0       0      206             0  
Warning   tck                    clk_out1_xlnx_clk_gen  No Common Primary Clock  None                            43    43       0        0             1  
Warning   clk_out1_xlnx_clk_gen  tck                    No Common Primary Clock  Max Delay Datapath Only         36    36       0        0             1  

