// Seed: 1146479198
module module_0 (
    input tri1 id_0,
    output wire id_1,
    output supply1 id_2,
    output wor id_3,
    input tri id_4,
    output uwire id_5
);
  wire id_7 = ~id_4;
  supply1 id_8 = 1'b0;
  logic [7:0] id_9 = id_4;
  assign id_9#(
      .id_7(-1 / 1 == 1),
      .id_9(1 == 1),
      .id_0(1),
      .id_8(1),
      .id_7(-1'b0),
      .id_0(1 && 1 && 1),
      .id_4(1)
  ) [-1-1] = id_7;
  assign id_8 = -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd90
) (
    input tri1 _id_0,
    input wor id_1,
    output supply0 id_2
);
  logic [id_0 : id_0] id_4;
  ;
  wire [id_0 : 1] id_5;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2
  );
  parameter id_6 = 1;
  struct packed {id_7 id_8;} id_9;
  wire id_10;
  ;
  wire id_11;
  initial begin : LABEL_0
  end
  assign id_5 = ((id_11));
endmodule
