<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pcie.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_5c9827f39abcc28a92e5a02429a0e390.html">ip</a></li><li class="navelem"><a class="el" href="dir_ed09a6ad34d9edd18003e05c63c8918c.html">pcie</a></li><li class="navelem"><a class="el" href="dir_28ce53ea4ef9185f667d34271df32a75.html">V1</a></li><li class="navelem"><a class="el" href="dir_36398787b5dc0342eaae34553edd92a3.html">priv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">pcie.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the device abstraction layer APIs for PCIe peripheral.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;<a class="el" href="hw__types_8h.html">ti/csl/hw_types.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="csl__pcie_8h.html">ti/csl/csl_pcie.h</a>&gt;</code><br />
<code>#include &lt;ti/csl/soc.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4aabe23f3521fdfc558d56e3bd15d7e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4aabe23f3521fdfc558d56e3bd15d7e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a4aabe23f3521fdfc558d56e3bd15d7e4">PCIE_32BIT_BAR_SIZE</a>&#160;&#160;&#160;((uint32_t)0x04U)</td></tr>
<tr class="memdesc:a4aabe23f3521fdfc558d56e3bd15d7e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">BAR register offset for 32 bit. <br /></td></tr>
<tr class="separator:a4aabe23f3521fdfc558d56e3bd15d7e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c0d6949ef0ff9460e23e5567c42470"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68c0d6949ef0ff9460e23e5567c42470"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a68c0d6949ef0ff9460e23e5567c42470">PCIE_64BIT_BAR_SIZE</a>&#160;&#160;&#160;((uint32_t)0x08U)</td></tr>
<tr class="memdesc:a68c0d6949ef0ff9460e23e5567c42470"><td class="mdescLeft">&#160;</td><td class="mdescRight">BAR register offset for 64 bit. <br /></td></tr>
<tr class="separator:a68c0d6949ef0ff9460e23e5567c42470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d277fcd2631301f1bb54b441931c463"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d277fcd2631301f1bb54b441931c463"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a0d277fcd2631301f1bb54b441931c463">PCIE_32BIT_ADDR_ALIGNMENT</a>&#160;&#160;&#160;((uint32_t)0x3U)</td></tr>
<tr class="memdesc:a0d277fcd2631301f1bb54b441931c463"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for 32-bit address alignment Errata ID (i870): PCIe unaligned read access issue. <br /></td></tr>
<tr class="separator:a0d277fcd2631301f1bb54b441931c463"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a3a6bdc6d2d6347bc454967b59b818e74"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a3a6bdc6d2d6347bc454967b59b818e74">PCIEAtuRegionConfig</a> (uint32_t baseAddr, const <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, uint32_t atuRegionIndex, const <a class="el" href="pcie_8h.html#a0b16d5ea596914264fd5262f8c9171de">pcieAtuRegionParams_t</a> *atuRegionParams)</td></tr>
<tr class="memdesc:a3a6bdc6d2d6347bc454967b59b818e74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures PCIe outbound or inbound region.  <a href="#a3a6bdc6d2d6347bc454967b59b818e74">More...</a><br /></td></tr>
<tr class="separator:a3a6bdc6d2d6347bc454967b59b818e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fb300a0b1e3daf84edad2cb2958f188"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a2fb300a0b1e3daf84edad2cb2958f188">PCIESetDeviceType</a> (uint32_t baseAddr, <a class="el" href="pcie_8h.html#a5c11b9b54f4e2e88eb9c8130aac864d9">pcieDeviceType_t</a> deviceType)</td></tr>
<tr class="memdesc:a2fb300a0b1e3daf84edad2cb2958f188"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures PCIe device type.  <a href="#a2fb300a0b1e3daf84edad2cb2958f188">More...</a><br /></td></tr>
<tr class="separator:a2fb300a0b1e3daf84edad2cb2958f188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c855396bee5e3e47dcc93f1cb1031b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcie_8h.html#a5c11b9b54f4e2e88eb9c8130aac864d9">pcieDeviceType_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a27c855396bee5e3e47dcc93f1cb1031b">PCIEGetDeviceType</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a27c855396bee5e3e47dcc93f1cb1031b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API returns the PCIe device type.  <a href="#a27c855396bee5e3e47dcc93f1cb1031b">More...</a><br /></td></tr>
<tr class="separator:a27c855396bee5e3e47dcc93f1cb1031b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6363f927560dc55e299767566a773e6a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a6363f927560dc55e299767566a773e6a">PCIEConfigLink</a> (uint32_t baseAddr, <a class="el" href="pcie_8h.html#ab95c1162f3c067c4a99fccf2d70deeb0">pcieLinkSpeed_t</a> maxLinkSpeed, uint32_t maxLinkWidth)</td></tr>
<tr class="memdesc:a6363f927560dc55e299767566a773e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures maximum PCIe link speed and link width.  <a href="#a6363f927560dc55e299767566a773e6a">More...</a><br /></td></tr>
<tr class="separator:a6363f927560dc55e299767566a773e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ae3e11db1550342d6fbf220ce12873"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcie_8h.html#ab95c1162f3c067c4a99fccf2d70deeb0">pcieLinkSpeed_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#ac8ae3e11db1550342d6fbf220ce12873">PCIEGetLinkSpeed</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ac8ae3e11db1550342d6fbf220ce12873"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the present PCIe link speed at which the PCIe is working. This API should be used after link is up.  <a href="#ac8ae3e11db1550342d6fbf220ce12873">More...</a><br /></td></tr>
<tr class="separator:ac8ae3e11db1550342d6fbf220ce12873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6c7f6e85bda6c9edb130cfdad60dfe0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#ae6c7f6e85bda6c9edb130cfdad60dfe0">PCIEMainIntrEnable</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:ae6c7f6e85bda6c9edb130cfdad60dfe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables only specified PCIe interrupts.  <a href="#ae6c7f6e85bda6c9edb130cfdad60dfe0">More...</a><br /></td></tr>
<tr class="separator:ae6c7f6e85bda6c9edb130cfdad60dfe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1648cc9d7740b4c4eea4106f777a67ea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a1648cc9d7740b4c4eea4106f777a67ea">PCIEMainIntrDisable</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:a1648cc9d7740b4c4eea4106f777a67ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables only specified PCIe interrupts.  <a href="#a1648cc9d7740b4c4eea4106f777a67ea">More...</a><br /></td></tr>
<tr class="separator:a1648cc9d7740b4c4eea4106f777a67ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0152e92723e48c0d4ca1adc182d3e851"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a0152e92723e48c0d4ca1adc182d3e851">PCIEGetMainIntrEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a0152e92723e48c0d4ca1adc182d3e851"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the status of enabled interrupts.  <a href="#a0152e92723e48c0d4ca1adc182d3e851">More...</a><br /></td></tr>
<tr class="separator:a0152e92723e48c0d4ca1adc182d3e851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a037367b6329f4cf074a3ed101d772292"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a037367b6329f4cf074a3ed101d772292">PCIEMainIntrStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a037367b6329f4cf074a3ed101d772292"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the status of interrupts.  <a href="#a037367b6329f4cf074a3ed101d772292">More...</a><br /></td></tr>
<tr class="separator:a037367b6329f4cf074a3ed101d772292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acde7bd4f8e137c6fb2436d8e503218e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#acde7bd4f8e137c6fb2436d8e503218e9">PCIEMainIntrClear</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:acde7bd4f8e137c6fb2436d8e503218e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Function clears the status of specified interrupts.  <a href="#acde7bd4f8e137c6fb2436d8e503218e9">More...</a><br /></td></tr>
<tr class="separator:acde7bd4f8e137c6fb2436d8e503218e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab32c736ed68e72e6f38113384d5ba7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#acab32c736ed68e72e6f38113384d5ba7">PCIEMainIntrRawStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:acab32c736ed68e72e6f38113384d5ba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the raw status of interrupts.  <a href="#acab32c736ed68e72e6f38113384d5ba7">More...</a><br /></td></tr>
<tr class="separator:acab32c736ed68e72e6f38113384d5ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83842dcdcfb477a8c3de9e40d03f3236"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a83842dcdcfb477a8c3de9e40d03f3236">PCIEMsiIntrEnable</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:a83842dcdcfb477a8c3de9e40d03f3236"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables only specified PCIe MSI or Legacy interrupts.  <a href="#a83842dcdcfb477a8c3de9e40d03f3236">More...</a><br /></td></tr>
<tr class="separator:a83842dcdcfb477a8c3de9e40d03f3236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df07c64bf8bb9c92921667a2a2b2936"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a1df07c64bf8bb9c92921667a2a2b2936">PCIEMsiIntrDisable</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:a1df07c64bf8bb9c92921667a2a2b2936"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function disables only specified PCIe MSI or Legacy interrupts.  <a href="#a1df07c64bf8bb9c92921667a2a2b2936">More...</a><br /></td></tr>
<tr class="separator:a1df07c64bf8bb9c92921667a2a2b2936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd6678de9fa12f74005022587c3f0ee"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a8fd6678de9fa12f74005022587c3f0ee">PCIEGetMsiIntrEnable</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a8fd6678de9fa12f74005022587c3f0ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the status of enabled PCIe MSI or Legacy interrupts interrupts.  <a href="#a8fd6678de9fa12f74005022587c3f0ee">More...</a><br /></td></tr>
<tr class="separator:a8fd6678de9fa12f74005022587c3f0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84926f8eb0d21dc8d93c5fb4dc44950e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a84926f8eb0d21dc8d93c5fb4dc44950e">PCIEMsiIntrStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a84926f8eb0d21dc8d93c5fb4dc44950e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the status of PCIe MSI or Legacy interrupts.  <a href="#a84926f8eb0d21dc8d93c5fb4dc44950e">More...</a><br /></td></tr>
<tr class="separator:a84926f8eb0d21dc8d93c5fb4dc44950e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa94f0bed756f341055471f434f3547ac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#aa94f0bed756f341055471f434f3547ac">PCIEMsiIntrClear</a> (uint32_t baseAddr, uint32_t intrMask)</td></tr>
<tr class="memdesc:aa94f0bed756f341055471f434f3547ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">This Function clears the status of specified PCIe MSI or Legacy interrupts.  <a href="#aa94f0bed756f341055471f434f3547ac">More...</a><br /></td></tr>
<tr class="separator:aa94f0bed756f341055471f434f3547ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692fc5f58df6e8fa665b27ac06fb0400"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a692fc5f58df6e8fa665b27ac06fb0400">PCIEMsiIntrRawStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a692fc5f58df6e8fa665b27ac06fb0400"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the raw status of PCIe MSI or Legacy interrupts.  <a href="#a692fc5f58df6e8fa665b27ac06fb0400">More...</a><br /></td></tr>
<tr class="separator:a692fc5f58df6e8fa665b27ac06fb0400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661637d96d4cb3f6ad638505e3c18a7a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a661637d96d4cb3f6ad638505e3c18a7a">PCIETrafficCtrl</a> (uint32_t baseAddr, const <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, const <a class="el" href="pcie_8h.html#a39be24d4e34754b0b1a322b82c208c5c">pcieTrafficCtrlParams_t</a> *trafficCtrlParams)</td></tr>
<tr class="memdesc:a661637d96d4cb3f6ad638505e3c18a7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables or disables the following local or remote traffic controls, MEM space, IO space, BUS master, SERR(System error reporting), INTX assert disable.  <a href="#a661637d96d4cb3f6ad638505e3c18a7a">More...</a><br /></td></tr>
<tr class="separator:a661637d96d4cb3f6ad638505e3c18a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044af04eb5978fbce79c9e788e1ddfe1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a044af04eb5978fbce79c9e788e1ddfe1">PCIETrafficStatus</a> (uint32_t baseAddr, const <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, <a class="el" href="pcie_8h.html#a39be24d4e34754b0b1a322b82c208c5c">pcieTrafficCtrlParams_t</a> *trafficCtrlParams)</td></tr>
<tr class="memdesc:a044af04eb5978fbce79c9e788e1ddfe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns status of local or remote traffic control, MEM space, IO space, BUS master, SERR(System error reporting) and INTX assert disable.  <a href="#a044af04eb5978fbce79c9e788e1ddfe1">More...</a><br /></td></tr>
<tr class="separator:a044af04eb5978fbce79c9e788e1ddfe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a47f43bf4087f93c623d9be4fdc5fb1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a8a47f43bf4087f93c623d9be4fdc5fb1">PCIELtssmEnable</a> (uint32_t baseAddr, uint32_t ltssmEnable)</td></tr>
<tr class="memdesc:a8a47f43bf4087f93c623d9be4fdc5fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables link training or disables link.  <a href="#a8a47f43bf4087f93c623d9be4fdc5fb1">More...</a><br /></td></tr>
<tr class="separator:a8a47f43bf4087f93c623d9be4fdc5fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea7c905b6f2eec81236cdc8d4462aeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="pcie_8h.html#ac3b010d8475b090fa7ad64130722cda3">pcieLtssmState_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a0ea7c905b6f2eec81236cdc8d4462aeb">PCIELtssmStatus</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a0ea7c905b6f2eec81236cdc8d4462aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the LTSSM status.  <a href="#a0ea7c905b6f2eec81236cdc8d4462aeb">More...</a><br /></td></tr>
<tr class="separator:a0ea7c905b6f2eec81236cdc8d4462aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef4269f9a365c03ea7a8849b4863ecd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#acef4269f9a365c03ea7a8849b4863ecd">PCIEBarConfig</a> (uint32_t baseAddr, const <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, uint32_t barNumber, const <a class="el" href="pcie_8h.html#ae348aa1ad63fcf4d03e34b9a370e2054">pcieBarParams_t</a> *barParams)</td></tr>
<tr class="memdesc:acef4269f9a365c03ea7a8849b4863ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures the BAR.  <a href="#acef4269f9a365c03ea7a8849b4863ecd">More...</a><br /></td></tr>
<tr class="separator:acef4269f9a365c03ea7a8849b4863ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c941347ecd224f12218032a6ab6bd74"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a5c941347ecd224f12218032a6ab6bd74">PCIEMsiMailboxConfig</a> (uint32_t baseAddr, const <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, const <a class="el" href="pcie_8h.html#a124965296aa8449ec301674882bfdc10">pcieMsiMailboxParams_t</a> *msiMailboxParams)</td></tr>
<tr class="memdesc:a5c941347ecd224f12218032a6ab6bd74"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures RC's MSI mailbox or EP's MSI descriptor.  <a href="#a5c941347ecd224f12218032a6ab6bd74">More...</a><br /></td></tr>
<tr class="separator:a5c941347ecd224f12218032a6ab6bd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af121fc93ac575608f716dc3bc638de45"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#af121fc93ac575608f716dc3bc638de45">PCIEMsiCtrl</a> (uint32_t baseAddr, const <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams, const <a class="el" href="pcie_8h.html#ad253b6334ae86122133ef2d9d037c9f7">pcieMsiCtrlParams_t</a> *msiCtrlParams)</td></tr>
<tr class="memdesc:af121fc93ac575608f716dc3bc638de45"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures MSI capabilities remote or locally.  <a href="#af121fc93ac575608f716dc3bc638de45">More...</a><br /></td></tr>
<tr class="separator:af121fc93ac575608f716dc3bc638de45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae633fb4afa1d1c2e7af5dd7c20ea35c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#ae633fb4afa1d1c2e7af5dd7c20ea35c7">PCIEMsiIntrCtrl</a> (uint32_t baseAddr, uint32_t msiIntrNum, uint32_t msiIntrGroup, uint32_t enableMsiIntr)</td></tr>
<tr class="memdesc:ae633fb4afa1d1c2e7af5dd7c20ea35c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables or disables specified MSI(Message signaled interrupt).  <a href="#ae633fb4afa1d1c2e7af5dd7c20ea35c7">More...</a><br /></td></tr>
<tr class="separator:ae633fb4afa1d1c2e7af5dd7c20ea35c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd882ce3baef03fb8d5ea09d65cd3be"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a0fd882ce3baef03fb8d5ea09d65cd3be">PCIEMsiActiveIntrStatus</a> (uint32_t baseAddr, uint32_t msiIntrGroup)</td></tr>
<tr class="memdesc:a0fd882ce3baef03fb8d5ea09d65cd3be"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the active MSI (Message signaled interrupt )interrupt status.  <a href="#a0fd882ce3baef03fb8d5ea09d65cd3be">More...</a><br /></td></tr>
<tr class="separator:a0fd882ce3baef03fb8d5ea09d65cd3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3716c27d8b98d837093c6c95d08a6d09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a3716c27d8b98d837093c6c95d08a6d09">PCIEMsiActiveIntrClear</a> (uint32_t baseAddr, uint32_t msiIntrGroup, uint32_t intrMask)</td></tr>
<tr class="memdesc:a3716c27d8b98d837093c6c95d08a6d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function clears the active MSI.  <a href="#a3716c27d8b98d837093c6c95d08a6d09">More...</a><br /></td></tr>
<tr class="separator:a3716c27d8b98d837093c6c95d08a6d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae99a3d5a416cc3d88593536798374ba1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#ae99a3d5a416cc3d88593536798374ba1">PCIEMsiTransmit</a> (uint32_t baseAddr, <a class="el" href="pcie_8h.html#a7caa76e8b3bc60b34c4fd3c899f69195">pcieMsiIntrType_t</a> msiType, uint32_t msiOutboundCfgSpace)</td></tr>
<tr class="memdesc:ae99a3d5a416cc3d88593536798374ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function Generate MSI using HW or SW method.  <a href="#ae99a3d5a416cc3d88593536798374ba1">More...</a><br /></td></tr>
<tr class="separator:ae99a3d5a416cc3d88593536798374ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9d0f154c2ae1503e46a126c249f107"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a2d9d0f154c2ae1503e46a126c249f107">PCIEGetOutboundAddr</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:a2d9d0f154c2ae1503e46a126c249f107"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the PCIe outbound base address for the PCIe base address passed.  <a href="#a2d9d0f154c2ae1503e46a126c249f107">More...</a><br /></td></tr>
<tr class="separator:a2d9d0f154c2ae1503e46a126c249f107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42254c52284b4d7347aac61b72c7b28f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#a42254c52284b4d7347aac61b72c7b28f">PCIELegacyIntrTransmit</a> (uint32_t baseAddr, <a class="el" href="pcie_8h.html#ad0bd1bfc81c86b91a3a5e482808290b5">pcieLegacyIntr_t</a> intrAssert)</td></tr>
<tr class="memdesc:a42254c52284b4d7347aac61b72c7b28f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function asserts or de-asserts legacy interrupt.  <a href="#a42254c52284b4d7347aac61b72c7b28f">More...</a><br /></td></tr>
<tr class="separator:a42254c52284b4d7347aac61b72c7b28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ed663dae62cee1b7d7f953cefce47f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#ab8ed663dae62cee1b7d7f953cefce47f">PCIEGetLegacyIntrStatus</a> (uint32_t baseAddr, <a class="el" href="pcie_8h.html#ad0bd1bfc81c86b91a3a5e482808290b5">pcieLegacyIntr_t</a> intrAssert)</td></tr>
<tr class="memdesc:ab8ed663dae62cee1b7d7f953cefce47f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns asserts or de-asserts legacy interrupt status.  <a href="#ab8ed663dae62cee1b7d7f953cefce47f">More...</a><br /></td></tr>
<tr class="separator:ab8ed663dae62cee1b7d7f953cefce47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa86dbc3c40dcb5cbb2ddd87131f153a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#afa86dbc3c40dcb5cbb2ddd87131f153a">PCIEChangeLinkSpeed</a> (uint32_t baseAddr, <a class="el" href="pcie_8h.html#ab95c1162f3c067c4a99fccf2d70deeb0">pcieLinkSpeed_t</a> newSpeed)</td></tr>
<tr class="memdesc:afa86dbc3c40dcb5cbb2ddd87131f153a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function requests the PCIe core to switch to new link speed.  <a href="#afa86dbc3c40dcb5cbb2ddd87131f153a">More...</a><br /></td></tr>
<tr class="separator:afa86dbc3c40dcb5cbb2ddd87131f153a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefda7555b3ff8ae790f80fd506f698e2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pcie_8c.html#aefda7555b3ff8ae790f80fd506f698e2">PCIEGetDeviceVendorId</a> (uint32_t baseAddr, const <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *locationParams)</td></tr>
<tr class="memdesc:aefda7555b3ff8ae790f80fd506f698e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function returns the remote or local device and vendor ID.  <a href="#aefda7555b3ff8ae790f80fd506f698e2">More...</a><br /></td></tr>
<tr class="separator:aefda7555b3ff8ae790f80fd506f698e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the device abstraction layer APIs for PCIe peripheral. </p>
</div><h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a3a6bdc6d2d6347bc454967b59b818e74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEAtuRegionConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *&#160;</td>
          <td class="paramname"><em>locationParams</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>atuRegionIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="pcie_8h.html#a0b16d5ea596914264fd5262f8c9171de">pcieAtuRegionParams_t</a> *&#160;</td>
          <td class="paramname"><em>atuRegionParams</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures PCIe outbound or inbound region. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">locationParams</td><td>Refer struct <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742" title="This Structure defines the PCIe configuration parameters. ">pcieLocationParams_t</a> for details </td></tr>
    <tr><td class="paramname">atuRegionIndex</td><td>region to be configured<ul>
<li>Possible values for inbound configuration 0 to 3</li>
<li>Possible values for outbound configuration 0 to 15 </li>
</ul>
</td></tr>
    <tr><td class="paramname">atuRegionParams</td><td>ATU region parameters. Values given by struct <a class="el" href="pcie_8h.html#a0b16d5ea596914264fd5262f8c9171de" title="This Structure defines the ATU region parameters. ">pcieAtuRegionParams_t</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API will configure 32-bit aligned addresses. </dd></dl>

</div>
</div>
<a class="anchor" id="acef4269f9a365c03ea7a8849b4863ecd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEBarConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *&#160;</td>
          <td class="paramname"><em>locationParams</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>barNumber</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="pcie_8h.html#ae348aa1ad63fcf4d03e34b9a370e2054">pcieBarParams_t</a> *&#160;</td>
          <td class="paramname"><em>barParams</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function configures the BAR. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">locationParams</td><td>structure to select local or remote cfg space Refer struct <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742" title="This Structure defines the PCIe configuration parameters. ">pcieLocationParams_t</a> for details. </td></tr>
    <tr><td class="paramname">barNumber</td><td>BAR number to be configured Possible values for 32 bit BAR for RC are 0 and 1 Possible values for 32 bit BAR for EP are 0 to 5 Possible values for 64 bit BAR for RC is 0 Possible values for 64 bit BAR for EP are 0 to 2 </td></tr>
    <tr><td class="paramname">barParams</td><td>BAR configuration parameters. Refer struct <a class="el" href="pcie_8h.html#ae348aa1ad63fcf4d03e34b9a370e2054" title="This structure defines BAR parameters. ">pcieBarParams_t</a> for details</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API should be called only after setting the PCIe device type. </dd></dl>

</div>
</div>
<a class="anchor" id="afa86dbc3c40dcb5cbb2ddd87131f153a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEChangeLinkSpeed </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="pcie_8h.html#ab95c1162f3c067c4a99fccf2d70deeb0">pcieLinkSpeed_t</a>&#160;</td>
          <td class="paramname"><em>newSpeed</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function requests the PCIe core to switch to new link speed. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">newSpeed</td><td>New speed to which the link should be switched enum <a class="el" href="pcie_8h.html#ab95c1162f3c067c4a99fccf2d70deeb0" title="Enum to set maximum PCIe Link speed(2.5Gbps or 5Gbps). ">pcieLinkSpeed_t</a> for values</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API should be called only after setting the PCIe device type. </dd></dl>

</div>
</div>
<a class="anchor" id="a6363f927560dc55e299767566a773e6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEConfigLink </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="pcie_8h.html#ab95c1162f3c067c4a99fccf2d70deeb0">pcieLinkSpeed_t</a>&#160;</td>
          <td class="paramname"><em>maxLinkSpeed</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>maxLinkWidth</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures maximum PCIe link speed and link width. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">maxLinkSpeed</td><td>Max PCIe link speed to be set. Values given by enum <a class="el" href="pcie_8h.html#ab95c1162f3c067c4a99fccf2d70deeb0" title="Enum to set maximum PCIe Link speed(2.5Gbps or 5Gbps). ">pcieLinkSpeed_t</a> </td></tr>
    <tr><td class="paramname">maxLinkWidth</td><td>PCIe maximum link width(number of lanes). possible values: 1 or 2 for PCIeSS1 1 for PCIeSS2 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API should be called only after setting the PCIe device type. </dd></dl>

</div>
</div>
<a class="anchor" id="a27c855396bee5e3e47dcc93f1cb1031b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcie_8h.html#a5c11b9b54f4e2e88eb9c8130aac864d9">pcieDeviceType_t</a> PCIEGetDeviceType </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API returns the PCIe device type. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>deviceType PCIe device type. Refer enum pcieDeviceType_t for possible return values. </dd></dl>

</div>
</div>
<a class="anchor" id="aefda7555b3ff8ae790f80fd506f698e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t PCIEGetDeviceVendorId </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *&#160;</td>
          <td class="paramname"><em>locationParams</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the remote or local device and vendor ID. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">locationParams</td><td>structure to select local or remote cfg space Refer struct <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742" title="This Structure defines the PCIe configuration parameters. ">pcieLocationParams_t</a> for details.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>deviceVendorId lower 16 bits contains vendorID Upper 16 bits contains DeviceID</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API should be called only after setting the PCIe device type. </dd></dl>

</div>
</div>
<a class="anchor" id="ab8ed663dae62cee1b7d7f953cefce47f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t PCIEGetLegacyIntrStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="pcie_8h.html#ad0bd1bfc81c86b91a3a5e482808290b5">pcieLegacyIntr_t</a>&#160;</td>
          <td class="paramname"><em>intrAssert</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns asserts or de-asserts legacy interrupt status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">intrAssert</td><td>Assert or de-assert legacy interrupt. Refer enum <a class="el" href="pcie_8h.html#ad0bd1bfc81c86b91a3a5e482808290b5" title="Enum to select assertion or de-assertion of Legacy interrupt. ">pcieLegacyIntr_t</a> for values</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status legacy interrupt assert or de-assert status </dd></dl>

</div>
</div>
<a class="anchor" id="ac8ae3e11db1550342d6fbf220ce12873"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcie_8h.html#ab95c1162f3c067c4a99fccf2d70deeb0">pcieLinkSpeed_t</a> PCIEGetLinkSpeed </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the present PCIe link speed at which the PCIe is working. This API should be used after link is up. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>linkSpeed link speed at which the PCIe is working</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API should be called only after setting the PCIe device type. </dd></dl>

</div>
</div>
<a class="anchor" id="a0152e92723e48c0d4ca1adc182d3e851"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t PCIEGetMainIntrEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the status of enabled interrupts. </p>
<ul>
<li>It returns 32 bit integer with bits specifying whether an interrupt is enabled or disabled.</li>
<li>Returned value can be masked with the values in enum <a class="el" href="pcie_8h.html#a5ce57b2a5dc3df5f81733c45778d8150" title="PCIe Main interrupt flags. ">pcieMainIntrFlag_t</a> to check the required interrupt status</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status All the enabled interrupts. </dd></dl>

</div>
</div>
<a class="anchor" id="a8fd6678de9fa12f74005022587c3f0ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t PCIEGetMsiIntrEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the status of enabled PCIe MSI or Legacy interrupts interrupts. </p>
<ul>
<li>It returns 32 bit integer with bits specifying whether an interrupt is enabled or disabled.</li>
<li>Returned value can be masked with the values in enum <a class="el" href="pcie_8h.html#a21645b4de7dad19ac47e0bec7d27dc06" title="PCIe MSI(Message signaled interrupt) interrupt flags. ">pcieMsiIntrFlag_t</a> to check the required interrupt status</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status All the enabled interrupt status. </dd></dl>

</div>
</div>
<a class="anchor" id="a2d9d0f154c2ae1503e46a126c249f107"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t PCIEGetOutboundAddr </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the PCIe outbound base address for the PCIe base address passed. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>address Outbound address for the instance passed </dd></dl>

</div>
</div>
<a class="anchor" id="a42254c52284b4d7347aac61b72c7b28f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIELegacyIntrTransmit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="pcie_8h.html#ad0bd1bfc81c86b91a3a5e482808290b5">pcieLegacyIntr_t</a>&#160;</td>
          <td class="paramname"><em>intrAssert</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function asserts or de-asserts legacy interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">intrAssert</td><td>Assert or de-assert legacy interrupt. Refer enum pcieLegacyIntr_t for details</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a8a47f43bf4087f93c623d9be4fdc5fb1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIELtssmEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ltssmEnable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables link training or disables link. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">ltssmEnable</td><td>link control parameter Possible values: 1 to enable link training 0 to disable link</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a0ea7c905b6f2eec81236cdc8d4462aeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="pcie_8h.html#ac3b010d8475b090fa7ad64130722cda3">pcieLtssmState_t</a> PCIELtssmStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the LTSSM status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>LTSSM status. Refer enum PCIELtssmState_t for details </dd></dl>

</div>
</div>
<a class="anchor" id="acde7bd4f8e137c6fb2436d8e503218e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEMainIntrClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intrMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This Function clears the status of specified interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">intrMask</td><td>mask value for the interrupts to be cleared.<ul>
<li>given by enum - pcieMainIntrFlag_t.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a1648cc9d7740b4c4eea4106f777a67ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEMainIntrDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intrMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function disables only specified PCIe interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">intrMask</td><td>mask value for the interrupts to be disabled. Supported values are given by enum <a class="el" href="pcie_8h.html#a5ce57b2a5dc3df5f81733c45778d8150" title="PCIe Main interrupt flags. ">pcieMainIntrFlag_t</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ae6c7f6e85bda6c9edb130cfdad60dfe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEMainIntrEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intrMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables only specified PCIe interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">intrMask</td><td>Mask value for the interrupts to be enabled. Supported values are given by the enum <a class="el" href="pcie_8h.html#a5ce57b2a5dc3df5f81733c45778d8150" title="PCIe Main interrupt flags. ">pcieMainIntrFlag_t</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="acab32c736ed68e72e6f38113384d5ba7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t PCIEMainIntrRawStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the raw status of interrupts. </p>
<ul>
<li>Returned value can be masked with the values in enum <a class="el" href="pcie_8h.html#a5ce57b2a5dc3df5f81733c45778d8150" title="PCIe Main interrupt flags. ">pcieMainIntrFlag_t</a> to check the required interrupt status</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status all the raw interrupt status. </dd></dl>

</div>
</div>
<a class="anchor" id="a037367b6329f4cf074a3ed101d772292"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t PCIEMainIntrStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the status of interrupts. </p>
<ul>
<li>It specifies whether an interrupt is active or inactive.</li>
<li>After an interrupt is serviced, the software must set to 0 the corresponding flag in the interrupt status register.</li>
<li>Returned value can be masked with the values in enum <a class="el" href="pcie_8h.html#a5ce57b2a5dc3df5f81733c45778d8150" title="PCIe Main interrupt flags. ">pcieMainIntrFlag_t</a> to check the required interrupt status</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status all the active interrupt status. </dd></dl>

</div>
</div>
<a class="anchor" id="a3716c27d8b98d837093c6c95d08a6d09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEMsiActiveIntrClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>msiIntrGroup</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intrMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function clears the active MSI. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">msiIntrGroup</td><td>MSI interrupt group to be selected </td></tr>
    <tr><td class="paramname">intrMask</td><td>Interrupt mask containing active interrupts</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a0fd882ce3baef03fb8d5ea09d65cd3be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t PCIEMsiActiveIntrStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>msiIntrGroup</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the active MSI (Message signaled interrupt )interrupt status. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">msiIntrGroup</td><td>MSI interrupt group to be selected</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Status Status of all the active MSI interrupts </dd></dl>

</div>
</div>
<a class="anchor" id="af121fc93ac575608f716dc3bc638de45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEMsiCtrl </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *&#160;</td>
          <td class="paramname"><em>locationParams</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="pcie_8h.html#ad253b6334ae86122133ef2d9d037c9f7">pcieMsiCtrlParams_t</a> *&#160;</td>
          <td class="paramname"><em>msiCtrlParams</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function configures MSI capabilities remote or locally. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">locationParams</td><td>structure to select local or remote cfg space Refer struct <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742" title="This Structure defines the PCIe configuration parameters. ">pcieLocationParams_t</a> for details. </td></tr>
    <tr><td class="paramname">msiCtrlParams</td><td>MSI control parameters. Refer struct pcieMsiCtrlParams_t for details</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API should be called only after setting the PCIe device type. </dd></dl>

</div>
</div>
<a class="anchor" id="aa94f0bed756f341055471f434f3547ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEMsiIntrClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intrMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This Function clears the status of specified PCIe MSI or Legacy interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">intrMask</td><td>mask value for the interrupts to be cleared.<ul>
<li>given by enum - <a class="el" href="pcie_8h.html#a21645b4de7dad19ac47e0bec7d27dc06" title="PCIe MSI(Message signaled interrupt) interrupt flags. ">pcieMsiIntrFlag_t</a>.</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ae633fb4afa1d1c2e7af5dd7c20ea35c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEMsiIntrCtrl </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>msiIntrNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>msiIntrGroup</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>enableMsiIntr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables or disables specified MSI(Message signaled interrupt). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">msiIntrNum</td><td>MSI interrupt number to be enabled or disabled Possible values: 0 to 31 </td></tr>
    <tr><td class="paramname">msiIntrGroup</td><td>MSI interrupt group to be selected Possible values: 0 to 7 </td></tr>
    <tr><td class="paramname">enableMsiIntr</td><td>enable or disable MSI Possible values: 0 to disable MSI 1 to enable MSI</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a1df07c64bf8bb9c92921667a2a2b2936"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEMsiIntrDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intrMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function disables only specified PCIe MSI or Legacy interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">intrMask</td><td>mask value for the interrupts to be disabled. Supported values are given by enum <a class="el" href="pcie_8h.html#a21645b4de7dad19ac47e0bec7d27dc06" title="PCIe MSI(Message signaled interrupt) interrupt flags. ">pcieMsiIntrFlag_t</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a83842dcdcfb477a8c3de9e40d03f3236"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEMsiIntrEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intrMask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables only specified PCIe MSI or Legacy interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">intrMask</td><td>mask value for the interrupts to be enabled. Supported values are given by the enum <a class="el" href="pcie_8h.html#a21645b4de7dad19ac47e0bec7d27dc06" title="PCIe MSI(Message signaled interrupt) interrupt flags. ">pcieMsiIntrFlag_t</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a692fc5f58df6e8fa665b27ac06fb0400"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t PCIEMsiIntrRawStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the raw status of PCIe MSI or Legacy interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status all the raw interrupt status. </dd></dl>

</div>
</div>
<a class="anchor" id="a84926f8eb0d21dc8d93c5fb4dc44950e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t PCIEMsiIntrStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns the status of PCIe MSI or Legacy interrupts. </p>
<ul>
<li>It specifies whether an interrupt is active or inactive.</li>
<li>After an interrupt is serviced, the software must set to 0 the corresponding flag in the interrupt status register.</li>
<li>Returned value can be masked with the values in enum <a class="el" href="pcie_8h.html#a21645b4de7dad19ac47e0bec7d27dc06" title="PCIe MSI(Message signaled interrupt) interrupt flags. ">pcieMsiIntrFlag_t</a> to check the required interrupt status</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status all the interrupt status. </dd></dl>

</div>
</div>
<a class="anchor" id="a5c941347ecd224f12218032a6ab6bd74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEMsiMailboxConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *&#160;</td>
          <td class="paramname"><em>locationParams</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="pcie_8h.html#a124965296aa8449ec301674882bfdc10">pcieMsiMailboxParams_t</a> *&#160;</td>
          <td class="paramname"><em>msiMailboxParams</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function configures RC's MSI mailbox or EP's MSI descriptor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">locationParams</td><td>structure to select local or remote cfg space Refer struct <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742" title="This Structure defines the PCIe configuration parameters. ">pcieLocationParams_t</a> for details. </td></tr>
    <tr><td class="paramname">msiMailboxParams</td><td>mailbox parameters. Refer struct <a class="el" href="pcie_8h.html#a124965296aa8449ec301674882bfdc10" title="This structure defines MSI(Message signaled interrupt) parameters. ">pcieMsiMailboxParams_t</a> for details</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API should be called only after setting the PCIe device type. </dd></dl>

</div>
</div>
<a class="anchor" id="ae99a3d5a416cc3d88593536798374ba1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIEMsiTransmit </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="pcie_8h.html#a7caa76e8b3bc60b34c4fd3c899f69195">pcieMsiIntrType_t</a>&#160;</td>
          <td class="paramname"><em>msiType</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>msiOutboundCfgSpace</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function Generate MSI using HW or SW method. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">msiType</td><td>MSI interrupt type. Refer enum <a class="el" href="pcie_8h.html#a7caa76e8b3bc60b34c4fd3c899f69195" title="Enum to select whether to generate MSI(Message Signaled interrupt) by hardware or software method...">pcieMsiIntrType_t</a> for values. After MSI generation by hardware method. API waits till MSI request is granted. </td></tr>
    <tr><td class="paramname">msiOutboundCfgSpace</td><td>Outbound config space from the MSI has to be generated. Used for SW MSI generation.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="a2fb300a0b1e3daf84edad2cb2958f188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIESetDeviceType </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="pcie_8h.html#a5c11b9b54f4e2e88eb9c8130aac864d9">pcieDeviceType_t</a>&#160;</td>
          <td class="paramname"><em>deviceType</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures PCIe device type. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">deviceType</td><td>PCIe device type. Values given by enum <a class="el" href="pcie_8h.html#a5c11b9b54f4e2e88eb9c8130aac864d9" title="Enum to select the PCIe Device type. ">pcieDeviceType_t</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API should be called before doing other PCIe configuration. </dd></dl>

</div>
</div>
<a class="anchor" id="a661637d96d4cb3f6ad638505e3c18a7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIETrafficCtrl </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *&#160;</td>
          <td class="paramname"><em>locationParams</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="pcie_8h.html#a39be24d4e34754b0b1a322b82c208c5c">pcieTrafficCtrlParams_t</a> *&#160;</td>
          <td class="paramname"><em>trafficCtrlParams</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables or disables the following local or remote traffic controls, MEM space, IO space, BUS master, SERR(System error reporting), INTX assert disable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">locationParams</td><td>Structure to select local or remote config. Refer struct <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742" title="This Structure defines the PCIe configuration parameters. ">pcieLocationParams_t</a> for details. </td></tr>
    <tr><td class="paramname">trafficCtrlParams</td><td>Structure containing traffic control parameters Refer struct <a class="el" href="pcie_8h.html#a39be24d4e34754b0b1a322b82c208c5c" title="PCIe traffic control parameter structure. ">pcieTrafficCtrlParams_t</a> for details.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API should be called only after setting the PCIe device type. </dd></dl>

</div>
</div>
<a class="anchor" id="a044af04eb5978fbce79c9e788e1ddfe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PCIETrafficStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742">pcieLocationParams_t</a> *&#160;</td>
          <td class="paramname"><em>locationParams</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="pcie_8h.html#a39be24d4e34754b0b1a322b82c208c5c">pcieTrafficCtrlParams_t</a> *&#160;</td>
          <td class="paramname"><em>trafficCtrlParams</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function returns status of local or remote traffic control, MEM space, IO space, BUS master, SERR(System error reporting) and INTX assert disable. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the PCIeSS registers. </td></tr>
    <tr><td class="paramname">locationParams</td><td>Structure to select local or remote config Refer struct <a class="el" href="pcie_8h.html#af8fe7767413b587b95d420f0470ee742" title="This Structure defines the PCIe configuration parameters. ">pcieLocationParams_t</a> for details </td></tr>
    <tr><td class="paramname">trafficCtrlParams</td><td>Structure containing present PCIe traffic status. Refer struct <a class="el" href="pcie_8h.html#a39be24d4e34754b0b1a322b82c208c5c" title="PCIe traffic control parameter structure. ">pcieTrafficCtrlParams_t</a> for details</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This API should be called only after setting the PCIe device type. </dd></dl>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2016, Texas Instruments Incorporated</small>
</body>
</html>
