

================================================================
== Vitis HLS Report for 'SMM_CIF_0_1'
================================================================
* Date:           Mon Oct 28 14:09:58 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SMM_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214                   |SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6                   |       77|       77|   0.770 us|   0.770 us|    77|    77|       no|
        |grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271                              |SMM_CIF_0_1_Pipeline_L2_L3                              |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380  |SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2  |     2412|     2412|  24.491 us|  24.491 us|  2412|  2412|       no|
        |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442                   |SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7                   |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_128_3_VITIS_LOOP_136_4  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    682|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   35|    2412|   6025|    -|
|Memory           |       25|    -|     800|     25|    -|
|Multiplexer      |        -|    -|       -|   1623|    -|
|Register         |        -|    -|     868|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       25|   35|    4080|   8355|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        8|   15|       3|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271                              |SMM_CIF_0_1_Pipeline_L2_L3                              |        0|  25|  1096|   881|    0|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380  |SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2  |        0|   0|   692|  1122|    0|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214                   |SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6                   |        0|   0|    30|   606|    0|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442                   |SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7                   |        0|   0|    99|   140|    0|
    |mul_32ns_32ns_64_2_1_U148                                          |mul_32ns_32ns_64_2_1                                    |        0|   4|   165|    50|    0|
    |mul_32s_32s_32_1_1_U151                                            |mul_32s_32s_32_1_1                                      |        0|   0|     0|  1042|    0|
    |mul_32s_32s_32_1_1_U152                                            |mul_32s_32s_32_1_1                                      |        0|   0|     0|  1042|    0|
    |mul_32s_32s_32_1_1_U153                                            |mul_32s_32s_32_1_1                                      |        0|   0|     0|  1042|    0|
    |mul_32s_32s_32_2_1_U149                                            |mul_32s_32s_32_2_1                                      |        0|   3|   165|    50|    0|
    |mul_32s_32s_32_2_1_U150                                            |mul_32s_32s_32_2_1                                      |        0|   3|   165|    50|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                        |        0|  35|  2412|  6025|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |                          Memory                          |                                Module                               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_U         |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_U       |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W  |        0|  32|   1|    0|     3|   16|     1|           48|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U         |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U      |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_U  |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W    |        1|   0|   0|    0|    96|   16|     1|         1536|
    +----------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                                                     |                                                                     |       25| 800|  25|    0|  2475|  800|    50|        39600|
    +----------------------------------------------------------+---------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                    Variable Name                                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln128_fu_611_p2                                                                  |         +|   0|  0|  71|          64|           1|
    |add_ln136_fu_676_p2                                                                  |         +|   0|  0|  38|          31|           1|
    |grp_fu_473_p2                                                                        |         +|   0|  0|  39|          32|           2|
    |num_imag_2_fu_620_p2                                                                 |         +|   0|  0|  39|          32|           1|
    |sub151_fu_561_p2                                                                     |         +|   0|  0|  39|          32|           2|
    |sub154_fu_567_p2                                                                     |         +|   0|  0|  39|          32|           2|
    |sub_fu_711_p2                                                                        |         +|   0|  0|  39|          32|           2|
    |bound4_fu_584_p2                                                                     |         -|   0|  0|  41|          34|          34|
    |ap_block_state13_on_subcall_done                                                     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op174_call_state13                                                      |       and|   0|  0|   2|           1|           1|
    |grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TREADY                              |       and|   0|  0|   2|           1|           1|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TREADY                   |       and|   0|  0|   2|           1|           1|
    |cmp155_not27_fu_631_p2                                                               |      icmp|   0|  0|  39|          32|          32|
    |cmp155_not_mid1_fu_626_p2                                                            |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln128_fu_606_p2                                                                 |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln136_fu_600_p2                                                                 |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln168_fu_664_p2                                                                 |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1                                                                      |        or|   0|  0|   2|           1|           1|
    |or_ln168_fu_670_p2                                                                   |        or|   0|  0|   2|           1|           1|
    |iter_3_fu_682_p3                                                                     |    select|   0|  0|  31|           1|          31|
    |select_ln128_1_fu_644_p3                                                             |    select|   0|  0|  31|           1|          31|
    |select_ln128_2_fu_656_p3                                                             |    select|   0|  0|  32|           1|          32|
    |select_ln128_fu_636_p3                                                               |    select|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                |          |   0|  0| 682|         492|         339|
    +-------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |                            Name                            | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1       |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0         |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1         |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1         |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1      |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0         |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1         |    9|          2|    1|          2|
    |SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1         |    9|          2|    1|          2|
    |ap_NS_fsm                                                   |  125|         28|    1|         28|
    |grp_fu_455_p0                                               |   14|          3|   32|         96|
    |grp_fu_455_p1                                               |   14|          3|   32|         96|
    |in_stream_a_TDATA_blk_n                                     |    9|          2|    1|          2|
    |in_stream_a_TREADY_int_regslice                             |   25|          5|    1|          5|
    |indvar_flatten13_fu_196                                     |    9|          2|   64|        128|
    |iter_fu_188                                                 |    9|          2|   31|         62|
    |num_imag_fu_192                                             |    9|          2|   32|         64|
    |out_stream_TDATA_blk_n                                      |    9|          2|    1|          2|
    |out_stream_TDATA_int_regslice                               |   25|          5|   64|        320|
    |out_stream_TVALID_int_regslice                              |   25|          5|    1|          5|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1  |    9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1  |    9|          2|    1|          2|
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                       | 1623|        359|  410|       1108|
    +------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |B_COL                                                                           |  32|   0|   32|          0|
    |B_ROW                                                                           |  32|   0|   32|          0|
    |B_ROW_load_load_fu_553_p1                                                       |  32|   0|   32|          0|
    |KER_bound_reg_851                                                               |  32|   0|   32|          0|
    |KER_size_0_reg_789                                                              |  32|   0|   32|          0|
    |KER_size_1_reg_846                                                              |  32|   0|   32|          0|
    |OFMDim_current                                                                  |  32|   0|   32|          0|
    |ap_CS_fsm                                                                       |  27|   0|   27|          0|
    |ap_predicate_pred1250_state9                                                    |   1|   0|    1|          0|
    |ap_predicate_pred1252_state9                                                    |   1|   0|    1|          0|
    |ap_predicate_pred1254_state9                                                    |   1|   0|    1|          0|
    |bound11_reg_823                                                                 |  64|   0|   64|          0|
    |bound4_reg_818                                                                  |  34|   0|   34|          0|
    |grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start_reg                              |   1|   0|    1|          0|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start_reg  |   1|   0|    1|          0|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start_reg                   |   1|   0|    1|          0|
    |grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start_reg                   |   1|   0|    1|          0|
    |indvar_flatten13_fu_196                                                         |  64|   0|   64|          0|
    |iter_fu_188                                                                     |  31|   0|   31|          0|
    |mul_ln101_reg_836                                                               |  32|   0|   32|          0|
    |num_imag_fu_192                                                                 |  32|   0|   32|          0|
    |or_ln168_reg_831                                                                |   1|   0|    1|          0|
    |reg_468                                                                         |  32|   0|   32|          0|
    |reg_480                                                                         |  32|   0|   32|          0|
    |sub151_reg_807                                                                  |  32|   0|   32|          0|
    |sub154_reg_812                                                                  |  32|   0|   32|          0|
    |sub_reg_841                                                                     |  32|   0|   32|          0|
    |valIn_a_data_1_reg_729                                                          |  32|   0|   32|          0|
    |valIn_a_data_2_reg_735                                                          |  32|   0|   32|          0|
    |valIn_a_data_3_reg_743                                                          |  32|   0|   32|          0|
    |valIn_a_data_4_reg_749                                                          |  32|   0|   32|          0|
    |valIn_a_data_5_reg_757                                                          |  32|   0|   32|          0|
    |valIn_a_data_reg_725                                                            |  32|   0|   32|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 868|   0|  868|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------------+-----+-----+--------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_none|   SMM_CIF_0_1|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_none|   SMM_CIF_0_1|  return value|
|in_stream_a_TDATA   |   in|   64|          axis|   in_stream_a|       pointer|
|in_stream_a_TVALID  |   in|    1|          axis|   in_stream_a|       pointer|
|in_stream_a_TREADY  |  out|    1|          axis|   in_stream_a|       pointer|
|out_stream_TDATA    |  out|   64|          axis|    out_stream|       pointer|
|out_stream_TVALID   |  out|    1|          axis|    out_stream|       pointer|
|out_stream_TREADY   |   in|    1|          axis|    out_stream|       pointer|
+--------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 19 24 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 27 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 13 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 27 
24 --> 25 
25 --> 26 
26 --> 13 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%in_stream_a_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:52]   --->   Operation 28 'read' 'in_stream_a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%valIn_a_data = trunc i64 %in_stream_a_read" [fixed_point_stream_convolution.cpp:52]   --->   Operation 29 'trunc' 'valIn_a_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read" [fixed_point_stream_convolution.cpp:54]   --->   Operation 30 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 2.00>
ST_2 : Operation 31 [1/2] (1.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read" [fixed_point_stream_convolution.cpp:54]   --->   Operation 31 'write' 'write_ln54' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (1.00ns)   --->   "%in_stream_a_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:56]   --->   Operation 32 'read' 'in_stream_a_read_1' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%valIn_a_data_1 = trunc i64 %in_stream_a_read_1" [fixed_point_stream_convolution.cpp:56]   --->   Operation 33 'trunc' 'valIn_a_data_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_1" [fixed_point_stream_convolution.cpp:58]   --->   Operation 34 'write' 'write_ln58' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 2.00>
ST_3 : Operation 35 [1/2] (1.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_1" [fixed_point_stream_convolution.cpp:58]   --->   Operation 35 'write' 'write_ln58' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 36 [1/1] (1.00ns)   --->   "%in_stream_a_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:60]   --->   Operation 36 'read' 'in_stream_a_read_2' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%valIn_a_data_2 = trunc i64 %in_stream_a_read_2" [fixed_point_stream_convolution.cpp:60]   --->   Operation 37 'trunc' 'valIn_a_data_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_2" [fixed_point_stream_convolution.cpp:62]   --->   Operation 38 'write' 'write_ln62' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 2.00>
ST_4 : Operation 39 [1/2] (1.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_2" [fixed_point_stream_convolution.cpp:62]   --->   Operation 39 'write' 'write_ln62' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 40 [1/1] (1.00ns)   --->   "%in_stream_a_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:64]   --->   Operation 40 'read' 'in_stream_a_read_3' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%valIn_a_data_3 = trunc i64 %in_stream_a_read_3" [fixed_point_stream_convolution.cpp:64]   --->   Operation 41 'trunc' 'valIn_a_data_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [2/2] (1.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_3" [fixed_point_stream_convolution.cpp:66]   --->   Operation 42 'write' 'write_ln66' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 2.00>
ST_5 : Operation 43 [1/2] (1.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_3" [fixed_point_stream_convolution.cpp:66]   --->   Operation 43 'write' 'write_ln66' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 44 [1/1] (1.00ns)   --->   "%in_stream_a_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:68]   --->   Operation 44 'read' 'in_stream_a_read_4' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 45 [2/2] (1.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_4" [fixed_point_stream_convolution.cpp:70]   --->   Operation 45 'write' 'write_ln70' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 2.00>
ST_6 : Operation 46 [1/2] (1.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_4" [fixed_point_stream_convolution.cpp:70]   --->   Operation 46 'write' 'write_ln70' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 47 [1/1] (1.00ns)   --->   "%in_stream_a_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:72]   --->   Operation 47 'read' 'in_stream_a_read_5' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%valIn_a_data_4 = trunc i64 %in_stream_a_read_5" [fixed_point_stream_convolution.cpp:72]   --->   Operation 48 'trunc' 'valIn_a_data_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [2/2] (1.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_5" [fixed_point_stream_convolution.cpp:74]   --->   Operation 49 'write' 'write_ln74' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 6> <Delay = 2.00>
ST_7 : Operation 50 [1/2] (1.00ns)   --->   "%write_ln74 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_5" [fixed_point_stream_convolution.cpp:74]   --->   Operation 50 'write' 'write_ln74' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 51 [1/1] (1.00ns)   --->   "%in_stream_a_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:76]   --->   Operation 51 'read' 'in_stream_a_read_6' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%valIn_a_data_5 = trunc i64 %in_stream_a_read_6" [fixed_point_stream_convolution.cpp:76]   --->   Operation 52 'trunc' 'valIn_a_data_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [2/2] (1.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_6" [fixed_point_stream_convolution.cpp:78]   --->   Operation 53 'write' 'write_ln78' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 2.00>
ST_8 : Operation 54 [1/2] (1.00ns)   --->   "%write_ln78 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_6" [fixed_point_stream_convolution.cpp:78]   --->   Operation 54 'write' 'write_ln78' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 55 [1/1] (1.00ns)   --->   "%in_stream_a_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:80]   --->   Operation 55 'read' 'in_stream_a_read_7' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 56 [2/2] (1.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_7" [fixed_point_stream_convolution.cpp:82]   --->   Operation 56 'write' 'write_ln82' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%spectopmodule_ln33 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [fixed_point_stream_convolution.cpp:33]   --->   Operation 57 'spectopmodule' 'spectopmodule_ln33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln33 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [fixed_point_stream_convolution.cpp:33]   --->   Operation 58 'specinterface' 'specinterface_ln33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_a, void @empty_5, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_stream_a"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty_5, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_stream"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 63 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 64 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 65 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 66 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 67 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 68 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 69 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 70 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 71 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 72 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 73 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 74 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 75 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 76 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 77 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 78 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 79 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 80 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 81 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 82 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 83 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 84 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 85 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 86 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln43 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A, i64 666, i64 27, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:43]   --->   Operation 87 'specmemcore' 'specmemcore_ln43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 88 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 89 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 90 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 91 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 92 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 93 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 94 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 95 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 96 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 97 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 98 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 99 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 100 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 101 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 102 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 103 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 104 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 105 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 106 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 107 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 108 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 109 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 110 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 111 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%specmemcore_ln44 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i64 666, i64 25, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:44]   --->   Operation 112 'specmemcore' 'specmemcore_ln44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/2] (1.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_7" [fixed_point_stream_convolution.cpp:82]   --->   Operation 113 'write' 'write_ln82' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 114 [1/1] (2.23ns)   --->   "%switch_ln98 = switch i32 %valIn_a_data, void %fpga_resource_hint.if.else173.2, i32 1, void %if.then, i32 0, void %VITIS_LOOP_128_3" [fixed_point_stream_convolution.cpp:98]   --->   Operation 114 'switch' 'switch_ln98' <Predicate = true> <Delay = 2.23>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%iter = alloca i32 1" [fixed_point_stream_convolution.cpp:136]   --->   Operation 115 'alloca' 'iter' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%num_imag = alloca i32 1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 116 'alloca' 'num_imag' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 117 'alloca' 'indvar_flatten13' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%OFMDim_current_load = load i32 %OFMDim_current"   --->   Operation 118 'load' 'OFMDim_current_load' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_9 : Operation 119 [2/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_load, i32 %OFMDim_current_load"   --->   Operation 119 'mul' 'A_COL_ITER' <Predicate = (valIn_a_data == 0)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten13"   --->   Operation 120 'store' 'store_ln0' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln128 = store i32 0, i32 %num_imag" [fixed_point_stream_convolution.cpp:128]   --->   Operation 121 'store' 'store_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln136 = store i31 0, i31 %iter" [fixed_point_stream_convolution.cpp:136]   --->   Operation 122 'store' 'store_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 1.58>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln100 = store i32 %valIn_a_data_4, i32 %B_COL" [fixed_point_stream_convolution.cpp:100]   --->   Operation 123 'store' 'store_ln100' <Predicate = (valIn_a_data == 1)> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (6.91ns)   --->   "%mul_ln101 = mul i32 %valIn_a_data_2, i32 %valIn_a_data_3" [fixed_point_stream_convolution.cpp:101]   --->   Operation 124 'mul' 'mul_ln101' <Predicate = (valIn_a_data == 1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln102 = store i32 %valIn_a_data_5, i32 %OFMDim_current" [fixed_point_stream_convolution.cpp:102]   --->   Operation 125 'store' 'store_ln102' <Predicate = (valIn_a_data == 1)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 126 'wait' 'empty' <Predicate = (valIn_a_data == 1)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %valIn_a_data_4, i32 %valIn_a_data_2" [fixed_point_stream_convolution.cpp:181]   --->   Operation 127 'mul' 'KER_size_0' <Predicate = (valIn_a_data != 1 & valIn_a_data != 0)> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%specfucore_ln184 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:184]   --->   Operation 128 'specfucore' 'specfucore_ln184' <Predicate = (valIn_a_data != 1 & valIn_a_data != 0)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%empty_60 = wait i32 @_ssdm_op_Wait"   --->   Operation 129 'wait' 'empty_60' <Predicate = (valIn_a_data != 1 & valIn_a_data != 0)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 130 [1/2] (6.91ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_load, i32 %OFMDim_current_load"   --->   Operation 130 'mul' 'A_COL_ITER' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%cast9 = zext i32 %valIn_a_data_1" [fixed_point_stream_convolution.cpp:56]   --->   Operation 131 'zext' 'cast9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%cast10 = zext i32 %A_COL_ITER"   --->   Operation 132 'zext' 'cast10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [2/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [fixed_point_stream_convolution.cpp:56]   --->   Operation 133 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%B_ROW_load = load i32 %B_ROW"   --->   Operation 134 'load' 'B_ROW_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%B_COL_load = load i32 %B_COL"   --->   Operation 135 'load' 'B_COL_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (2.55ns)   --->   "%sub148 = add i32 %A_COL_ITER, i32 4294967295"   --->   Operation 136 'add' 'sub148' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (2.55ns)   --->   "%sub151 = add i32 %B_COL_load, i32 4294967295"   --->   Operation 137 'add' 'sub151' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (2.55ns)   --->   "%sub154 = add i32 %valIn_a_data_1, i32 4294967295" [fixed_point_stream_convolution.cpp:56]   --->   Operation 138 'add' 'sub154' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%cast2 = zext i32 %B_COL_load"   --->   Operation 139 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %B_COL_load, i2 0"   --->   Operation 140 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (2.63ns)   --->   "%bound4 = sub i34 %p_shl1, i34 %cast2"   --->   Operation 141 'sub' 'bound4' <Predicate = true> <Delay = 2.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/2] (6.91ns)   --->   "%bound11 = mul i64 %cast9, i64 %cast10" [fixed_point_stream_convolution.cpp:56]   --->   Operation 142 'mul' 'bound11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln128 = br void %VITIS_LOOP_139_5" [fixed_point_stream_convolution.cpp:128]   --->   Operation 143 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.09>
ST_13 : Operation 144 [1/1] (0.00ns)   --->   "%iter_2 = load i31 %iter" [fixed_point_stream_convolution.cpp:136]   --->   Operation 144 'load' 'iter_2' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i64 %indvar_flatten13" [fixed_point_stream_convolution.cpp:128]   --->   Operation 145 'load' 'indvar_flatten13_load' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i31 %iter_2" [fixed_point_stream_convolution.cpp:136]   --->   Operation 146 'zext' 'zext_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (2.55ns)   --->   "%icmp_ln136 = icmp_slt  i32 %zext_ln136, i32 %A_COL_ITER" [fixed_point_stream_convolution.cpp:136]   --->   Operation 147 'icmp' 'icmp_ln136' <Predicate = (valIn_a_data == 0)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (3.52ns)   --->   "%icmp_ln128 = icmp_eq  i64 %indvar_flatten13_load, i64 %bound11" [fixed_point_stream_convolution.cpp:128]   --->   Operation 148 'icmp' 'icmp_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [1/1] (3.52ns)   --->   "%add_ln128 = add i64 %indvar_flatten13_load, i64 1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 149 'add' 'add_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %for.inc170.loopexit, void %if.end186.loopexit" [fixed_point_stream_convolution.cpp:128]   --->   Operation 150 'br' 'br_ln128' <Predicate = (valIn_a_data == 0)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%num_imag_load = load i32 %num_imag" [fixed_point_stream_convolution.cpp:128]   --->   Operation 151 'load' 'num_imag_load' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (2.55ns)   --->   "%num_imag_2 = add i32 %num_imag_load, i32 1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 152 'add' 'num_imag_2' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (2.55ns)   --->   "%cmp155_not_mid1 = icmp_ne  i32 %num_imag_2, i32 %sub154" [fixed_point_stream_convolution.cpp:128]   --->   Operation 153 'icmp' 'cmp155_not_mid1' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (2.55ns)   --->   "%cmp155_not27 = icmp_ne  i32 %num_imag_load, i32 %sub154" [fixed_point_stream_convolution.cpp:128]   --->   Operation 154 'icmp' 'cmp155_not27' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node or_ln168)   --->   "%select_ln128 = select i1 %icmp_ln136, i1 %cmp155_not27, i1 %cmp155_not_mid1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 155 'select' 'select_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln168)   --->   "%select_ln128_1 = select i1 %icmp_ln136, i31 %iter_2, i31 0" [fixed_point_stream_convolution.cpp:128]   --->   Operation 156 'select' 'select_ln128_1' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln168)   --->   "%zext_ln128 = zext i31 %select_ln128_1" [fixed_point_stream_convolution.cpp:128]   --->   Operation 157 'zext' 'zext_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 158 [1/1] (0.69ns)   --->   "%select_ln128_2 = select i1 %icmp_ln136, i32 %num_imag_load, i32 %num_imag_2" [fixed_point_stream_convolution.cpp:128]   --->   Operation 158 'select' 'select_ln128_2' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%empty_57 = wait i32 @_ssdm_op_Wait"   --->   Operation 159 'wait' 'empty_57' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln168 = icmp_ne  i32 %zext_ln128, i32 %sub148" [fixed_point_stream_convolution.cpp:168]   --->   Operation 160 'icmp' 'icmp_ln168' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln168 = or i1 %icmp_ln168, i1 %select_ln128" [fixed_point_stream_convolution.cpp:168]   --->   Operation 161 'or' 'or_ln168' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (2.52ns)   --->   "%add_ln136 = add i31 %iter_2, i31 1" [fixed_point_stream_convolution.cpp:136]   --->   Operation 162 'add' 'add_ln136' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.73ns)   --->   "%iter_3 = select i1 %icmp_ln136, i31 %add_ln136, i31 1" [fixed_point_stream_convolution.cpp:136]   --->   Operation 163 'select' 'iter_3' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (1.58ns)   --->   "%store_ln128 = store i64 %add_ln128, i64 %indvar_flatten13" [fixed_point_stream_convolution.cpp:128]   --->   Operation 164 'store' 'store_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 165 [1/1] (1.58ns)   --->   "%store_ln128 = store i32 %select_ln128_2, i32 %num_imag" [fixed_point_stream_convolution.cpp:128]   --->   Operation 165 'store' 'store_ln128' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 166 [1/1] (1.58ns)   --->   "%store_ln136 = store i31 %iter_3, i31 %iter" [fixed_point_stream_convolution.cpp:136]   --->   Operation 166 'store' 'store_ln136' <Predicate = (valIn_a_data == 0 & !icmp_ln128)> <Delay = 1.58>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end186"   --->   Operation 167 'br' 'br_ln0' <Predicate = (valIn_a_data == 0 & icmp_ln128)> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [fixed_point_stream_convolution.cpp:181]   --->   Operation 168 'specregionbegin' 'rbegin8' <Predicate = (valIn_a_data != 1 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin8" [fixed_point_stream_convolution.cpp:181]   --->   Operation 169 'specregionend' 'rend9' <Predicate = (valIn_a_data != 1 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [fixed_point_stream_convolution.cpp:182]   --->   Operation 170 'specregionbegin' 'rbegin6' <Predicate = (valIn_a_data != 1 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin6" [fixed_point_stream_convolution.cpp:182]   --->   Operation 171 'specregionend' 'rend7' <Predicate = (valIn_a_data != 1 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [fixed_point_stream_convolution.cpp:183]   --->   Operation 172 'specregionbegin' 'rbegin' <Predicate = (valIn_a_data != 1 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin" [fixed_point_stream_convolution.cpp:183]   --->   Operation 173 'specregionend' 'rend' <Predicate = (valIn_a_data != 1 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 174 [1/2] (0.00ns)   --->   "%call_ln183 = call void @SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7, i32 %KER_bound, i64 %in_stream_a, i64 %out_stream" [fixed_point_stream_convolution.cpp:183]   --->   Operation 174 'call' 'call_ln183' <Predicate = (valIn_a_data != 1 & valIn_a_data != 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end186"   --->   Operation 175 'br' 'br_ln0' <Predicate = (valIn_a_data != 1 & valIn_a_data != 0)> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end187"   --->   Operation 176 'br' 'br_ln0' <Predicate = (valIn_a_data != 1 & icmp_ln128) | (valIn_a_data != 1 & valIn_a_data != 0)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.87>
ST_14 : Operation 177 [2/2] (5.87ns)   --->   "%call_ln0 = call void @SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6, i64 %in_stream_a, i32 %B_ROW_load, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24"   --->   Operation 177 'call' 'call_ln0' <Predicate = true> <Delay = 5.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 178 [1/2] (0.00ns)   --->   "%call_ln0 = call void @SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6, i64 %in_stream_a, i32 %B_ROW_load, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24"   --->   Operation 178 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%empty_58 = wait i32 @_ssdm_op_Wait"   --->   Operation 179 'wait' 'empty_58' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%empty_59 = wait i32 @_ssdm_op_Wait"   --->   Operation 180 'wait' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [2/2] (0.00ns)   --->   "%call_ln168 = call void @SMM_CIF_0_1_Pipeline_L2_L3, i34 %bound4, i64 %out_stream, i32 %sub151, i1 %or_ln168, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24" [fixed_point_stream_convolution.cpp:168]   --->   Operation 181 'call' 'call_ln168' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.41>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_128_3_VITIS_LOOP_136_4_str"   --->   Operation 182 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 183 [1/2] (6.41ns)   --->   "%call_ln168 = call void @SMM_CIF_0_1_Pipeline_L2_L3, i34 %bound4, i64 %out_stream, i32 %sub151, i1 %or_ln168, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24" [fixed_point_stream_convolution.cpp:168]   --->   Operation 183 'call' 'call_ln168' <Predicate = true> <Delay = 6.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln136 = br void %VITIS_LOOP_139_5" [fixed_point_stream_convolution.cpp:136]   --->   Operation 184 'br' 'br_ln136' <Predicate = true> <Delay = 0.00>

State 19 <SV = 9> <Delay = 6.91>
ST_19 : Operation 185 [1/2] (6.91ns)   --->   "%mul_ln101 = mul i32 %valIn_a_data_2, i32 %valIn_a_data_3" [fixed_point_stream_convolution.cpp:101]   --->   Operation 185 'mul' 'mul_ln101' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.91>
ST_20 : Operation 186 [2/2] (6.91ns)   --->   "%mul_ln101_1 = mul i32 %mul_ln101, i32 %valIn_a_data_2" [fixed_point_stream_convolution.cpp:101]   --->   Operation 186 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 6.91>
ST_21 : Operation 187 [1/2] (6.91ns)   --->   "%mul_ln101_1 = mul i32 %mul_ln101, i32 %valIn_a_data_2" [fixed_point_stream_convolution.cpp:101]   --->   Operation 187 'mul' 'mul_ln101_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln101 = store i32 %mul_ln101_1, i32 %B_ROW" [fixed_point_stream_convolution.cpp:101]   --->   Operation 188 'store' 'store_ln101' <Predicate = true> <Delay = 0.00>

State 22 <SV = 12> <Delay = 7.08>
ST_22 : Operation 189 [1/1] (2.55ns)   --->   "%sub = add i32 %valIn_a_data_4, i32 4294967295" [fixed_point_stream_convolution.cpp:72]   --->   Operation 189 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 190 [1/1] (2.55ns)   --->   "%sub47 = add i32 %mul_ln101_1, i32 4294967295" [fixed_point_stream_convolution.cpp:101]   --->   Operation 190 'add' 'sub47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 191 [2/2] (4.53ns)   --->   "%call_ln101 = call void @SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i32 %sub47, i64 %out_stream, i64 %in_stream_a, i32 %sub, i32 %valIn_a_data_4, i32 %mul_ln101_1, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24" [fixed_point_stream_convolution.cpp:101]   --->   Operation 191 'call' 'call_ln101' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 13> <Delay = 4.53>
ST_23 : Operation 192 [1/2] (4.53ns)   --->   "%call_ln101 = call void @SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i32 %sub47, i64 %out_stream, i64 %in_stream_a, i32 %sub, i32 %valIn_a_data_4, i32 %mul_ln101_1, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24" [fixed_point_stream_convolution.cpp:101]   --->   Operation 192 'call' 'call_ln101' <Predicate = true> <Delay = 4.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end187"   --->   Operation 193 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 24 <SV = 9> <Delay = 12.5>
ST_24 : Operation 194 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %KER_size_0, i32 %valIn_a_data_2" [fixed_point_stream_convolution.cpp:182]   --->   Operation 194 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%specfucore_ln185 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:185]   --->   Operation 195 'specfucore' 'specfucore_ln185' <Predicate = true> <Delay = 0.00>

State 25 <SV = 10> <Delay = 12.5>
ST_25 : Operation 196 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %KER_size_1, i32 %valIn_a_data_3" [fixed_point_stream_convolution.cpp:183]   --->   Operation 196 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%specfucore_ln186 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615" [fixed_point_stream_convolution.cpp:186]   --->   Operation 197 'specfucore' 'specfucore_ln186' <Predicate = true> <Delay = 0.00>

State 26 <SV = 11> <Delay = 4.14>
ST_26 : Operation 198 [2/2] (4.14ns)   --->   "%call_ln183 = call void @SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7, i32 %KER_bound, i64 %in_stream_a, i64 %out_stream" [fixed_point_stream_convolution.cpp:183]   --->   Operation 198 'call' 'call_ln183' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 18> <Delay = 0.00>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln194 = ret" [fixed_point_stream_convolution.cpp:194]   --->   Operation 199 'ret' 'ret_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_stream_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_COL]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ B_ROW]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ OFMDim_current]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_stream_a_read      (read           ) [ 0010000000000000000000000000]
valIn_a_data          (trunc          ) [ 0011111111111111111000001110]
write_ln54            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_1    (read           ) [ 0001000000000000000000000000]
valIn_a_data_1        (trunc          ) [ 0001111111111000000000000000]
write_ln58            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_2    (read           ) [ 0000100000000000000000000000]
valIn_a_data_2        (trunc          ) [ 0000111111000000000111001000]
write_ln62            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_3    (read           ) [ 0000010000000000000000000000]
valIn_a_data_3        (trunc          ) [ 0000011111000000000100001100]
write_ln66            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_4    (read           ) [ 0000001000000000000000000000]
write_ln70            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_5    (read           ) [ 0000000100000000000000000000]
valIn_a_data_4        (trunc          ) [ 0000000111000000000111110000]
write_ln74            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_6    (read           ) [ 0000000010000000000000000000]
valIn_a_data_5        (trunc          ) [ 0000000011000000000000000000]
write_ln78            (write          ) [ 0000000000000000000000000000]
in_stream_a_read_7    (read           ) [ 0000000001000000000000000000]
spectopmodule_ln33    (spectopmodule  ) [ 0000000000000000000000000000]
specinterface_ln33    (specinterface  ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface  ) [ 0000000000000000000000000000]
specbitsmap_ln0       (specbitsmap    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln43      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
specmemcore_ln44      (specmemcore    ) [ 0000000000000000000000000000]
write_ln82            (write          ) [ 0000000000000000000000000000]
switch_ln98           (switch         ) [ 0000000000000000000000000000]
iter                  (alloca         ) [ 0000000001111111111000001110]
num_imag              (alloca         ) [ 0000000001111111111000001110]
indvar_flatten13      (alloca         ) [ 0000000001111111111000001110]
OFMDim_current_load   (load           ) [ 0000000000100000000000000000]
store_ln0             (store          ) [ 0000000000000000000000000000]
store_ln128           (store          ) [ 0000000000000000000000000000]
store_ln136           (store          ) [ 0000000000000000000000000000]
store_ln100           (store          ) [ 0000000000000000000000000000]
store_ln102           (store          ) [ 0000000000000000000000000000]
empty                 (wait           ) [ 0000000000000000000000000000]
KER_size_0            (mul            ) [ 0000000000000000000000001000]
specfucore_ln184      (specfucore     ) [ 0000000000000000000000000000]
empty_60              (wait           ) [ 0000000000000000000000000000]
A_COL_ITER            (mul            ) [ 0000000000011111111000000000]
cast9                 (zext           ) [ 0000000000001000000000000000]
cast10                (zext           ) [ 0000000000001000000000000000]
B_ROW_load            (load           ) [ 0000000000000111111000000000]
B_COL_load            (load           ) [ 0000000000000000000000000000]
sub148                (add            ) [ 0000000000000111111000000000]
sub151                (add            ) [ 0000000000000111111000000000]
sub154                (add            ) [ 0000000000000111111000000000]
cast2                 (zext           ) [ 0000000000000000000000000000]
p_shl1                (bitconcatenate ) [ 0000000000000000000000000000]
bound4                (sub            ) [ 0000000000000111111000000000]
bound11               (mul            ) [ 0000000000000111111000000000]
br_ln128              (br             ) [ 0000000000000000000000000000]
iter_2                (load           ) [ 0000000000000000000000000000]
indvar_flatten13_load (load           ) [ 0000000000000000000000000000]
zext_ln136            (zext           ) [ 0000000000000000000000000000]
icmp_ln136            (icmp           ) [ 0000000000000000000000000000]
icmp_ln128            (icmp           ) [ 0000000000000111111000000000]
add_ln128             (add            ) [ 0000000000000000000000000000]
br_ln128              (br             ) [ 0000000000000000000000000000]
num_imag_load         (load           ) [ 0000000000000000000000000000]
num_imag_2            (add            ) [ 0000000000000000000000000000]
cmp155_not_mid1       (icmp           ) [ 0000000000000000000000000000]
cmp155_not27          (icmp           ) [ 0000000000000000000000000000]
select_ln128          (select         ) [ 0000000000000000000000000000]
select_ln128_1        (select         ) [ 0000000000000000000000000000]
zext_ln128            (zext           ) [ 0000000000000000000000000000]
select_ln128_2        (select         ) [ 0000000000000000000000000000]
empty_57              (wait           ) [ 0000000000000000000000000000]
icmp_ln168            (icmp           ) [ 0000000000000000000000000000]
or_ln168              (or             ) [ 0000000000000011111000000000]
add_ln136             (add            ) [ 0000000000000000000000000000]
iter_3                (select         ) [ 0000000000000000000000000000]
store_ln128           (store          ) [ 0000000000000000000000000000]
store_ln128           (store          ) [ 0000000000000000000000000000]
store_ln136           (store          ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
rbegin8               (specregionbegin) [ 0000000000000000000000000000]
rend9                 (specregionend  ) [ 0000000000000000000000000000]
rbegin6               (specregionbegin) [ 0000000000000000000000000000]
rend7                 (specregionend  ) [ 0000000000000000000000000000]
rbegin                (specregionbegin) [ 0000000000000000000000000000]
rend                  (specregionend  ) [ 0000000000000000000000000000]
call_ln183            (call           ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
call_ln0              (call           ) [ 0000000000000000000000000000]
empty_58              (wait           ) [ 0000000000000000000000000000]
empty_59              (wait           ) [ 0000000000000000000000000000]
specloopname_ln0      (specloopname   ) [ 0000000000000000000000000000]
call_ln168            (call           ) [ 0000000000000000000000000000]
br_ln136              (br             ) [ 0000000000000000000000000000]
mul_ln101             (mul            ) [ 0000000000000000000011000000]
mul_ln101_1           (mul            ) [ 0000000000000000000000110000]
store_ln101           (store          ) [ 0000000000000000000000000000]
sub                   (add            ) [ 0000000000000000000000010000]
sub47                 (add            ) [ 0000000000000000000000010000]
call_ln101            (call           ) [ 0000000000000000000000000000]
br_ln0                (br             ) [ 0000000000000000000000000000]
KER_size_1            (mul            ) [ 0000000000000000000000000100]
specfucore_ln185      (specfucore     ) [ 0000000000000000000000000000]
KER_bound             (mul            ) [ 0000000000000111111000000010]
specfucore_ln186      (specfucore     ) [ 0000000000000000000000000000]
ret_ln194             (ret            ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_COL">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_COL"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B_ROW">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_ROW"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OFMDim_current">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OFMDim_current"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_Pipeline_L2_L3"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_128_3_VITIS_LOOP_136_4_str"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2"/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="iter_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iter/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="num_imag_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_imag/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten13_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_stream_a_read/1 in_stream_a_read_1/2 in_stream_a_read_2/3 in_stream_a_read_3/4 in_stream_a_read_4/5 in_stream_a_read_5/6 in_stream_a_read_6/7 in_stream_a_read_7/8 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_write_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="64" slack="0"/>
<pin id="209" dir="0" index="2" bw="64" slack="0"/>
<pin id="210" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/1 write_ln58/2 write_ln62/3 write_ln66/4 write_ln70/5 write_ln74/6 write_ln78/7 write_ln82/8 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="3" bw="16" slack="0"/>
<pin id="219" dir="0" index="4" bw="16" slack="0"/>
<pin id="220" dir="0" index="5" bw="16" slack="0"/>
<pin id="221" dir="0" index="6" bw="16" slack="0"/>
<pin id="222" dir="0" index="7" bw="16" slack="0"/>
<pin id="223" dir="0" index="8" bw="16" slack="0"/>
<pin id="224" dir="0" index="9" bw="16" slack="0"/>
<pin id="225" dir="0" index="10" bw="16" slack="0"/>
<pin id="226" dir="0" index="11" bw="16" slack="0"/>
<pin id="227" dir="0" index="12" bw="16" slack="0"/>
<pin id="228" dir="0" index="13" bw="16" slack="0"/>
<pin id="229" dir="0" index="14" bw="16" slack="0"/>
<pin id="230" dir="0" index="15" bw="16" slack="0"/>
<pin id="231" dir="0" index="16" bw="16" slack="0"/>
<pin id="232" dir="0" index="17" bw="16" slack="0"/>
<pin id="233" dir="0" index="18" bw="16" slack="0"/>
<pin id="234" dir="0" index="19" bw="16" slack="0"/>
<pin id="235" dir="0" index="20" bw="16" slack="0"/>
<pin id="236" dir="0" index="21" bw="16" slack="0"/>
<pin id="237" dir="0" index="22" bw="16" slack="0"/>
<pin id="238" dir="0" index="23" bw="16" slack="0"/>
<pin id="239" dir="0" index="24" bw="16" slack="0"/>
<pin id="240" dir="0" index="25" bw="16" slack="0"/>
<pin id="241" dir="0" index="26" bw="16" slack="0"/>
<pin id="242" dir="0" index="27" bw="16" slack="0"/>
<pin id="243" dir="1" index="28" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="34" slack="5"/>
<pin id="274" dir="0" index="2" bw="64" slack="0"/>
<pin id="275" dir="0" index="3" bw="32" slack="5"/>
<pin id="276" dir="0" index="4" bw="1" slack="4"/>
<pin id="277" dir="0" index="5" bw="16" slack="0"/>
<pin id="278" dir="0" index="6" bw="16" slack="0"/>
<pin id="279" dir="0" index="7" bw="16" slack="0"/>
<pin id="280" dir="0" index="8" bw="16" slack="0"/>
<pin id="281" dir="0" index="9" bw="16" slack="0"/>
<pin id="282" dir="0" index="10" bw="16" slack="0"/>
<pin id="283" dir="0" index="11" bw="16" slack="0"/>
<pin id="284" dir="0" index="12" bw="16" slack="0"/>
<pin id="285" dir="0" index="13" bw="16" slack="0"/>
<pin id="286" dir="0" index="14" bw="16" slack="0"/>
<pin id="287" dir="0" index="15" bw="16" slack="0"/>
<pin id="288" dir="0" index="16" bw="16" slack="0"/>
<pin id="289" dir="0" index="17" bw="16" slack="0"/>
<pin id="290" dir="0" index="18" bw="16" slack="0"/>
<pin id="291" dir="0" index="19" bw="16" slack="0"/>
<pin id="292" dir="0" index="20" bw="16" slack="0"/>
<pin id="293" dir="0" index="21" bw="16" slack="0"/>
<pin id="294" dir="0" index="22" bw="16" slack="0"/>
<pin id="295" dir="0" index="23" bw="16" slack="0"/>
<pin id="296" dir="0" index="24" bw="16" slack="0"/>
<pin id="297" dir="0" index="25" bw="16" slack="0"/>
<pin id="298" dir="0" index="26" bw="16" slack="0"/>
<pin id="299" dir="0" index="27" bw="16" slack="0"/>
<pin id="300" dir="0" index="28" bw="16" slack="0"/>
<pin id="301" dir="0" index="29" bw="16" slack="0"/>
<pin id="302" dir="0" index="30" bw="16" slack="0"/>
<pin id="303" dir="0" index="31" bw="16" slack="0"/>
<pin id="304" dir="0" index="32" bw="16" slack="0"/>
<pin id="305" dir="0" index="33" bw="16" slack="0"/>
<pin id="306" dir="0" index="34" bw="16" slack="0"/>
<pin id="307" dir="0" index="35" bw="16" slack="0"/>
<pin id="308" dir="0" index="36" bw="16" slack="0"/>
<pin id="309" dir="0" index="37" bw="16" slack="0"/>
<pin id="310" dir="0" index="38" bw="16" slack="0"/>
<pin id="311" dir="0" index="39" bw="16" slack="0"/>
<pin id="312" dir="0" index="40" bw="16" slack="0"/>
<pin id="313" dir="0" index="41" bw="16" slack="0"/>
<pin id="314" dir="0" index="42" bw="16" slack="0"/>
<pin id="315" dir="0" index="43" bw="16" slack="0"/>
<pin id="316" dir="0" index="44" bw="16" slack="0"/>
<pin id="317" dir="0" index="45" bw="16" slack="0"/>
<pin id="318" dir="0" index="46" bw="16" slack="0"/>
<pin id="319" dir="0" index="47" bw="16" slack="0"/>
<pin id="320" dir="0" index="48" bw="16" slack="0"/>
<pin id="321" dir="0" index="49" bw="16" slack="0"/>
<pin id="322" dir="0" index="50" bw="16" slack="0"/>
<pin id="323" dir="0" index="51" bw="16" slack="0"/>
<pin id="324" dir="0" index="52" bw="16" slack="0"/>
<pin id="325" dir="0" index="53" bw="16" slack="0"/>
<pin id="326" dir="0" index="54" bw="16" slack="0"/>
<pin id="327" dir="1" index="55" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln168/17 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="0" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="64" slack="0"/>
<pin id="384" dir="0" index="3" bw="64" slack="0"/>
<pin id="385" dir="0" index="4" bw="32" slack="0"/>
<pin id="386" dir="0" index="5" bw="32" slack="7"/>
<pin id="387" dir="0" index="6" bw="32" slack="1"/>
<pin id="388" dir="0" index="7" bw="16" slack="0"/>
<pin id="389" dir="0" index="8" bw="16" slack="0"/>
<pin id="390" dir="0" index="9" bw="16" slack="0"/>
<pin id="391" dir="0" index="10" bw="16" slack="0"/>
<pin id="392" dir="0" index="11" bw="16" slack="0"/>
<pin id="393" dir="0" index="12" bw="16" slack="0"/>
<pin id="394" dir="0" index="13" bw="16" slack="0"/>
<pin id="395" dir="0" index="14" bw="16" slack="0"/>
<pin id="396" dir="0" index="15" bw="16" slack="0"/>
<pin id="397" dir="0" index="16" bw="16" slack="0"/>
<pin id="398" dir="0" index="17" bw="16" slack="0"/>
<pin id="399" dir="0" index="18" bw="16" slack="0"/>
<pin id="400" dir="0" index="19" bw="16" slack="0"/>
<pin id="401" dir="0" index="20" bw="16" slack="0"/>
<pin id="402" dir="0" index="21" bw="16" slack="0"/>
<pin id="403" dir="0" index="22" bw="16" slack="0"/>
<pin id="404" dir="0" index="23" bw="16" slack="0"/>
<pin id="405" dir="0" index="24" bw="16" slack="0"/>
<pin id="406" dir="0" index="25" bw="16" slack="0"/>
<pin id="407" dir="0" index="26" bw="16" slack="0"/>
<pin id="408" dir="0" index="27" bw="16" slack="0"/>
<pin id="409" dir="0" index="28" bw="16" slack="0"/>
<pin id="410" dir="0" index="29" bw="16" slack="0"/>
<pin id="411" dir="0" index="30" bw="16" slack="0"/>
<pin id="412" dir="0" index="31" bw="16" slack="0"/>
<pin id="413" dir="1" index="32" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln101/22 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="0" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="1"/>
<pin id="445" dir="0" index="2" bw="64" slack="0"/>
<pin id="446" dir="0" index="3" bw="64" slack="0"/>
<pin id="447" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln183/26 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="0"/>
<pin id="454" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound11/11 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="A_COL_ITER/9 mul_ln101_1/20 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="6"/>
<pin id="461" dir="0" index="1" bw="32" slack="5"/>
<pin id="462" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln101/9 "/>
</bind>
</comp>

<comp id="463" class="1005" name="reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="64" slack="1"/>
<pin id="465" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_stream_a_read in_stream_a_read_1 in_stream_a_read_2 in_stream_a_read_3 in_stream_a_read_4 in_stream_a_read_5 in_stream_a_read_6 in_stream_a_read_7 "/>
</bind>
</comp>

<comp id="468" class="1005" name="reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_COL_ITER mul_ln101_1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub148/12 sub47/22 "/>
</bind>
</comp>

<comp id="480" class="1005" name="reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub148 sub47 "/>
</bind>
</comp>

<comp id="485" class="1004" name="valIn_a_data_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="valIn_a_data_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="0"/>
<pin id="491" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_1/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="valIn_a_data_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="0"/>
<pin id="495" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_2/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="valIn_a_data_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_3/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="valIn_a_data_4_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_4/6 "/>
</bind>
</comp>

<comp id="505" class="1004" name="valIn_a_data_5_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="0"/>
<pin id="507" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="valIn_a_data_5/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="OFMDim_current_load_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OFMDim_current_load/9 "/>
</bind>
</comp>

<comp id="515" class="1004" name="store_ln0_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="64" slack="0"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/9 "/>
</bind>
</comp>

<comp id="520" class="1004" name="store_ln128_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/9 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln136_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="31" slack="0"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln100_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="3"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/9 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln102_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="2"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="KER_size_0_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="3"/>
<pin id="542" dir="0" index="1" bw="32" slack="6"/>
<pin id="543" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_0/9 "/>
</bind>
</comp>

<comp id="544" class="1004" name="cast9_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="9"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast9/11 "/>
</bind>
</comp>

<comp id="548" class="1004" name="cast10_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast10/11 "/>
</bind>
</comp>

<comp id="553" class="1004" name="B_ROW_load_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="0"/>
<pin id="555" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_ROW_load/12 "/>
</bind>
</comp>

<comp id="557" class="1004" name="B_COL_load_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_COL_load/12 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sub151_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub151/12 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sub154_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="10"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub154/12 "/>
</bind>
</comp>

<comp id="572" class="1004" name="cast2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/12 "/>
</bind>
</comp>

<comp id="576" class="1004" name="p_shl1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="34" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/12 "/>
</bind>
</comp>

<comp id="584" class="1004" name="bound4_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="34" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="1" index="2" bw="34" slack="5"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bound4/12 "/>
</bind>
</comp>

<comp id="590" class="1004" name="iter_2_load_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="31" slack="4"/>
<pin id="592" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iter_2/13 "/>
</bind>
</comp>

<comp id="593" class="1004" name="indvar_flatten13_load_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="4"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/13 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln136_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="31" slack="0"/>
<pin id="598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/13 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln136_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="3"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/13 "/>
</bind>
</comp>

<comp id="606" class="1004" name="icmp_ln128_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="64" slack="0"/>
<pin id="608" dir="0" index="1" bw="64" slack="1"/>
<pin id="609" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/13 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln128_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/13 "/>
</bind>
</comp>

<comp id="617" class="1004" name="num_imag_load_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="4"/>
<pin id="619" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_imag_load/13 "/>
</bind>
</comp>

<comp id="620" class="1004" name="num_imag_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="num_imag_2/13 "/>
</bind>
</comp>

<comp id="626" class="1004" name="cmp155_not_mid1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="1"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp155_not_mid1/13 "/>
</bind>
</comp>

<comp id="631" class="1004" name="cmp155_not27_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="1"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp155_not27/13 "/>
</bind>
</comp>

<comp id="636" class="1004" name="select_ln128_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="0" index="2" bw="1" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128/13 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln128_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="31" slack="0"/>
<pin id="647" dir="0" index="2" bw="31" slack="0"/>
<pin id="648" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_1/13 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln128_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="31" slack="0"/>
<pin id="654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/13 "/>
</bind>
</comp>

<comp id="656" class="1004" name="select_ln128_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="0" index="2" bw="32" slack="0"/>
<pin id="660" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln128_2/13 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln168_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="1"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/13 "/>
</bind>
</comp>

<comp id="670" class="1004" name="or_ln168_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln168/13 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln136_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="31" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/13 "/>
</bind>
</comp>

<comp id="682" class="1004" name="iter_3_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="31" slack="0"/>
<pin id="685" dir="0" index="2" bw="31" slack="0"/>
<pin id="686" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iter_3/13 "/>
</bind>
</comp>

<comp id="690" class="1004" name="store_ln128_store_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="64" slack="0"/>
<pin id="692" dir="0" index="1" bw="64" slack="4"/>
<pin id="693" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/13 "/>
</bind>
</comp>

<comp id="695" class="1004" name="store_ln128_store_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="0"/>
<pin id="697" dir="0" index="1" bw="32" slack="4"/>
<pin id="698" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/13 "/>
</bind>
</comp>

<comp id="700" class="1004" name="store_ln136_store_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="31" slack="0"/>
<pin id="702" dir="0" index="1" bw="31" slack="4"/>
<pin id="703" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln136/13 "/>
</bind>
</comp>

<comp id="705" class="1004" name="store_ln101_store_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/21 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sub_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="7"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/22 "/>
</bind>
</comp>

<comp id="717" class="1004" name="KER_size_1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="0" index="1" bw="32" slack="7"/>
<pin id="720" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_size_1/24 "/>
</bind>
</comp>

<comp id="721" class="1004" name="KER_bound_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="0" index="1" bw="32" slack="7"/>
<pin id="724" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="KER_bound/25 "/>
</bind>
</comp>

<comp id="725" class="1005" name="valIn_a_data_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="8"/>
<pin id="727" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="valIn_a_data "/>
</bind>
</comp>

<comp id="729" class="1005" name="valIn_a_data_1_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="9"/>
<pin id="731" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="valIn_a_data_1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="valIn_a_data_2_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="6"/>
<pin id="737" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="valIn_a_data_2 "/>
</bind>
</comp>

<comp id="743" class="1005" name="valIn_a_data_3_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="5"/>
<pin id="745" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="valIn_a_data_3 "/>
</bind>
</comp>

<comp id="749" class="1005" name="valIn_a_data_4_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="3"/>
<pin id="751" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="valIn_a_data_4 "/>
</bind>
</comp>

<comp id="757" class="1005" name="valIn_a_data_5_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="2"/>
<pin id="759" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="valIn_a_data_5 "/>
</bind>
</comp>

<comp id="762" class="1005" name="iter_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="31" slack="0"/>
<pin id="764" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="769" class="1005" name="num_imag_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="num_imag "/>
</bind>
</comp>

<comp id="776" class="1005" name="indvar_flatten13_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="0"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="783" class="1005" name="OFMDim_current_load_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="OFMDim_current_load "/>
</bind>
</comp>

<comp id="789" class="1005" name="KER_size_0_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_0 "/>
</bind>
</comp>

<comp id="794" class="1005" name="cast9_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="64" slack="1"/>
<pin id="796" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast9 "/>
</bind>
</comp>

<comp id="799" class="1005" name="cast10_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="64" slack="1"/>
<pin id="801" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="cast10 "/>
</bind>
</comp>

<comp id="807" class="1005" name="sub151_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="5"/>
<pin id="809" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sub151 "/>
</bind>
</comp>

<comp id="812" class="1005" name="sub154_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub154 "/>
</bind>
</comp>

<comp id="818" class="1005" name="bound4_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="34" slack="5"/>
<pin id="820" dir="1" index="1" bw="34" slack="5"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="823" class="1005" name="bound11_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="64" slack="1"/>
<pin id="825" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound11 "/>
</bind>
</comp>

<comp id="831" class="1005" name="or_ln168_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="4"/>
<pin id="833" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln168 "/>
</bind>
</comp>

<comp id="836" class="1005" name="mul_ln101_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln101 "/>
</bind>
</comp>

<comp id="841" class="1005" name="sub_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="846" class="1005" name="KER_size_1_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_size_1 "/>
</bind>
</comp>

<comp id="851" class="1005" name="KER_bound_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="KER_bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="191"><net_src comp="130" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="130" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="130" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="110" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="112" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="200" pin="2"/><net_sink comp="206" pin=2"/></net>

<net id="244"><net_src comp="178" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="245"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="214" pin=4"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="214" pin=5"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="214" pin=6"/></net>

<net id="250"><net_src comp="68" pin="0"/><net_sink comp="214" pin=7"/></net>

<net id="251"><net_src comp="70" pin="0"/><net_sink comp="214" pin=8"/></net>

<net id="252"><net_src comp="72" pin="0"/><net_sink comp="214" pin=9"/></net>

<net id="253"><net_src comp="74" pin="0"/><net_sink comp="214" pin=10"/></net>

<net id="254"><net_src comp="76" pin="0"/><net_sink comp="214" pin=11"/></net>

<net id="255"><net_src comp="78" pin="0"/><net_sink comp="214" pin=12"/></net>

<net id="256"><net_src comp="80" pin="0"/><net_sink comp="214" pin=13"/></net>

<net id="257"><net_src comp="82" pin="0"/><net_sink comp="214" pin=14"/></net>

<net id="258"><net_src comp="84" pin="0"/><net_sink comp="214" pin=15"/></net>

<net id="259"><net_src comp="86" pin="0"/><net_sink comp="214" pin=16"/></net>

<net id="260"><net_src comp="88" pin="0"/><net_sink comp="214" pin=17"/></net>

<net id="261"><net_src comp="90" pin="0"/><net_sink comp="214" pin=18"/></net>

<net id="262"><net_src comp="92" pin="0"/><net_sink comp="214" pin=19"/></net>

<net id="263"><net_src comp="94" pin="0"/><net_sink comp="214" pin=20"/></net>

<net id="264"><net_src comp="96" pin="0"/><net_sink comp="214" pin=21"/></net>

<net id="265"><net_src comp="98" pin="0"/><net_sink comp="214" pin=22"/></net>

<net id="266"><net_src comp="100" pin="0"/><net_sink comp="214" pin=23"/></net>

<net id="267"><net_src comp="102" pin="0"/><net_sink comp="214" pin=24"/></net>

<net id="268"><net_src comp="104" pin="0"/><net_sink comp="214" pin=25"/></net>

<net id="269"><net_src comp="106" pin="0"/><net_sink comp="214" pin=26"/></net>

<net id="270"><net_src comp="108" pin="0"/><net_sink comp="214" pin=27"/></net>

<net id="328"><net_src comp="180" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="329"><net_src comp="2" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="330"><net_src comp="60" pin="0"/><net_sink comp="271" pin=5"/></net>

<net id="331"><net_src comp="10" pin="0"/><net_sink comp="271" pin=6"/></net>

<net id="332"><net_src comp="62" pin="0"/><net_sink comp="271" pin=7"/></net>

<net id="333"><net_src comp="12" pin="0"/><net_sink comp="271" pin=8"/></net>

<net id="334"><net_src comp="64" pin="0"/><net_sink comp="271" pin=9"/></net>

<net id="335"><net_src comp="14" pin="0"/><net_sink comp="271" pin=10"/></net>

<net id="336"><net_src comp="66" pin="0"/><net_sink comp="271" pin=11"/></net>

<net id="337"><net_src comp="16" pin="0"/><net_sink comp="271" pin=12"/></net>

<net id="338"><net_src comp="68" pin="0"/><net_sink comp="271" pin=13"/></net>

<net id="339"><net_src comp="18" pin="0"/><net_sink comp="271" pin=14"/></net>

<net id="340"><net_src comp="70" pin="0"/><net_sink comp="271" pin=15"/></net>

<net id="341"><net_src comp="20" pin="0"/><net_sink comp="271" pin=16"/></net>

<net id="342"><net_src comp="72" pin="0"/><net_sink comp="271" pin=17"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="271" pin=18"/></net>

<net id="344"><net_src comp="74" pin="0"/><net_sink comp="271" pin=19"/></net>

<net id="345"><net_src comp="24" pin="0"/><net_sink comp="271" pin=20"/></net>

<net id="346"><net_src comp="76" pin="0"/><net_sink comp="271" pin=21"/></net>

<net id="347"><net_src comp="26" pin="0"/><net_sink comp="271" pin=22"/></net>

<net id="348"><net_src comp="78" pin="0"/><net_sink comp="271" pin=23"/></net>

<net id="349"><net_src comp="28" pin="0"/><net_sink comp="271" pin=24"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="271" pin=25"/></net>

<net id="351"><net_src comp="30" pin="0"/><net_sink comp="271" pin=26"/></net>

<net id="352"><net_src comp="82" pin="0"/><net_sink comp="271" pin=27"/></net>

<net id="353"><net_src comp="32" pin="0"/><net_sink comp="271" pin=28"/></net>

<net id="354"><net_src comp="84" pin="0"/><net_sink comp="271" pin=29"/></net>

<net id="355"><net_src comp="34" pin="0"/><net_sink comp="271" pin=30"/></net>

<net id="356"><net_src comp="86" pin="0"/><net_sink comp="271" pin=31"/></net>

<net id="357"><net_src comp="36" pin="0"/><net_sink comp="271" pin=32"/></net>

<net id="358"><net_src comp="88" pin="0"/><net_sink comp="271" pin=33"/></net>

<net id="359"><net_src comp="38" pin="0"/><net_sink comp="271" pin=34"/></net>

<net id="360"><net_src comp="90" pin="0"/><net_sink comp="271" pin=35"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="271" pin=36"/></net>

<net id="362"><net_src comp="92" pin="0"/><net_sink comp="271" pin=37"/></net>

<net id="363"><net_src comp="42" pin="0"/><net_sink comp="271" pin=38"/></net>

<net id="364"><net_src comp="94" pin="0"/><net_sink comp="271" pin=39"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="271" pin=40"/></net>

<net id="366"><net_src comp="96" pin="0"/><net_sink comp="271" pin=41"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="271" pin=42"/></net>

<net id="368"><net_src comp="98" pin="0"/><net_sink comp="271" pin=43"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="271" pin=44"/></net>

<net id="370"><net_src comp="100" pin="0"/><net_sink comp="271" pin=45"/></net>

<net id="371"><net_src comp="50" pin="0"/><net_sink comp="271" pin=46"/></net>

<net id="372"><net_src comp="102" pin="0"/><net_sink comp="271" pin=47"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="271" pin=48"/></net>

<net id="374"><net_src comp="104" pin="0"/><net_sink comp="271" pin=49"/></net>

<net id="375"><net_src comp="54" pin="0"/><net_sink comp="271" pin=50"/></net>

<net id="376"><net_src comp="106" pin="0"/><net_sink comp="271" pin=51"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="271" pin=52"/></net>

<net id="378"><net_src comp="108" pin="0"/><net_sink comp="271" pin=53"/></net>

<net id="379"><net_src comp="58" pin="0"/><net_sink comp="271" pin=54"/></net>

<net id="414"><net_src comp="186" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="415"><net_src comp="2" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="416"><net_src comp="0" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="417"><net_src comp="10" pin="0"/><net_sink comp="380" pin=7"/></net>

<net id="418"><net_src comp="12" pin="0"/><net_sink comp="380" pin=8"/></net>

<net id="419"><net_src comp="14" pin="0"/><net_sink comp="380" pin=9"/></net>

<net id="420"><net_src comp="16" pin="0"/><net_sink comp="380" pin=10"/></net>

<net id="421"><net_src comp="18" pin="0"/><net_sink comp="380" pin=11"/></net>

<net id="422"><net_src comp="20" pin="0"/><net_sink comp="380" pin=12"/></net>

<net id="423"><net_src comp="22" pin="0"/><net_sink comp="380" pin=13"/></net>

<net id="424"><net_src comp="24" pin="0"/><net_sink comp="380" pin=14"/></net>

<net id="425"><net_src comp="26" pin="0"/><net_sink comp="380" pin=15"/></net>

<net id="426"><net_src comp="28" pin="0"/><net_sink comp="380" pin=16"/></net>

<net id="427"><net_src comp="30" pin="0"/><net_sink comp="380" pin=17"/></net>

<net id="428"><net_src comp="32" pin="0"/><net_sink comp="380" pin=18"/></net>

<net id="429"><net_src comp="34" pin="0"/><net_sink comp="380" pin=19"/></net>

<net id="430"><net_src comp="36" pin="0"/><net_sink comp="380" pin=20"/></net>

<net id="431"><net_src comp="38" pin="0"/><net_sink comp="380" pin=21"/></net>

<net id="432"><net_src comp="40" pin="0"/><net_sink comp="380" pin=22"/></net>

<net id="433"><net_src comp="42" pin="0"/><net_sink comp="380" pin=23"/></net>

<net id="434"><net_src comp="44" pin="0"/><net_sink comp="380" pin=24"/></net>

<net id="435"><net_src comp="46" pin="0"/><net_sink comp="380" pin=25"/></net>

<net id="436"><net_src comp="48" pin="0"/><net_sink comp="380" pin=26"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="380" pin=27"/></net>

<net id="438"><net_src comp="52" pin="0"/><net_sink comp="380" pin=28"/></net>

<net id="439"><net_src comp="54" pin="0"/><net_sink comp="380" pin=29"/></net>

<net id="440"><net_src comp="56" pin="0"/><net_sink comp="380" pin=30"/></net>

<net id="441"><net_src comp="58" pin="0"/><net_sink comp="380" pin=31"/></net>

<net id="448"><net_src comp="176" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="0" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="450"><net_src comp="2" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="466"><net_src comp="200" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="471"><net_src comp="455" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="380" pin=6"/></net>

<net id="477"><net_src comp="468" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="126" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="479"><net_src comp="473" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="483"><net_src comp="473" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="488"><net_src comp="200" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="200" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="200" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="200" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="200" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="200" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="8" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="519"><net_src comp="146" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="120" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="148" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="4" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="8" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="547"><net_src comp="544" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="551"><net_src comp="468" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="556"><net_src comp="6" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="4" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="126" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="571"><net_src comp="126" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="575"><net_src comp="557" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="158" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="557" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="160" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="588"><net_src comp="576" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="572" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="599"><net_src comp="590" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="468" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="593" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="615"><net_src comp="593" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="162" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="624"><net_src comp="617" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="130" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="635"><net_src comp="617" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="641"><net_src comp="600" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="631" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="626" pin="2"/><net_sink comp="636" pin=2"/></net>

<net id="649"><net_src comp="600" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="590" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="651"><net_src comp="148" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="644" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="600" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="662"><net_src comp="617" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="663"><net_src comp="620" pin="2"/><net_sink comp="656" pin=2"/></net>

<net id="668"><net_src comp="652" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="480" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="636" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="590" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="164" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="600" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="676" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="164" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="694"><net_src comp="611" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="656" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="704"><net_src comp="682" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="455" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="6" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="126" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="716"><net_src comp="711" pin="2"/><net_sink comp="380" pin=4"/></net>

<net id="728"><net_src comp="485" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="489" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="738"><net_src comp="493" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="742"><net_src comp="735" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="746"><net_src comp="497" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="752"><net_src comp="501" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="755"><net_src comp="749" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="756"><net_src comp="749" pin="1"/><net_sink comp="380" pin=5"/></net>

<net id="760"><net_src comp="505" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="765"><net_src comp="188" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="772"><net_src comp="192" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="779"><net_src comp="196" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="786"><net_src comp="509" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="792"><net_src comp="540" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="797"><net_src comp="544" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="802"><net_src comp="548" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="810"><net_src comp="561" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="271" pin=3"/></net>

<net id="815"><net_src comp="567" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="821"><net_src comp="584" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="826"><net_src comp="451" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="834"><net_src comp="670" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="271" pin=4"/></net>

<net id="839"><net_src comp="459" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="844"><net_src comp="711" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="380" pin=4"/></net>

<net id="849"><net_src comp="717" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="854"><net_src comp="721" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="442" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {2 3 4 5 6 7 8 9 13 17 18 22 23 26 }
	Port: B_COL | {9 }
	Port: B_ROW | {21 }
	Port: OFMDim_current | {9 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B | {22 23 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10 | {22 23 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11 | {22 23 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12 | {22 23 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13 | {22 23 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14 | {22 23 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15 | {22 23 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16 | {22 23 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17 | {22 23 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23 | {22 23 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24 | {22 23 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A | {14 15 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1 | {14 15 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2 | {14 15 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3 | {14 15 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4 | {14 15 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5 | {14 15 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6 | {14 15 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7 | {14 15 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8 | {14 15 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23 | {14 15 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24 | {14 15 }
 - Input state : 
	Port: SMM_CIF_0_1 : in_stream_a | {1 2 3 4 5 6 7 8 13 14 15 22 23 26 }
	Port: SMM_CIF_0_1 : B_COL | {12 }
	Port: SMM_CIF_0_1 : B_ROW | {12 }
	Port: SMM_CIF_0_1 : OFMDim_current | {9 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8 | {17 18 }
	Port: SMM_CIF_0_1 : SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23 | {17 18 }
	Port: SMM_CIF_0_1 : p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24 | {17 18 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		A_COL_ITER : 1
		store_ln0 : 1
		store_ln128 : 1
		store_ln136 : 1
		specfucore_ln184 : 1
	State 10
	State 11
		bound11 : 1
	State 12
		sub151 : 1
		cast2 : 1
		p_shl1 : 1
		bound4 : 2
	State 13
		zext_ln136 : 1
		icmp_ln136 : 2
		icmp_ln128 : 1
		add_ln128 : 1
		br_ln128 : 2
		num_imag_2 : 1
		cmp155_not_mid1 : 2
		cmp155_not27 : 1
		select_ln128 : 3
		select_ln128_1 : 3
		zext_ln128 : 4
		select_ln128_2 : 3
		icmp_ln168 : 5
		or_ln168 : 6
		add_ln136 : 1
		iter_3 : 3
		store_ln128 : 2
		store_ln128 : 4
		store_ln136 : 4
		rend9 : 1
		rend7 : 1
		rend : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		store_ln101 : 1
	State 22
		call_ln101 : 1
	State 23
	State 24
		specfucore_ln185 : 1
	State 25
		specfucore_ln186 : 1
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214         |    0    |   39.7  |    28   |   344   |
|   call   |               grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271               |    25   | 132.125 |   2535  |   1522  |
|          | grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380 |    0    |  41.288 |   364   |   644   |
|          |          grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442         |    0    |    0    |    96   |    78   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             grp_fu_451                            |    4    |    0    |   165   |    50   |
|          |                             grp_fu_455                            |    3    |    0    |   165   |    50   |
|    mul   |                             grp_fu_459                            |    3    |    0    |   165   |    50   |
|          |                         KER_size_0_fu_540                         |    0    |    0    |    0    |   1042  |
|          |                         KER_size_1_fu_717                         |    0    |    0    |    0    |   1042  |
|          |                          KER_bound_fu_721                         |    0    |    0    |    0    |   1042  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             grp_fu_473                            |    0    |    0    |    0    |    39   |
|          |                           sub151_fu_561                           |    0    |    0    |    0    |    39   |
|          |                           sub154_fu_567                           |    0    |    0    |    0    |    39   |
|    add   |                          add_ln128_fu_611                         |    0    |    0    |    0    |    71   |
|          |                         num_imag_2_fu_620                         |    0    |    0    |    0    |    39   |
|          |                          add_ln136_fu_676                         |    0    |    0    |    0    |    38   |
|          |                             sub_fu_711                            |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         icmp_ln136_fu_600                         |    0    |    0    |    0    |    39   |
|          |                         icmp_ln128_fu_606                         |    0    |    0    |    0    |    71   |
|   icmp   |                       cmp155_not_mid1_fu_626                      |    0    |    0    |    0    |    39   |
|          |                        cmp155_not27_fu_631                        |    0    |    0    |    0    |    39   |
|          |                         icmp_ln168_fu_664                         |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        select_ln128_fu_636                        |    0    |    0    |    0    |    2    |
|  select  |                       select_ln128_1_fu_644                       |    0    |    0    |    0    |    31   |
|          |                       select_ln128_2_fu_656                       |    0    |    0    |    0    |    32   |
|          |                           iter_3_fu_682                           |    0    |    0    |    0    |    31   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                           bound4_fu_584                           |    0    |    0    |    0    |    41   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                          or_ln168_fu_670                          |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                          grp_read_fu_200                          |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                          grp_write_fu_206                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                        valIn_a_data_fu_485                        |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_1_fu_489                       |    0    |    0    |    0    |    0    |
|   trunc  |                       valIn_a_data_2_fu_493                       |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_3_fu_497                       |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_4_fu_501                       |    0    |    0    |    0    |    0    |
|          |                       valIn_a_data_5_fu_505                       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            cast9_fu_544                           |    0    |    0    |    0    |    0    |
|          |                           cast10_fu_548                           |    0    |    0    |    0    |    0    |
|   zext   |                            cast2_fu_572                           |    0    |    0    |    0    |    0    |
|          |                         zext_ln136_fu_596                         |    0    |    0    |    0    |    0    |
|          |                         zext_ln128_fu_652                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                           p_shl1_fu_576                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                   |    35   | 213.113 |   3518  |   6534  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------------------------------------------+--------+--------+--------+
|                                                      |  BRAM  |   FF   |   LUT  |
+------------------------------------------------------+--------+--------+--------+
|    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A   |    -   |   32   |    1   |
|   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1  |    -   |   32   |    1   |
|   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2  |    -   |   32   |    1   |
|   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3  |    -   |   32   |    1   |
|   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4  |    -   |   32   |    1   |
|   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5  |    -   |   32   |    1   |
|   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6  |    -   |   32   |    1   |
|   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7  |    -   |   32   |    1   |
|   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8  |    -   |   32   |    1   |
|   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9  |    -   |   32   |    1   |
|    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B   |    1   |    0   |    0   |
|  SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10  |    1   |    0   |    0   |
|  SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11  |    1   |    0   |    0   |
|  SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12  |    1   |    0   |    0   |
|  SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13  |    1   |    0   |    0   |
|  SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14  |    1   |    0   |    0   |
|  SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15  |    1   |    0   |    0   |
|  SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16  |    1   |    0   |    0   |
|  SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17  |    1   |    0   |    0   |
|  SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18  |    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24|    -   |   32   |    1   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10|    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11|    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12|    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13|    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14|    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15|    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16|    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17|    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18|    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19|    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20|    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21|    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22|    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23|    1   |    0   |    0   |
|p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24|    1   |    0   |    0   |
+------------------------------------------------------+--------+--------+--------+
|                         Total                        |   25   |   800  |   25   |
+------------------------------------------------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     KER_bound_reg_851     |   32   |
|     KER_size_0_reg_789    |   32   |
|     KER_size_1_reg_846    |   32   |
|OFMDim_current_load_reg_783|   32   |
|      bound11_reg_823      |   64   |
|       bound4_reg_818      |   34   |
|       cast10_reg_799      |   64   |
|       cast9_reg_794       |   64   |
|  indvar_flatten13_reg_776 |   64   |
|        iter_reg_762       |   31   |
|     mul_ln101_reg_836     |   32   |
|      num_imag_reg_769     |   32   |
|      or_ln168_reg_831     |    1   |
|          reg_463          |   64   |
|          reg_468          |   32   |
|          reg_480          |   32   |
|       sub151_reg_807      |   32   |
|       sub154_reg_812      |   32   |
|        sub_reg_841        |   32   |
|   valIn_a_data_1_reg_729  |   32   |
|   valIn_a_data_2_reg_735  |   32   |
|   valIn_a_data_3_reg_743  |   32   |
|   valIn_a_data_4_reg_749  |   32   |
|   valIn_a_data_5_reg_757  |   32   |
|    valIn_a_data_reg_725   |   32   |
+---------------------------+--------+
|           Total           |   930  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                          grp_write_fu_206                         |  p2  |   2  |  64  |   128  ||    9    |
| grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380 |  p1  |   2  |  32  |   64   ||    9    |
| grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380 |  p4  |   2  |  32  |   64   ||    9    |
|                             grp_fu_451                            |  p0  |   2  |  32  |   64   ||    9    |
|                             grp_fu_451                            |  p1  |   2  |  32  |   64   ||    9    |
|                             grp_fu_455                            |  p0  |   3  |  32  |   96   ||    14   |
|                             grp_fu_455                            |  p1  |   3  |  32  |   96   ||    14   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                               |      |      |      |   576  || 11.3546 ||    73   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   35   |   213  |  3518  |  6534  |
|   Memory  |   25   |    -   |    -   |   800  |   25   |
|Multiplexer|    -   |    -   |   11   |    -   |   73   |
|  Register |    -   |    -   |    -   |   930  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   25   |   35   |   224  |  5248  |  6632  |
+-----------+--------+--------+--------+--------+--------+
