<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2412</identifier><datestamp>2011-12-15T09:11:59Z</datestamp><dc:title>Influence of SiN composition on program and erase characteristics of SANOS-type flash memories</dc:title><dc:creator>SANDHYA, C</dc:creator><dc:creator>GANGULY, U</dc:creator><dc:creator>APOORVA, B</dc:creator><dc:creator>OLSEN, C</dc:creator><dc:creator>SEUTTER, S</dc:creator><dc:creator>DATE, L</dc:creator><dc:creator>HUNG, R</dc:creator><dc:creator>VASI, J</dc:creator><dc:creator>MAHAPATRA, S</dc:creator><dc:subject>elevated-temperatures</dc:subject><dc:subject>mnos structures</dc:subject><dc:subject>discharge</dc:subject><dc:subject>reliability</dc:subject><dc:subject>performance</dc:subject><dc:subject>devices</dc:subject><dc:subject>model</dc:subject><dc:subject>charge trap flash</dc:subject><dc:subject>sanos</dc:subject><dc:subject>silicon nitride</dc:subject><dc:subject>program-erase window</dc:subject><dc:subject>data retention</dc:subject><dc:description>Composition of the silicon-nitride charge trap layer strongly impacts electron and hole trap properties. This significantly impacts charge trap flash memory performance and reliability. Important trade-offs between Program/Erase (P/E) levels (memory window) and retention loss is shown and critical trends identified. Increasing the Si-richness of the SiN layer improves memory window by increasing erase efficiency. E-state retention characteristics are improved but at the expense of higher P-state retention loss.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-25T15:20:40Z</dc:date><dc:date>2011-12-15T09:11:59Z</dc:date><dc:date>2011-10-25T15:20:40Z</dc:date><dc:date>2011-12-15T09:11:59Z</dc:date><dc:date>2009</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>2009 2ND INTERNATIONAL WORKSHOP ON ELECTRON DEVICES AND SEMICONDUCTOR TECHNOLOGY,41-44</dc:identifier><dc:identifier>978-1-4244-3831-0</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15754</dc:identifier><dc:identifier>http://hdl.handle.net/100/2412</dc:identifier><dc:source>2nd International Workshop on Electron Devices and Semiconductor Technology,Bombay, INDIA,JUN 01-02, 2009</dc:source><dc:language>English</dc:language></oai_dc:dc>