
reversi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fc64  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000020c4  0800fe64  0800fe64  0001fe64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011f28  08011f28  000300c8  2**0
                  CONTENTS
  4 .ARM          00000008  08011f28  08011f28  00021f28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011f30  08011f30  000300c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011f30  08011f30  00021f30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011f34  08011f34  00021f34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c8  20000000  08011f38  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000bbc  200000c8  08012000  000300c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c84  08012000  00030c84  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000300c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ae5c  00000000  00000000  000300f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004ddf  00000000  00000000  0005af52  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002038  00000000  00000000  0005fd38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001de8  00000000  00000000  00061d70  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00033053  00000000  00000000  00063b58  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001ce7a  00000000  00000000  00096bab  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0012a835  00000000  00000000  000b3a25  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001de25a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008bac  00000000  00000000  001de2d8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200000c8 	.word	0x200000c8
 800021c:	00000000 	.word	0x00000000
 8000220:	0800fe4c 	.word	0x0800fe4c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200000cc 	.word	0x200000cc
 800023c:	0800fe4c 	.word	0x0800fe4c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b972 	b.w	80005ec <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9e08      	ldr	r6, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	4688      	mov	r8, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14b      	bne.n	80003c6 <__udivmoddi4+0xa6>
 800032e:	428a      	cmp	r2, r1
 8000330:	4615      	mov	r5, r2
 8000332:	d967      	bls.n	8000404 <__udivmoddi4+0xe4>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0720 	rsb	r7, r2, #32
 800033e:	fa01 f302 	lsl.w	r3, r1, r2
 8000342:	fa20 f707 	lsr.w	r7, r0, r7
 8000346:	4095      	lsls	r5, r2
 8000348:	ea47 0803 	orr.w	r8, r7, r3
 800034c:	4094      	lsls	r4, r2
 800034e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fbb8 f7fe 	udiv	r7, r8, lr
 8000358:	fa1f fc85 	uxth.w	ip, r5
 800035c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000360:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000364:	fb07 f10c 	mul.w	r1, r7, ip
 8000368:	4299      	cmp	r1, r3
 800036a:	d909      	bls.n	8000380 <__udivmoddi4+0x60>
 800036c:	18eb      	adds	r3, r5, r3
 800036e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000372:	f080 811b 	bcs.w	80005ac <__udivmoddi4+0x28c>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 8118 	bls.w	80005ac <__udivmoddi4+0x28c>
 800037c:	3f02      	subs	r7, #2
 800037e:	442b      	add	r3, r5
 8000380:	1a5b      	subs	r3, r3, r1
 8000382:	b2a4      	uxth	r4, r4
 8000384:	fbb3 f0fe 	udiv	r0, r3, lr
 8000388:	fb0e 3310 	mls	r3, lr, r0, r3
 800038c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000390:	fb00 fc0c 	mul.w	ip, r0, ip
 8000394:	45a4      	cmp	ip, r4
 8000396:	d909      	bls.n	80003ac <__udivmoddi4+0x8c>
 8000398:	192c      	adds	r4, r5, r4
 800039a:	f100 33ff 	add.w	r3, r0, #4294967295
 800039e:	f080 8107 	bcs.w	80005b0 <__udivmoddi4+0x290>
 80003a2:	45a4      	cmp	ip, r4
 80003a4:	f240 8104 	bls.w	80005b0 <__udivmoddi4+0x290>
 80003a8:	3802      	subs	r0, #2
 80003aa:	442c      	add	r4, r5
 80003ac:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003b0:	eba4 040c 	sub.w	r4, r4, ip
 80003b4:	2700      	movs	r7, #0
 80003b6:	b11e      	cbz	r6, 80003c0 <__udivmoddi4+0xa0>
 80003b8:	40d4      	lsrs	r4, r2
 80003ba:	2300      	movs	r3, #0
 80003bc:	e9c6 4300 	strd	r4, r3, [r6]
 80003c0:	4639      	mov	r1, r7
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0xbe>
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	f000 80eb 	beq.w	80005a6 <__udivmoddi4+0x286>
 80003d0:	2700      	movs	r7, #0
 80003d2:	e9c6 0100 	strd	r0, r1, [r6]
 80003d6:	4638      	mov	r0, r7
 80003d8:	4639      	mov	r1, r7
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f783 	clz	r7, r3
 80003e2:	2f00      	cmp	r7, #0
 80003e4:	d147      	bne.n	8000476 <__udivmoddi4+0x156>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0xd0>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80fa 	bhi.w	80005e4 <__udivmoddi4+0x2c4>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0303 	sbc.w	r3, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	4698      	mov	r8, r3
 80003fa:	2e00      	cmp	r6, #0
 80003fc:	d0e0      	beq.n	80003c0 <__udivmoddi4+0xa0>
 80003fe:	e9c6 4800 	strd	r4, r8, [r6]
 8000402:	e7dd      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000404:	b902      	cbnz	r2, 8000408 <__udivmoddi4+0xe8>
 8000406:	deff      	udf	#255	; 0xff
 8000408:	fab2 f282 	clz	r2, r2
 800040c:	2a00      	cmp	r2, #0
 800040e:	f040 808f 	bne.w	8000530 <__udivmoddi4+0x210>
 8000412:	1b49      	subs	r1, r1, r5
 8000414:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000418:	fa1f f885 	uxth.w	r8, r5
 800041c:	2701      	movs	r7, #1
 800041e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000422:	0c23      	lsrs	r3, r4, #16
 8000424:	fb0e 111c 	mls	r1, lr, ip, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb08 f10c 	mul.w	r1, r8, ip
 8000430:	4299      	cmp	r1, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x124>
 8000434:	18eb      	adds	r3, r5, r3
 8000436:	f10c 30ff 	add.w	r0, ip, #4294967295
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x122>
 800043c:	4299      	cmp	r1, r3
 800043e:	f200 80cd 	bhi.w	80005dc <__udivmoddi4+0x2bc>
 8000442:	4684      	mov	ip, r0
 8000444:	1a59      	subs	r1, r3, r1
 8000446:	b2a3      	uxth	r3, r4
 8000448:	fbb1 f0fe 	udiv	r0, r1, lr
 800044c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000450:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000454:	fb08 f800 	mul.w	r8, r8, r0
 8000458:	45a0      	cmp	r8, r4
 800045a:	d907      	bls.n	800046c <__udivmoddi4+0x14c>
 800045c:	192c      	adds	r4, r5, r4
 800045e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000462:	d202      	bcs.n	800046a <__udivmoddi4+0x14a>
 8000464:	45a0      	cmp	r8, r4
 8000466:	f200 80b6 	bhi.w	80005d6 <__udivmoddi4+0x2b6>
 800046a:	4618      	mov	r0, r3
 800046c:	eba4 0408 	sub.w	r4, r4, r8
 8000470:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000474:	e79f      	b.n	80003b6 <__udivmoddi4+0x96>
 8000476:	f1c7 0c20 	rsb	ip, r7, #32
 800047a:	40bb      	lsls	r3, r7
 800047c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000480:	ea4e 0e03 	orr.w	lr, lr, r3
 8000484:	fa01 f407 	lsl.w	r4, r1, r7
 8000488:	fa20 f50c 	lsr.w	r5, r0, ip
 800048c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000490:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000494:	4325      	orrs	r5, r4
 8000496:	fbb3 f9f8 	udiv	r9, r3, r8
 800049a:	0c2c      	lsrs	r4, r5, #16
 800049c:	fb08 3319 	mls	r3, r8, r9, r3
 80004a0:	fa1f fa8e 	uxth.w	sl, lr
 80004a4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80004a8:	fb09 f40a 	mul.w	r4, r9, sl
 80004ac:	429c      	cmp	r4, r3
 80004ae:	fa02 f207 	lsl.w	r2, r2, r7
 80004b2:	fa00 f107 	lsl.w	r1, r0, r7
 80004b6:	d90b      	bls.n	80004d0 <__udivmoddi4+0x1b0>
 80004b8:	eb1e 0303 	adds.w	r3, lr, r3
 80004bc:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c0:	f080 8087 	bcs.w	80005d2 <__udivmoddi4+0x2b2>
 80004c4:	429c      	cmp	r4, r3
 80004c6:	f240 8084 	bls.w	80005d2 <__udivmoddi4+0x2b2>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4473      	add	r3, lr
 80004d0:	1b1b      	subs	r3, r3, r4
 80004d2:	b2ad      	uxth	r5, r5
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3310 	mls	r3, r8, r0, r3
 80004dc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004e0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004e4:	45a2      	cmp	sl, r4
 80004e6:	d908      	bls.n	80004fa <__udivmoddi4+0x1da>
 80004e8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80004f0:	d26b      	bcs.n	80005ca <__udivmoddi4+0x2aa>
 80004f2:	45a2      	cmp	sl, r4
 80004f4:	d969      	bls.n	80005ca <__udivmoddi4+0x2aa>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4474      	add	r4, lr
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000502:	eba4 040a 	sub.w	r4, r4, sl
 8000506:	454c      	cmp	r4, r9
 8000508:	46c2      	mov	sl, r8
 800050a:	464b      	mov	r3, r9
 800050c:	d354      	bcc.n	80005b8 <__udivmoddi4+0x298>
 800050e:	d051      	beq.n	80005b4 <__udivmoddi4+0x294>
 8000510:	2e00      	cmp	r6, #0
 8000512:	d069      	beq.n	80005e8 <__udivmoddi4+0x2c8>
 8000514:	ebb1 050a 	subs.w	r5, r1, sl
 8000518:	eb64 0403 	sbc.w	r4, r4, r3
 800051c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000520:	40fd      	lsrs	r5, r7
 8000522:	40fc      	lsrs	r4, r7
 8000524:	ea4c 0505 	orr.w	r5, ip, r5
 8000528:	e9c6 5400 	strd	r5, r4, [r6]
 800052c:	2700      	movs	r7, #0
 800052e:	e747      	b.n	80003c0 <__udivmoddi4+0xa0>
 8000530:	f1c2 0320 	rsb	r3, r2, #32
 8000534:	fa20 f703 	lsr.w	r7, r0, r3
 8000538:	4095      	lsls	r5, r2
 800053a:	fa01 f002 	lsl.w	r0, r1, r2
 800053e:	fa21 f303 	lsr.w	r3, r1, r3
 8000542:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000546:	4338      	orrs	r0, r7
 8000548:	0c01      	lsrs	r1, r0, #16
 800054a:	fbb3 f7fe 	udiv	r7, r3, lr
 800054e:	fa1f f885 	uxth.w	r8, r5
 8000552:	fb0e 3317 	mls	r3, lr, r7, r3
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb07 f308 	mul.w	r3, r7, r8
 800055e:	428b      	cmp	r3, r1
 8000560:	fa04 f402 	lsl.w	r4, r4, r2
 8000564:	d907      	bls.n	8000576 <__udivmoddi4+0x256>
 8000566:	1869      	adds	r1, r5, r1
 8000568:	f107 3cff 	add.w	ip, r7, #4294967295
 800056c:	d22f      	bcs.n	80005ce <__udivmoddi4+0x2ae>
 800056e:	428b      	cmp	r3, r1
 8000570:	d92d      	bls.n	80005ce <__udivmoddi4+0x2ae>
 8000572:	3f02      	subs	r7, #2
 8000574:	4429      	add	r1, r5
 8000576:	1acb      	subs	r3, r1, r3
 8000578:	b281      	uxth	r1, r0
 800057a:	fbb3 f0fe 	udiv	r0, r3, lr
 800057e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000582:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000586:	fb00 f308 	mul.w	r3, r0, r8
 800058a:	428b      	cmp	r3, r1
 800058c:	d907      	bls.n	800059e <__udivmoddi4+0x27e>
 800058e:	1869      	adds	r1, r5, r1
 8000590:	f100 3cff 	add.w	ip, r0, #4294967295
 8000594:	d217      	bcs.n	80005c6 <__udivmoddi4+0x2a6>
 8000596:	428b      	cmp	r3, r1
 8000598:	d915      	bls.n	80005c6 <__udivmoddi4+0x2a6>
 800059a:	3802      	subs	r0, #2
 800059c:	4429      	add	r1, r5
 800059e:	1ac9      	subs	r1, r1, r3
 80005a0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80005a4:	e73b      	b.n	800041e <__udivmoddi4+0xfe>
 80005a6:	4637      	mov	r7, r6
 80005a8:	4630      	mov	r0, r6
 80005aa:	e709      	b.n	80003c0 <__udivmoddi4+0xa0>
 80005ac:	4607      	mov	r7, r0
 80005ae:	e6e7      	b.n	8000380 <__udivmoddi4+0x60>
 80005b0:	4618      	mov	r0, r3
 80005b2:	e6fb      	b.n	80003ac <__udivmoddi4+0x8c>
 80005b4:	4541      	cmp	r1, r8
 80005b6:	d2ab      	bcs.n	8000510 <__udivmoddi4+0x1f0>
 80005b8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005bc:	eb69 020e 	sbc.w	r2, r9, lr
 80005c0:	3801      	subs	r0, #1
 80005c2:	4613      	mov	r3, r2
 80005c4:	e7a4      	b.n	8000510 <__udivmoddi4+0x1f0>
 80005c6:	4660      	mov	r0, ip
 80005c8:	e7e9      	b.n	800059e <__udivmoddi4+0x27e>
 80005ca:	4618      	mov	r0, r3
 80005cc:	e795      	b.n	80004fa <__udivmoddi4+0x1da>
 80005ce:	4667      	mov	r7, ip
 80005d0:	e7d1      	b.n	8000576 <__udivmoddi4+0x256>
 80005d2:	4681      	mov	r9, r0
 80005d4:	e77c      	b.n	80004d0 <__udivmoddi4+0x1b0>
 80005d6:	3802      	subs	r0, #2
 80005d8:	442c      	add	r4, r5
 80005da:	e747      	b.n	800046c <__udivmoddi4+0x14c>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	442b      	add	r3, r5
 80005e2:	e72f      	b.n	8000444 <__udivmoddi4+0x124>
 80005e4:	4638      	mov	r0, r7
 80005e6:	e708      	b.n	80003fa <__udivmoddi4+0xda>
 80005e8:	4637      	mov	r7, r6
 80005ea:	e6e9      	b.n	80003c0 <__udivmoddi4+0xa0>

080005ec <__aeabi_idiv0>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <ft6x06_Init>:
  *         from MCU to FT6206 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Init(uint16_t DeviceAddr)
{  
 80005f0:	b580      	push	{r7, lr}
 80005f2:	b084      	sub	sp, #16
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	4603      	mov	r3, r0
 80005f8:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = ft6x06_GetInstance(DeviceAddr);
 80005fa:	88fb      	ldrh	r3, [r7, #6]
 80005fc:	4618      	mov	r0, r3
 80005fe:	f000 f90d 	bl	800081c <ft6x06_GetInstance>
 8000602:	4603      	mov	r3, r0
 8000604:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 8000606:	7bfb      	ldrb	r3, [r7, #15]
 8000608:	2bff      	cmp	r3, #255	; 0xff
 800060a:	d10e      	bne.n	800062a <ft6x06_Init+0x3a>
  {
    /* Look for empty instance */
    empty = ft6x06_GetInstance(0);
 800060c:	2000      	movs	r0, #0
 800060e:	f000 f905 	bl	800081c <ft6x06_GetInstance>
 8000612:	4603      	mov	r3, r0
 8000614:	73bb      	strb	r3, [r7, #14]
    
    if(empty < FT6x06_MAX_INSTANCE)
 8000616:	7bbb      	ldrb	r3, [r7, #14]
 8000618:	2b01      	cmp	r3, #1
 800061a:	d806      	bhi.n	800062a <ft6x06_Init+0x3a>
    {
      /* Register the current device instance */
      ft6x06[empty] = DeviceAddr;
 800061c:	7bbb      	ldrb	r3, [r7, #14]
 800061e:	88fa      	ldrh	r2, [r7, #6]
 8000620:	b2d1      	uxtb	r1, r2
 8000622:	4a04      	ldr	r2, [pc, #16]	; (8000634 <ft6x06_Init+0x44>)
 8000624:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      TS_IO_Init(); 
 8000626:	f000 fcd5 	bl	8000fd4 <TS_IO_Init>
    }
  }
}
 800062a:	bf00      	nop
 800062c:	3710      	adds	r7, #16
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	200000e4 	.word	0x200000e4

08000638 <ft6x06_Reset>:
  *         @note : Not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_Reset(uint16_t DeviceAddr)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0
 800063e:	4603      	mov	r3, r0
 8000640:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT6206 IC */
}
 8000642:	bf00      	nop
 8000644:	370c      	adds	r7, #12
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr

0800064e <ft6x06_ReadID>:
  *         able to read the FT6206 device ID, and verify this is a FT6206.
  * @param  DeviceAddr: I2C FT6x06 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft6x06_ReadID(uint16_t DeviceAddr)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	b082      	sub	sp, #8
 8000652:	af00      	add	r7, sp, #0
 8000654:	4603      	mov	r3, r0
 8000656:	80fb      	strh	r3, [r7, #6]
  /* Initialize I2C link if needed */
  TS_IO_Init();
 8000658:	f000 fcbc 	bl	8000fd4 <TS_IO_Init>
  
  /* Return the device ID value */
  return (TS_IO_Read(DeviceAddr, FT6206_CHIP_ID_REG));
 800065c:	88fb      	ldrh	r3, [r7, #6]
 800065e:	b2db      	uxtb	r3, r3
 8000660:	21a8      	movs	r1, #168	; 0xa8
 8000662:	4618      	mov	r0, r3
 8000664:	f000 fcda 	bl	800101c <TS_IO_Read>
 8000668:	4603      	mov	r3, r0
 800066a:	b29b      	uxth	r3, r3
}
 800066c:	4618      	mov	r0, r3
 800066e:	3708      	adds	r7, #8
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}

08000674 <ft6x06_TS_Start>:
  *         the touch screen).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft6x06_TS_Start(uint16_t DeviceAddr)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b082      	sub	sp, #8
 8000678:	af00      	add	r7, sp, #0
 800067a:	4603      	mov	r3, r0
 800067c:	80fb      	strh	r3, [r7, #6]
  /* Hw Calibration sequence start : should be done once after each power up */
  /* This is called internal calibration of the touch screen                 */
  ft6x06_TS_Calibration(DeviceAddr);
#endif
  /* Minimum static configuration of FT6206 */
  ft6x06_TS_Configure(DeviceAddr);
 800067e:	88fb      	ldrh	r3, [r7, #6]
 8000680:	4618      	mov	r0, r3
 8000682:	f000 f8bc 	bl	80007fe <ft6x06_TS_Configure>

  /* By default set FT6206 IC in Polling mode : no INT generation on FT6206 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft6x06_TS_DisableIT(DeviceAddr);
 8000686:	88fb      	ldrh	r3, [r7, #6]
 8000688:	4618      	mov	r0, r3
 800068a:	f000 f88d 	bl	80007a8 <ft6x06_TS_DisableIT>
}
 800068e:	bf00      	nop
 8000690:	3708      	adds	r7, #8
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
	...

08000698 <ft6x06_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft6x06_TS_DetectTouch(uint16_t DeviceAddr)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b084      	sub	sp, #16
 800069c:	af00      	add	r7, sp, #0
 800069e:	4603      	mov	r3, r0
 80006a0:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 80006a2:	2300      	movs	r3, #0
 80006a4:	73fb      	strb	r3, [r7, #15]

  /* Read register FT6206_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT6206_TD_STAT_REG);
 80006a6:	88fb      	ldrh	r3, [r7, #6]
 80006a8:	b2db      	uxtb	r3, r3
 80006aa:	2102      	movs	r1, #2
 80006ac:	4618      	mov	r0, r3
 80006ae:	f000 fcb5 	bl	800101c <TS_IO_Read>
 80006b2:	4603      	mov	r3, r0
 80006b4:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT6206_TD_STAT_MASK;
 80006b6:	7bfb      	ldrb	r3, [r7, #15]
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	f003 030f 	and.w	r3, r3, #15
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT6206_MAX_DETECTABLE_TOUCH)
 80006c2:	7bfb      	ldrb	r3, [r7, #15]
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	2b02      	cmp	r3, #2
 80006c8:	d901      	bls.n	80006ce <ft6x06_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 80006ca:	2300      	movs	r3, #0
 80006cc:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft6x06 driver internal global : current number of active touches */
  ft6x06_handle.currActiveTouchNb = nbTouch;
 80006ce:	7bfb      	ldrb	r3, [r7, #15]
 80006d0:	b2da      	uxtb	r2, r3
 80006d2:	4b05      	ldr	r3, [pc, #20]	; (80006e8 <ft6x06_TS_DetectTouch+0x50>)
 80006d4:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft6x06_handle.currActiveTouchIdx = 0;
 80006d6:	4b04      	ldr	r3, [pc, #16]	; (80006e8 <ft6x06_TS_DetectTouch+0x50>)
 80006d8:	2200      	movs	r2, #0
 80006da:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 80006dc:	7bfb      	ldrb	r3, [r7, #15]
 80006de:	b2db      	uxtb	r3, r3
}
 80006e0:	4618      	mov	r0, r3
 80006e2:	3710      	adds	r7, #16
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}
 80006e8:	200000e8 	.word	0x200000e8

080006ec <ft6x06_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft6x06_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b086      	sub	sp, #24
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	607a      	str	r2, [r7, #4]
 80006f8:	81fb      	strh	r3, [r7, #14]
  uint8_t regAddress = 0;
 80006fa:	2300      	movs	r3, #0
 80006fc:	75fb      	strb	r3, [r7, #23]
  uint8_t  dataxy[4];
  
  if(ft6x06_handle.currActiveTouchIdx < ft6x06_handle.currActiveTouchNb)
 80006fe:	4b1f      	ldr	r3, [pc, #124]	; (800077c <ft6x06_TS_GetXY+0x90>)
 8000700:	789a      	ldrb	r2, [r3, #2]
 8000702:	4b1e      	ldr	r3, [pc, #120]	; (800077c <ft6x06_TS_GetXY+0x90>)
 8000704:	785b      	ldrb	r3, [r3, #1]
 8000706:	429a      	cmp	r2, r3
 8000708:	d234      	bcs.n	8000774 <ft6x06_TS_GetXY+0x88>
  {
    switch(ft6x06_handle.currActiveTouchIdx)
 800070a:	4b1c      	ldr	r3, [pc, #112]	; (800077c <ft6x06_TS_GetXY+0x90>)
 800070c:	789b      	ldrb	r3, [r3, #2]
 800070e:	2b00      	cmp	r3, #0
 8000710:	d002      	beq.n	8000718 <ft6x06_TS_GetXY+0x2c>
 8000712:	2b01      	cmp	r3, #1
 8000714:	d003      	beq.n	800071e <ft6x06_TS_GetXY+0x32>
    case 1 :
      regAddress = FT6206_P2_XH_REG; 
      break;

    default :
      break;
 8000716:	e005      	b.n	8000724 <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P1_XH_REG; 
 8000718:	2303      	movs	r3, #3
 800071a:	75fb      	strb	r3, [r7, #23]
      break;
 800071c:	e002      	b.n	8000724 <ft6x06_TS_GetXY+0x38>
      regAddress = FT6206_P2_XH_REG; 
 800071e:	2309      	movs	r3, #9
 8000720:	75fb      	strb	r3, [r7, #23]
      break;
 8000722:	bf00      	nop
    }
    
    /* Read X and Y positions */
    TS_IO_ReadMultiple(DeviceAddr, regAddress, dataxy, sizeof(dataxy)); 
 8000724:	89fb      	ldrh	r3, [r7, #14]
 8000726:	b2d8      	uxtb	r0, r3
 8000728:	f107 0210 	add.w	r2, r7, #16
 800072c:	7df9      	ldrb	r1, [r7, #23]
 800072e:	2304      	movs	r3, #4
 8000730:	f000 fc92 	bl	8001058 <TS_IO_ReadMultiple>

    /* Send back ready X position to caller */
    *X = ((dataxy[0] & FT6206_MSB_MASK) << 8) | (dataxy[1] & FT6206_LSB_MASK);
 8000734:	7c3b      	ldrb	r3, [r7, #16]
 8000736:	021b      	lsls	r3, r3, #8
 8000738:	b21b      	sxth	r3, r3
 800073a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800073e:	b21a      	sxth	r2, r3
 8000740:	7c7b      	ldrb	r3, [r7, #17]
 8000742:	b21b      	sxth	r3, r3
 8000744:	4313      	orrs	r3, r2
 8000746:	b21b      	sxth	r3, r3
 8000748:	b29a      	uxth	r2, r3
 800074a:	68bb      	ldr	r3, [r7, #8]
 800074c:	801a      	strh	r2, [r3, #0]
    
    /* Send back ready Y position to caller */
    *Y = ((dataxy[2] & FT6206_MSB_MASK) << 8) | (dataxy[3] & FT6206_LSB_MASK);
 800074e:	7cbb      	ldrb	r3, [r7, #18]
 8000750:	021b      	lsls	r3, r3, #8
 8000752:	b21b      	sxth	r3, r3
 8000754:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8000758:	b21a      	sxth	r2, r3
 800075a:	7cfb      	ldrb	r3, [r7, #19]
 800075c:	b21b      	sxth	r3, r3
 800075e:	4313      	orrs	r3, r2
 8000760:	b21b      	sxth	r3, r3
 8000762:	b29a      	uxth	r2, r3
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	801a      	strh	r2, [r3, #0]
    
    ft6x06_handle.currActiveTouchIdx++;
 8000768:	4b04      	ldr	r3, [pc, #16]	; (800077c <ft6x06_TS_GetXY+0x90>)
 800076a:	789b      	ldrb	r3, [r3, #2]
 800076c:	3301      	adds	r3, #1
 800076e:	b2da      	uxtb	r2, r3
 8000770:	4b02      	ldr	r3, [pc, #8]	; (800077c <ft6x06_TS_GetXY+0x90>)
 8000772:	709a      	strb	r2, [r3, #2]
  }
}
 8000774:	bf00      	nop
 8000776:	3718      	adds	r7, #24
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	200000e8 	.word	0x200000e8

08000780 <ft6x06_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_EnableIT(uint16_t DeviceAddr)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b084      	sub	sp, #16
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 800078a:	2300      	movs	r3, #0
 800078c:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_TRIGGER & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 800078e:	2301      	movs	r3, #1
 8000790:	73fb      	strb	r3, [r7, #15]
  
  /* Set interrupt trigger mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 8000792:	88fb      	ldrh	r3, [r7, #6]
 8000794:	b2db      	uxtb	r3, r3
 8000796:	7bfa      	ldrb	r2, [r7, #15]
 8000798:	21a4      	movs	r1, #164	; 0xa4
 800079a:	4618      	mov	r0, r3
 800079c:	f000 fc24 	bl	8000fe8 <TS_IO_Write>
}
 80007a0:	bf00      	nop
 80007a2:	3710      	adds	r7, #16
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}

080007a8 <ft6x06_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT6206).
  * @retval None
  */
void ft6x06_TS_DisableIT(uint16_t DeviceAddr)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 80007b2:	2300      	movs	r3, #0
 80007b4:	73fb      	strb	r3, [r7, #15]
  regValue = (FT6206_G_MODE_INTERRUPT_POLLING & (FT6206_G_MODE_INTERRUPT_MASK >> FT6206_G_MODE_INTERRUPT_SHIFT)) << FT6206_G_MODE_INTERRUPT_SHIFT;
 80007b6:	2300      	movs	r3, #0
 80007b8:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT6206_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT6206_GMODE_REG, regValue);
 80007ba:	88fb      	ldrh	r3, [r7, #6]
 80007bc:	b2db      	uxtb	r3, r3
 80007be:	7bfa      	ldrb	r2, [r7, #15]
 80007c0:	21a4      	movs	r1, #164	; 0xa4
 80007c2:	4618      	mov	r0, r3
 80007c4:	f000 fc10 	bl	8000fe8 <TS_IO_Write>
}
 80007c8:	bf00      	nop
 80007ca:	3710      	adds	r7, #16
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}

080007d0 <ft6x06_TS_ITStatus>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft6x06_TS_ITStatus(uint16_t DeviceAddr)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	4603      	mov	r3, r0
 80007d8:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT6206 */
  return 0;
 80007da:	2300      	movs	r3, #0
}
 80007dc:	4618      	mov	r0, r3
 80007de:	370c      	adds	r7, #12
 80007e0:	46bd      	mov	sp, r7
 80007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e6:	4770      	bx	lr

080007e8 <ft6x06_TS_ClearIT>:
  *         @note : This feature is not applicable to FT6206.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT6206).
  * @retval None
  */
void ft6x06_TS_ClearIT(uint16_t DeviceAddr)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	4603      	mov	r3, r0
 80007f0:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT6206 */
}
 80007f2:	bf00      	nop
 80007f4:	370c      	adds	r7, #12
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr

080007fe <ft6x06_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT6206 Device address for communication on I2C Bus.
  * @retval Status FT6206_STATUS_OK or FT6206_STATUS_NOT_OK.
  */
static uint32_t ft6x06_TS_Configure(uint16_t DeviceAddr)
{
 80007fe:	b480      	push	{r7}
 8000800:	b085      	sub	sp, #20
 8000802:	af00      	add	r7, sp, #0
 8000804:	4603      	mov	r3, r0
 8000806:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT6206_STATUS_OK;
 8000808:	2300      	movs	r3, #0
 800080a:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT6206 */

  return(status);
 800080c:	68fb      	ldr	r3, [r7, #12]
}
 800080e:	4618      	mov	r0, r3
 8000810:	3714      	adds	r7, #20
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
	...

0800081c <ft6x06_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t ft6x06_GetInstance(uint16_t DeviceAddr)
{
 800081c:	b480      	push	{r7}
 800081e:	b085      	sub	sp, #20
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8000826:	2300      	movs	r3, #0
 8000828:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 800082a:	2300      	movs	r3, #0
 800082c:	73fb      	strb	r3, [r7, #15]
 800082e:	e00b      	b.n	8000848 <ft6x06_GetInstance+0x2c>
  {
    if(ft6x06[idx] == DeviceAddr)
 8000830:	7bfb      	ldrb	r3, [r7, #15]
 8000832:	4a0a      	ldr	r2, [pc, #40]	; (800085c <ft6x06_GetInstance+0x40>)
 8000834:	5cd3      	ldrb	r3, [r2, r3]
 8000836:	b29b      	uxth	r3, r3
 8000838:	88fa      	ldrh	r2, [r7, #6]
 800083a:	429a      	cmp	r2, r3
 800083c:	d101      	bne.n	8000842 <ft6x06_GetInstance+0x26>
    {
      return idx; 
 800083e:	7bfb      	ldrb	r3, [r7, #15]
 8000840:	e006      	b.n	8000850 <ft6x06_GetInstance+0x34>
  for(idx = 0; idx < FT6x06_MAX_INSTANCE ; idx ++)
 8000842:	7bfb      	ldrb	r3, [r7, #15]
 8000844:	3301      	adds	r3, #1
 8000846:	73fb      	strb	r3, [r7, #15]
 8000848:	7bfb      	ldrb	r3, [r7, #15]
 800084a:	2b01      	cmp	r3, #1
 800084c:	d9f0      	bls.n	8000830 <ft6x06_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 800084e:	23ff      	movs	r3, #255	; 0xff
}
 8000850:	4618      	mov	r0, r3
 8000852:	3714      	adds	r7, #20
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr
 800085c:	200000e4 	.word	0x200000e4

08000860 <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800086a:	49be      	ldr	r1, [pc, #760]	; (8000b64 <OTM8009A_Init+0x304>)
 800086c:	2000      	movs	r0, #0
 800086e:	f001 fa95 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 8000872:	49bd      	ldr	r1, [pc, #756]	; (8000b68 <OTM8009A_Init+0x308>)
 8000874:	2003      	movs	r0, #3
 8000876:	f001 fa91 	bl	8001d9c <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 800087a:	49bc      	ldr	r1, [pc, #752]	; (8000b6c <OTM8009A_Init+0x30c>)
 800087c:	2000      	movs	r0, #0
 800087e:	f001 fa8d 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 8000882:	49bb      	ldr	r1, [pc, #748]	; (8000b70 <OTM8009A_Init+0x310>)
 8000884:	2002      	movs	r0, #2
 8000886:	f001 fa89 	bl	8001d9c <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800088a:	49b8      	ldr	r1, [pc, #736]	; (8000b6c <OTM8009A_Init+0x30c>)
 800088c:	2000      	movs	r0, #0
 800088e:	f001 fa85 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 8000892:	49b8      	ldr	r1, [pc, #736]	; (8000b74 <OTM8009A_Init+0x314>)
 8000894:	2000      	movs	r0, #0
 8000896:	f001 fa81 	bl	8001d9c <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 800089a:	200a      	movs	r0, #10
 800089c:	f000 fbfa 	bl	8001094 <OTM8009A_IO_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 80008a0:	49b5      	ldr	r1, [pc, #724]	; (8000b78 <OTM8009A_Init+0x318>)
 80008a2:	2000      	movs	r0, #0
 80008a4:	f001 fa7a 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 80008a8:	49b4      	ldr	r1, [pc, #720]	; (8000b7c <OTM8009A_Init+0x31c>)
 80008aa:	2000      	movs	r0, #0
 80008ac:	f001 fa76 	bl	8001d9c <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 80008b0:	200a      	movs	r0, #10
 80008b2:	f000 fbef 	bl	8001094 <OTM8009A_IO_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 80008b6:	49b2      	ldr	r1, [pc, #712]	; (8000b80 <OTM8009A_Init+0x320>)
 80008b8:	2000      	movs	r0, #0
 80008ba:	f001 fa6f 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 80008be:	49b1      	ldr	r1, [pc, #708]	; (8000b84 <OTM8009A_Init+0x324>)
 80008c0:	2000      	movs	r0, #0
 80008c2:	f001 fa6b 	bl	8001d9c <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 80008c6:	49b0      	ldr	r1, [pc, #704]	; (8000b88 <OTM8009A_Init+0x328>)
 80008c8:	2000      	movs	r0, #0
 80008ca:	f001 fa67 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 80008ce:	49af      	ldr	r1, [pc, #700]	; (8000b8c <OTM8009A_Init+0x32c>)
 80008d0:	2000      	movs	r0, #0
 80008d2:	f001 fa63 	bl	8001d9c <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 80008d6:	49ae      	ldr	r1, [pc, #696]	; (8000b90 <OTM8009A_Init+0x330>)
 80008d8:	2000      	movs	r0, #0
 80008da:	f001 fa5f 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 80008de:	49ad      	ldr	r1, [pc, #692]	; (8000b94 <OTM8009A_Init+0x334>)
 80008e0:	2000      	movs	r0, #0
 80008e2:	f001 fa5b 	bl	8001d9c <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80008e6:	499f      	ldr	r1, [pc, #636]	; (8000b64 <OTM8009A_Init+0x304>)
 80008e8:	2000      	movs	r0, #0
 80008ea:	f001 fa57 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 80008ee:	49aa      	ldr	r1, [pc, #680]	; (8000b98 <OTM8009A_Init+0x338>)
 80008f0:	2000      	movs	r0, #0
 80008f2:	f001 fa53 	bl	8001d9c <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 80008f6:	49a9      	ldr	r1, [pc, #676]	; (8000b9c <OTM8009A_Init+0x33c>)
 80008f8:	2000      	movs	r0, #0
 80008fa:	f001 fa4f 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 80008fe:	49a8      	ldr	r1, [pc, #672]	; (8000ba0 <OTM8009A_Init+0x340>)
 8000900:	2000      	movs	r0, #0
 8000902:	f001 fa4b 	bl	8001d9c <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8000906:	49a7      	ldr	r1, [pc, #668]	; (8000ba4 <OTM8009A_Init+0x344>)
 8000908:	2000      	movs	r0, #0
 800090a:	f001 fa47 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 800090e:	49a6      	ldr	r1, [pc, #664]	; (8000ba8 <OTM8009A_Init+0x348>)
 8000910:	2000      	movs	r0, #0
 8000912:	f001 fa43 	bl	8001d9c <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 8000916:	49a5      	ldr	r1, [pc, #660]	; (8000bac <OTM8009A_Init+0x34c>)
 8000918:	2000      	movs	r0, #0
 800091a:	f001 fa3f 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 800091e:	49a4      	ldr	r1, [pc, #656]	; (8000bb0 <OTM8009A_Init+0x350>)
 8000920:	2000      	movs	r0, #0
 8000922:	f001 fa3b 	bl	8001d9c <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 8000926:	49a3      	ldr	r1, [pc, #652]	; (8000bb4 <OTM8009A_Init+0x354>)
 8000928:	2000      	movs	r0, #0
 800092a:	f001 fa37 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 800092e:	4997      	ldr	r1, [pc, #604]	; (8000b8c <OTM8009A_Init+0x32c>)
 8000930:	2000      	movs	r0, #0
 8000932:	f001 fa33 	bl	8001d9c <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000936:	498b      	ldr	r1, [pc, #556]	; (8000b64 <OTM8009A_Init+0x304>)
 8000938:	2000      	movs	r0, #0
 800093a:	f001 fa2f 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 800093e:	499e      	ldr	r1, [pc, #632]	; (8000bb8 <OTM8009A_Init+0x358>)
 8000940:	2002      	movs	r0, #2
 8000942:	f001 fa2b 	bl	8001d9c <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 8000946:	499d      	ldr	r1, [pc, #628]	; (8000bbc <OTM8009A_Init+0x35c>)
 8000948:	2000      	movs	r0, #0
 800094a:	f001 fa27 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 800094e:	499c      	ldr	r1, [pc, #624]	; (8000bc0 <OTM8009A_Init+0x360>)
 8000950:	2000      	movs	r0, #0
 8000952:	f001 fa23 	bl	8001d9c <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 8000956:	499b      	ldr	r1, [pc, #620]	; (8000bc4 <OTM8009A_Init+0x364>)
 8000958:	2000      	movs	r0, #0
 800095a:	f001 fa1f 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 800095e:	499a      	ldr	r1, [pc, #616]	; (8000bc8 <OTM8009A_Init+0x368>)
 8000960:	2000      	movs	r0, #0
 8000962:	f001 fa1b 	bl	8001d9c <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 8000966:	4999      	ldr	r1, [pc, #612]	; (8000bcc <OTM8009A_Init+0x36c>)
 8000968:	2000      	movs	r0, #0
 800096a:	f001 fa17 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 800096e:	4998      	ldr	r1, [pc, #608]	; (8000bd0 <OTM8009A_Init+0x370>)
 8000970:	2000      	movs	r0, #0
 8000972:	f001 fa13 	bl	8001d9c <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8000976:	4989      	ldr	r1, [pc, #548]	; (8000b9c <OTM8009A_Init+0x33c>)
 8000978:	2000      	movs	r0, #0
 800097a:	f001 fa0f 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 800097e:	4995      	ldr	r1, [pc, #596]	; (8000bd4 <OTM8009A_Init+0x374>)
 8000980:	2000      	movs	r0, #0
 8000982:	f001 fa0b 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8000986:	4987      	ldr	r1, [pc, #540]	; (8000ba4 <OTM8009A_Init+0x344>)
 8000988:	2000      	movs	r0, #0
 800098a:	f001 fa07 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 800098e:	4992      	ldr	r1, [pc, #584]	; (8000bd8 <OTM8009A_Init+0x378>)
 8000990:	2000      	movs	r0, #0
 8000992:	f001 fa03 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 8000996:	4991      	ldr	r1, [pc, #580]	; (8000bdc <OTM8009A_Init+0x37c>)
 8000998:	2000      	movs	r0, #0
 800099a:	f001 f9ff 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 800099e:	4990      	ldr	r1, [pc, #576]	; (8000be0 <OTM8009A_Init+0x380>)
 80009a0:	2002      	movs	r0, #2
 80009a2:	f001 f9fb 	bl	8001d9c <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80009a6:	4971      	ldr	r1, [pc, #452]	; (8000b6c <OTM8009A_Init+0x30c>)
 80009a8:	2000      	movs	r0, #0
 80009aa:	f001 f9f7 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 80009ae:	498d      	ldr	r1, [pc, #564]	; (8000be4 <OTM8009A_Init+0x384>)
 80009b0:	2006      	movs	r0, #6
 80009b2:	f001 f9f3 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 80009b6:	498c      	ldr	r1, [pc, #560]	; (8000be8 <OTM8009A_Init+0x388>)
 80009b8:	2000      	movs	r0, #0
 80009ba:	f001 f9ef 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 80009be:	498b      	ldr	r1, [pc, #556]	; (8000bec <OTM8009A_Init+0x38c>)
 80009c0:	200e      	movs	r0, #14
 80009c2:	f001 f9eb 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80009c6:	498a      	ldr	r1, [pc, #552]	; (8000bf0 <OTM8009A_Init+0x390>)
 80009c8:	2000      	movs	r0, #0
 80009ca:	f001 f9e7 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 80009ce:	4989      	ldr	r1, [pc, #548]	; (8000bf4 <OTM8009A_Init+0x394>)
 80009d0:	200e      	movs	r0, #14
 80009d2:	f001 f9e3 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80009d6:	4988      	ldr	r1, [pc, #544]	; (8000bf8 <OTM8009A_Init+0x398>)
 80009d8:	2000      	movs	r0, #0
 80009da:	f001 f9df 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 80009de:	4987      	ldr	r1, [pc, #540]	; (8000bfc <OTM8009A_Init+0x39c>)
 80009e0:	200a      	movs	r0, #10
 80009e2:	f001 f9db 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 80009e6:	4986      	ldr	r1, [pc, #536]	; (8000c00 <OTM8009A_Init+0x3a0>)
 80009e8:	2000      	movs	r0, #0
 80009ea:	f001 f9d7 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 80009ee:	4985      	ldr	r1, [pc, #532]	; (8000c04 <OTM8009A_Init+0x3a4>)
 80009f0:	2000      	movs	r0, #0
 80009f2:	f001 f9d3 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80009f6:	495d      	ldr	r1, [pc, #372]	; (8000b6c <OTM8009A_Init+0x30c>)
 80009f8:	2000      	movs	r0, #0
 80009fa:	f001 f9cf 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 80009fe:	4982      	ldr	r1, [pc, #520]	; (8000c08 <OTM8009A_Init+0x3a8>)
 8000a00:	200a      	movs	r0, #10
 8000a02:	f001 f9cb 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8000a06:	4981      	ldr	r1, [pc, #516]	; (8000c0c <OTM8009A_Init+0x3ac>)
 8000a08:	2000      	movs	r0, #0
 8000a0a:	f001 f9c7 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 8000a0e:	4980      	ldr	r1, [pc, #512]	; (8000c10 <OTM8009A_Init+0x3b0>)
 8000a10:	200f      	movs	r0, #15
 8000a12:	f001 f9c3 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8000a16:	4974      	ldr	r1, [pc, #464]	; (8000be8 <OTM8009A_Init+0x388>)
 8000a18:	2000      	movs	r0, #0
 8000a1a:	f001 f9bf 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 8000a1e:	497d      	ldr	r1, [pc, #500]	; (8000c14 <OTM8009A_Init+0x3b4>)
 8000a20:	200f      	movs	r0, #15
 8000a22:	f001 f9bb 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8000a26:	4972      	ldr	r1, [pc, #456]	; (8000bf0 <OTM8009A_Init+0x390>)
 8000a28:	2000      	movs	r0, #0
 8000a2a:	f001 f9b7 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 8000a2e:	497a      	ldr	r1, [pc, #488]	; (8000c18 <OTM8009A_Init+0x3b8>)
 8000a30:	200a      	movs	r0, #10
 8000a32:	f001 f9b3 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8000a36:	4970      	ldr	r1, [pc, #448]	; (8000bf8 <OTM8009A_Init+0x398>)
 8000a38:	2000      	movs	r0, #0
 8000a3a:	f001 f9af 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 8000a3e:	4977      	ldr	r1, [pc, #476]	; (8000c1c <OTM8009A_Init+0x3bc>)
 8000a40:	200f      	movs	r0, #15
 8000a42:	f001 f9ab 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8000a46:	496e      	ldr	r1, [pc, #440]	; (8000c00 <OTM8009A_Init+0x3a0>)
 8000a48:	2000      	movs	r0, #0
 8000a4a:	f001 f9a7 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 8000a4e:	4974      	ldr	r1, [pc, #464]	; (8000c20 <OTM8009A_Init+0x3c0>)
 8000a50:	200f      	movs	r0, #15
 8000a52:	f001 f9a3 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 8000a56:	4973      	ldr	r1, [pc, #460]	; (8000c24 <OTM8009A_Init+0x3c4>)
 8000a58:	2000      	movs	r0, #0
 8000a5a:	f001 f99f 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 8000a5e:	4972      	ldr	r1, [pc, #456]	; (8000c28 <OTM8009A_Init+0x3c8>)
 8000a60:	200a      	movs	r0, #10
 8000a62:	f001 f99b 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 8000a66:	4971      	ldr	r1, [pc, #452]	; (8000c2c <OTM8009A_Init+0x3cc>)
 8000a68:	2000      	movs	r0, #0
 8000a6a:	f001 f997 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 8000a6e:	4970      	ldr	r1, [pc, #448]	; (8000c30 <OTM8009A_Init+0x3d0>)
 8000a70:	200a      	movs	r0, #10
 8000a72:	f001 f993 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8000a76:	493d      	ldr	r1, [pc, #244]	; (8000b6c <OTM8009A_Init+0x30c>)
 8000a78:	2000      	movs	r0, #0
 8000a7a:	f001 f98f 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 8000a7e:	496d      	ldr	r1, [pc, #436]	; (8000c34 <OTM8009A_Init+0x3d4>)
 8000a80:	200a      	movs	r0, #10
 8000a82:	f001 f98b 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8000a86:	4961      	ldr	r1, [pc, #388]	; (8000c0c <OTM8009A_Init+0x3ac>)
 8000a88:	2000      	movs	r0, #0
 8000a8a:	f001 f987 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 8000a8e:	496a      	ldr	r1, [pc, #424]	; (8000c38 <OTM8009A_Init+0x3d8>)
 8000a90:	200f      	movs	r0, #15
 8000a92:	f001 f983 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8000a96:	4954      	ldr	r1, [pc, #336]	; (8000be8 <OTM8009A_Init+0x388>)
 8000a98:	2000      	movs	r0, #0
 8000a9a:	f001 f97f 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 8000a9e:	4967      	ldr	r1, [pc, #412]	; (8000c3c <OTM8009A_Init+0x3dc>)
 8000aa0:	200f      	movs	r0, #15
 8000aa2:	f001 f97b 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8000aa6:	4952      	ldr	r1, [pc, #328]	; (8000bf0 <OTM8009A_Init+0x390>)
 8000aa8:	2000      	movs	r0, #0
 8000aaa:	f001 f977 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 8000aae:	4964      	ldr	r1, [pc, #400]	; (8000c40 <OTM8009A_Init+0x3e0>)
 8000ab0:	200a      	movs	r0, #10
 8000ab2:	f001 f973 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8000ab6:	4950      	ldr	r1, [pc, #320]	; (8000bf8 <OTM8009A_Init+0x398>)
 8000ab8:	2000      	movs	r0, #0
 8000aba:	f001 f96f 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 8000abe:	4961      	ldr	r1, [pc, #388]	; (8000c44 <OTM8009A_Init+0x3e4>)
 8000ac0:	200f      	movs	r0, #15
 8000ac2:	f001 f96b 	bl	8001d9c <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8000ac6:	494e      	ldr	r1, [pc, #312]	; (8000c00 <OTM8009A_Init+0x3a0>)
 8000ac8:	2000      	movs	r0, #0
 8000aca:	f001 f967 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 8000ace:	495e      	ldr	r1, [pc, #376]	; (8000c48 <OTM8009A_Init+0x3e8>)
 8000ad0:	200f      	movs	r0, #15
 8000ad2:	f001 f963 	bl	8001d9c <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8000ad6:	4931      	ldr	r1, [pc, #196]	; (8000b9c <OTM8009A_Init+0x33c>)
 8000ad8:	2000      	movs	r0, #0
 8000ada:	f001 f95f 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 8000ade:	495b      	ldr	r1, [pc, #364]	; (8000c4c <OTM8009A_Init+0x3ec>)
 8000ae0:	2000      	movs	r0, #0
 8000ae2:	f001 f95b 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 8000ae6:	495a      	ldr	r1, [pc, #360]	; (8000c50 <OTM8009A_Init+0x3f0>)
 8000ae8:	2000      	movs	r0, #0
 8000aea:	f001 f957 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 8000aee:	4959      	ldr	r1, [pc, #356]	; (8000c54 <OTM8009A_Init+0x3f4>)
 8000af0:	2000      	movs	r0, #0
 8000af2:	f001 f953 	bl	8001d9c <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* CABC LEDPWM frequency adjusted to 19,5kHz */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData50);
 8000af6:	4958      	ldr	r1, [pc, #352]	; (8000c58 <OTM8009A_Init+0x3f8>)
 8000af8:	2000      	movs	r0, #0
 8000afa:	f001 f94f 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData51);
 8000afe:	4957      	ldr	r1, [pc, #348]	; (8000c5c <OTM8009A_Init+0x3fc>)
 8000b00:	2000      	movs	r0, #0
 8000b02:	f001 f94b 	bl	8001d9c <DSI_IO_WriteCmd>
  
  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000b06:	4917      	ldr	r1, [pc, #92]	; (8000b64 <OTM8009A_Init+0x304>)
 8000b08:	2000      	movs	r0, #0
 8000b0a:	f001 f947 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 8000b0e:	4954      	ldr	r1, [pc, #336]	; (8000c60 <OTM8009A_Init+0x400>)
 8000b10:	2003      	movs	r0, #3
 8000b12:	f001 f943 	bl	8001d9c <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000b16:	4913      	ldr	r1, [pc, #76]	; (8000b64 <OTM8009A_Init+0x304>)
 8000b18:	2000      	movs	r0, #0
 8000b1a:	f001 f93f 	bl	8001d9c <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000b1e:	4911      	ldr	r1, [pc, #68]	; (8000b64 <OTM8009A_Init+0x304>)
 8000b20:	2000      	movs	r0, #0
 8000b22:	f001 f93b 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 8000b26:	494f      	ldr	r1, [pc, #316]	; (8000c64 <OTM8009A_Init+0x404>)
 8000b28:	2010      	movs	r0, #16
 8000b2a:	f001 f937 	bl	8001d9c <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000b2e:	490d      	ldr	r1, [pc, #52]	; (8000b64 <OTM8009A_Init+0x304>)
 8000b30:	2000      	movs	r0, #0
 8000b32:	f001 f933 	bl	8001d9c <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 8000b36:	494c      	ldr	r1, [pc, #304]	; (8000c68 <OTM8009A_Init+0x408>)
 8000b38:	2010      	movs	r0, #16
 8000b3a:	f001 f92f 	bl	8001d9c <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 8000b3e:	494b      	ldr	r1, [pc, #300]	; (8000c6c <OTM8009A_Init+0x40c>)
 8000b40:	2000      	movs	r0, #0
 8000b42:	f001 f92b 	bl	8001d9c <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  OTM8009A_IO_Delay(120);
 8000b46:	2078      	movs	r0, #120	; 0x78
 8000b48:	f000 faa4 	bl	8001094 <OTM8009A_IO_Delay>

  switch(ColorCoding)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	f000 8090 	beq.w	8000c74 <OTM8009A_Init+0x414>
 8000b54:	2b02      	cmp	r3, #2
 8000b56:	d000      	beq.n	8000b5a <OTM8009A_Init+0x2fa>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
    break;
  default :
    break;
 8000b58:	e091      	b.n	8000c7e <OTM8009A_Init+0x41e>
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 8000b5a:	4945      	ldr	r1, [pc, #276]	; (8000c70 <OTM8009A_Init+0x410>)
 8000b5c:	2000      	movs	r0, #0
 8000b5e:	f001 f91d 	bl	8001d9c <DSI_IO_WriteCmd>
    break;
 8000b62:	e08c      	b.n	8000c7e <OTM8009A_Init+0x41e>
 8000b64:	080102c4 	.word	0x080102c4
 8000b68:	0801017c 	.word	0x0801017c
 8000b6c:	080102c8 	.word	0x080102c8
 8000b70:	08010180 	.word	0x08010180
 8000b74:	080102cc 	.word	0x080102cc
 8000b78:	080102d0 	.word	0x080102d0
 8000b7c:	080102d4 	.word	0x080102d4
 8000b80:	080102d8 	.word	0x080102d8
 8000b84:	080102dc 	.word	0x080102dc
 8000b88:	080102e0 	.word	0x080102e0
 8000b8c:	080102e4 	.word	0x080102e4
 8000b90:	080102e8 	.word	0x080102e8
 8000b94:	080102ec 	.word	0x080102ec
 8000b98:	080102f0 	.word	0x080102f0
 8000b9c:	080102f4 	.word	0x080102f4
 8000ba0:	080102f8 	.word	0x080102f8
 8000ba4:	080102fc 	.word	0x080102fc
 8000ba8:	08010300 	.word	0x08010300
 8000bac:	08010304 	.word	0x08010304
 8000bb0:	08010308 	.word	0x08010308
 8000bb4:	0801030c 	.word	0x0801030c
 8000bb8:	080101ac 	.word	0x080101ac
 8000bbc:	08010310 	.word	0x08010310
 8000bc0:	08010314 	.word	0x08010314
 8000bc4:	08010318 	.word	0x08010318
 8000bc8:	0801031c 	.word	0x0801031c
 8000bcc:	08010320 	.word	0x08010320
 8000bd0:	08010324 	.word	0x08010324
 8000bd4:	08010328 	.word	0x08010328
 8000bd8:	0801032c 	.word	0x0801032c
 8000bdc:	08010330 	.word	0x08010330
 8000be0:	080101b0 	.word	0x080101b0
 8000be4:	080101b4 	.word	0x080101b4
 8000be8:	08010334 	.word	0x08010334
 8000bec:	080101bc 	.word	0x080101bc
 8000bf0:	08010338 	.word	0x08010338
 8000bf4:	080101cc 	.word	0x080101cc
 8000bf8:	0801033c 	.word	0x0801033c
 8000bfc:	080101dc 	.word	0x080101dc
 8000c00:	08010340 	.word	0x08010340
 8000c04:	08010378 	.word	0x08010378
 8000c08:	080101e8 	.word	0x080101e8
 8000c0c:	08010344 	.word	0x08010344
 8000c10:	080101f4 	.word	0x080101f4
 8000c14:	08010204 	.word	0x08010204
 8000c18:	08010214 	.word	0x08010214
 8000c1c:	08010220 	.word	0x08010220
 8000c20:	08010230 	.word	0x08010230
 8000c24:	08010348 	.word	0x08010348
 8000c28:	08010240 	.word	0x08010240
 8000c2c:	0801034c 	.word	0x0801034c
 8000c30:	0801024c 	.word	0x0801024c
 8000c34:	08010258 	.word	0x08010258
 8000c38:	08010264 	.word	0x08010264
 8000c3c:	08010274 	.word	0x08010274
 8000c40:	08010284 	.word	0x08010284
 8000c44:	08010290 	.word	0x08010290
 8000c48:	080102a0 	.word	0x080102a0
 8000c4c:	0801037c 	.word	0x0801037c
 8000c50:	08010380 	.word	0x08010380
 8000c54:	08010384 	.word	0x08010384
 8000c58:	08010388 	.word	0x08010388
 8000c5c:	0801038c 	.word	0x0801038c
 8000c60:	080102b0 	.word	0x080102b0
 8000c64:	08010184 	.word	0x08010184
 8000c68:	08010198 	.word	0x08010198
 8000c6c:	08010350 	.word	0x08010350
 8000c70:	08010354 	.word	0x08010354
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 8000c74:	491a      	ldr	r1, [pc, #104]	; (8000ce0 <OTM8009A_Init+0x480>)
 8000c76:	2000      	movs	r0, #0
 8000c78:	f001 f890 	bl	8001d9c <DSI_IO_WriteCmd>
    break;
 8000c7c:	bf00      	nop
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	d10b      	bne.n	8000c9c <OTM8009A_Init+0x43c>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 8000c84:	4917      	ldr	r1, [pc, #92]	; (8000ce4 <OTM8009A_Init+0x484>)
 8000c86:	2000      	movs	r0, #0
 8000c88:	f001 f888 	bl	8001d9c <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 8000c8c:	4916      	ldr	r1, [pc, #88]	; (8000ce8 <OTM8009A_Init+0x488>)
 8000c8e:	2004      	movs	r0, #4
 8000c90:	f001 f884 	bl	8001d9c <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 8000c94:	4915      	ldr	r1, [pc, #84]	; (8000cec <OTM8009A_Init+0x48c>)
 8000c96:	2004      	movs	r0, #4
 8000c98:	f001 f880 	bl	8001d9c <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 8000c9c:	4914      	ldr	r1, [pc, #80]	; (8000cf0 <OTM8009A_Init+0x490>)
 8000c9e:	2000      	movs	r0, #0
 8000ca0:	f001 f87c 	bl	8001d9c <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 8000ca4:	4913      	ldr	r1, [pc, #76]	; (8000cf4 <OTM8009A_Init+0x494>)
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	f001 f878 	bl	8001d9c <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 8000cac:	4912      	ldr	r1, [pc, #72]	; (8000cf8 <OTM8009A_Init+0x498>)
 8000cae:	2000      	movs	r0, #0
 8000cb0:	f001 f874 	bl	8001d9c <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 8000cb4:	4911      	ldr	r1, [pc, #68]	; (8000cfc <OTM8009A_Init+0x49c>)
 8000cb6:	2000      	movs	r0, #0
 8000cb8:	f001 f870 	bl	8001d9c <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 8000cbc:	4910      	ldr	r1, [pc, #64]	; (8000d00 <OTM8009A_Init+0x4a0>)
 8000cbe:	2000      	movs	r0, #0
 8000cc0:	f001 f86c 	bl	8001d9c <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000cc4:	490f      	ldr	r1, [pc, #60]	; (8000d04 <OTM8009A_Init+0x4a4>)
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	f001 f868 	bl	8001d9c <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 8000ccc:	490e      	ldr	r1, [pc, #56]	; (8000d08 <OTM8009A_Init+0x4a8>)
 8000cce:	2000      	movs	r0, #0
 8000cd0:	f001 f864 	bl	8001d9c <DSI_IO_WriteCmd>

  return 0;
 8000cd4:	2300      	movs	r3, #0
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3708      	adds	r7, #8
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	08010358 	.word	0x08010358
 8000ce4:	0801035c 	.word	0x0801035c
 8000ce8:	080102b4 	.word	0x080102b4
 8000cec:	080102bc 	.word	0x080102bc
 8000cf0:	08010360 	.word	0x08010360
 8000cf4:	08010364 	.word	0x08010364
 8000cf8:	08010368 	.word	0x08010368
 8000cfc:	0801036c 	.word	0x0801036c
 8000d00:	08010370 	.word	0x08010370
 8000d04:	080102c4 	.word	0x080102c4
 8000d08:	08010374 	.word	0x08010374

08000d0c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08c      	sub	sp, #48	; 0x30
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	4a58      	ldr	r2, [pc, #352]	; (8000e78 <I2Cx_MspInit+0x16c>)
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	d15b      	bne.n	8000dd4 <I2Cx_MspInit+0xc8>
  {
  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_AUDIO_I2Cx_SCL_GPIO_CLK_ENABLE();
 8000d1c:	4b57      	ldr	r3, [pc, #348]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d20:	4a56      	ldr	r2, [pc, #344]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000d22:	f043 0308 	orr.w	r3, r3, #8
 8000d26:	6313      	str	r3, [r2, #48]	; 0x30
 8000d28:	4b54      	ldr	r3, [pc, #336]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2c:	f003 0308 	and.w	r3, r3, #8
 8000d30:	61bb      	str	r3, [r7, #24]
 8000d32:	69bb      	ldr	r3, [r7, #24]
  DISCOVERY_AUDIO_I2Cx_SDA_GPIO_CLK_ENABLE();
 8000d34:	4b51      	ldr	r3, [pc, #324]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d38:	4a50      	ldr	r2, [pc, #320]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000d3a:	f043 0302 	orr.w	r3, r3, #2
 8000d3e:	6313      	str	r3, [r2, #48]	; 0x30
 8000d40:	4b4e      	ldr	r3, [pc, #312]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d44:	f003 0302 	and.w	r3, r3, #2
 8000d48:	617b      	str	r3, [r7, #20]
 8000d4a:	697b      	ldr	r3, [r7, #20]
  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8000d4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d50:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8000d52:	2312      	movs	r3, #18
 8000d54:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8000d56:	2300      	movs	r3, #0
 8000d58:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_AF;
 8000d5e:	2304      	movs	r3, #4
 8000d60:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_GPIO_PORT, &gpio_init_structure);
 8000d62:	f107 031c 	add.w	r3, r7, #28
 8000d66:	4619      	mov	r1, r3
 8000d68:	4845      	ldr	r0, [pc, #276]	; (8000e80 <I2Cx_MspInit+0x174>)
 8000d6a:	f003 ff87 	bl	8004c7c <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8000d6e:	2380      	movs	r3, #128	; 0x80
 8000d70:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SDA_AF;
 8000d72:	230b      	movs	r3, #11
 8000d74:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SDA_GPIO_PORT, &gpio_init_structure);
 8000d76:	f107 031c 	add.w	r3, r7, #28
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4841      	ldr	r0, [pc, #260]	; (8000e84 <I2Cx_MspInit+0x178>)
 8000d7e:	f003 ff7d 	bl	8004c7c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 8000d82:	4b3e      	ldr	r3, [pc, #248]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d86:	4a3d      	ldr	r2, [pc, #244]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000d88:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d8c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d8e:	4b3b      	ldr	r3, [pc, #236]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000d96:	613b      	str	r3, [r7, #16]
 8000d98:	693b      	ldr	r3, [r7, #16]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 8000d9a:	4b38      	ldr	r3, [pc, #224]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000d9c:	6a1b      	ldr	r3, [r3, #32]
 8000d9e:	4a37      	ldr	r2, [pc, #220]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000da0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000da4:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 8000da6:	4b35      	ldr	r3, [pc, #212]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000da8:	6a1b      	ldr	r3, [r3, #32]
 8000daa:	4a34      	ldr	r2, [pc, #208]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000dac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000db0:	6213      	str	r3, [r2, #32]

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8000db2:	2200      	movs	r2, #0
 8000db4:	210f      	movs	r1, #15
 8000db6:	205f      	movs	r0, #95	; 0x5f
 8000db8:	f002 fa55 	bl	8003266 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8000dbc:	205f      	movs	r0, #95	; 0x5f
 8000dbe:	f002 fa6e 	bl	800329e <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	210f      	movs	r1, #15
 8000dc6:	2060      	movs	r0, #96	; 0x60
 8000dc8:	f002 fa4d 	bl	8003266 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);    
 8000dcc:	2060      	movs	r0, #96	; 0x60
 8000dce:	f002 fa66 	bl	800329e <HAL_NVIC_EnableIRQ>

  /* Enable and set I2C1 Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 8000dd2:	e04d      	b.n	8000e70 <I2Cx_MspInit+0x164>
  DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000dd4:	4b29      	ldr	r3, [pc, #164]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dd8:	4a28      	ldr	r2, [pc, #160]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000dda:	f043 0302 	orr.w	r3, r3, #2
 8000dde:	6313      	str	r3, [r2, #48]	; 0x30
 8000de0:	4b26      	ldr	r3, [pc, #152]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de4:	f003 0302 	and.w	r3, r3, #2
 8000de8:	60fb      	str	r3, [r7, #12]
 8000dea:	68fb      	ldr	r3, [r7, #12]
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8000dec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000df0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8000df2:	2312      	movs	r3, #18
 8000df4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	627b      	str	r3, [r7, #36]	; 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8000dfa:	2302      	movs	r3, #2
 8000dfc:	62bb      	str	r3, [r7, #40]	; 0x28
  gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8000dfe:	2304      	movs	r3, #4
 8000e00:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000e02:	f107 031c 	add.w	r3, r7, #28
 8000e06:	4619      	mov	r1, r3
 8000e08:	481e      	ldr	r0, [pc, #120]	; (8000e84 <I2Cx_MspInit+0x178>)
 8000e0a:	f003 ff37 	bl	8004c7c <HAL_GPIO_Init>
  gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8000e0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000e14:	f107 031c 	add.w	r3, r7, #28
 8000e18:	4619      	mov	r1, r3
 8000e1a:	481a      	ldr	r0, [pc, #104]	; (8000e84 <I2Cx_MspInit+0x178>)
 8000e1c:	f003 ff2e 	bl	8004c7c <HAL_GPIO_Init>
  DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8000e20:	4b16      	ldr	r3, [pc, #88]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000e22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e24:	4a15      	ldr	r2, [pc, #84]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000e26:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e2a:	6413      	str	r3, [r2, #64]	; 0x40
 8000e2c:	4b13      	ldr	r3, [pc, #76]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e34:	60bb      	str	r3, [r7, #8]
 8000e36:	68bb      	ldr	r3, [r7, #8]
  DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8000e38:	4b10      	ldr	r3, [pc, #64]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000e3a:	6a1b      	ldr	r3, [r3, #32]
 8000e3c:	4a0f      	ldr	r2, [pc, #60]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000e3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e42:	6213      	str	r3, [r2, #32]
  DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8000e44:	4b0d      	ldr	r3, [pc, #52]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000e46:	6a1b      	ldr	r3, [r3, #32]
 8000e48:	4a0c      	ldr	r2, [pc, #48]	; (8000e7c <I2Cx_MspInit+0x170>)
 8000e4a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000e4e:	6213      	str	r3, [r2, #32]
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8000e50:	2200      	movs	r2, #0
 8000e52:	210f      	movs	r1, #15
 8000e54:	201f      	movs	r0, #31
 8000e56:	f002 fa06 	bl	8003266 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8000e5a:	201f      	movs	r0, #31
 8000e5c:	f002 fa1f 	bl	800329e <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8000e60:	2200      	movs	r2, #0
 8000e62:	210f      	movs	r1, #15
 8000e64:	2020      	movs	r0, #32
 8000e66:	f002 f9fe 	bl	8003266 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8000e6a:	2020      	movs	r0, #32
 8000e6c:	f002 fa17 	bl	800329e <HAL_NVIC_EnableIRQ>
}
 8000e70:	bf00      	nop
 8000e72:	3730      	adds	r7, #48	; 0x30
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	200000ec 	.word	0x200000ec
 8000e7c:	40023800 	.word	0x40023800
 8000e80:	40020c00 	.word	0x40020c00
 8000e84:	40020400 	.word	0x40020400

08000e88 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8000e90:	6878      	ldr	r0, [r7, #4]
 8000e92:	f004 fcf3 	bl	800587c <HAL_I2C_GetState>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d125      	bne.n	8000ee8 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	4a14      	ldr	r2, [pc, #80]	; (8000ef0 <I2Cx_Init+0x68>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d103      	bne.n	8000eac <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4a13      	ldr	r2, [pc, #76]	; (8000ef4 <I2Cx_Init+0x6c>)
 8000ea8:	601a      	str	r2, [r3, #0]
 8000eaa:	e002      	b.n	8000eb2 <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	4a12      	ldr	r2, [pc, #72]	; (8000ef8 <I2Cx_Init+0x70>)
 8000eb0:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a11      	ldr	r2, [pc, #68]	; (8000efc <I2Cx_Init+0x74>)
 8000eb6:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2200      	movs	r2, #0
 8000ebc:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	2200      	movs	r2, #0
 8000eda:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f7ff ff15 	bl	8000d0c <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8000ee2:	6878      	ldr	r0, [r7, #4]
 8000ee4:	f004 f9c8 	bl	8005278 <HAL_I2C_Init>
  }
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	200000ec 	.word	0x200000ec
 8000ef4:	40006000 	.word	0x40006000
 8000ef8:	40005400 	.word	0x40005400
 8000efc:	40912732 	.word	0x40912732

08000f00 <I2Cx_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08a      	sub	sp, #40	; 0x28
 8000f04:	af04      	add	r7, sp, #16
 8000f06:	60f8      	str	r0, [r7, #12]
 8000f08:	4608      	mov	r0, r1
 8000f0a:	4611      	mov	r1, r2
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	4603      	mov	r3, r0
 8000f10:	72fb      	strb	r3, [r7, #11]
 8000f12:	460b      	mov	r3, r1
 8000f14:	813b      	strh	r3, [r7, #8]
 8000f16:	4613      	mov	r3, r2
 8000f18:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000f1e:	7afb      	ldrb	r3, [r7, #11]
 8000f20:	b299      	uxth	r1, r3
 8000f22:	88f8      	ldrh	r0, [r7, #6]
 8000f24:	893a      	ldrh	r2, [r7, #8]
 8000f26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f2a:	9302      	str	r3, [sp, #8]
 8000f2c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f2e:	9301      	str	r3, [sp, #4]
 8000f30:	6a3b      	ldr	r3, [r7, #32]
 8000f32:	9300      	str	r3, [sp, #0]
 8000f34:	4603      	mov	r3, r0
 8000f36:	68f8      	ldr	r0, [r7, #12]
 8000f38:	f004 fb86 	bl	8005648 <HAL_I2C_Mem_Read>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8000f40:	7dfb      	ldrb	r3, [r7, #23]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d004      	beq.n	8000f50 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occured */
    I2Cx_Error(i2c_handler, Addr);
 8000f46:	7afb      	ldrb	r3, [r7, #11]
 8000f48:	4619      	mov	r1, r3
 8000f4a:	68f8      	ldr	r0, [r7, #12]
 8000f4c:	f000 f832 	bl	8000fb4 <I2Cx_Error>
  }
  return status;
 8000f50:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3718      	adds	r7, #24
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <I2Cx_WriteMultiple>:
  * @param  Buffer: The target register value to be written
  * @param  Length: buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b08a      	sub	sp, #40	; 0x28
 8000f5e:	af04      	add	r7, sp, #16
 8000f60:	60f8      	str	r0, [r7, #12]
 8000f62:	4608      	mov	r0, r1
 8000f64:	4611      	mov	r1, r2
 8000f66:	461a      	mov	r2, r3
 8000f68:	4603      	mov	r3, r0
 8000f6a:	72fb      	strb	r3, [r7, #11]
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	813b      	strh	r3, [r7, #8]
 8000f70:	4613      	mov	r3, r2
 8000f72:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000f74:	2300      	movs	r3, #0
 8000f76:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000f78:	7afb      	ldrb	r3, [r7, #11]
 8000f7a:	b299      	uxth	r1, r3
 8000f7c:	88f8      	ldrh	r0, [r7, #6]
 8000f7e:	893a      	ldrh	r2, [r7, #8]
 8000f80:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f84:	9302      	str	r3, [sp, #8]
 8000f86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000f88:	9301      	str	r3, [sp, #4]
 8000f8a:	6a3b      	ldr	r3, [r7, #32]
 8000f8c:	9300      	str	r3, [sp, #0]
 8000f8e:	4603      	mov	r3, r0
 8000f90:	68f8      	ldr	r0, [r7, #12]
 8000f92:	f004 fa45 	bl	8005420 <HAL_I2C_Mem_Write>
 8000f96:	4603      	mov	r3, r0
 8000f98:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8000f9a:	7dfb      	ldrb	r3, [r7, #23]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d004      	beq.n	8000faa <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8000fa0:	7afb      	ldrb	r3, [r7, #11]
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	68f8      	ldr	r0, [r7, #12]
 8000fa6:	f000 f805 	bl	8000fb4 <I2Cx_Error>
  }
  return status;
 8000faa:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3718      	adds	r7, #24
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f004 f9e9 	bl	8005398 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f7ff ff5e 	bl	8000e88 <I2Cx_Init>
}
 8000fcc:	bf00      	nop
 8000fce:	3708      	adds	r7, #8
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}

08000fd4 <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8000fd8:	4802      	ldr	r0, [pc, #8]	; (8000fe4 <TS_IO_Init+0x10>)
 8000fda:	f7ff ff55 	bl	8000e88 <I2Cx_Init>
}
 8000fde:	bf00      	nop
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	200000ec 	.word	0x200000ec

08000fe8 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af02      	add	r7, sp, #8
 8000fee:	4603      	mov	r3, r0
 8000ff0:	71fb      	strb	r3, [r7, #7]
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	71bb      	strb	r3, [r7, #6]
 8000ff6:	4613      	mov	r3, r2
 8000ff8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8000ffa:	79bb      	ldrb	r3, [r7, #6]
 8000ffc:	b29a      	uxth	r2, r3
 8000ffe:	79f9      	ldrb	r1, [r7, #7]
 8001000:	2301      	movs	r3, #1
 8001002:	9301      	str	r3, [sp, #4]
 8001004:	1d7b      	adds	r3, r7, #5
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	2301      	movs	r3, #1
 800100a:	4803      	ldr	r0, [pc, #12]	; (8001018 <TS_IO_Write+0x30>)
 800100c:	f7ff ffa5 	bl	8000f5a <I2Cx_WriteMultiple>
}
 8001010:	bf00      	nop
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	200000ec 	.word	0x200000ec

0800101c <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b086      	sub	sp, #24
 8001020:	af02      	add	r7, sp, #8
 8001022:	4603      	mov	r3, r0
 8001024:	460a      	mov	r2, r1
 8001026:	71fb      	strb	r3, [r7, #7]
 8001028:	4613      	mov	r3, r2
 800102a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 800102c:	2300      	movs	r3, #0
 800102e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001030:	79bb      	ldrb	r3, [r7, #6]
 8001032:	b29a      	uxth	r2, r3
 8001034:	79f9      	ldrb	r1, [r7, #7]
 8001036:	2301      	movs	r3, #1
 8001038:	9301      	str	r3, [sp, #4]
 800103a:	f107 030f 	add.w	r3, r7, #15
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	2301      	movs	r3, #1
 8001042:	4804      	ldr	r0, [pc, #16]	; (8001054 <TS_IO_Read+0x38>)
 8001044:	f7ff ff5c 	bl	8000f00 <I2Cx_ReadMultiple>

  return read_value;
 8001048:	7bfb      	ldrb	r3, [r7, #15]
}
 800104a:	4618      	mov	r0, r3
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	200000ec 	.word	0x200000ec

08001058 <TS_IO_ReadMultiple>:
  * @param  Buffer: Pointer to data buffer
  * @param  Length: Length of the data
  * @retval Number of read data
  */
uint16_t TS_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af02      	add	r7, sp, #8
 800105e:	603a      	str	r2, [r7, #0]
 8001060:	461a      	mov	r2, r3
 8001062:	4603      	mov	r3, r0
 8001064:	71fb      	strb	r3, [r7, #7]
 8001066:	460b      	mov	r3, r1
 8001068:	71bb      	strb	r3, [r7, #6]
 800106a:	4613      	mov	r3, r2
 800106c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800106e:	79bb      	ldrb	r3, [r7, #6]
 8001070:	b29a      	uxth	r2, r3
 8001072:	79f9      	ldrb	r1, [r7, #7]
 8001074:	88bb      	ldrh	r3, [r7, #4]
 8001076:	9301      	str	r3, [sp, #4]
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	2301      	movs	r3, #1
 800107e:	4804      	ldr	r0, [pc, #16]	; (8001090 <TS_IO_ReadMultiple+0x38>)
 8001080:	f7ff ff3e 	bl	8000f00 <I2Cx_ReadMultiple>
 8001084:	4603      	mov	r3, r0
 8001086:	b29b      	uxth	r3, r3
}
 8001088:	4618      	mov	r0, r3
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	200000ec 	.word	0x200000ec

08001094 <OTM8009A_IO_Delay>:
/**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  */
void OTM8009A_IO_Delay(uint32_t Delay)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f001 fc21 	bl	80028e4 <HAL_Delay>
}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <BSP_LCD_Init>:
/**
  * @brief  Initializes the DSI LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 80010aa:	b580      	push	{r7, lr}
 80010ac:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 80010ae:	2001      	movs	r0, #1
 80010b0:	f000 f804 	bl	80010bc <BSP_LCD_InitEx>
 80010b4:	4603      	mov	r3, r0
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <BSP_LCD_InitEx>:
  *     - OTM8009A LCD Display IC Driver ititialization
  * @param  orientation: LCD orientation, can be LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(LCD_OrientationTypeDef orientation)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b090      	sub	sp, #64	; 0x40
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
  DSI_PLLInitTypeDef dsiPllInit;
  static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
  uint32_t LcdClock  = 27429; /*!< LcdClk = 27429 kHz */
 80010c6:	f646 3325 	movw	r3, #27429	; 0x6b25
 80010ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t read_id = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	877b      	strh	r3, [r7, #58]	; 0x3a

  uint32_t laneByteClk_kHz = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t                   HFP; /*!< Horizontal Front Porch time in units of lcdClk */
  uint32_t                   HACT; /*!< Horizontal Active time in units of lcdClk = imageSize X in pixels to display */

  /* Toggle Hardware Reset of the DSI LCD using
  * its XRES signal (active low) */
  BSP_LCD_Reset();
 80010d4:	f000 f936 	bl	8001344 <BSP_LCD_Reset>

  /* Check the connected monitor */
  read_id = LCD_IO_GetID();
 80010d8:	f000 fe8a 	bl	8001df0 <LCD_IO_GetID>
 80010dc:	4603      	mov	r3, r0
 80010de:	877b      	strh	r3, [r7, #58]	; 0x3a
  else if(read_id != LCD_DSI_ID)
  {
    return LCD_ERROR;  
  }
#else
  if(read_id != LCD_DSI_ID)
 80010e0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80010e2:	2b11      	cmp	r3, #17
 80010e4:	d001      	beq.n	80010ea <BSP_LCD_InitEx+0x2e>
  {
    return LCD_ERROR;  
 80010e6:	2301      	movs	r3, #1
 80010e8:	e113      	b.n	8001312 <BSP_LCD_InitEx+0x256>
  * This will set IP blocks LTDC, DSI and DMA2D
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  */
  BSP_LCD_MspInit();
 80010ea:	f000 fe89 	bl	8001e00 <BSP_LCD_MspInit>

/*************************DSI Initialization***********************************/  

  /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
  hdsi_discovery.Instance = DSI;
 80010ee:	4b8b      	ldr	r3, [pc, #556]	; (800131c <BSP_LCD_InitEx+0x260>)
 80010f0:	4a8b      	ldr	r2, [pc, #556]	; (8001320 <BSP_LCD_InitEx+0x264>)
 80010f2:	601a      	str	r2, [r3, #0]

  HAL_DSI_DeInit(&(hdsi_discovery));
 80010f4:	4889      	ldr	r0, [pc, #548]	; (800131c <BSP_LCD_InitEx+0x260>)
 80010f6:	f002 feb3 	bl	8003e60 <HAL_DSI_DeInit>

  dsiPllInit.PLLNDIV  = 100;
 80010fa:	2364      	movs	r3, #100	; 0x64
 80010fc:	60bb      	str	r3, [r7, #8]
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
 80010fe:	2305      	movs	r3, #5
 8001100:	60fb      	str	r3, [r7, #12]
  dsiPllInit.PLLODF  = DSI_PLL_OUT_DIV1;
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
  laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 8001106:	f24f 4324 	movw	r3, #62500	; 0xf424
 800110a:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set number of Lanes */
  hdsi_discovery.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 800110c:	4b83      	ldr	r3, [pc, #524]	; (800131c <BSP_LCD_InitEx+0x260>)
 800110e:	2201      	movs	r2, #1
 8001110:	60da      	str	r2, [r3, #12]

  /* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
  hdsi_discovery.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 8001112:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001114:	089b      	lsrs	r3, r3, #2
 8001116:	4a83      	ldr	r2, [pc, #524]	; (8001324 <BSP_LCD_InitEx+0x268>)
 8001118:	fba2 2303 	umull	r2, r3, r2, r3
 800111c:	0a9b      	lsrs	r3, r3, #10
 800111e:	4a7f      	ldr	r2, [pc, #508]	; (800131c <BSP_LCD_InitEx+0x260>)
 8001120:	6093      	str	r3, [r2, #8]

  HAL_DSI_Init(&(hdsi_discovery), &(dsiPllInit));
 8001122:	f107 0308 	add.w	r3, r7, #8
 8001126:	4619      	mov	r1, r3
 8001128:	487c      	ldr	r0, [pc, #496]	; (800131c <BSP_LCD_InitEx+0x260>)
 800112a:	f002 fd7f 	bl	8003c2c <HAL_DSI_Init>

  /* Timing parameters for all Video modes
  * Set Timing parameters of LTDC depending on its chosen orientation
  */
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d108      	bne.n	8001146 <BSP_LCD_InitEx+0x8a>
  {
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 8001134:	4b7c      	ldr	r3, [pc, #496]	; (8001328 <BSP_LCD_InitEx+0x26c>)
 8001136:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800113a:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 800113c:	4b7b      	ldr	r3, [pc, #492]	; (800132c <BSP_LCD_InitEx+0x270>)
 800113e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	e007      	b.n	8001156 <BSP_LCD_InitEx+0x9a>
  }
  else
  {
    /* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 8001146:	4b78      	ldr	r3, [pc, #480]	; (8001328 <BSP_LCD_InitEx+0x26c>)
 8001148:	f44f 7248 	mov.w	r2, #800	; 0x320
 800114c:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 800114e:	4b77      	ldr	r3, [pc, #476]	; (800132c <BSP_LCD_InitEx+0x270>)
 8001150:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001154:	601a      	str	r2, [r3, #0]
  }

  HACT = lcd_x_size;
 8001156:	4b74      	ldr	r3, [pc, #464]	; (8001328 <BSP_LCD_InitEx+0x26c>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	633b      	str	r3, [r7, #48]	; 0x30
  VACT = lcd_y_size;
 800115c:	4b73      	ldr	r3, [pc, #460]	; (800132c <BSP_LCD_InitEx+0x270>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* The following values are same for portrait and landscape orientations */
  VSA  = OTM8009A_480X800_VSYNC;        /* 12  */
 8001162:	2301      	movs	r3, #1
 8001164:	62bb      	str	r3, [r7, #40]	; 0x28
  VBP  = OTM8009A_480X800_VBP;          /* 12  */
 8001166:	230f      	movs	r3, #15
 8001168:	627b      	str	r3, [r7, #36]	; 0x24
  VFP  = OTM8009A_480X800_VFP;          /* 12  */
 800116a:	2310      	movs	r3, #16
 800116c:	623b      	str	r3, [r7, #32]
  HSA  = OTM8009A_480X800_HSYNC;        /* 63  */
 800116e:	2302      	movs	r3, #2
 8001170:	61fb      	str	r3, [r7, #28]
  HBP  = OTM8009A_480X800_HBP;          /* 120 */
 8001172:	2322      	movs	r3, #34	; 0x22
 8001174:	61bb      	str	r3, [r7, #24]
  HFP  = OTM8009A_480X800_HFP;          /* 120 */   
 8001176:	2322      	movs	r3, #34	; 0x22
 8001178:	617b      	str	r3, [r7, #20]

  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 800117a:	4b6d      	ldr	r3, [pc, #436]	; (8001330 <BSP_LCD_InitEx+0x274>)
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 8001180:	4b6b      	ldr	r3, [pc, #428]	; (8001330 <BSP_LCD_InitEx+0x274>)
 8001182:	2205      	movs	r2, #5
 8001184:	605a      	str	r2, [r3, #4]
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 8001186:	4b6a      	ldr	r3, [pc, #424]	; (8001330 <BSP_LCD_InitEx+0x274>)
 8001188:	2200      	movs	r2, #0
 800118a:	621a      	str	r2, [r3, #32]
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 800118c:	4b68      	ldr	r3, [pc, #416]	; (8001330 <BSP_LCD_InitEx+0x274>)
 800118e:	2200      	movs	r2, #0
 8001190:	61da      	str	r2, [r3, #28]
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 8001192:	4b67      	ldr	r3, [pc, #412]	; (8001330 <BSP_LCD_InitEx+0x274>)
 8001194:	2200      	movs	r2, #0
 8001196:	625a      	str	r2, [r3, #36]	; 0x24
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 8001198:	4b65      	ldr	r3, [pc, #404]	; (8001330 <BSP_LCD_InitEx+0x274>)
 800119a:	2202      	movs	r2, #2
 800119c:	60da      	str	r2, [r3, #12]
  hdsivideo_handle.NullPacketSize = 0xFFF;
 800119e:	4b64      	ldr	r3, [pc, #400]	; (8001330 <BSP_LCD_InitEx+0x274>)
 80011a0:	f640 72ff 	movw	r2, #4095	; 0xfff
 80011a4:	619a      	str	r2, [r3, #24]
  hdsivideo_handle.NumberOfChunks = 0;
 80011a6:	4b62      	ldr	r3, [pc, #392]	; (8001330 <BSP_LCD_InitEx+0x274>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	615a      	str	r2, [r3, #20]
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 80011ac:	4a60      	ldr	r2, [pc, #384]	; (8001330 <BSP_LCD_InitEx+0x274>)
 80011ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011b0:	6113      	str	r3, [r2, #16]
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80011b6:	fb02 f203 	mul.w	r2, r2, r3
 80011ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c0:	4a5b      	ldr	r2, [pc, #364]	; (8001330 <BSP_LCD_InitEx+0x274>)
 80011c2:	6293      	str	r3, [r2, #40]	; 0x28
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80011c8:	fb02 f203 	mul.w	r2, r2, r3
 80011cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d2:	4a57      	ldr	r2, [pc, #348]	; (8001330 <BSP_LCD_InitEx+0x274>)
 80011d4:	62d3      	str	r3, [r2, #44]	; 0x2c
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 80011d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	441a      	add	r2, r3
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	441a      	add	r2, r3
 80011e0:	697b      	ldr	r3, [r7, #20]
 80011e2:	4413      	add	r3, r2
 80011e4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80011e6:	fb02 f203 	mul.w	r2, r2, r3
 80011ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80011ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80011f0:	4a4f      	ldr	r2, [pc, #316]	; (8001330 <BSP_LCD_InitEx+0x274>)
 80011f2:	6313      	str	r3, [r2, #48]	; 0x30
  hdsivideo_handle.VerticalSyncActive        = VSA;
 80011f4:	4a4e      	ldr	r2, [pc, #312]	; (8001330 <BSP_LCD_InitEx+0x274>)
 80011f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011f8:	6353      	str	r3, [r2, #52]	; 0x34
  hdsivideo_handle.VerticalBackPorch         = VBP;
 80011fa:	4a4d      	ldr	r2, [pc, #308]	; (8001330 <BSP_LCD_InitEx+0x274>)
 80011fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011fe:	6393      	str	r3, [r2, #56]	; 0x38
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 8001200:	4a4b      	ldr	r2, [pc, #300]	; (8001330 <BSP_LCD_InitEx+0x274>)
 8001202:	6a3b      	ldr	r3, [r7, #32]
 8001204:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8001206:	4a4a      	ldr	r2, [pc, #296]	; (8001330 <BSP_LCD_InitEx+0x274>)
 8001208:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800120a:	6413      	str	r3, [r2, #64]	; 0x40

  /* Enable or disable sending LP command while streaming is active in video mode */
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 800120c:	4b48      	ldr	r3, [pc, #288]	; (8001330 <BSP_LCD_InitEx+0x274>)
 800120e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001212:	645a      	str	r2, [r3, #68]	; 0x44

  /* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPLargestPacketSize = 16;
 8001214:	4b46      	ldr	r3, [pc, #280]	; (8001330 <BSP_LCD_InitEx+0x274>)
 8001216:	2210      	movs	r2, #16
 8001218:	649a      	str	r2, [r3, #72]	; 0x48

  /* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 800121a:	4b45      	ldr	r3, [pc, #276]	; (8001330 <BSP_LCD_InitEx+0x274>)
 800121c:	2200      	movs	r2, #0
 800121e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
  /* while streaming is active in video mode                                                                         */
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 8001220:	4b43      	ldr	r3, [pc, #268]	; (8001330 <BSP_LCD_InitEx+0x274>)
 8001222:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001226:	651a      	str	r2, [r3, #80]	; 0x50
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8001228:	4b41      	ldr	r3, [pc, #260]	; (8001330 <BSP_LCD_InitEx+0x274>)
 800122a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800122e:	655a      	str	r2, [r3, #84]	; 0x54
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 8001230:	4b3f      	ldr	r3, [pc, #252]	; (8001330 <BSP_LCD_InitEx+0x274>)
 8001232:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001236:	659a      	str	r2, [r3, #88]	; 0x58
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8001238:	4b3d      	ldr	r3, [pc, #244]	; (8001330 <BSP_LCD_InitEx+0x274>)
 800123a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800123e:	65da      	str	r2, [r3, #92]	; 0x5c
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 8001240:	4b3b      	ldr	r3, [pc, #236]	; (8001330 <BSP_LCD_InitEx+0x274>)
 8001242:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001246:	661a      	str	r2, [r3, #96]	; 0x60
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8001248:	4b39      	ldr	r3, [pc, #228]	; (8001330 <BSP_LCD_InitEx+0x274>)
 800124a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800124e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure DSI Video mode timings with settings set above */
  HAL_DSI_ConfigVideoMode(&(hdsi_discovery), &(hdsivideo_handle));
 8001250:	4937      	ldr	r1, [pc, #220]	; (8001330 <BSP_LCD_InitEx+0x274>)
 8001252:	4832      	ldr	r0, [pc, #200]	; (800131c <BSP_LCD_InitEx+0x260>)
 8001254:	f002 ff5c 	bl	8004110 <HAL_DSI_ConfigVideoMode>
  
  
/************************LTDC Initialization***********************************/  

  /* Timing Configuration */    
  hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8001258:	69fb      	ldr	r3, [r7, #28]
 800125a:	3b01      	subs	r3, #1
 800125c:	4a35      	ldr	r2, [pc, #212]	; (8001334 <BSP_LCD_InitEx+0x278>)
 800125e:	6153      	str	r3, [r2, #20]
  hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 8001260:	69fa      	ldr	r2, [r7, #28]
 8001262:	69bb      	ldr	r3, [r7, #24]
 8001264:	4413      	add	r3, r2
 8001266:	3b01      	subs	r3, #1
 8001268:	4a32      	ldr	r2, [pc, #200]	; (8001334 <BSP_LCD_InitEx+0x278>)
 800126a:	61d3      	str	r3, [r2, #28]
  hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 800126c:	4b2e      	ldr	r3, [pc, #184]	; (8001328 <BSP_LCD_InitEx+0x26c>)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	441a      	add	r2, r3
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	4413      	add	r3, r2
 8001278:	3b01      	subs	r3, #1
 800127a:	4a2e      	ldr	r2, [pc, #184]	; (8001334 <BSP_LCD_InitEx+0x278>)
 800127c:	6253      	str	r3, [r2, #36]	; 0x24
  hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 800127e:	4b2a      	ldr	r3, [pc, #168]	; (8001328 <BSP_LCD_InitEx+0x26c>)
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	441a      	add	r2, r3
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	441a      	add	r2, r3
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	4413      	add	r3, r2
 800128e:	3b01      	subs	r3, #1
 8001290:	4a28      	ldr	r2, [pc, #160]	; (8001334 <BSP_LCD_InitEx+0x278>)
 8001292:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Initialize the LCD pixel width and pixel height */
  hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 8001294:	4b24      	ldr	r3, [pc, #144]	; (8001328 <BSP_LCD_InitEx+0x26c>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4a26      	ldr	r2, [pc, #152]	; (8001334 <BSP_LCD_InitEx+0x278>)
 800129a:	6613      	str	r3, [r2, #96]	; 0x60
  hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;   
 800129c:	4b23      	ldr	r3, [pc, #140]	; (800132c <BSP_LCD_InitEx+0x270>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a24      	ldr	r2, [pc, #144]	; (8001334 <BSP_LCD_InitEx+0x278>)
 80012a2:	6653      	str	r3, [r2, #100]	; 0x64
    * PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz 
    * PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 384 Mhz 
    * PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 384 MHz / 7 = 54.85 MHz 
    * LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_2 = 54.85 MHz / 2 = 27.429 MHz 
    */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80012a4:	4b24      	ldr	r3, [pc, #144]	; (8001338 <BSP_LCD_InitEx+0x27c>)
 80012a6:	2208      	movs	r2, #8
 80012a8:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 80012aa:	4b23      	ldr	r3, [pc, #140]	; (8001338 <BSP_LCD_InitEx+0x27c>)
 80012ac:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80012b0:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 80012b2:	4b21      	ldr	r3, [pc, #132]	; (8001338 <BSP_LCD_InitEx+0x27c>)
 80012b4:	2207      	movs	r2, #7
 80012b6:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80012b8:	4b1f      	ldr	r3, [pc, #124]	; (8001338 <BSP_LCD_InitEx+0x27c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 80012be:	481e      	ldr	r0, [pc, #120]	; (8001338 <BSP_LCD_InitEx+0x27c>)
 80012c0:	f005 fc5a 	bl	8006b78 <HAL_RCCEx_PeriphCLKConfig>

  /* Background value */
  hltdc_discovery.Init.Backcolor.Blue = 0;
 80012c4:	4b1b      	ldr	r3, [pc, #108]	; (8001334 <BSP_LCD_InitEx+0x278>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc_discovery.Init.Backcolor.Green = 0;
 80012cc:	4b19      	ldr	r3, [pc, #100]	; (8001334 <BSP_LCD_InitEx+0x278>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc_discovery.Init.Backcolor.Red = 0;
 80012d4:	4b17      	ldr	r3, [pc, #92]	; (8001334 <BSP_LCD_InitEx+0x278>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80012dc:	4b15      	ldr	r3, [pc, #84]	; (8001334 <BSP_LCD_InitEx+0x278>)
 80012de:	2200      	movs	r2, #0
 80012e0:	611a      	str	r2, [r3, #16]
  hltdc_discovery.Instance = LTDC;
 80012e2:	4b14      	ldr	r3, [pc, #80]	; (8001334 <BSP_LCD_InitEx+0x278>)
 80012e4:	4a15      	ldr	r2, [pc, #84]	; (800133c <BSP_LCD_InitEx+0x280>)
 80012e6:	601a      	str	r2, [r3, #0]

  /* Get LTDC Configuration from DSI Configuration */
  HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 80012e8:	4911      	ldr	r1, [pc, #68]	; (8001330 <BSP_LCD_InitEx+0x274>)
 80012ea:	4812      	ldr	r0, [pc, #72]	; (8001334 <BSP_LCD_InitEx+0x278>)
 80012ec:	f004 ff98 	bl	8006220 <HAL_LTDCEx_StructInitFromVideoConfig>

  /* Initialize the LTDC */  
  HAL_LTDC_Init(&hltdc_discovery);
 80012f0:	4810      	ldr	r0, [pc, #64]	; (8001334 <BSP_LCD_InitEx+0x278>)
 80012f2:	f004 fced 	bl	8005cd0 <HAL_LTDC_Init>

  /* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC */
  HAL_DSI_Start(&hdsi_discovery);
 80012f6:	4809      	ldr	r0, [pc, #36]	; (800131c <BSP_LCD_InitEx+0x260>)
 80012f8:	f003 fb9c 	bl	8004a34 <HAL_DSI_Start>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 80012fc:	f000 ff00 	bl	8002100 <BSP_SDRAM_Init>
#endif /* DATA_IN_ExtSDRAM */

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8001300:	480f      	ldr	r0, [pc, #60]	; (8001340 <BSP_LCD_InitEx+0x284>)
 8001302:	f000 f901 	bl	8001508 <BSP_LCD_SetFont>
/***********************OTM8009A Initialization********************************/ 

  /* Initialize the OTM8009A LCD Display IC Driver (KoD LCD IC Driver)
  *  depending on configuration set in 'hdsivideo_handle'.
  */
  OTM8009A_Init(OTM8009A_FORMAT_RGB888, orientation);
 8001306:	79fb      	ldrb	r3, [r7, #7]
 8001308:	4619      	mov	r1, r3
 800130a:	2000      	movs	r0, #0
 800130c:	f7ff faa8 	bl	8000860 <OTM8009A_Init>

/***********************End OTM8009A Initialization****************************/ 

  return LCD_OK; 
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3740      	adds	r7, #64	; 0x40
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	20000478 	.word	0x20000478
 8001320:	40016c00 	.word	0x40016c00
 8001324:	43215e57 	.word	0x43215e57
 8001328:	20000030 	.word	0x20000030
 800132c:	20000034 	.word	0x20000034
 8001330:	20000138 	.word	0x20000138
 8001334:	200003d0 	.word	0x200003d0
 8001338:	200001c0 	.word	0x200001c0
 800133c:	40016800 	.word	0x40016800
 8001340:	20000028 	.word	0x20000028

08001344 <BSP_LCD_Reset>:
  * @brief  BSP LCD Reset
  *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
  *         and desactivating it later.
  */
void BSP_LCD_Reset(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b086      	sub	sp, #24
 8001348:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800134a:	4b18      	ldr	r3, [pc, #96]	; (80013ac <BSP_LCD_Reset+0x68>)
 800134c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800134e:	4a17      	ldr	r2, [pc, #92]	; (80013ac <BSP_LCD_Reset+0x68>)
 8001350:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001354:	6313      	str	r3, [r2, #48]	; 0x30
 8001356:	4b15      	ldr	r3, [pc, #84]	; (80013ac <BSP_LCD_Reset+0x68>)
 8001358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800135e:	603b      	str	r3, [r7, #0]
 8001360:	683b      	ldr	r3, [r7, #0]

    /* Configure the GPIO on PJ15 */
    gpio_init_structure.Pin   = GPIO_PIN_15;
 8001362:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001366:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001368:	2301      	movs	r3, #1
 800136a:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 800136c:	2301      	movs	r3, #1
 800136e:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8001370:	2303      	movs	r3, #3
 8001372:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	4619      	mov	r1, r3
 8001378:	480d      	ldr	r0, [pc, #52]	; (80013b0 <BSP_LCD_Reset+0x6c>)
 800137a:	f003 fc7f 	bl	8004c7c <HAL_GPIO_Init>

    /* Activate XRES active low */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 800137e:	2200      	movs	r2, #0
 8001380:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001384:	480a      	ldr	r0, [pc, #40]	; (80013b0 <BSP_LCD_Reset+0x6c>)
 8001386:	f003 ff45 	bl	8005214 <HAL_GPIO_WritePin>

    HAL_Delay(20); /* wait 20 ms */
 800138a:	2014      	movs	r0, #20
 800138c:	f001 faaa 	bl	80028e4 <HAL_Delay>

    /* Desactivate XRES */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 8001390:	2201      	movs	r2, #1
 8001392:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001396:	4806      	ldr	r0, [pc, #24]	; (80013b0 <BSP_LCD_Reset+0x6c>)
 8001398:	f003 ff3c 	bl	8005214 <HAL_GPIO_WritePin>
    
    /* Wait for 10ms after releasing XRES before sending commands */
    HAL_Delay(10);
 800139c:	200a      	movs	r0, #10
 800139e:	f001 faa1 	bl	80028e4 <HAL_Delay>
}
 80013a2:	bf00      	nop
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40023800 	.word	0x40023800
 80013b0:	40022400 	.word	0x40022400

080013b4 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  return (lcd_x_size);
 80013b8:	4b03      	ldr	r3, [pc, #12]	; (80013c8 <BSP_LCD_GetXSize+0x14>)
 80013ba:	681b      	ldr	r3, [r3, #0]
}
 80013bc:	4618      	mov	r0, r3
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	20000030 	.word	0x20000030

080013cc <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  return (lcd_y_size);
 80013d0:	4b03      	ldr	r3, [pc, #12]	; (80013e0 <BSP_LCD_GetYSize+0x14>)
 80013d2:	681b      	ldr	r3, [r3, #0]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	20000034 	.word	0x20000034

080013e4 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b090      	sub	sp, #64	; 0x40
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	6039      	str	r1, [r7, #0]
 80013ee:	80fb      	strh	r3, [r7, #6]
    LCD_LayerCfgTypeDef  Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 80013f0:	2300      	movs	r3, #0
 80013f2:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 80013f4:	f7ff ffde 	bl	80013b4 <BSP_LCD_GetXSize>
 80013f8:	4603      	mov	r3, r0
 80013fa:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 80013fc:	2300      	movs	r3, #0
 80013fe:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8001400:	f7ff ffe4 	bl	80013cc <BSP_LCD_GetYSize>
 8001404:	4603      	mov	r3, r0
 8001406:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8001408:	2300      	movs	r3, #0
 800140a:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8001410:	23ff      	movs	r3, #255	; 0xff
 8001412:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8001414:	2300      	movs	r3, #0
 8001416:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8001418:	2300      	movs	r3, #0
 800141a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 800141e:	2300      	movs	r3, #0
 8001420:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8001424:	2300      	movs	r3, #0
 8001426:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800142a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800142e:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001430:	2307      	movs	r3, #7
 8001432:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8001434:	f7ff ffbe 	bl	80013b4 <BSP_LCD_GetXSize>
 8001438:	4603      	mov	r3, r0
 800143a:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 800143c:	f7ff ffc6 	bl	80013cc <BSP_LCD_GetYSize>
 8001440:	4603      	mov	r3, r0
 8001442:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex); 
 8001444:	88fa      	ldrh	r2, [r7, #6]
 8001446:	f107 030c 	add.w	r3, r7, #12
 800144a:	4619      	mov	r1, r3
 800144c:	4812      	ldr	r0, [pc, #72]	; (8001498 <BSP_LCD_LayerDefaultInit+0xb4>)
 800144e:	f004 fd0f 	bl	8005e70 <HAL_LTDC_ConfigLayer>
  
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8001452:	88fa      	ldrh	r2, [r7, #6]
 8001454:	4911      	ldr	r1, [pc, #68]	; (800149c <BSP_LCD_LayerDefaultInit+0xb8>)
 8001456:	4613      	mov	r3, r2
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	4413      	add	r3, r2
 800145c:	009b      	lsls	r3, r3, #2
 800145e:	440b      	add	r3, r1
 8001460:	3304      	adds	r3, #4
 8001462:	f04f 32ff 	mov.w	r2, #4294967295
 8001466:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8001468:	88fa      	ldrh	r2, [r7, #6]
 800146a:	490c      	ldr	r1, [pc, #48]	; (800149c <BSP_LCD_LayerDefaultInit+0xb8>)
 800146c:	4613      	mov	r3, r2
 800146e:	005b      	lsls	r3, r3, #1
 8001470:	4413      	add	r3, r2
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	440b      	add	r3, r1
 8001476:	3308      	adds	r3, #8
 8001478:	4a09      	ldr	r2, [pc, #36]	; (80014a0 <BSP_LCD_LayerDefaultInit+0xbc>)
 800147a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 800147c:	88fa      	ldrh	r2, [r7, #6]
 800147e:	4907      	ldr	r1, [pc, #28]	; (800149c <BSP_LCD_LayerDefaultInit+0xb8>)
 8001480:	4613      	mov	r3, r2
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	4413      	add	r3, r2
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	440b      	add	r3, r1
 800148a:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800148e:	601a      	str	r2, [r3, #0]
}
 8001490:	bf00      	nop
 8001492:	3740      	adds	r7, #64	; 0x40
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	200003d0 	.word	0x200003d0
 800149c:	200001a8 	.word	0x200001a8
 80014a0:	20000028 	.word	0x20000028

080014a4 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80014ac:	4b07      	ldr	r3, [pc, #28]	; (80014cc <BSP_LCD_SetTextColor+0x28>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4907      	ldr	r1, [pc, #28]	; (80014d0 <BSP_LCD_SetTextColor+0x2c>)
 80014b2:	4613      	mov	r3, r2
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	4413      	add	r3, r2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	440b      	add	r3, r1
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	601a      	str	r2, [r3, #0]
}
 80014c0:	bf00      	nop
 80014c2:	370c      	adds	r7, #12
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	200001a4 	.word	0x200001a4
 80014d0:	200001a8 	.word	0x200001a8

080014d4 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80014d4:	b480      	push	{r7}
 80014d6:	b083      	sub	sp, #12
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80014dc:	4b08      	ldr	r3, [pc, #32]	; (8001500 <BSP_LCD_SetBackColor+0x2c>)
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	4908      	ldr	r1, [pc, #32]	; (8001504 <BSP_LCD_SetBackColor+0x30>)
 80014e2:	4613      	mov	r3, r2
 80014e4:	005b      	lsls	r3, r3, #1
 80014e6:	4413      	add	r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	440b      	add	r3, r1
 80014ec:	3304      	adds	r3, #4
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	601a      	str	r2, [r3, #0]
}
 80014f2:	bf00      	nop
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	200001a4 	.word	0x200001a4
 8001504:	200001a8 	.word	0x200001a8

08001508 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8001510:	4b08      	ldr	r3, [pc, #32]	; (8001534 <BSP_LCD_SetFont+0x2c>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	4908      	ldr	r1, [pc, #32]	; (8001538 <BSP_LCD_SetFont+0x30>)
 8001516:	4613      	mov	r3, r2
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	4413      	add	r3, r2
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	440b      	add	r3, r1
 8001520:	3308      	adds	r3, #8
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	601a      	str	r2, [r3, #0]
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	200001a4 	.word	0x200001a4
 8001538:	200001a8 	.word	0x200001a8

0800153c <BSP_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 800153c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800153e:	b085      	sub	sp, #20
 8001540:	af02      	add	r7, sp, #8
 8001542:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8001544:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <BSP_LCD_Clear+0x48>)
 8001546:	681c      	ldr	r4, [r3, #0]
 8001548:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <BSP_LCD_Clear+0x48>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a0e      	ldr	r2, [pc, #56]	; (8001588 <BSP_LCD_Clear+0x4c>)
 800154e:	2134      	movs	r1, #52	; 0x34
 8001550:	fb01 f303 	mul.w	r3, r1, r3
 8001554:	4413      	add	r3, r2
 8001556:	335c      	adds	r3, #92	; 0x5c
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	461d      	mov	r5, r3
 800155c:	f7ff ff2a 	bl	80013b4 <BSP_LCD_GetXSize>
 8001560:	4606      	mov	r6, r0
 8001562:	f7ff ff33 	bl	80013cc <BSP_LCD_GetYSize>
 8001566:	4602      	mov	r2, r0
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	9301      	str	r3, [sp, #4]
 800156c:	2300      	movs	r3, #0
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	4613      	mov	r3, r2
 8001572:	4632      	mov	r2, r6
 8001574:	4629      	mov	r1, r5
 8001576:	4620      	mov	r0, r4
 8001578:	f000 fd8a 	bl	8002090 <LL_FillBuffer>
}
 800157c:	bf00      	nop
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001584:	200001a4 	.word	0x200001a4
 8001588:	200003d0 	.word	0x200003d0

0800158c <BSP_LCD_ClearStringLine>:
/**
  * @brief  Clears the selected line in currently active layer.
  * @param  Line: Line to be cleared
  */
void BSP_LCD_ClearStringLine(uint32_t Line)
{
 800158c:	b590      	push	{r4, r7, lr}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  uint32_t color_backup = DrawProp[ActiveLayer].TextColor;
 8001594:	4b2d      	ldr	r3, [pc, #180]	; (800164c <BSP_LCD_ClearStringLine+0xc0>)
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	492d      	ldr	r1, [pc, #180]	; (8001650 <BSP_LCD_ClearStringLine+0xc4>)
 800159a:	4613      	mov	r3, r2
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	4413      	add	r3, r2
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	440b      	add	r3, r1
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	60fb      	str	r3, [r7, #12]
  DrawProp[ActiveLayer].TextColor = DrawProp[ActiveLayer].BackColor;
 80015a8:	4b28      	ldr	r3, [pc, #160]	; (800164c <BSP_LCD_ClearStringLine+0xc0>)
 80015aa:	6819      	ldr	r1, [r3, #0]
 80015ac:	4b27      	ldr	r3, [pc, #156]	; (800164c <BSP_LCD_ClearStringLine+0xc0>)
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	4827      	ldr	r0, [pc, #156]	; (8001650 <BSP_LCD_ClearStringLine+0xc4>)
 80015b2:	460b      	mov	r3, r1
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	440b      	add	r3, r1
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	4403      	add	r3, r0
 80015bc:	3304      	adds	r3, #4
 80015be:	6819      	ldr	r1, [r3, #0]
 80015c0:	4823      	ldr	r0, [pc, #140]	; (8001650 <BSP_LCD_ClearStringLine+0xc4>)
 80015c2:	4613      	mov	r3, r2
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	4413      	add	r3, r2
 80015c8:	009b      	lsls	r3, r3, #2
 80015ca:	4403      	add	r3, r0
 80015cc:	6019      	str	r1, [r3, #0]

  /* Draw rectangle with background color */
  BSP_LCD_FillRect(0, (Line * DrawProp[ActiveLayer].pFont->Height), BSP_LCD_GetXSize(), DrawProp[ActiveLayer].pFont->Height);
 80015ce:	4b1f      	ldr	r3, [pc, #124]	; (800164c <BSP_LCD_ClearStringLine+0xc0>)
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	491f      	ldr	r1, [pc, #124]	; (8001650 <BSP_LCD_ClearStringLine+0xc4>)
 80015d4:	4613      	mov	r3, r2
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	4413      	add	r3, r2
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	440b      	add	r3, r1
 80015de:	3308      	adds	r3, #8
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	88da      	ldrh	r2, [r3, #6]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	fb12 f303 	smulbb	r3, r2, r3
 80015ec:	b29c      	uxth	r4, r3
 80015ee:	f7ff fee1 	bl	80013b4 <BSP_LCD_GetXSize>
 80015f2:	4603      	mov	r3, r0
 80015f4:	b298      	uxth	r0, r3
 80015f6:	4b15      	ldr	r3, [pc, #84]	; (800164c <BSP_LCD_ClearStringLine+0xc0>)
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	4915      	ldr	r1, [pc, #84]	; (8001650 <BSP_LCD_ClearStringLine+0xc4>)
 80015fc:	4613      	mov	r3, r2
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	4413      	add	r3, r2
 8001602:	009b      	lsls	r3, r3, #2
 8001604:	440b      	add	r3, r1
 8001606:	3308      	adds	r3, #8
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	88db      	ldrh	r3, [r3, #6]
 800160c:	4602      	mov	r2, r0
 800160e:	4621      	mov	r1, r4
 8001610:	2000      	movs	r0, #0
 8001612:	f000 fac9 	bl	8001ba8 <BSP_LCD_FillRect>

  DrawProp[ActiveLayer].TextColor = color_backup;
 8001616:	4b0d      	ldr	r3, [pc, #52]	; (800164c <BSP_LCD_ClearStringLine+0xc0>)
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	490d      	ldr	r1, [pc, #52]	; (8001650 <BSP_LCD_ClearStringLine+0xc4>)
 800161c:	4613      	mov	r3, r2
 800161e:	005b      	lsls	r3, r3, #1
 8001620:	4413      	add	r3, r2
 8001622:	009b      	lsls	r3, r3, #2
 8001624:	440b      	add	r3, r1
 8001626:	68fa      	ldr	r2, [r7, #12]
 8001628:	601a      	str	r2, [r3, #0]
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800162a:	4b08      	ldr	r3, [pc, #32]	; (800164c <BSP_LCD_ClearStringLine+0xc0>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	4908      	ldr	r1, [pc, #32]	; (8001650 <BSP_LCD_ClearStringLine+0xc4>)
 8001630:	4613      	mov	r3, r2
 8001632:	005b      	lsls	r3, r3, #1
 8001634:	4413      	add	r3, r2
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	440b      	add	r3, r1
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff ff31 	bl	80014a4 <BSP_LCD_SetTextColor>
}
 8001642:	bf00      	nop
 8001644:	3714      	adds	r7, #20
 8001646:	46bd      	mov	sp, r7
 8001648:	bd90      	pop	{r4, r7, pc}
 800164a:	bf00      	nop
 800164c:	200001a4 	.word	0x200001a4
 8001650:	200001a8 	.word	0x200001a8

08001654 <BSP_LCD_DisplayChar>:
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8001654:	b590      	push	{r4, r7, lr}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	80fb      	strh	r3, [r7, #6]
 800165e:	460b      	mov	r3, r1
 8001660:	80bb      	strh	r3, [r7, #4]
 8001662:	4613      	mov	r3, r2
 8001664:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001666:	4b1b      	ldr	r3, [pc, #108]	; (80016d4 <BSP_LCD_DisplayChar+0x80>)
 8001668:	681a      	ldr	r2, [r3, #0]
 800166a:	491b      	ldr	r1, [pc, #108]	; (80016d8 <BSP_LCD_DisplayChar+0x84>)
 800166c:	4613      	mov	r3, r2
 800166e:	005b      	lsls	r3, r3, #1
 8001670:	4413      	add	r3, r2
 8001672:	009b      	lsls	r3, r3, #2
 8001674:	440b      	add	r3, r1
 8001676:	3308      	adds	r3, #8
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	6819      	ldr	r1, [r3, #0]
 800167c:	78fb      	ldrb	r3, [r7, #3]
 800167e:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001682:	4b14      	ldr	r3, [pc, #80]	; (80016d4 <BSP_LCD_DisplayChar+0x80>)
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	4c14      	ldr	r4, [pc, #80]	; (80016d8 <BSP_LCD_DisplayChar+0x84>)
 8001688:	4613      	mov	r3, r2
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	4413      	add	r3, r2
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	4423      	add	r3, r4
 8001692:	3308      	adds	r3, #8
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001698:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800169c:	4b0d      	ldr	r3, [pc, #52]	; (80016d4 <BSP_LCD_DisplayChar+0x80>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	4c0d      	ldr	r4, [pc, #52]	; (80016d8 <BSP_LCD_DisplayChar+0x84>)
 80016a2:	4613      	mov	r3, r2
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	4413      	add	r3, r2
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	4423      	add	r3, r4
 80016ac:	3308      	adds	r3, #8
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	889b      	ldrh	r3, [r3, #4]
 80016b2:	3307      	adds	r3, #7
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	da00      	bge.n	80016ba <BSP_LCD_DisplayChar+0x66>
 80016b8:	3307      	adds	r3, #7
 80016ba:	10db      	asrs	r3, r3, #3
 80016bc:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80016c0:	18ca      	adds	r2, r1, r3
 80016c2:	88b9      	ldrh	r1, [r7, #4]
 80016c4:	88fb      	ldrh	r3, [r7, #6]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f000 fc2a 	bl	8001f20 <DrawChar>
}
 80016cc:	bf00      	nop
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd90      	pop	{r4, r7, pc}
 80016d4:	200001a4 	.word	0x200001a4
 80016d8:	200001a8 	.word	0x200001a8

080016dc <BSP_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 80016dc:	b5b0      	push	{r4, r5, r7, lr}
 80016de:	b088      	sub	sp, #32
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	60ba      	str	r2, [r7, #8]
 80016e4:	461a      	mov	r2, r3
 80016e6:	4603      	mov	r3, r0
 80016e8:	81fb      	strh	r3, [r7, #14]
 80016ea:	460b      	mov	r3, r1
 80016ec:	81bb      	strh	r3, [r7, #12]
 80016ee:	4613      	mov	r3, r2
 80016f0:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80016f2:	2301      	movs	r3, #1
 80016f4:	83fb      	strh	r3, [r7, #30]
 80016f6:	2300      	movs	r3, #0
 80016f8:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 80016fa:	2300      	movs	r3, #0
 80016fc:	61bb      	str	r3, [r7, #24]
 80016fe:	2300      	movs	r3, #0
 8001700:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) size ++ ;
 8001706:	e002      	b.n	800170e <BSP_LCD_DisplayStringAt+0x32>
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	3301      	adds	r3, #1
 800170c:	61bb      	str	r3, [r7, #24]
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	1c5a      	adds	r2, r3, #1
 8001712:	617a      	str	r2, [r7, #20]
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d1f6      	bne.n	8001708 <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800171a:	f7ff fe4b 	bl	80013b4 <BSP_LCD_GetXSize>
 800171e:	4b4f      	ldr	r3, [pc, #316]	; (800185c <BSP_LCD_DisplayStringAt+0x180>)
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	494f      	ldr	r1, [pc, #316]	; (8001860 <BSP_LCD_DisplayStringAt+0x184>)
 8001724:	4613      	mov	r3, r2
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	4413      	add	r3, r2
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	440b      	add	r3, r1
 800172e:	3308      	adds	r3, #8
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	889b      	ldrh	r3, [r3, #4]
 8001734:	fbb0 f3f3 	udiv	r3, r0, r3
 8001738:	613b      	str	r3, [r7, #16]

  switch (Mode)
 800173a:	79fb      	ldrb	r3, [r7, #7]
 800173c:	2b02      	cmp	r3, #2
 800173e:	d01c      	beq.n	800177a <BSP_LCD_DisplayStringAt+0x9e>
 8001740:	2b03      	cmp	r3, #3
 8001742:	d017      	beq.n	8001774 <BSP_LCD_DisplayStringAt+0x98>
 8001744:	2b01      	cmp	r3, #1
 8001746:	d12e      	bne.n	80017a6 <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	1ad1      	subs	r1, r2, r3
 800174e:	4b43      	ldr	r3, [pc, #268]	; (800185c <BSP_LCD_DisplayStringAt+0x180>)
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	4843      	ldr	r0, [pc, #268]	; (8001860 <BSP_LCD_DisplayStringAt+0x184>)
 8001754:	4613      	mov	r3, r2
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	4413      	add	r3, r2
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	4403      	add	r3, r0
 800175e:	3308      	adds	r3, #8
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	889b      	ldrh	r3, [r3, #4]
 8001764:	fb03 f301 	mul.w	r3, r3, r1
 8001768:	085b      	lsrs	r3, r3, #1
 800176a:	b29a      	uxth	r2, r3
 800176c:	89fb      	ldrh	r3, [r7, #14]
 800176e:	4413      	add	r3, r2
 8001770:	83fb      	strh	r3, [r7, #30]
      break;
 8001772:	e01b      	b.n	80017ac <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8001774:	89fb      	ldrh	r3, [r7, #14]
 8001776:	83fb      	strh	r3, [r7, #30]
      break;
 8001778:	e018      	b.n	80017ac <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 800177a:	693a      	ldr	r2, [r7, #16]
 800177c:	69bb      	ldr	r3, [r7, #24]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	b299      	uxth	r1, r3
 8001782:	4b36      	ldr	r3, [pc, #216]	; (800185c <BSP_LCD_DisplayStringAt+0x180>)
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	4836      	ldr	r0, [pc, #216]	; (8001860 <BSP_LCD_DisplayStringAt+0x184>)
 8001788:	4613      	mov	r3, r2
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	4413      	add	r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	4403      	add	r3, r0
 8001792:	3308      	adds	r3, #8
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	889b      	ldrh	r3, [r3, #4]
 8001798:	fb11 f303 	smulbb	r3, r1, r3
 800179c:	b29a      	uxth	r2, r3
 800179e:	89fb      	ldrh	r3, [r7, #14]
 80017a0:	1ad3      	subs	r3, r2, r3
 80017a2:	83fb      	strh	r3, [r7, #30]
      break;
 80017a4:	e002      	b.n	80017ac <BSP_LCD_DisplayStringAt+0xd0>
    }
  default:
    {
      refcolumn = Xpos;
 80017a6:	89fb      	ldrh	r3, [r7, #14]
 80017a8:	83fb      	strh	r3, [r7, #30]
      break;
 80017aa:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 80017ac:	8bfb      	ldrh	r3, [r7, #30]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d003      	beq.n	80017ba <BSP_LCD_DisplayStringAt+0xde>
 80017b2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	da1d      	bge.n	80017f6 <BSP_LCD_DisplayStringAt+0x11a>
  {
    refcolumn = 1;
 80017ba:	2301      	movs	r3, #1
 80017bc:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80017be:	e01a      	b.n	80017f6 <BSP_LCD_DisplayStringAt+0x11a>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	781a      	ldrb	r2, [r3, #0]
 80017c4:	89b9      	ldrh	r1, [r7, #12]
 80017c6:	8bfb      	ldrh	r3, [r7, #30]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff ff43 	bl	8001654 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 80017ce:	4b23      	ldr	r3, [pc, #140]	; (800185c <BSP_LCD_DisplayStringAt+0x180>)
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	4923      	ldr	r1, [pc, #140]	; (8001860 <BSP_LCD_DisplayStringAt+0x184>)
 80017d4:	4613      	mov	r3, r2
 80017d6:	005b      	lsls	r3, r3, #1
 80017d8:	4413      	add	r3, r2
 80017da:	009b      	lsls	r3, r3, #2
 80017dc:	440b      	add	r3, r1
 80017de:	3308      	adds	r3, #8
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	889a      	ldrh	r2, [r3, #4]
 80017e4:	8bfb      	ldrh	r3, [r7, #30]
 80017e6:	4413      	add	r3, r2
 80017e8:	83fb      	strh	r3, [r7, #30]

    /* Point on the next character */
    Text++;
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	3301      	adds	r3, #1
 80017ee:	60bb      	str	r3, [r7, #8]
    i++;
 80017f0:	8bbb      	ldrh	r3, [r7, #28]
 80017f2:	3301      	adds	r3, #1
 80017f4:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	bf14      	ite	ne
 80017fe:	2301      	movne	r3, #1
 8001800:	2300      	moveq	r3, #0
 8001802:	b2dc      	uxtb	r4, r3
 8001804:	f7ff fdd6 	bl	80013b4 <BSP_LCD_GetXSize>
 8001808:	4605      	mov	r5, r0
 800180a:	8bb9      	ldrh	r1, [r7, #28]
 800180c:	4b13      	ldr	r3, [pc, #76]	; (800185c <BSP_LCD_DisplayStringAt+0x180>)
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	4813      	ldr	r0, [pc, #76]	; (8001860 <BSP_LCD_DisplayStringAt+0x184>)
 8001812:	4613      	mov	r3, r2
 8001814:	005b      	lsls	r3, r3, #1
 8001816:	4413      	add	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	4403      	add	r3, r0
 800181c:	3308      	adds	r3, #8
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	889b      	ldrh	r3, [r3, #4]
 8001822:	fb03 f301 	mul.w	r3, r3, r1
 8001826:	1aeb      	subs	r3, r5, r3
 8001828:	b299      	uxth	r1, r3
 800182a:	4b0c      	ldr	r3, [pc, #48]	; (800185c <BSP_LCD_DisplayStringAt+0x180>)
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	480c      	ldr	r0, [pc, #48]	; (8001860 <BSP_LCD_DisplayStringAt+0x184>)
 8001830:	4613      	mov	r3, r2
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	4413      	add	r3, r2
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	4403      	add	r3, r0
 800183a:	3308      	adds	r3, #8
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	889b      	ldrh	r3, [r3, #4]
 8001840:	4299      	cmp	r1, r3
 8001842:	bf2c      	ite	cs
 8001844:	2301      	movcs	r3, #1
 8001846:	2300      	movcc	r3, #0
 8001848:	b2db      	uxtb	r3, r3
 800184a:	4023      	ands	r3, r4
 800184c:	b2db      	uxtb	r3, r3
 800184e:	2b00      	cmp	r3, #0
 8001850:	d1b6      	bne.n	80017c0 <BSP_LCD_DisplayStringAt+0xe4>
  }

}
 8001852:	bf00      	nop
 8001854:	3720      	adds	r7, #32
 8001856:	46bd      	mov	sp, r7
 8001858:	bdb0      	pop	{r4, r5, r7, pc}
 800185a:	bf00      	nop
 800185c:	200001a4 	.word	0x200001a4
 8001860:	200001a8 	.word	0x200001a8

08001864 <BSP_LCD_DrawHLine>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Length: Line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8001864:	b5b0      	push	{r4, r5, r7, lr}
 8001866:	b086      	sub	sp, #24
 8001868:	af02      	add	r7, sp, #8
 800186a:	4603      	mov	r3, r0
 800186c:	80fb      	strh	r3, [r7, #6]
 800186e:	460b      	mov	r3, r1
 8001870:	80bb      	strh	r3, [r7, #4]
 8001872:	4613      	mov	r3, r2
 8001874:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8001876:	2300      	movs	r3, #0
 8001878:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800187a:	4b16      	ldr	r3, [pc, #88]	; (80018d4 <BSP_LCD_DrawHLine+0x70>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a16      	ldr	r2, [pc, #88]	; (80018d8 <BSP_LCD_DrawHLine+0x74>)
 8001880:	2134      	movs	r1, #52	; 0x34
 8001882:	fb01 f303 	mul.w	r3, r1, r3
 8001886:	4413      	add	r3, r2
 8001888:	335c      	adds	r3, #92	; 0x5c
 800188a:	681c      	ldr	r4, [r3, #0]
 800188c:	f7ff fd92 	bl	80013b4 <BSP_LCD_GetXSize>
 8001890:	4602      	mov	r2, r0
 8001892:	88bb      	ldrh	r3, [r7, #4]
 8001894:	fb03 f202 	mul.w	r2, r3, r2
 8001898:	88fb      	ldrh	r3, [r7, #6]
 800189a:	4413      	add	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4423      	add	r3, r4
 80018a0:	60fb      	str	r3, [r7, #12]

  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 80018a2:	4b0c      	ldr	r3, [pc, #48]	; (80018d4 <BSP_LCD_DrawHLine+0x70>)
 80018a4:	6818      	ldr	r0, [r3, #0]
 80018a6:	68fc      	ldr	r4, [r7, #12]
 80018a8:	887d      	ldrh	r5, [r7, #2]
 80018aa:	4b0a      	ldr	r3, [pc, #40]	; (80018d4 <BSP_LCD_DrawHLine+0x70>)
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	490b      	ldr	r1, [pc, #44]	; (80018dc <BSP_LCD_DrawHLine+0x78>)
 80018b0:	4613      	mov	r3, r2
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	4413      	add	r3, r2
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	440b      	add	r3, r1
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	9301      	str	r3, [sp, #4]
 80018be:	2300      	movs	r3, #0
 80018c0:	9300      	str	r3, [sp, #0]
 80018c2:	2301      	movs	r3, #1
 80018c4:	462a      	mov	r2, r5
 80018c6:	4621      	mov	r1, r4
 80018c8:	f000 fbe2 	bl	8002090 <LL_FillBuffer>
}
 80018cc:	bf00      	nop
 80018ce:	3710      	adds	r7, #16
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bdb0      	pop	{r4, r5, r7, pc}
 80018d4:	200001a4 	.word	0x200001a4
 80018d8:	200003d0 	.word	0x200003d0
 80018dc:	200001a8 	.word	0x200001a8

080018e0 <BSP_LCD_DrawVLine>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Length: Line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80018e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018e2:	b087      	sub	sp, #28
 80018e4:	af02      	add	r7, sp, #8
 80018e6:	4603      	mov	r3, r0
 80018e8:	80fb      	strh	r3, [r7, #6]
 80018ea:	460b      	mov	r3, r1
 80018ec:	80bb      	strh	r3, [r7, #4]
 80018ee:	4613      	mov	r3, r2
 80018f0:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 80018f2:	2300      	movs	r3, #0
 80018f4:	60fb      	str	r3, [r7, #12]

  /* Get the line address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80018f6:	4b18      	ldr	r3, [pc, #96]	; (8001958 <BSP_LCD_DrawVLine+0x78>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a18      	ldr	r2, [pc, #96]	; (800195c <BSP_LCD_DrawVLine+0x7c>)
 80018fc:	2134      	movs	r1, #52	; 0x34
 80018fe:	fb01 f303 	mul.w	r3, r1, r3
 8001902:	4413      	add	r3, r2
 8001904:	335c      	adds	r3, #92	; 0x5c
 8001906:	681c      	ldr	r4, [r3, #0]
 8001908:	f7ff fd54 	bl	80013b4 <BSP_LCD_GetXSize>
 800190c:	4602      	mov	r2, r0
 800190e:	88bb      	ldrh	r3, [r7, #4]
 8001910:	fb03 f202 	mul.w	r2, r3, r2
 8001914:	88fb      	ldrh	r3, [r7, #6]
 8001916:	4413      	add	r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	4423      	add	r3, r4
 800191c:	60fb      	str	r3, [r7, #12]

  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 800191e:	4b0e      	ldr	r3, [pc, #56]	; (8001958 <BSP_LCD_DrawVLine+0x78>)
 8001920:	681c      	ldr	r4, [r3, #0]
 8001922:	68fd      	ldr	r5, [r7, #12]
 8001924:	887e      	ldrh	r6, [r7, #2]
 8001926:	f7ff fd45 	bl	80013b4 <BSP_LCD_GetXSize>
 800192a:	4603      	mov	r3, r0
 800192c:	1e59      	subs	r1, r3, #1
 800192e:	4b0a      	ldr	r3, [pc, #40]	; (8001958 <BSP_LCD_DrawVLine+0x78>)
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	480b      	ldr	r0, [pc, #44]	; (8001960 <BSP_LCD_DrawVLine+0x80>)
 8001934:	4613      	mov	r3, r2
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	4413      	add	r3, r2
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	4403      	add	r3, r0
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	9301      	str	r3, [sp, #4]
 8001942:	9100      	str	r1, [sp, #0]
 8001944:	4633      	mov	r3, r6
 8001946:	2201      	movs	r2, #1
 8001948:	4629      	mov	r1, r5
 800194a:	4620      	mov	r0, r4
 800194c:	f000 fba0 	bl	8002090 <LL_FillBuffer>
}
 8001950:	bf00      	nop
 8001952:	3714      	adds	r7, #20
 8001954:	46bd      	mov	sp, r7
 8001956:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001958:	200001a4 	.word	0x200001a4
 800195c:	200003d0 	.word	0x200003d0
 8001960:	200001a8 	.word	0x200001a8

08001964 <BSP_LCD_DrawRect>:
  * @param  Ypos: Y position
  * @param  Width: Rectangle width
  * @param  Height: Rectangle height
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001964:	b590      	push	{r4, r7, lr}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	4604      	mov	r4, r0
 800196c:	4608      	mov	r0, r1
 800196e:	4611      	mov	r1, r2
 8001970:	461a      	mov	r2, r3
 8001972:	4623      	mov	r3, r4
 8001974:	80fb      	strh	r3, [r7, #6]
 8001976:	4603      	mov	r3, r0
 8001978:	80bb      	strh	r3, [r7, #4]
 800197a:	460b      	mov	r3, r1
 800197c:	807b      	strh	r3, [r7, #2]
 800197e:	4613      	mov	r3, r2
 8001980:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 8001982:	887a      	ldrh	r2, [r7, #2]
 8001984:	88b9      	ldrh	r1, [r7, #4]
 8001986:	88fb      	ldrh	r3, [r7, #6]
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff ff6b 	bl	8001864 <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos+ Height), Width);
 800198e:	88ba      	ldrh	r2, [r7, #4]
 8001990:	883b      	ldrh	r3, [r7, #0]
 8001992:	4413      	add	r3, r2
 8001994:	b299      	uxth	r1, r3
 8001996:	887a      	ldrh	r2, [r7, #2]
 8001998:	88fb      	ldrh	r3, [r7, #6]
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff ff62 	bl	8001864 <BSP_LCD_DrawHLine>

  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 80019a0:	883a      	ldrh	r2, [r7, #0]
 80019a2:	88b9      	ldrh	r1, [r7, #4]
 80019a4:	88fb      	ldrh	r3, [r7, #6]
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff ff9a 	bl	80018e0 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 80019ac:	88fa      	ldrh	r2, [r7, #6]
 80019ae:	887b      	ldrh	r3, [r7, #2]
 80019b0:	4413      	add	r3, r2
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	883a      	ldrh	r2, [r7, #0]
 80019b6:	88b9      	ldrh	r1, [r7, #4]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff ff91 	bl	80018e0 <BSP_LCD_DrawVLine>
}
 80019be:	bf00      	nop
 80019c0:	370c      	adds	r7, #12
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd90      	pop	{r4, r7, pc}
	...

080019c8 <BSP_LCD_DrawCircle>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 80019c8:	b590      	push	{r4, r7, lr}
 80019ca:	b087      	sub	sp, #28
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	80fb      	strh	r3, [r7, #6]
 80019d2:	460b      	mov	r3, r1
 80019d4:	80bb      	strh	r3, [r7, #4]
 80019d6:	4613      	mov	r3, r2
 80019d8:	807b      	strh	r3, [r7, #2]
  int32_t   D;    /* Decision Variable */
  uint32_t  CurX; /* Current X Value */
  uint32_t  CurY; /* Current Y Value */

  D = 3 - (Radius << 1);
 80019da:	887b      	ldrh	r3, [r7, #2]
 80019dc:	005b      	lsls	r3, r3, #1
 80019de:	f1c3 0303 	rsb	r3, r3, #3
 80019e2:	617b      	str	r3, [r7, #20]
  CurX = 0;
 80019e4:	2300      	movs	r3, #0
 80019e6:	613b      	str	r3, [r7, #16]
  CurY = Radius;
 80019e8:	887b      	ldrh	r3, [r7, #2]
 80019ea:	60fb      	str	r3, [r7, #12]

  while (CurX <= CurY)
 80019ec:	e0cf      	b.n	8001b8e <BSP_LCD_DrawCircle+0x1c6>
  {
    BSP_LCD_DrawPixel((Xpos + CurX), (Ypos - CurY), DrawProp[ActiveLayer].TextColor);
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	b29a      	uxth	r2, r3
 80019f2:	88fb      	ldrh	r3, [r7, #6]
 80019f4:	4413      	add	r3, r2
 80019f6:	b298      	uxth	r0, r3
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	88ba      	ldrh	r2, [r7, #4]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	b29c      	uxth	r4, r3
 8001a02:	4b67      	ldr	r3, [pc, #412]	; (8001ba0 <BSP_LCD_DrawCircle+0x1d8>)
 8001a04:	681a      	ldr	r2, [r3, #0]
 8001a06:	4967      	ldr	r1, [pc, #412]	; (8001ba4 <BSP_LCD_DrawCircle+0x1dc>)
 8001a08:	4613      	mov	r3, r2
 8001a0a:	005b      	lsls	r3, r3, #1
 8001a0c:	4413      	add	r3, r2
 8001a0e:	009b      	lsls	r3, r3, #2
 8001a10:	440b      	add	r3, r1
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	461a      	mov	r2, r3
 8001a16:	4621      	mov	r1, r4
 8001a18:	f000 fa5c 	bl	8001ed4 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - CurX), (Ypos - CurY), DrawProp[ActiveLayer].TextColor);
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	88fa      	ldrh	r2, [r7, #6]
 8001a22:	1ad3      	subs	r3, r2, r3
 8001a24:	b298      	uxth	r0, r3
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	88ba      	ldrh	r2, [r7, #4]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	b29c      	uxth	r4, r3
 8001a30:	4b5b      	ldr	r3, [pc, #364]	; (8001ba0 <BSP_LCD_DrawCircle+0x1d8>)
 8001a32:	681a      	ldr	r2, [r3, #0]
 8001a34:	495b      	ldr	r1, [pc, #364]	; (8001ba4 <BSP_LCD_DrawCircle+0x1dc>)
 8001a36:	4613      	mov	r3, r2
 8001a38:	005b      	lsls	r3, r3, #1
 8001a3a:	4413      	add	r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	440b      	add	r3, r1
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	461a      	mov	r2, r3
 8001a44:	4621      	mov	r1, r4
 8001a46:	f000 fa45 	bl	8001ed4 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos + CurY), (Ypos - CurX), DrawProp[ActiveLayer].TextColor);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	b29a      	uxth	r2, r3
 8001a4e:	88fb      	ldrh	r3, [r7, #6]
 8001a50:	4413      	add	r3, r2
 8001a52:	b298      	uxth	r0, r3
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	88ba      	ldrh	r2, [r7, #4]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	b29c      	uxth	r4, r3
 8001a5e:	4b50      	ldr	r3, [pc, #320]	; (8001ba0 <BSP_LCD_DrawCircle+0x1d8>)
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	4950      	ldr	r1, [pc, #320]	; (8001ba4 <BSP_LCD_DrawCircle+0x1dc>)
 8001a64:	4613      	mov	r3, r2
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	4413      	add	r3, r2
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	440b      	add	r3, r1
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	461a      	mov	r2, r3
 8001a72:	4621      	mov	r1, r4
 8001a74:	f000 fa2e 	bl	8001ed4 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - CurY), (Ypos - CurX), DrawProp[ActiveLayer].TextColor);
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	b29b      	uxth	r3, r3
 8001a7c:	88fa      	ldrh	r2, [r7, #6]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	b298      	uxth	r0, r3
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	b29b      	uxth	r3, r3
 8001a86:	88ba      	ldrh	r2, [r7, #4]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	b29c      	uxth	r4, r3
 8001a8c:	4b44      	ldr	r3, [pc, #272]	; (8001ba0 <BSP_LCD_DrawCircle+0x1d8>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4944      	ldr	r1, [pc, #272]	; (8001ba4 <BSP_LCD_DrawCircle+0x1dc>)
 8001a92:	4613      	mov	r3, r2
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	4413      	add	r3, r2
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	440b      	add	r3, r1
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	4621      	mov	r1, r4
 8001aa2:	f000 fa17 	bl	8001ed4 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos + CurX), (Ypos + CurY), DrawProp[ActiveLayer].TextColor);
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	b29a      	uxth	r2, r3
 8001aaa:	88fb      	ldrh	r3, [r7, #6]
 8001aac:	4413      	add	r3, r2
 8001aae:	b298      	uxth	r0, r3
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	88bb      	ldrh	r3, [r7, #4]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	b29c      	uxth	r4, r3
 8001aba:	4b39      	ldr	r3, [pc, #228]	; (8001ba0 <BSP_LCD_DrawCircle+0x1d8>)
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	4939      	ldr	r1, [pc, #228]	; (8001ba4 <BSP_LCD_DrawCircle+0x1dc>)
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	005b      	lsls	r3, r3, #1
 8001ac4:	4413      	add	r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	440b      	add	r3, r1
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	461a      	mov	r2, r3
 8001ace:	4621      	mov	r1, r4
 8001ad0:	f000 fa00 	bl	8001ed4 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - CurX), (Ypos + CurY), DrawProp[ActiveLayer].TextColor);
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	88fa      	ldrh	r2, [r7, #6]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	b298      	uxth	r0, r3
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	b29a      	uxth	r2, r3
 8001ae2:	88bb      	ldrh	r3, [r7, #4]
 8001ae4:	4413      	add	r3, r2
 8001ae6:	b29c      	uxth	r4, r3
 8001ae8:	4b2d      	ldr	r3, [pc, #180]	; (8001ba0 <BSP_LCD_DrawCircle+0x1d8>)
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	492d      	ldr	r1, [pc, #180]	; (8001ba4 <BSP_LCD_DrawCircle+0x1dc>)
 8001aee:	4613      	mov	r3, r2
 8001af0:	005b      	lsls	r3, r3, #1
 8001af2:	4413      	add	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	440b      	add	r3, r1
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	461a      	mov	r2, r3
 8001afc:	4621      	mov	r1, r4
 8001afe:	f000 f9e9 	bl	8001ed4 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos + CurY), (Ypos + CurX), DrawProp[ActiveLayer].TextColor);
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	b29a      	uxth	r2, r3
 8001b06:	88fb      	ldrh	r3, [r7, #6]
 8001b08:	4413      	add	r3, r2
 8001b0a:	b298      	uxth	r0, r3
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	b29a      	uxth	r2, r3
 8001b10:	88bb      	ldrh	r3, [r7, #4]
 8001b12:	4413      	add	r3, r2
 8001b14:	b29c      	uxth	r4, r3
 8001b16:	4b22      	ldr	r3, [pc, #136]	; (8001ba0 <BSP_LCD_DrawCircle+0x1d8>)
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	4922      	ldr	r1, [pc, #136]	; (8001ba4 <BSP_LCD_DrawCircle+0x1dc>)
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	005b      	lsls	r3, r3, #1
 8001b20:	4413      	add	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	440b      	add	r3, r1
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	461a      	mov	r2, r3
 8001b2a:	4621      	mov	r1, r4
 8001b2c:	f000 f9d2 	bl	8001ed4 <BSP_LCD_DrawPixel>

    BSP_LCD_DrawPixel((Xpos - CurY), (Ypos + CurX), DrawProp[ActiveLayer].TextColor);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	88fa      	ldrh	r2, [r7, #6]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	b298      	uxth	r0, r3
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	88bb      	ldrh	r3, [r7, #4]
 8001b40:	4413      	add	r3, r2
 8001b42:	b29c      	uxth	r4, r3
 8001b44:	4b16      	ldr	r3, [pc, #88]	; (8001ba0 <BSP_LCD_DrawCircle+0x1d8>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	4916      	ldr	r1, [pc, #88]	; (8001ba4 <BSP_LCD_DrawCircle+0x1dc>)
 8001b4a:	4613      	mov	r3, r2
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	4413      	add	r3, r2
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	440b      	add	r3, r1
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	461a      	mov	r2, r3
 8001b58:	4621      	mov	r1, r4
 8001b5a:	f000 f9bb 	bl	8001ed4 <BSP_LCD_DrawPixel>

    if (D < 0)
 8001b5e:	697b      	ldr	r3, [r7, #20]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	da06      	bge.n	8001b72 <BSP_LCD_DrawCircle+0x1aa>
    {
      D += (CurX << 2) + 6;
 8001b64:	693b      	ldr	r3, [r7, #16]
 8001b66:	009a      	lsls	r2, r3, #2
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	4413      	add	r3, r2
 8001b6c:	3306      	adds	r3, #6
 8001b6e:	617b      	str	r3, [r7, #20]
 8001b70:	e00a      	b.n	8001b88 <BSP_LCD_DrawCircle+0x1c0>
    }
    else
    {
      D += ((CurX - CurY) << 2) + 10;
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	009a      	lsls	r2, r3, #2
 8001b7a:	697b      	ldr	r3, [r7, #20]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	330a      	adds	r3, #10
 8001b80:	617b      	str	r3, [r7, #20]
      CurY--;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	3b01      	subs	r3, #1
 8001b86:	60fb      	str	r3, [r7, #12]
    }
    CurX++;
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	613b      	str	r3, [r7, #16]
  while (CurX <= CurY)
 8001b8e:	693a      	ldr	r2, [r7, #16]
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	f67f af2b 	bls.w	80019ee <BSP_LCD_DrawCircle+0x26>
  }
}
 8001b98:	bf00      	nop
 8001b9a:	371c      	adds	r7, #28
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd90      	pop	{r4, r7, pc}
 8001ba0:	200001a4 	.word	0x200001a4
 8001ba4:	200001a8 	.word	0x200001a8

08001ba8 <BSP_LCD_FillRect>:
  * @param  Ypos: Y position
  * @param  Width: Rectangle width
  * @param  Height: Rectangle height
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8001ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001bac:	b086      	sub	sp, #24
 8001bae:	af02      	add	r7, sp, #8
 8001bb0:	4604      	mov	r4, r0
 8001bb2:	4608      	mov	r0, r1
 8001bb4:	4611      	mov	r1, r2
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	4623      	mov	r3, r4
 8001bba:	80fb      	strh	r3, [r7, #6]
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	80bb      	strh	r3, [r7, #4]
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	807b      	strh	r3, [r7, #2]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	803b      	strh	r3, [r7, #0]
  uint32_t  Xaddress = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001bcc:	4b20      	ldr	r3, [pc, #128]	; (8001c50 <BSP_LCD_FillRect+0xa8>)
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	4920      	ldr	r1, [pc, #128]	; (8001c54 <BSP_LCD_FillRect+0xac>)
 8001bd2:	4613      	mov	r3, r2
 8001bd4:	005b      	lsls	r3, r3, #1
 8001bd6:	4413      	add	r3, r2
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	440b      	add	r3, r1
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff fc60 	bl	80014a4 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001be4:	4b1a      	ldr	r3, [pc, #104]	; (8001c50 <BSP_LCD_FillRect+0xa8>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a1b      	ldr	r2, [pc, #108]	; (8001c58 <BSP_LCD_FillRect+0xb0>)
 8001bea:	2134      	movs	r1, #52	; 0x34
 8001bec:	fb01 f303 	mul.w	r3, r1, r3
 8001bf0:	4413      	add	r3, r2
 8001bf2:	335c      	adds	r3, #92	; 0x5c
 8001bf4:	681c      	ldr	r4, [r3, #0]
 8001bf6:	f7ff fbdd 	bl	80013b4 <BSP_LCD_GetXSize>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	88bb      	ldrh	r3, [r7, #4]
 8001bfe:	fb03 f202 	mul.w	r2, r3, r2
 8001c02:	88fb      	ldrh	r3, [r7, #6]
 8001c04:	4413      	add	r3, r2
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	4423      	add	r3, r4
 8001c0a:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8001c0c:	4b10      	ldr	r3, [pc, #64]	; (8001c50 <BSP_LCD_FillRect+0xa8>)
 8001c0e:	681c      	ldr	r4, [r3, #0]
 8001c10:	68fd      	ldr	r5, [r7, #12]
 8001c12:	887e      	ldrh	r6, [r7, #2]
 8001c14:	f8b7 8000 	ldrh.w	r8, [r7]
 8001c18:	f7ff fbcc 	bl	80013b4 <BSP_LCD_GetXSize>
 8001c1c:	4602      	mov	r2, r0
 8001c1e:	887b      	ldrh	r3, [r7, #2]
 8001c20:	1ad1      	subs	r1, r2, r3
 8001c22:	4b0b      	ldr	r3, [pc, #44]	; (8001c50 <BSP_LCD_FillRect+0xa8>)
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	480b      	ldr	r0, [pc, #44]	; (8001c54 <BSP_LCD_FillRect+0xac>)
 8001c28:	4613      	mov	r3, r2
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	4413      	add	r3, r2
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	4403      	add	r3, r0
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	9301      	str	r3, [sp, #4]
 8001c36:	9100      	str	r1, [sp, #0]
 8001c38:	4643      	mov	r3, r8
 8001c3a:	4632      	mov	r2, r6
 8001c3c:	4629      	mov	r1, r5
 8001c3e:	4620      	mov	r0, r4
 8001c40:	f000 fa26 	bl	8002090 <LL_FillBuffer>
}
 8001c44:	bf00      	nop
 8001c46:	3710      	adds	r7, #16
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001c4e:	bf00      	nop
 8001c50:	200001a4 	.word	0x200001a4
 8001c54:	200001a8 	.word	0x200001a8
 8001c58:	200003d0 	.word	0x200003d0

08001c5c <BSP_LCD_FillCircle>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b086      	sub	sp, #24
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	4603      	mov	r3, r0
 8001c64:	80fb      	strh	r3, [r7, #6]
 8001c66:	460b      	mov	r3, r1
 8001c68:	80bb      	strh	r3, [r7, #4]
 8001c6a:	4613      	mov	r3, r2
 8001c6c:	807b      	strh	r3, [r7, #2]
  int32_t  D;     /* Decision Variable */
  uint32_t  CurX; /* Current X Value */
  uint32_t  CurY; /* Current Y Value */

  D = 3 - (Radius << 1);
 8001c6e:	887b      	ldrh	r3, [r7, #2]
 8001c70:	005b      	lsls	r3, r3, #1
 8001c72:	f1c3 0303 	rsb	r3, r3, #3
 8001c76:	617b      	str	r3, [r7, #20]

  CurX = 0;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	613b      	str	r3, [r7, #16]
  CurY = Radius;
 8001c7c:	887b      	ldrh	r3, [r7, #2]
 8001c7e:	60fb      	str	r3, [r7, #12]

  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001c80:	4b44      	ldr	r3, [pc, #272]	; (8001d94 <BSP_LCD_FillCircle+0x138>)
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	4944      	ldr	r1, [pc, #272]	; (8001d98 <BSP_LCD_FillCircle+0x13c>)
 8001c86:	4613      	mov	r3, r2
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	4413      	add	r3, r2
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	440b      	add	r3, r1
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff fc06 	bl	80014a4 <BSP_LCD_SetTextColor>

  while (CurX <= CurY)
 8001c98:	e061      	b.n	8001d5e <BSP_LCD_FillCircle+0x102>
  {
    if(CurY > 0)
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d021      	beq.n	8001ce4 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - CurY, Ypos + CurX, 2*CurY);
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	b29b      	uxth	r3, r3
 8001ca4:	88fa      	ldrh	r2, [r7, #6]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	b298      	uxth	r0, r3
 8001caa:	693b      	ldr	r3, [r7, #16]
 8001cac:	b29a      	uxth	r2, r3
 8001cae:	88bb      	ldrh	r3, [r7, #4]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	b299      	uxth	r1, r3
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	f7ff fdd1 	bl	8001864 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - CurY, Ypos - CurX, 2*CurY);
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	88fa      	ldrh	r2, [r7, #6]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	b298      	uxth	r0, r3
 8001ccc:	693b      	ldr	r3, [r7, #16]
 8001cce:	b29b      	uxth	r3, r3
 8001cd0:	88ba      	ldrh	r2, [r7, #4]
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	b299      	uxth	r1, r3
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	b29b      	uxth	r3, r3
 8001cde:	461a      	mov	r2, r3
 8001ce0:	f7ff fdc0 	bl	8001864 <BSP_LCD_DrawHLine>
    }

    if(CurX > 0)
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d021      	beq.n	8001d2e <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - CurX, Ypos - CurY, 2*CurX);
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	b29b      	uxth	r3, r3
 8001cee:	88fa      	ldrh	r2, [r7, #6]
 8001cf0:	1ad3      	subs	r3, r2, r3
 8001cf2:	b298      	uxth	r0, r3
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	b29b      	uxth	r3, r3
 8001cf8:	88ba      	ldrh	r2, [r7, #4]
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	b299      	uxth	r1, r3
 8001cfe:	693b      	ldr	r3, [r7, #16]
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	005b      	lsls	r3, r3, #1
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	461a      	mov	r2, r3
 8001d08:	f7ff fdac 	bl	8001864 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - CurX, Ypos + CurY, 2*CurX);
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	b29b      	uxth	r3, r3
 8001d10:	88fa      	ldrh	r2, [r7, #6]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	b298      	uxth	r0, r3
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	b29a      	uxth	r2, r3
 8001d1a:	88bb      	ldrh	r3, [r7, #4]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	b299      	uxth	r1, r3
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	005b      	lsls	r3, r3, #1
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	461a      	mov	r2, r3
 8001d2a:	f7ff fd9b 	bl	8001864 <BSP_LCD_DrawHLine>
    }
    if (D < 0)
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	da06      	bge.n	8001d42 <BSP_LCD_FillCircle+0xe6>
    {
      D += (CurX << 2) + 6;
 8001d34:	693b      	ldr	r3, [r7, #16]
 8001d36:	009a      	lsls	r2, r3, #2
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	3306      	adds	r3, #6
 8001d3e:	617b      	str	r3, [r7, #20]
 8001d40:	e00a      	b.n	8001d58 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      D += ((CurX - CurY) << 2) + 10;
 8001d42:	693a      	ldr	r2, [r7, #16]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	009a      	lsls	r2, r3, #2
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	330a      	adds	r3, #10
 8001d50:	617b      	str	r3, [r7, #20]
      CurY--;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	3b01      	subs	r3, #1
 8001d56:	60fb      	str	r3, [r7, #12]
    }
    CurX++;
 8001d58:	693b      	ldr	r3, [r7, #16]
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	613b      	str	r3, [r7, #16]
  while (CurX <= CurY)
 8001d5e:	693a      	ldr	r2, [r7, #16]
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d999      	bls.n	8001c9a <BSP_LCD_FillCircle+0x3e>
  }

  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001d66:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <BSP_LCD_FillCircle+0x138>)
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	490b      	ldr	r1, [pc, #44]	; (8001d98 <BSP_LCD_FillCircle+0x13c>)
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	005b      	lsls	r3, r3, #1
 8001d70:	4413      	add	r3, r2
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	440b      	add	r3, r1
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7ff fb93 	bl	80014a4 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8001d7e:	887a      	ldrh	r2, [r7, #2]
 8001d80:	88b9      	ldrh	r1, [r7, #4]
 8001d82:	88fb      	ldrh	r3, [r7, #6]
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff fe1f 	bl	80019c8 <BSP_LCD_DrawCircle>
}
 8001d8a:	bf00      	nop
 8001d8c:	3718      	adds	r7, #24
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	200001a4 	.word	0x200001a4
 8001d98:	200001a8 	.word	0x200001a8

08001d9c <DSI_IO_WriteCmd>:
  *                 If inferior to 2, a long write command is performed else short.
  * @param  pParams: Pointer to parameter values table.
  * @retval HAL status
  */
void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af02      	add	r7, sp, #8
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	6039      	str	r1, [r7, #0]
  if(NbrParams <= 1)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d80d      	bhi.n	8001dc8 <DSI_IO_WriteCmd+0x2c>
  {
   HAL_DSI_ShortWrite(&hdsi_discovery, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	461a      	mov	r2, r3
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	3301      	adds	r3, #1
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	9300      	str	r3, [sp, #0]
 8001dba:	4613      	mov	r3, r2
 8001dbc:	2215      	movs	r2, #21
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	480a      	ldr	r0, [pc, #40]	; (8001dec <DSI_IO_WriteCmd+0x50>)
 8001dc2:	f002 fe73 	bl	8004aac <HAL_DSI_ShortWrite>
  }
  else
  {
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
  } 
}
 8001dc6:	e00d      	b.n	8001de4 <DSI_IO_WriteCmd+0x48>
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 8001dc8:	683a      	ldr	r2, [r7, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4413      	add	r3, r2
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	9301      	str	r3, [sp, #4]
 8001dd6:	9200      	str	r2, [sp, #0]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	2239      	movs	r2, #57	; 0x39
 8001ddc:	2100      	movs	r1, #0
 8001dde:	4803      	ldr	r0, [pc, #12]	; (8001dec <DSI_IO_WriteCmd+0x50>)
 8001de0:	f002 fe86 	bl	8004af0 <HAL_DSI_LongWrite>
}
 8001de4:	bf00      	nop
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20000478 	.word	0x20000478

08001df0 <LCD_IO_GetID>:
  * @brief  Returns the ID of connected screen by checking the HDMI
  *        (adv7533 component) ID or LCD DSI (via TS ID) ID.
  * @retval LCD ID
  */
static uint16_t LCD_IO_GetID(void)
{ 
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  else
  {
    return 0;
  }
#else 
  return LCD_DSI_ID; 
 8001df4:	2311      	movs	r3, #17
#endif /* USE_LCD_HDMI */
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <BSP_LCD_MspInit>:
/**
  * @brief  Initialize the BSP LCD Msp.
  * Application can surcharge if needed this function implementation
  */
__weak void BSP_LCD_MspInit(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
  /** @brief Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8001e06:	4b32      	ldr	r3, [pc, #200]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0a:	4a31      	ldr	r2, [pc, #196]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e0c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001e10:	6453      	str	r3, [r2, #68]	; 0x44
 8001e12:	4b2f      	ldr	r3, [pc, #188]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e16:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	68fb      	ldr	r3, [r7, #12]

  /** @brief Toggle Sw reset of LTDC IP */
  __HAL_RCC_LTDC_FORCE_RESET();
 8001e1e:	4b2c      	ldr	r3, [pc, #176]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e22:	4a2b      	ldr	r2, [pc, #172]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e24:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001e28:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 8001e2a:	4b29      	ldr	r3, [pc, #164]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2e:	4a28      	ldr	r2, [pc, #160]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e30:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8001e34:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief Enable the DMA2D clock */
  __HAL_RCC_DMA2D_CLK_ENABLE();
 8001e36:	4b26      	ldr	r3, [pc, #152]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3a:	4a25      	ldr	r2, [pc, #148]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e3c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001e40:	6313      	str	r3, [r2, #48]	; 0x30
 8001e42:	4b23      	ldr	r3, [pc, #140]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e46:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001e4a:	60bb      	str	r3, [r7, #8]
 8001e4c:	68bb      	ldr	r3, [r7, #8]

  /** @brief Toggle Sw reset of DMA2D IP */
  __HAL_RCC_DMA2D_FORCE_RESET();
 8001e4e:	4b20      	ldr	r3, [pc, #128]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e50:	691b      	ldr	r3, [r3, #16]
 8001e52:	4a1f      	ldr	r2, [pc, #124]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001e58:	6113      	str	r3, [r2, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 8001e5a:	4b1d      	ldr	r3, [pc, #116]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	4a1c      	ldr	r2, [pc, #112]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e60:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001e64:	6113      	str	r3, [r2, #16]

  /** @brief Enable DSI Host and wrapper clocks */
  __HAL_RCC_DSI_CLK_ENABLE();
 8001e66:	4b1a      	ldr	r3, [pc, #104]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e6a:	4a19      	ldr	r2, [pc, #100]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e6c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001e70:	6453      	str	r3, [r2, #68]	; 0x44
 8001e72:	4b17      	ldr	r3, [pc, #92]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e76:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001e7a:	607b      	str	r3, [r7, #4]
 8001e7c:	687b      	ldr	r3, [r7, #4]

  /** @brief Soft Reset the DSI Host and wrapper */
  __HAL_RCC_DSI_FORCE_RESET();
 8001e7e:	4b14      	ldr	r3, [pc, #80]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e82:	4a13      	ldr	r2, [pc, #76]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e84:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001e88:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 8001e8a:	4b11      	ldr	r3, [pc, #68]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8e:	4a10      	ldr	r2, [pc, #64]	; (8001ed0 <BSP_LCD_MspInit+0xd0>)
 8001e90:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8001e94:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief NVIC configuration for LTDC interrupt that is now enabled */
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8001e96:	2200      	movs	r2, #0
 8001e98:	2103      	movs	r1, #3
 8001e9a:	2058      	movs	r0, #88	; 0x58
 8001e9c:	f001 f9e3 	bl	8003266 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001ea0:	2058      	movs	r0, #88	; 0x58
 8001ea2:	f001 f9fc 	bl	800329e <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DMA2D interrupt that is now enabled */
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	2103      	movs	r1, #3
 8001eaa:	205a      	movs	r0, #90	; 0x5a
 8001eac:	f001 f9db 	bl	8003266 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001eb0:	205a      	movs	r0, #90	; 0x5a
 8001eb2:	f001 f9f4 	bl	800329e <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DSI interrupt that is now enabled */
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2103      	movs	r1, #3
 8001eba:	2062      	movs	r0, #98	; 0x62
 8001ebc:	f001 f9d3 	bl	8003266 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 8001ec0:	2062      	movs	r0, #98	; 0x62
 8001ec2:	f001 f9ec 	bl	800329e <HAL_NVIC_EnableIRQ>
}
 8001ec6:	bf00      	nop
 8001ec8:	3710      	adds	r7, #16
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40023800 	.word	0x40023800

08001ed4 <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8001ed4:	b5b0      	push	{r4, r5, r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	4603      	mov	r3, r0
 8001edc:	603a      	str	r2, [r7, #0]
 8001ede:	80fb      	strh	r3, [r7, #6]
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001ee4:	4b0c      	ldr	r3, [pc, #48]	; (8001f18 <BSP_LCD_DrawPixel+0x44>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a0c      	ldr	r2, [pc, #48]	; (8001f1c <BSP_LCD_DrawPixel+0x48>)
 8001eea:	2134      	movs	r1, #52	; 0x34
 8001eec:	fb01 f303 	mul.w	r3, r1, r3
 8001ef0:	4413      	add	r3, r2
 8001ef2:	335c      	adds	r3, #92	; 0x5c
 8001ef4:	681c      	ldr	r4, [r3, #0]
 8001ef6:	88bd      	ldrh	r5, [r7, #4]
 8001ef8:	f7ff fa5c 	bl	80013b4 <BSP_LCD_GetXSize>
 8001efc:	4603      	mov	r3, r0
 8001efe:	fb03 f205 	mul.w	r2, r3, r5
 8001f02:	88fb      	ldrh	r3, [r7, #6]
 8001f04:	4413      	add	r3, r2
 8001f06:	009b      	lsls	r3, r3, #2
 8001f08:	4423      	add	r3, r4
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	6013      	str	r3, [r2, #0]
}
 8001f10:	bf00      	nop
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bdb0      	pop	{r4, r5, r7, pc}
 8001f18:	200001a4 	.word	0x200001a4
 8001f1c:	200003d0 	.word	0x200003d0

08001f20 <DrawChar>:
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b088      	sub	sp, #32
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	4603      	mov	r3, r0
 8001f28:	603a      	str	r2, [r7, #0]
 8001f2a:	80fb      	strh	r3, [r7, #6]
 8001f2c:	460b      	mov	r3, r1
 8001f2e:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8001f30:	2300      	movs	r3, #0
 8001f32:	61fb      	str	r3, [r7, #28]
 8001f34:	2300      	movs	r3, #0
 8001f36:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[ActiveLayer].pFont->Height;
 8001f38:	4b53      	ldr	r3, [pc, #332]	; (8002088 <DrawChar+0x168>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	4953      	ldr	r1, [pc, #332]	; (800208c <DrawChar+0x16c>)
 8001f3e:	4613      	mov	r3, r2
 8001f40:	005b      	lsls	r3, r3, #1
 8001f42:	4413      	add	r3, r2
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	440b      	add	r3, r1
 8001f48:	3308      	adds	r3, #8
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	88db      	ldrh	r3, [r3, #6]
 8001f4e:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8001f50:	4b4d      	ldr	r3, [pc, #308]	; (8002088 <DrawChar+0x168>)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	494d      	ldr	r1, [pc, #308]	; (800208c <DrawChar+0x16c>)
 8001f56:	4613      	mov	r3, r2
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	4413      	add	r3, r2
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	440b      	add	r3, r1
 8001f60:	3308      	adds	r3, #8
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	889b      	ldrh	r3, [r3, #4]
 8001f66:	823b      	strh	r3, [r7, #16]

  offset =  8 *((width + 7)/8) -  width ;
 8001f68:	8a3b      	ldrh	r3, [r7, #16]
 8001f6a:	3307      	adds	r3, #7
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	da00      	bge.n	8001f72 <DrawChar+0x52>
 8001f70:	3307      	adds	r3, #7
 8001f72:	10db      	asrs	r3, r3, #3
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	00db      	lsls	r3, r3, #3
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	8a3b      	ldrh	r3, [r7, #16]
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8001f82:	2300      	movs	r3, #0
 8001f84:	61fb      	str	r3, [r7, #28]
 8001f86:	e076      	b.n	8002076 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8001f88:	8a3b      	ldrh	r3, [r7, #16]
 8001f8a:	3307      	adds	r3, #7
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	da00      	bge.n	8001f92 <DrawChar+0x72>
 8001f90:	3307      	adds	r3, #7
 8001f92:	10db      	asrs	r3, r3, #3
 8001f94:	461a      	mov	r2, r3
 8001f96:	69fb      	ldr	r3, [r7, #28]
 8001f98:	fb03 f302 	mul.w	r3, r3, r2
 8001f9c:	683a      	ldr	r2, [r7, #0]
 8001f9e:	4413      	add	r3, r2
 8001fa0:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8001fa2:	8a3b      	ldrh	r3, [r7, #16]
 8001fa4:	3307      	adds	r3, #7
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	da00      	bge.n	8001fac <DrawChar+0x8c>
 8001faa:	3307      	adds	r3, #7
 8001fac:	10db      	asrs	r3, r3, #3
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d002      	beq.n	8001fb8 <DrawChar+0x98>
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d004      	beq.n	8001fc0 <DrawChar+0xa0>
 8001fb6:	e00c      	b.n	8001fd2 <DrawChar+0xb2>
    {

    case 1:
      line =  pchar[0];
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	617b      	str	r3, [r7, #20]
      break;
 8001fbe:	e016      	b.n	8001fee <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	021b      	lsls	r3, r3, #8
 8001fc6:	68ba      	ldr	r2, [r7, #8]
 8001fc8:	3201      	adds	r2, #1
 8001fca:	7812      	ldrb	r2, [r2, #0]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	617b      	str	r3, [r7, #20]
      break;
 8001fd0:	e00d      	b.n	8001fee <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	041a      	lsls	r2, r3, #16
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	3301      	adds	r3, #1
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	021b      	lsls	r3, r3, #8
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	68ba      	ldr	r2, [r7, #8]
 8001fe4:	3202      	adds	r2, #2
 8001fe6:	7812      	ldrb	r2, [r2, #0]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	617b      	str	r3, [r7, #20]
      break;
 8001fec:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61bb      	str	r3, [r7, #24]
 8001ff2:	e036      	b.n	8002062 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1)))
 8001ff4:	8a3a      	ldrh	r2, [r7, #16]
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	1ad2      	subs	r2, r2, r3
 8001ffa:	7bfb      	ldrb	r3, [r7, #15]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	3b01      	subs	r3, #1
 8002000:	2201      	movs	r2, #1
 8002002:	fa02 f303 	lsl.w	r3, r2, r3
 8002006:	461a      	mov	r2, r3
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	4013      	ands	r3, r2
 800200c:	2b00      	cmp	r3, #0
 800200e:	d012      	beq.n	8002036 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8002010:	69bb      	ldr	r3, [r7, #24]
 8002012:	b29a      	uxth	r2, r3
 8002014:	88fb      	ldrh	r3, [r7, #6]
 8002016:	4413      	add	r3, r2
 8002018:	b298      	uxth	r0, r3
 800201a:	4b1b      	ldr	r3, [pc, #108]	; (8002088 <DrawChar+0x168>)
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	491b      	ldr	r1, [pc, #108]	; (800208c <DrawChar+0x16c>)
 8002020:	4613      	mov	r3, r2
 8002022:	005b      	lsls	r3, r3, #1
 8002024:	4413      	add	r3, r2
 8002026:	009b      	lsls	r3, r3, #2
 8002028:	440b      	add	r3, r1
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	88bb      	ldrh	r3, [r7, #4]
 800202e:	4619      	mov	r1, r3
 8002030:	f7ff ff50 	bl	8001ed4 <BSP_LCD_DrawPixel>
 8002034:	e012      	b.n	800205c <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002036:	69bb      	ldr	r3, [r7, #24]
 8002038:	b29a      	uxth	r2, r3
 800203a:	88fb      	ldrh	r3, [r7, #6]
 800203c:	4413      	add	r3, r2
 800203e:	b298      	uxth	r0, r3
 8002040:	4b11      	ldr	r3, [pc, #68]	; (8002088 <DrawChar+0x168>)
 8002042:	681a      	ldr	r2, [r3, #0]
 8002044:	4911      	ldr	r1, [pc, #68]	; (800208c <DrawChar+0x16c>)
 8002046:	4613      	mov	r3, r2
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	4413      	add	r3, r2
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	440b      	add	r3, r1
 8002050:	3304      	adds	r3, #4
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	88bb      	ldrh	r3, [r7, #4]
 8002056:	4619      	mov	r1, r3
 8002058:	f7ff ff3c 	bl	8001ed4 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 800205c:	69bb      	ldr	r3, [r7, #24]
 800205e:	3301      	adds	r3, #1
 8002060:	61bb      	str	r3, [r7, #24]
 8002062:	8a3b      	ldrh	r3, [r7, #16]
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	429a      	cmp	r2, r3
 8002068:	d3c4      	bcc.n	8001ff4 <DrawChar+0xd4>
      }
    }
    Ypos++;
 800206a:	88bb      	ldrh	r3, [r7, #4]
 800206c:	3301      	adds	r3, #1
 800206e:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	3301      	adds	r3, #1
 8002074:	61fb      	str	r3, [r7, #28]
 8002076:	8a7b      	ldrh	r3, [r7, #18]
 8002078:	69fa      	ldr	r2, [r7, #28]
 800207a:	429a      	cmp	r2, r3
 800207c:	d384      	bcc.n	8001f88 <DrawChar+0x68>
  }
}
 800207e:	bf00      	nop
 8002080:	3720      	adds	r7, #32
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	200001a4 	.word	0x200001a4
 800208c:	200001a8 	.word	0x200001a8

08002090 <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af02      	add	r7, sp, #8
 8002096:	60f8      	str	r0, [r7, #12]
 8002098:	60b9      	str	r1, [r7, #8]
 800209a:	607a      	str	r2, [r7, #4]
 800209c:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_discovery.Init.Mode         = DMA2D_R2M;
 800209e:	4b16      	ldr	r3, [pc, #88]	; (80020f8 <LL_FillBuffer+0x68>)
 80020a0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80020a4:	605a      	str	r2, [r3, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 80020a6:	4b14      	ldr	r3, [pc, #80]	; (80020f8 <LL_FillBuffer+0x68>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	609a      	str	r2, [r3, #8]
  hdma2d_discovery.Init.OutputOffset = OffLine;
 80020ac:	4a12      	ldr	r2, [pc, #72]	; (80020f8 <LL_FillBuffer+0x68>)
 80020ae:	69bb      	ldr	r3, [r7, #24]
 80020b0:	60d3      	str	r3, [r2, #12]

  hdma2d_discovery.Instance = DMA2D;
 80020b2:	4b11      	ldr	r3, [pc, #68]	; (80020f8 <LL_FillBuffer+0x68>)
 80020b4:	4a11      	ldr	r2, [pc, #68]	; (80020fc <LL_FillBuffer+0x6c>)
 80020b6:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 80020b8:	480f      	ldr	r0, [pc, #60]	; (80020f8 <LL_FillBuffer+0x68>)
 80020ba:	f001 fac7 	bl	800364c <HAL_DMA2D_Init>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d115      	bne.n	80020f0 <LL_FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 80020c4:	68f9      	ldr	r1, [r7, #12]
 80020c6:	480c      	ldr	r0, [pc, #48]	; (80020f8 <LL_FillBuffer+0x68>)
 80020c8:	f001 fc2e 	bl	8003928 <HAL_DMA2D_ConfigLayer>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d10e      	bne.n	80020f0 <LL_FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80020d2:	68ba      	ldr	r2, [r7, #8]
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	9300      	str	r3, [sp, #0]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	69f9      	ldr	r1, [r7, #28]
 80020dc:	4806      	ldr	r0, [pc, #24]	; (80020f8 <LL_FillBuffer+0x68>)
 80020de:	f001 fb0f 	bl	8003700 <HAL_DMA2D_Start>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d103      	bne.n	80020f0 <LL_FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 80020e8:	210a      	movs	r1, #10
 80020ea:	4803      	ldr	r0, [pc, #12]	; (80020f8 <LL_FillBuffer+0x68>)
 80020ec:	f001 fb33 	bl	8003756 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 80020f0:	bf00      	nop
 80020f2:	3710      	adds	r7, #16
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20000378 	.word	0x20000378
 80020fc:	4002b000 	.word	0x4002b000

08002100 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002104:	4b29      	ldr	r3, [pc, #164]	; (80021ac <BSP_SDRAM_Init+0xac>)
 8002106:	4a2a      	ldr	r2, [pc, #168]	; (80021b0 <BSP_SDRAM_Init+0xb0>)
 8002108:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SDRAM clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 800210a:	4b2a      	ldr	r3, [pc, #168]	; (80021b4 <BSP_SDRAM_Init+0xb4>)
 800210c:	2202      	movs	r2, #2
 800210e:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8002110:	4b28      	ldr	r3, [pc, #160]	; (80021b4 <BSP_SDRAM_Init+0xb4>)
 8002112:	2207      	movs	r2, #7
 8002114:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8002116:	4b27      	ldr	r3, [pc, #156]	; (80021b4 <BSP_SDRAM_Init+0xb4>)
 8002118:	2204      	movs	r2, #4
 800211a:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 800211c:	4b25      	ldr	r3, [pc, #148]	; (80021b4 <BSP_SDRAM_Init+0xb4>)
 800211e:	2207      	movs	r2, #7
 8002120:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8002122:	4b24      	ldr	r3, [pc, #144]	; (80021b4 <BSP_SDRAM_Init+0xb4>)
 8002124:	2202      	movs	r2, #2
 8002126:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8002128:	4b22      	ldr	r3, [pc, #136]	; (80021b4 <BSP_SDRAM_Init+0xb4>)
 800212a:	2202      	movs	r2, #2
 800212c:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 800212e:	4b21      	ldr	r3, [pc, #132]	; (80021b4 <BSP_SDRAM_Init+0xb4>)
 8002130:	2202      	movs	r2, #2
 8002132:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8002134:	4b1d      	ldr	r3, [pc, #116]	; (80021ac <BSP_SDRAM_Init+0xac>)
 8002136:	2200      	movs	r2, #0
 8002138:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800213a:	4b1c      	ldr	r3, [pc, #112]	; (80021ac <BSP_SDRAM_Init+0xac>)
 800213c:	2200      	movs	r2, #0
 800213e:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002140:	4b1a      	ldr	r3, [pc, #104]	; (80021ac <BSP_SDRAM_Init+0xac>)
 8002142:	2204      	movs	r2, #4
 8002144:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002146:	4b19      	ldr	r3, [pc, #100]	; (80021ac <BSP_SDRAM_Init+0xac>)
 8002148:	2220      	movs	r2, #32
 800214a:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800214c:	4b17      	ldr	r3, [pc, #92]	; (80021ac <BSP_SDRAM_Init+0xac>)
 800214e:	2240      	movs	r2, #64	; 0x40
 8002150:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 8002152:	4b16      	ldr	r3, [pc, #88]	; (80021ac <BSP_SDRAM_Init+0xac>)
 8002154:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002158:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800215a:	4b14      	ldr	r3, [pc, #80]	; (80021ac <BSP_SDRAM_Init+0xac>)
 800215c:	2200      	movs	r2, #0
 800215e:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002160:	4b12      	ldr	r3, [pc, #72]	; (80021ac <BSP_SDRAM_Init+0xac>)
 8002162:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002166:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8002168:	4b10      	ldr	r3, [pc, #64]	; (80021ac <BSP_SDRAM_Init+0xac>)
 800216a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800216e:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8002170:	4b0e      	ldr	r3, [pc, #56]	; (80021ac <BSP_SDRAM_Init+0xac>)
 8002172:	2200      	movs	r2, #0
 8002174:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8002176:	2100      	movs	r1, #0
 8002178:	480c      	ldr	r0, [pc, #48]	; (80021ac <BSP_SDRAM_Init+0xac>)
 800217a:	f000 f87f 	bl	800227c <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 800217e:	490d      	ldr	r1, [pc, #52]	; (80021b4 <BSP_SDRAM_Init+0xb4>)
 8002180:	480a      	ldr	r0, [pc, #40]	; (80021ac <BSP_SDRAM_Init+0xac>)
 8002182:	f006 fa9e 	bl	80086c2 <HAL_SDRAM_Init>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d003      	beq.n	8002194 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 800218c:	4b0a      	ldr	r3, [pc, #40]	; (80021b8 <BSP_SDRAM_Init+0xb8>)
 800218e:	2201      	movs	r2, #1
 8002190:	701a      	strb	r2, [r3, #0]
 8002192:	e002      	b.n	800219a <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002194:	4b08      	ldr	r3, [pc, #32]	; (80021b8 <BSP_SDRAM_Init+0xb8>)
 8002196:	2200      	movs	r2, #0
 8002198:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800219a:	f240 6003 	movw	r0, #1539	; 0x603
 800219e:	f000 f80d 	bl	80021bc <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80021a2:	4b05      	ldr	r3, [pc, #20]	; (80021b8 <BSP_SDRAM_Init+0xb8>)
 80021a4:	781b      	ldrb	r3, [r3, #0]
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20000494 	.word	0x20000494
 80021b0:	a0000140 	.word	0xa0000140
 80021b4:	20000250 	.word	0x20000250
 80021b8:	20000038 	.word	0x20000038

080021bc <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b084      	sub	sp, #16
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80021c4:	2300      	movs	r3, #0
 80021c6:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80021c8:	4b2a      	ldr	r3, [pc, #168]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80021ca:	2201      	movs	r2, #1
 80021cc:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80021ce:	4b29      	ldr	r3, [pc, #164]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80021d0:	2210      	movs	r2, #16
 80021d2:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80021d4:	4b27      	ldr	r3, [pc, #156]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80021d6:	2201      	movs	r2, #1
 80021d8:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80021da:	4b26      	ldr	r3, [pc, #152]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80021dc:	2200      	movs	r2, #0
 80021de:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80021e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80021e4:	4923      	ldr	r1, [pc, #140]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80021e6:	4824      	ldr	r0, [pc, #144]	; (8002278 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80021e8:	f006 fa9f 	bl	800872a <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80021ec:	2001      	movs	r0, #1
 80021ee:	f000 fb79 	bl	80028e4 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80021f2:	4b20      	ldr	r3, [pc, #128]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80021f4:	2202      	movs	r2, #2
 80021f6:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80021f8:	4b1e      	ldr	r3, [pc, #120]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80021fa:	2210      	movs	r2, #16
 80021fc:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80021fe:	4b1d      	ldr	r3, [pc, #116]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002200:	2201      	movs	r2, #1
 8002202:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002204:	4b1b      	ldr	r3, [pc, #108]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002206:	2200      	movs	r2, #0
 8002208:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 800220a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800220e:	4919      	ldr	r1, [pc, #100]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002210:	4819      	ldr	r0, [pc, #100]	; (8002278 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002212:	f006 fa8a 	bl	800872a <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002216:	4b17      	ldr	r3, [pc, #92]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002218:	2203      	movs	r2, #3
 800221a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800221c:	4b15      	ldr	r3, [pc, #84]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800221e:	2210      	movs	r2, #16
 8002220:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8002222:	4b14      	ldr	r3, [pc, #80]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002224:	2208      	movs	r2, #8
 8002226:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8002228:	4b12      	ldr	r3, [pc, #72]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800222a:	2200      	movs	r2, #0
 800222c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800222e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002232:	4910      	ldr	r1, [pc, #64]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002234:	4810      	ldr	r0, [pc, #64]	; (8002278 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002236:	f006 fa78 	bl	800872a <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 800223a:	f44f 730c 	mov.w	r3, #560	; 0x230
 800223e:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002242:	2204      	movs	r2, #4
 8002244:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8002246:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002248:	2210      	movs	r2, #16
 800224a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 800224c:	4b09      	ldr	r3, [pc, #36]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800224e:	2201      	movs	r2, #1
 8002250:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	4a07      	ldr	r2, [pc, #28]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002256:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8002258:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800225c:	4905      	ldr	r1, [pc, #20]	; (8002274 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800225e:	4806      	ldr	r0, [pc, #24]	; (8002278 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002260:	f006 fa63 	bl	800872a <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8002264:	6879      	ldr	r1, [r7, #4]
 8002266:	4804      	ldr	r0, [pc, #16]	; (8002278 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002268:	f006 fa8a 	bl	8008780 <HAL_SDRAM_ProgramRefreshRate>
}
 800226c:	bf00      	nop
 800226e:	3710      	adds	r7, #16
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	2000026c 	.word	0x2000026c
 8002278:	20000494 	.word	0x20000494

0800227c <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params  
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 800227c:	b580      	push	{r7, lr}
 800227e:	b090      	sub	sp, #64	; 0x40
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002286:	4b71      	ldr	r3, [pc, #452]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 8002288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800228a:	4a70      	ldr	r2, [pc, #448]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 800228c:	f043 0301 	orr.w	r3, r3, #1
 8002290:	6393      	str	r3, [r2, #56]	; 0x38
 8002292:	4b6e      	ldr	r3, [pc, #440]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 8002294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	62bb      	str	r3, [r7, #40]	; 0x28
 800229c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800229e:	4b6b      	ldr	r3, [pc, #428]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a2:	4a6a      	ldr	r2, [pc, #424]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 80022a4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022a8:	6313      	str	r3, [r2, #48]	; 0x30
 80022aa:	4b68      	ldr	r3, [pc, #416]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022b2:	627b      	str	r3, [r7, #36]	; 0x24
 80022b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022b6:	4b65      	ldr	r3, [pc, #404]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ba:	4a64      	ldr	r2, [pc, #400]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 80022bc:	f043 0308 	orr.w	r3, r3, #8
 80022c0:	6313      	str	r3, [r2, #48]	; 0x30
 80022c2:	4b62      	ldr	r3, [pc, #392]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c6:	f003 0308 	and.w	r3, r3, #8
 80022ca:	623b      	str	r3, [r7, #32]
 80022cc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80022ce:	4b5f      	ldr	r3, [pc, #380]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	4a5e      	ldr	r2, [pc, #376]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 80022d4:	f043 0310 	orr.w	r3, r3, #16
 80022d8:	6313      	str	r3, [r2, #48]	; 0x30
 80022da:	4b5c      	ldr	r3, [pc, #368]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	f003 0310 	and.w	r3, r3, #16
 80022e2:	61fb      	str	r3, [r7, #28]
 80022e4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80022e6:	4b59      	ldr	r3, [pc, #356]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ea:	4a58      	ldr	r2, [pc, #352]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 80022ec:	f043 0320 	orr.w	r3, r3, #32
 80022f0:	6313      	str	r3, [r2, #48]	; 0x30
 80022f2:	4b56      	ldr	r3, [pc, #344]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f6:	f003 0320 	and.w	r3, r3, #32
 80022fa:	61bb      	str	r3, [r7, #24]
 80022fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80022fe:	4b53      	ldr	r3, [pc, #332]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 8002300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002302:	4a52      	ldr	r2, [pc, #328]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 8002304:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002308:	6313      	str	r3, [r2, #48]	; 0x30
 800230a:	4b50      	ldr	r3, [pc, #320]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002312:	617b      	str	r3, [r7, #20]
 8002314:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002316:	4b4d      	ldr	r3, [pc, #308]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	4a4c      	ldr	r2, [pc, #304]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 800231c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002320:	6313      	str	r3, [r2, #48]	; 0x30
 8002322:	4b4a      	ldr	r3, [pc, #296]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002326:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800232a:	613b      	str	r3, [r7, #16]
 800232c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800232e:	4b47      	ldr	r3, [pc, #284]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002332:	4a46      	ldr	r2, [pc, #280]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 8002334:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002338:	6313      	str	r3, [r2, #48]	; 0x30
 800233a:	4b44      	ldr	r3, [pc, #272]	; (800244c <BSP_SDRAM_MspInit+0x1d0>)
 800233c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002342:	60fb      	str	r3, [r7, #12]
 8002344:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002346:	2302      	movs	r3, #2
 8002348:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800234a:	2301      	movs	r3, #1
 800234c:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 800234e:	2303      	movs	r3, #3
 8002350:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8002352:	230c      	movs	r3, #12
 8002354:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 8002356:	f24c 7303 	movw	r3, #50947	; 0xc703
 800235a:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_14 | GPIO_PIN_15;
 
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800235c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002360:	4619      	mov	r1, r3
 8002362:	483b      	ldr	r0, [pc, #236]	; (8002450 <BSP_SDRAM_MspInit+0x1d4>)
 8002364:	f002 fc8a 	bl	8004c7c <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8002368:	f64f 7383 	movw	r3, #65411	; 0xff83
 800236c:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
      
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800236e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002372:	4619      	mov	r1, r3
 8002374:	4837      	ldr	r0, [pc, #220]	; (8002454 <BSP_SDRAM_MspInit+0x1d8>)
 8002376:	f002 fc81 	bl	8004c7c <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 800237a:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800237e:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
    
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8002380:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002384:	4619      	mov	r1, r3
 8002386:	4834      	ldr	r0, [pc, #208]	; (8002458 <BSP_SDRAM_MspInit+0x1dc>)
 8002388:	f002 fc78 	bl	8004c7c <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4|\
 800238c:	f248 1337 	movw	r3, #33079	; 0x8137
 8002390:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8002392:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002396:	4619      	mov	r1, r3
 8002398:	4830      	ldr	r0, [pc, #192]	; (800245c <BSP_SDRAM_MspInit+0x1e0>)
 800239a:	f002 fc6f 	bl	8004c7c <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 |\
 800239e:	f64f 732c 	movw	r3, #65324	; 0xff2c
 80023a2:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 80023a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023a8:	4619      	mov	r1, r3
 80023aa:	482d      	ldr	r0, [pc, #180]	; (8002460 <BSP_SDRAM_MspInit+0x1e4>)
 80023ac:	f002 fc66 	bl	8004c7c <HAL_GPIO_Init>
  
  /* GPIOI configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 80023b0:	f240 63ff 	movw	r3, #1791	; 0x6ff
 80023b4:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);  
 80023b6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80023ba:	4619      	mov	r1, r3
 80023bc:	4829      	ldr	r0, [pc, #164]	; (8002464 <BSP_SDRAM_MspInit+0x1e8>)
 80023be:	f002 fc5d 	bl	8004c7c <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 80023c2:	4b29      	ldr	r3, [pc, #164]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 80023c8:	4b27      	ldr	r3, [pc, #156]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 80023ca:	2280      	movs	r2, #128	; 0x80
 80023cc:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 80023ce:	4b26      	ldr	r3, [pc, #152]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 80023d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80023d4:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 80023d6:	4b24      	ldr	r3, [pc, #144]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 80023d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80023dc:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80023de:	4b22      	ldr	r3, [pc, #136]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 80023e0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80023e4:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 80023e6:	4b20      	ldr	r3, [pc, #128]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 80023e8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023ec:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 80023ee:	4b1e      	ldr	r3, [pc, #120]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 80023f4:	4b1c      	ldr	r3, [pc, #112]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 80023f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80023fa:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 80023fc:	4b1a      	ldr	r3, [pc, #104]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 80023fe:	2200      	movs	r2, #0
 8002400:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002402:	4b19      	ldr	r3, [pc, #100]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 8002404:	2203      	movs	r2, #3
 8002406:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002408:	4b17      	ldr	r3, [pc, #92]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 800240a:	2200      	movs	r2, #0
 800240c:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800240e:	4b16      	ldr	r3, [pc, #88]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 8002410:	2200      	movs	r2, #0
 8002412:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8002414:	4b14      	ldr	r3, [pc, #80]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 8002416:	4a15      	ldr	r2, [pc, #84]	; (800246c <BSP_SDRAM_MspInit+0x1f0>)
 8002418:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a12      	ldr	r2, [pc, #72]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 800241e:	631a      	str	r2, [r3, #48]	; 0x30
 8002420:	4a11      	ldr	r2, [pc, #68]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8002426:	4810      	ldr	r0, [pc, #64]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 8002428:	f001 f802 	bl	8003430 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 800242c:	480e      	ldr	r0, [pc, #56]	; (8002468 <BSP_SDRAM_MspInit+0x1ec>)
 800242e:	f000 ff51 	bl	80032d4 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8002432:	2200      	movs	r2, #0
 8002434:	210f      	movs	r1, #15
 8002436:	2038      	movs	r0, #56	; 0x38
 8002438:	f000 ff15 	bl	8003266 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 800243c:	2038      	movs	r0, #56	; 0x38
 800243e:	f000 ff2e 	bl	800329e <HAL_NVIC_EnableIRQ>
}
 8002442:	bf00      	nop
 8002444:	3740      	adds	r7, #64	; 0x40
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	40023800 	.word	0x40023800
 8002450:	40020c00 	.word	0x40020c00
 8002454:	40021000 	.word	0x40021000
 8002458:	40021400 	.word	0x40021400
 800245c:	40021800 	.word	0x40021800
 8002460:	40021c00 	.word	0x40021c00
 8002464:	40022000 	.word	0x40022000
 8002468:	2000027c 	.word	0x2000027c
 800246c:	40026410 	.word	0x40026410

08002470 <BSP_TS_Init>:
  * @param  ts_SizeX : Maximum X size of the TS area on LCD
  * @param  ts_SizeY : Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	4603      	mov	r3, r0
 8002478:	460a      	mov	r2, r1
 800247a:	80fb      	strh	r3, [r7, #6]
 800247c:	4613      	mov	r3, r2
 800247e:	80bb      	strh	r3, [r7, #4]
  uint8_t ts_status = TS_OK;
 8002480:	2300      	movs	r3, #0
 8002482:	73fb      	strb	r3, [r7, #15]
  uint8_t ts_id1, ts_id2 = 0;
 8002484:	2300      	movs	r3, #0
 8002486:	73bb      	strb	r3, [r7, #14]
  /* Note : I2C_Address is un-initialized here, but is not used at all in init function */
  /* but the prototype of Init() is like that in template and should be respected       */

  /* Initialize the communication channel to sensor (I2C) if necessary */
  /* that is initialization is done only once after a power up         */
  ft6x06_ts_drv.Init(I2C_Address);
 8002488:	4b25      	ldr	r3, [pc, #148]	; (8002520 <BSP_TS_Init+0xb0>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a25      	ldr	r2, [pc, #148]	; (8002524 <BSP_TS_Init+0xb4>)
 800248e:	7812      	ldrb	r2, [r2, #0]
 8002490:	b292      	uxth	r2, r2
 8002492:	4610      	mov	r0, r2
 8002494:	4798      	blx	r3

  ts_id1 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS);
 8002496:	4b22      	ldr	r3, [pc, #136]	; (8002520 <BSP_TS_Init+0xb0>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	2054      	movs	r0, #84	; 0x54
 800249c:	4798      	blx	r3
 800249e:	4603      	mov	r3, r0
 80024a0:	737b      	strb	r3, [r7, #13]
  if(ts_id1 != FT6206_ID_VALUE)
 80024a2:	7b7b      	ldrb	r3, [r7, #13]
 80024a4:	2b11      	cmp	r3, #17
 80024a6:	d009      	beq.n	80024bc <BSP_TS_Init+0x4c>
  {
    ts_id2 = ft6x06_ts_drv.ReadID(TS_I2C_ADDRESS_A02);
 80024a8:	4b1d      	ldr	r3, [pc, #116]	; (8002520 <BSP_TS_Init+0xb0>)
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	2070      	movs	r0, #112	; 0x70
 80024ae:	4798      	blx	r3
 80024b0:	4603      	mov	r3, r0
 80024b2:	73bb      	strb	r3, [r7, #14]
    I2C_Address    = TS_I2C_ADDRESS_A02;    
 80024b4:	4b1b      	ldr	r3, [pc, #108]	; (8002524 <BSP_TS_Init+0xb4>)
 80024b6:	2270      	movs	r2, #112	; 0x70
 80024b8:	701a      	strb	r2, [r3, #0]
 80024ba:	e002      	b.n	80024c2 <BSP_TS_Init+0x52>
  }
  else
  {
    I2C_Address    = TS_I2C_ADDRESS;    
 80024bc:	4b19      	ldr	r3, [pc, #100]	; (8002524 <BSP_TS_Init+0xb4>)
 80024be:	2254      	movs	r2, #84	; 0x54
 80024c0:	701a      	strb	r2, [r3, #0]
  }
  
  /* Scan FT6xx6 TouchScreen IC controller ID register by I2C Read       */
  /* Verify this is a FT6206 or FT6336G, otherwise this is an error case */
  if((ts_id1 == FT6206_ID_VALUE) || (ts_id2 == FT6206_ID_VALUE))
 80024c2:	7b7b      	ldrb	r3, [r7, #13]
 80024c4:	2b11      	cmp	r3, #17
 80024c6:	d002      	beq.n	80024ce <BSP_TS_Init+0x5e>
 80024c8:	7bbb      	ldrb	r3, [r7, #14]
 80024ca:	2b11      	cmp	r3, #17
 80024cc:	d121      	bne.n	8002512 <BSP_TS_Init+0xa2>
  {
    /* Found FT6206 : Initialize the TS driver structure */
    ts_driver = &ft6x06_ts_drv;
 80024ce:	4b16      	ldr	r3, [pc, #88]	; (8002528 <BSP_TS_Init+0xb8>)
 80024d0:	4a13      	ldr	r2, [pc, #76]	; (8002520 <BSP_TS_Init+0xb0>)
 80024d2:	601a      	str	r2, [r3, #0]

    /* Get LCD chosen orientation */
    if(ts_SizeX < ts_SizeY)
 80024d4:	88fa      	ldrh	r2, [r7, #6]
 80024d6:	88bb      	ldrh	r3, [r7, #4]
 80024d8:	429a      	cmp	r2, r3
 80024da:	d203      	bcs.n	80024e4 <BSP_TS_Init+0x74>
    {
      ts_orientation = TS_SWAP_NONE;                
 80024dc:	4b13      	ldr	r3, [pc, #76]	; (800252c <BSP_TS_Init+0xbc>)
 80024de:	2201      	movs	r2, #1
 80024e0:	701a      	strb	r2, [r3, #0]
 80024e2:	e002      	b.n	80024ea <BSP_TS_Init+0x7a>
    }
    else
    {
      ts_orientation = TS_SWAP_XY | TS_SWAP_Y;                 
 80024e4:	4b11      	ldr	r3, [pc, #68]	; (800252c <BSP_TS_Init+0xbc>)
 80024e6:	220c      	movs	r2, #12
 80024e8:	701a      	strb	r2, [r3, #0]
    }

    if(ts_status == TS_OK)
 80024ea:	7bfb      	ldrb	r3, [r7, #15]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d112      	bne.n	8002516 <BSP_TS_Init+0xa6>
    {
      /* Software reset the TouchScreen */
      ts_driver->Reset(I2C_Address);
 80024f0:	4b0d      	ldr	r3, [pc, #52]	; (8002528 <BSP_TS_Init+0xb8>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	4a0b      	ldr	r2, [pc, #44]	; (8002524 <BSP_TS_Init+0xb4>)
 80024f8:	7812      	ldrb	r2, [r2, #0]
 80024fa:	b292      	uxth	r2, r2
 80024fc:	4610      	mov	r0, r2
 80024fe:	4798      	blx	r3

      /* Calibrate, Configure and Start the TouchScreen driver */
      ts_driver->Start(I2C_Address);
 8002500:	4b09      	ldr	r3, [pc, #36]	; (8002528 <BSP_TS_Init+0xb8>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	4a07      	ldr	r2, [pc, #28]	; (8002524 <BSP_TS_Init+0xb4>)
 8002508:	7812      	ldrb	r2, [r2, #0]
 800250a:	b292      	uxth	r2, r2
 800250c:	4610      	mov	r0, r2
 800250e:	4798      	blx	r3
    if(ts_status == TS_OK)
 8002510:	e001      	b.n	8002516 <BSP_TS_Init+0xa6>

    } /* of if(ts_status == TS_OK) */
  }
  else
  {
    ts_status = TS_DEVICE_NOT_FOUND;
 8002512:	2303      	movs	r3, #3
 8002514:	73fb      	strb	r3, [r7, #15]
  }

  return (ts_status);
 8002516:	7bfb      	ldrb	r3, [r7, #15]
}
 8002518:	4618      	mov	r0, r3
 800251a:	3710      	adds	r7, #16
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	20000000 	.word	0x20000000
 8002524:	200002e1 	.word	0x200002e1
 8002528:	200002dc 	.word	0x200002dc
 800252c:	200002e0 	.word	0x200002e0

08002530 <BSP_TS_ITConfig>:
/**
  * @brief  Configures and enables the touch screen interrupts.
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_ITConfig(void)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b086      	sub	sp, #24
 8002534:	af00      	add	r7, sp, #0
  uint8_t ts_status = TS_OK;
 8002536:	2300      	movs	r3, #0
 8002538:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef gpio_init_structure;

  /* Msp Init of GPIO used for TS_INT pin coming from TouchScreen driver IC FT6x06 */
  /* When touchscreen is operated in interrupt mode */
  BSP_TS_INT_MspInit();
 800253a:	f000 f94f 	bl	80027dc <BSP_TS_INT_MspInit>

  /* Configure Interrupt mode for TS_INT pin falling edge : when a new touch is available */
  /* TS_INT pin is active on low level on new touch available */
  gpio_init_structure.Pin = TS_INT_PIN;
 800253e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002542:	603b      	str	r3, [r7, #0]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8002544:	2301      	movs	r3, #1
 8002546:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002548:	2302      	movs	r3, #2
 800254a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 800254c:	4b0d      	ldr	r3, [pc, #52]	; (8002584 <BSP_TS_ITConfig+0x54>)
 800254e:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 8002550:	463b      	mov	r3, r7
 8002552:	4619      	mov	r1, r3
 8002554:	480c      	ldr	r0, [pc, #48]	; (8002588 <BSP_TS_ITConfig+0x58>)
 8002556:	f002 fb91 	bl	8004c7c <HAL_GPIO_Init>

  /* Enable and set the TS_INT EXTI Interrupt to an intermediate priority */
  HAL_NVIC_SetPriority((IRQn_Type)(TS_INT_EXTI_IRQn), 0x0F, 0x00);
 800255a:	2200      	movs	r2, #0
 800255c:	210f      	movs	r1, #15
 800255e:	2028      	movs	r0, #40	; 0x28
 8002560:	f000 fe81 	bl	8003266 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(TS_INT_EXTI_IRQn));
 8002564:	2028      	movs	r0, #40	; 0x28
 8002566:	f000 fe9a 	bl	800329e <HAL_NVIC_EnableIRQ>

  /* Enable the TS in interrupt mode */
  /* In that case the INT output of FT6206 when new touch is available */
  /* is active on low level and directed on EXTI */
  ts_driver->EnableIT(I2C_Address);
 800256a:	4b08      	ldr	r3, [pc, #32]	; (800258c <BSP_TS_ITConfig+0x5c>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	4a07      	ldr	r2, [pc, #28]	; (8002590 <BSP_TS_ITConfig+0x60>)
 8002572:	7812      	ldrb	r2, [r2, #0]
 8002574:	b292      	uxth	r2, r2
 8002576:	4610      	mov	r0, r2
 8002578:	4798      	blx	r3

  return (ts_status);
 800257a:	7dfb      	ldrb	r3, [r7, #23]
}
 800257c:	4618      	mov	r0, r3
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	10210000 	.word	0x10210000
 8002588:	40022000 	.word	0x40022000
 800258c:	200002dc 	.word	0x200002dc
 8002590:	200002e1 	.word	0x200002e1

08002594 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8002594:	b590      	push	{r4, r7, lr}
 8002596:	b089      	sub	sp, #36	; 0x24
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 800259c:	2300      	movs	r3, #0
 800259e:	76fb      	strb	r3, [r7, #27]
  uint32_t area = 0;
  uint32_t event = 0;
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = ts_driver->DetectTouch(I2C_Address);
 80025a0:	4b89      	ldr	r3, [pc, #548]	; (80027c8 <BSP_TS_GetState+0x234>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	691b      	ldr	r3, [r3, #16]
 80025a6:	4a89      	ldr	r2, [pc, #548]	; (80027cc <BSP_TS_GetState+0x238>)
 80025a8:	7812      	ldrb	r2, [r2, #0]
 80025aa:	b292      	uxth	r2, r2
 80025ac:	4610      	mov	r0, r2
 80025ae:	4798      	blx	r3
 80025b0:	4603      	mov	r3, r0
 80025b2:	461a      	mov	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	701a      	strb	r2, [r3, #0]
  if(TS_State->touchDetected)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f000 80fe 	beq.w	80027be <BSP_TS_GetState+0x22a>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 80025c2:	2300      	movs	r3, #0
 80025c4:	61fb      	str	r3, [r7, #28]
 80025c6:	e0f3      	b.n	80027b0 <BSP_TS_GetState+0x21c>
    {
      /* Get each touch coordinates */
      ts_driver->GetXY(I2C_Address, &(Raw_x[index]), &(Raw_y[index]));
 80025c8:	4b7f      	ldr	r3, [pc, #508]	; (80027c8 <BSP_TS_GetState+0x234>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	695b      	ldr	r3, [r3, #20]
 80025ce:	4a7f      	ldr	r2, [pc, #508]	; (80027cc <BSP_TS_GetState+0x238>)
 80025d0:	7812      	ldrb	r2, [r2, #0]
 80025d2:	b290      	uxth	r0, r2
 80025d4:	f107 0110 	add.w	r1, r7, #16
 80025d8:	69fa      	ldr	r2, [r7, #28]
 80025da:	0052      	lsls	r2, r2, #1
 80025dc:	188c      	adds	r4, r1, r2
 80025de:	f107 010c 	add.w	r1, r7, #12
 80025e2:	69fa      	ldr	r2, [r7, #28]
 80025e4:	0052      	lsls	r2, r2, #1
 80025e6:	440a      	add	r2, r1
 80025e8:	4621      	mov	r1, r4
 80025ea:	4798      	blx	r3

      if(ts_orientation & TS_SWAP_XY)
 80025ec:	4b78      	ldr	r3, [pc, #480]	; (80027d0 <BSP_TS_GetState+0x23c>)
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	f003 0308 	and.w	r3, r3, #8
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d01d      	beq.n	8002634 <BSP_TS_GetState+0xa0>
      {
        tmp = Raw_x[index];
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	f107 0220 	add.w	r2, r7, #32
 8002600:	4413      	add	r3, r2
 8002602:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002606:	833b      	strh	r3, [r7, #24]
        Raw_x[index] = Raw_y[index]; 
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	f107 0220 	add.w	r2, r7, #32
 8002610:	4413      	add	r3, r2
 8002612:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	005b      	lsls	r3, r3, #1
 800261a:	f107 0120 	add.w	r1, r7, #32
 800261e:	440b      	add	r3, r1
 8002620:	f823 2c10 	strh.w	r2, [r3, #-16]
        Raw_y[index] = tmp;
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	f107 0220 	add.w	r2, r7, #32
 800262c:	4413      	add	r3, r2
 800262e:	8b3a      	ldrh	r2, [r7, #24]
 8002630:	f823 2c14 	strh.w	r2, [r3, #-20]
      }
      
      if(ts_orientation & TS_SWAP_X)
 8002634:	4b66      	ldr	r3, [pc, #408]	; (80027d0 <BSP_TS_GetState+0x23c>)
 8002636:	781b      	ldrb	r3, [r3, #0]
 8002638:	f003 0302 	and.w	r3, r3, #2
 800263c:	2b00      	cmp	r3, #0
 800263e:	d011      	beq.n	8002664 <BSP_TS_GetState+0xd0>
      {
        Raw_x[index] = FT_6206_MAX_WIDTH - 1 - Raw_x[index];
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	005b      	lsls	r3, r3, #1
 8002644:	f107 0220 	add.w	r2, r7, #32
 8002648:	4413      	add	r3, r2
 800264a:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 800264e:	f240 331f 	movw	r3, #799	; 0x31f
 8002652:	1a9b      	subs	r3, r3, r2
 8002654:	b29a      	uxth	r2, r3
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	005b      	lsls	r3, r3, #1
 800265a:	f107 0120 	add.w	r1, r7, #32
 800265e:	440b      	add	r3, r1
 8002660:	f823 2c10 	strh.w	r2, [r3, #-16]
      }

      if(ts_orientation & TS_SWAP_Y)
 8002664:	4b5a      	ldr	r3, [pc, #360]	; (80027d0 <BSP_TS_GetState+0x23c>)
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	f003 0304 	and.w	r3, r3, #4
 800266c:	2b00      	cmp	r3, #0
 800266e:	d011      	beq.n	8002694 <BSP_TS_GetState+0x100>
      {
        Raw_y[index] = FT_6206_MAX_HEIGHT - 1 - Raw_y[index];
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	005b      	lsls	r3, r3, #1
 8002674:	f107 0220 	add.w	r2, r7, #32
 8002678:	4413      	add	r3, r2
 800267a:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 800267e:	f240 13df 	movw	r3, #479	; 0x1df
 8002682:	1a9b      	subs	r3, r3, r2
 8002684:	b29a      	uxth	r2, r3
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	005b      	lsls	r3, r3, #1
 800268a:	f107 0120 	add.w	r1, r7, #32
 800268e:	440b      	add	r3, r1
 8002690:	f823 2c14 	strh.w	r2, [r3, #-20]
      }
            
      xDiff = Raw_x[index] > _x[index]? (Raw_x[index] - _x[index]): (_x[index] - Raw_x[index]);
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	f107 0220 	add.w	r2, r7, #32
 800269c:	4413      	add	r3, r2
 800269e:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 80026a2:	4619      	mov	r1, r3
 80026a4:	4a4b      	ldr	r2, [pc, #300]	; (80027d4 <BSP_TS_GetState+0x240>)
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026ac:	4299      	cmp	r1, r3
 80026ae:	d90e      	bls.n	80026ce <BSP_TS_GetState+0x13a>
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	005b      	lsls	r3, r3, #1
 80026b4:	f107 0220 	add.w	r2, r7, #32
 80026b8:	4413      	add	r3, r2
 80026ba:	f833 2c10 	ldrh.w	r2, [r3, #-16]
 80026be:	4945      	ldr	r1, [pc, #276]	; (80027d4 <BSP_TS_GetState+0x240>)
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80026c6:	b29b      	uxth	r3, r3
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	e00d      	b.n	80026ea <BSP_TS_GetState+0x156>
 80026ce:	4a41      	ldr	r2, [pc, #260]	; (80027d4 <BSP_TS_GetState+0x240>)
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026d6:	b29a      	uxth	r2, r3
 80026d8:	69fb      	ldr	r3, [r7, #28]
 80026da:	005b      	lsls	r3, r3, #1
 80026dc:	f107 0120 	add.w	r1, r7, #32
 80026e0:	440b      	add	r3, r1
 80026e2:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	82fb      	strh	r3, [r7, #22]
      yDiff = Raw_y[index] > _y[index]? (Raw_y[index] - _y[index]): (_y[index] - Raw_y[index]);
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	f107 0220 	add.w	r2, r7, #32
 80026f4:	4413      	add	r3, r2
 80026f6:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 80026fa:	4619      	mov	r1, r3
 80026fc:	4a36      	ldr	r2, [pc, #216]	; (80027d8 <BSP_TS_GetState+0x244>)
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002704:	4299      	cmp	r1, r3
 8002706:	d90e      	bls.n	8002726 <BSP_TS_GetState+0x192>
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	005b      	lsls	r3, r3, #1
 800270c:	f107 0220 	add.w	r2, r7, #32
 8002710:	4413      	add	r3, r2
 8002712:	f833 2c14 	ldrh.w	r2, [r3, #-20]
 8002716:	4930      	ldr	r1, [pc, #192]	; (80027d8 <BSP_TS_GetState+0x244>)
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800271e:	b29b      	uxth	r3, r3
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	b29b      	uxth	r3, r3
 8002724:	e00d      	b.n	8002742 <BSP_TS_GetState+0x1ae>
 8002726:	4a2c      	ldr	r2, [pc, #176]	; (80027d8 <BSP_TS_GetState+0x244>)
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800272e:	b29a      	uxth	r2, r3
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	f107 0120 	add.w	r1, r7, #32
 8002738:	440b      	add	r3, r1
 800273a:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	b29b      	uxth	r3, r3
 8002742:	82bb      	strh	r3, [r7, #20]

      if ((xDiff + yDiff) > 5)
 8002744:	8afa      	ldrh	r2, [r7, #22]
 8002746:	8abb      	ldrh	r3, [r7, #20]
 8002748:	4413      	add	r3, r2
 800274a:	2b05      	cmp	r3, #5
 800274c:	dd17      	ble.n	800277e <BSP_TS_GetState+0x1ea>
      {
        _x[index] = Raw_x[index];
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	f107 0220 	add.w	r2, r7, #32
 8002756:	4413      	add	r3, r2
 8002758:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 800275c:	4619      	mov	r1, r3
 800275e:	4a1d      	ldr	r2, [pc, #116]	; (80027d4 <BSP_TS_GetState+0x240>)
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = Raw_y[index];
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	f107 0220 	add.w	r2, r7, #32
 800276e:	4413      	add	r3, r2
 8002770:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8002774:	4619      	mov	r1, r3
 8002776:	4a18      	ldr	r2, [pc, #96]	; (80027d8 <BSP_TS_GetState+0x244>)
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }


      TS_State->touchX[index] = _x[index];
 800277e:	4a15      	ldr	r2, [pc, #84]	; (80027d4 <BSP_TS_GetState+0x240>)
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002786:	b299      	uxth	r1, r3
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	005b      	lsls	r3, r3, #1
 800278e:	4413      	add	r3, r2
 8002790:	460a      	mov	r2, r1
 8002792:	805a      	strh	r2, [r3, #2]
      TS_State->touchY[index] = _y[index];
 8002794:	4a10      	ldr	r2, [pc, #64]	; (80027d8 <BSP_TS_GetState+0x244>)
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800279c:	b299      	uxth	r1, r3
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	4413      	add	r3, r2
 80027a6:	460a      	mov	r2, r1
 80027a8:	80da      	strh	r2, [r3, #6]
    for(index=0; index < TS_State->touchDetected; index++)
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	3301      	adds	r3, #1
 80027ae:	61fb      	str	r3, [r7, #28]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	461a      	mov	r2, r3
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	4293      	cmp	r3, r2
 80027ba:	f4ff af05 	bcc.w	80025c8 <BSP_TS_GetState+0x34>
    ts_status = BSP_TS_Get_GestureId(TS_State);
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 80027be:	7efb      	ldrb	r3, [r7, #27]
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3724      	adds	r7, #36	; 0x24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd90      	pop	{r4, r7, pc}
 80027c8:	200002dc 	.word	0x200002dc
 80027cc:	200002e1 	.word	0x200002e1
 80027d0:	200002e0 	.word	0x200002e0
 80027d4:	200002e4 	.word	0x200002e4
 80027d8:	200002ec 	.word	0x200002ec

080027dc <BSP_TS_INT_MspInit>:
/**
  * @brief  Initializes the TS_INT pin MSP.
  * @retval None
  */
__weak void BSP_TS_INT_MspInit(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b086      	sub	sp, #24
 80027e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  TS_INT_GPIO_CLK_ENABLE();
 80027e2:	4b0f      	ldr	r3, [pc, #60]	; (8002820 <BSP_TS_INT_MspInit+0x44>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e6:	4a0e      	ldr	r2, [pc, #56]	; (8002820 <BSP_TS_INT_MspInit+0x44>)
 80027e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ec:	6313      	str	r3, [r2, #48]	; 0x30
 80027ee:	4b0c      	ldr	r3, [pc, #48]	; (8002820 <BSP_TS_INT_MspInit+0x44>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027f6:	603b      	str	r3, [r7, #0]
 80027f8:	683b      	ldr	r3, [r7, #0]

  /* GPIO configuration in input for TouchScreen interrupt signal on TS_INT pin */
  gpio_init_structure.Pin       = TS_INT_PIN;
 80027fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027fe:	607b      	str	r3, [r7, #4]

  gpio_init_structure.Mode      = GPIO_MODE_INPUT;
 8002800:	2300      	movs	r3, #0
 8002802:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8002804:	2301      	movs	r3, #1
 8002806:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 8002808:	2303      	movs	r3, #3
 800280a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TS_INT_GPIO_PORT, &gpio_init_structure);
 800280c:	1d3b      	adds	r3, r7, #4
 800280e:	4619      	mov	r1, r3
 8002810:	4804      	ldr	r0, [pc, #16]	; (8002824 <BSP_TS_INT_MspInit+0x48>)
 8002812:	f002 fa33 	bl	8004c7c <HAL_GPIO_Init>
}
 8002816:	bf00      	nop
 8002818:	3718      	adds	r7, #24
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	40023800 	.word	0x40023800
 8002824:	40022000 	.word	0x40022000

08002828 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800282c:	2003      	movs	r0, #3
 800282e:	f000 fd0f 	bl	8003250 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002832:	2000      	movs	r0, #0
 8002834:	f000 f806 	bl	8002844 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002838:	f00c fb68 	bl	800ef0c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	bd80      	pop	{r7, pc}
	...

08002844 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b082      	sub	sp, #8
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800284c:	4b12      	ldr	r3, [pc, #72]	; (8002898 <HAL_InitTick+0x54>)
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	4b12      	ldr	r3, [pc, #72]	; (800289c <HAL_InitTick+0x58>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	4619      	mov	r1, r3
 8002856:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800285a:	fbb3 f3f1 	udiv	r3, r3, r1
 800285e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002862:	4618      	mov	r0, r3
 8002864:	f000 fd29 	bl	80032ba <HAL_SYSTICK_Config>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	e00e      	b.n	8002890 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2b0f      	cmp	r3, #15
 8002876:	d80a      	bhi.n	800288e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002878:	2200      	movs	r2, #0
 800287a:	6879      	ldr	r1, [r7, #4]
 800287c:	f04f 30ff 	mov.w	r0, #4294967295
 8002880:	f000 fcf1 	bl	8003266 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002884:	4a06      	ldr	r2, [pc, #24]	; (80028a0 <HAL_InitTick+0x5c>)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800288a:	2300      	movs	r3, #0
 800288c:	e000      	b.n	8002890 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
}
 8002890:	4618      	mov	r0, r3
 8002892:	3708      	adds	r7, #8
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	20000060 	.word	0x20000060
 800289c:	20000040 	.word	0x20000040
 80028a0:	2000003c 	.word	0x2000003c

080028a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028a8:	4b06      	ldr	r3, [pc, #24]	; (80028c4 <HAL_IncTick+0x20>)
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	461a      	mov	r2, r3
 80028ae:	4b06      	ldr	r3, [pc, #24]	; (80028c8 <HAL_IncTick+0x24>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4413      	add	r3, r2
 80028b4:	4a04      	ldr	r2, [pc, #16]	; (80028c8 <HAL_IncTick+0x24>)
 80028b6:	6013      	str	r3, [r2, #0]
}
 80028b8:	bf00      	nop
 80028ba:	46bd      	mov	sp, r7
 80028bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	20000040 	.word	0x20000040
 80028c8:	200004c8 	.word	0x200004c8

080028cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  return uwTick;
 80028d0:	4b03      	ldr	r3, [pc, #12]	; (80028e0 <HAL_GetTick+0x14>)
 80028d2:	681b      	ldr	r3, [r3, #0]
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	200004c8 	.word	0x200004c8

080028e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b084      	sub	sp, #16
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028ec:	f7ff ffee 	bl	80028cc <HAL_GetTick>
 80028f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028fc:	d005      	beq.n	800290a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028fe:	4b09      	ldr	r3, [pc, #36]	; (8002924 <HAL_Delay+0x40>)
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	461a      	mov	r2, r3
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	4413      	add	r3, r2
 8002908:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800290a:	bf00      	nop
 800290c:	f7ff ffde 	bl	80028cc <HAL_GetTick>
 8002910:	4602      	mov	r2, r0
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	68fa      	ldr	r2, [r7, #12]
 8002918:	429a      	cmp	r2, r3
 800291a:	d8f7      	bhi.n	800290c <HAL_Delay+0x28>
  {
  }
}
 800291c:	bf00      	nop
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	20000040 	.word	0x20000040

08002928 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002930:	2300      	movs	r3, #0
 8002932:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e031      	b.n	80029a2 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002942:	2b00      	cmp	r3, #0
 8002944:	d109      	bne.n	800295a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f00c fb04 	bl	800ef54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295e:	f003 0310 	and.w	r3, r3, #16
 8002962:	2b00      	cmp	r3, #0
 8002964:	d116      	bne.n	8002994 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800296a:	4b10      	ldr	r3, [pc, #64]	; (80029ac <HAL_ADC_Init+0x84>)
 800296c:	4013      	ands	r3, r2
 800296e:	f043 0202 	orr.w	r2, r3, #2
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 faa0 	bl	8002ebc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002986:	f023 0303 	bic.w	r3, r3, #3
 800298a:	f043 0201 	orr.w	r2, r3, #1
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	641a      	str	r2, [r3, #64]	; 0x40
 8002992:	e001      	b.n	8002998 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2200      	movs	r2, #0
 800299c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80029a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	bf00      	nop
 80029ac:	ffffeefd 	.word	0xffffeefd

080029b0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b085      	sub	sp, #20
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80029b8:	2300      	movs	r3, #0
 80029ba:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d101      	bne.n	80029ca <HAL_ADC_Start+0x1a>
 80029c6:	2302      	movs	r3, #2
 80029c8:	e0a0      	b.n	8002b0c <HAL_ADC_Start+0x15c>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2201      	movs	r2, #1
 80029ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	f003 0301 	and.w	r3, r3, #1
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d018      	beq.n	8002a12 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	689a      	ldr	r2, [r3, #8]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f042 0201 	orr.w	r2, r2, #1
 80029ee:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80029f0:	4b49      	ldr	r3, [pc, #292]	; (8002b18 <HAL_ADC_Start+0x168>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a49      	ldr	r2, [pc, #292]	; (8002b1c <HAL_ADC_Start+0x16c>)
 80029f6:	fba2 2303 	umull	r2, r3, r2, r3
 80029fa:	0c9a      	lsrs	r2, r3, #18
 80029fc:	4613      	mov	r3, r2
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	4413      	add	r3, r2
 8002a02:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002a04:	e002      	b.n	8002a0c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d1f9      	bne.n	8002a06 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d174      	bne.n	8002b0a <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a24:	4b3e      	ldr	r3, [pc, #248]	; (8002b20 <HAL_ADC_Start+0x170>)
 8002a26:	4013      	ands	r3, r2
 8002a28:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d007      	beq.n	8002a4e <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a42:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a46:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a52:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a5a:	d106      	bne.n	8002a6a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a60:	f023 0206 	bic.w	r2, r3, #6
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	645a      	str	r2, [r3, #68]	; 0x44
 8002a68:	e002      	b.n	8002a70 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2200      	movs	r2, #0
 8002a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002a80:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002a82:	4b28      	ldr	r3, [pc, #160]	; (8002b24 <HAL_ADC_Start+0x174>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f003 031f 	and.w	r3, r3, #31
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d10f      	bne.n	8002aae <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d136      	bne.n	8002b0a <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	689a      	ldr	r2, [r3, #8]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002aaa:	609a      	str	r2, [r3, #8]
 8002aac:	e02d      	b.n	8002b0a <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a1d      	ldr	r2, [pc, #116]	; (8002b28 <HAL_ADC_Start+0x178>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d10e      	bne.n	8002ad6 <HAL_ADC_Start+0x126>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	689b      	ldr	r3, [r3, #8]
 8002abe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d107      	bne.n	8002ad6 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	689a      	ldr	r2, [r3, #8]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ad4:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002ad6:	4b13      	ldr	r3, [pc, #76]	; (8002b24 <HAL_ADC_Start+0x174>)
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	f003 0310 	and.w	r3, r3, #16
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d113      	bne.n	8002b0a <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a11      	ldr	r2, [pc, #68]	; (8002b2c <HAL_ADC_Start+0x17c>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d10e      	bne.n	8002b0a <HAL_ADC_Start+0x15a>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d107      	bne.n	8002b0a <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	689a      	ldr	r2, [r3, #8]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002b08:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002b0a:	2300      	movs	r3, #0
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3714      	adds	r7, #20
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	20000060 	.word	0x20000060
 8002b1c:	431bde83 	.word	0x431bde83
 8002b20:	fffff8fe 	.word	0xfffff8fe
 8002b24:	40012300 	.word	0x40012300
 8002b28:	40012000 	.word	0x40012000
 8002b2c:	40012200 	.word	0x40012200

08002b30 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b4c:	d113      	bne.n	8002b76 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002b58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b5c:	d10b      	bne.n	8002b76 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	f043 0220 	orr.w	r2, r3, #32
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e05c      	b.n	8002c30 <HAL_ADC_PollForConversion+0x100>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002b76:	f7ff fea9 	bl	80028cc <HAL_GetTick>
 8002b7a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002b7c:	e01a      	b.n	8002bb4 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b84:	d016      	beq.n	8002bb4 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d007      	beq.n	8002b9c <HAL_ADC_PollForConversion+0x6c>
 8002b8c:	f7ff fe9e 	bl	80028cc <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	683a      	ldr	r2, [r7, #0]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d20b      	bcs.n	8002bb4 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba0:	f043 0204 	orr.w	r2, r3, #4
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2200      	movs	r2, #0
 8002bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e03d      	b.n	8002c30 <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d1dd      	bne.n	8002b7e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f06f 0212 	mvn.w	r2, #18
 8002bca:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d123      	bne.n	8002c2e <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d11f      	bne.n	8002c2e <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d006      	beq.n	8002c0a <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d111      	bne.n	8002c2e <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d105      	bne.n	8002c2e <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c26:	f043 0201 	orr.w	r2, r3, #1
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3710      	adds	r7, #16
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002c38:	b480      	push	{r7}
 8002c3a:	b083      	sub	sp, #12
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
	...

08002c54 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b085      	sub	sp, #20
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d101      	bne.n	8002c70 <HAL_ADC_ConfigChannel+0x1c>
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	e115      	b.n	8002e9c <HAL_ADC_ConfigChannel+0x248>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2201      	movs	r2, #1
 8002c74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2b09      	cmp	r3, #9
 8002c7e:	d935      	bls.n	8002cec <HAL_ADC_ConfigChannel+0x98>
	{
		/* Clear the old sample time */
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68d9      	ldr	r1, [r3, #12]
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	b29b      	uxth	r3, r3
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	4613      	mov	r3, r2
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	4413      	add	r3, r2
 8002c94:	3b1e      	subs	r3, #30
 8002c96:	2207      	movs	r2, #7
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	43da      	mvns	r2, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	400a      	ands	r2, r1
 8002ca4:	60da      	str	r2, [r3, #12]

		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a7f      	ldr	r2, [pc, #508]	; (8002ea8 <HAL_ADC_ConfigChannel+0x254>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d10a      	bne.n	8002cc6 <HAL_ADC_ConfigChannel+0x72>
		{
			/* Set the new sample time */
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68d9      	ldr	r1, [r3, #12]
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	061a      	lsls	r2, r3, #24
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	60da      	str	r2, [r3, #12]
 8002cc4:	e035      	b.n	8002d32 <HAL_ADC_ConfigChannel+0xde>
		}
	  else
	  {	
		  /* Set the new sample time */
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	68d9      	ldr	r1, [r3, #12]
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	689a      	ldr	r2, [r3, #8]
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	4603      	mov	r3, r0
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	4403      	add	r3, r0
 8002cde:	3b1e      	subs	r3, #30
 8002ce0:	409a      	lsls	r2, r3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	430a      	orrs	r2, r1
 8002ce8:	60da      	str	r2, [r3, #12]
 8002cea:	e022      	b.n	8002d32 <HAL_ADC_ConfigChannel+0xde>
	  }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	6919      	ldr	r1, [r3, #16]
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	b29b      	uxth	r3, r3
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4613      	mov	r3, r2
 8002cfc:	005b      	lsls	r3, r3, #1
 8002cfe:	4413      	add	r3, r2
 8002d00:	2207      	movs	r2, #7
 8002d02:	fa02 f303 	lsl.w	r3, r2, r3
 8002d06:	43da      	mvns	r2, r3
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	400a      	ands	r2, r1
 8002d0e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	6919      	ldr	r1, [r3, #16]
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	689a      	ldr	r2, [r3, #8]
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	4618      	mov	r0, r3
 8002d22:	4603      	mov	r3, r0
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	4403      	add	r3, r0
 8002d28:	409a      	lsls	r2, r3
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	2b06      	cmp	r3, #6
 8002d38:	d824      	bhi.n	8002d84 <HAL_ADC_ConfigChannel+0x130>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685a      	ldr	r2, [r3, #4]
 8002d44:	4613      	mov	r3, r2
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	4413      	add	r3, r2
 8002d4a:	3b05      	subs	r3, #5
 8002d4c:	221f      	movs	r2, #31
 8002d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d52:	43da      	mvns	r2, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	400a      	ands	r2, r1
 8002d5a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	4618      	mov	r0, r3
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685a      	ldr	r2, [r3, #4]
 8002d6e:	4613      	mov	r3, r2
 8002d70:	009b      	lsls	r3, r3, #2
 8002d72:	4413      	add	r3, r2
 8002d74:	3b05      	subs	r3, #5
 8002d76:	fa00 f203 	lsl.w	r2, r0, r3
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	430a      	orrs	r2, r1
 8002d80:	635a      	str	r2, [r3, #52]	; 0x34
 8002d82:	e04c      	b.n	8002e1e <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	2b0c      	cmp	r3, #12
 8002d8a:	d824      	bhi.n	8002dd6 <HAL_ADC_ConfigChannel+0x182>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	685a      	ldr	r2, [r3, #4]
 8002d96:	4613      	mov	r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	4413      	add	r3, r2
 8002d9c:	3b23      	subs	r3, #35	; 0x23
 8002d9e:	221f      	movs	r2, #31
 8002da0:	fa02 f303 	lsl.w	r3, r2, r3
 8002da4:	43da      	mvns	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	400a      	ands	r2, r1
 8002dac:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	b29b      	uxth	r3, r3
 8002dba:	4618      	mov	r0, r3
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	4413      	add	r3, r2
 8002dc6:	3b23      	subs	r3, #35	; 0x23
 8002dc8:	fa00 f203 	lsl.w	r2, r0, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	430a      	orrs	r2, r1
 8002dd2:	631a      	str	r2, [r3, #48]	; 0x30
 8002dd4:	e023      	b.n	8002e1e <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685a      	ldr	r2, [r3, #4]
 8002de0:	4613      	mov	r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	3b41      	subs	r3, #65	; 0x41
 8002de8:	221f      	movs	r2, #31
 8002dea:	fa02 f303 	lsl.w	r3, r2, r3
 8002dee:	43da      	mvns	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	400a      	ands	r2, r1
 8002df6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	4618      	mov	r0, r3
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685a      	ldr	r2, [r3, #4]
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	4413      	add	r3, r2
 8002e10:	3b41      	subs	r3, #65	; 0x41
 8002e12:	fa00 f203 	lsl.w	r2, r0, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a22      	ldr	r2, [pc, #136]	; (8002eac <HAL_ADC_ConfigChannel+0x258>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d109      	bne.n	8002e3c <HAL_ADC_ConfigChannel+0x1e8>
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	2b12      	cmp	r3, #18
 8002e2e:	d105      	bne.n	8002e3c <HAL_ADC_ConfigChannel+0x1e8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002e30:	4b1f      	ldr	r3, [pc, #124]	; (8002eb0 <HAL_ADC_ConfigChannel+0x25c>)
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	4a1e      	ldr	r2, [pc, #120]	; (8002eb0 <HAL_ADC_ConfigChannel+0x25c>)
 8002e36:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e3a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a1a      	ldr	r2, [pc, #104]	; (8002eac <HAL_ADC_ConfigChannel+0x258>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d125      	bne.n	8002e92 <HAL_ADC_ConfigChannel+0x23e>
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a17      	ldr	r2, [pc, #92]	; (8002ea8 <HAL_ADC_ConfigChannel+0x254>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d003      	beq.n	8002e58 <HAL_ADC_ConfigChannel+0x204>
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	2b11      	cmp	r3, #17
 8002e56:	d11c      	bne.n	8002e92 <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002e58:	4b15      	ldr	r3, [pc, #84]	; (8002eb0 <HAL_ADC_ConfigChannel+0x25c>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	4a14      	ldr	r2, [pc, #80]	; (8002eb0 <HAL_ADC_ConfigChannel+0x25c>)
 8002e5e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002e62:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a0f      	ldr	r2, [pc, #60]	; (8002ea8 <HAL_ADC_ConfigChannel+0x254>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d111      	bne.n	8002e92 <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002e6e:	4b11      	ldr	r3, [pc, #68]	; (8002eb4 <HAL_ADC_ConfigChannel+0x260>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a11      	ldr	r2, [pc, #68]	; (8002eb8 <HAL_ADC_ConfigChannel+0x264>)
 8002e74:	fba2 2303 	umull	r2, r3, r2, r3
 8002e78:	0c9a      	lsrs	r2, r3, #18
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	4413      	add	r3, r2
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002e84:	e002      	b.n	8002e8c <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d1f9      	bne.n	8002e86 <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e9a:	2300      	movs	r3, #0
}
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	3714      	adds	r7, #20
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr
 8002ea8:	10000012 	.word	0x10000012
 8002eac:	40012000 	.word	0x40012000
 8002eb0:	40012300 	.word	0x40012300
 8002eb4:	20000060 	.word	0x20000060
 8002eb8:	431bde83 	.word	0x431bde83

08002ebc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002ec4:	4b78      	ldr	r3, [pc, #480]	; (80030a8 <ADC_Init+0x1ec>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	4a77      	ldr	r2, [pc, #476]	; (80030a8 <ADC_Init+0x1ec>)
 8002eca:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002ece:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8002ed0:	4b75      	ldr	r3, [pc, #468]	; (80030a8 <ADC_Init+0x1ec>)
 8002ed2:	685a      	ldr	r2, [r3, #4]
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	4973      	ldr	r1, [pc, #460]	; (80030a8 <ADC_Init+0x1ec>)
 8002eda:	4313      	orrs	r3, r2
 8002edc:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	685a      	ldr	r2, [r3, #4]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002eec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	6859      	ldr	r1, [r3, #4]
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	021a      	lsls	r2, r3, #8
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	430a      	orrs	r2, r1
 8002f00:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	685a      	ldr	r2, [r3, #4]
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002f10:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6859      	ldr	r1, [r3, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	689a      	ldr	r2, [r3, #8]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	430a      	orrs	r2, r1
 8002f22:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689a      	ldr	r2, [r3, #8]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f32:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	6899      	ldr	r1, [r3, #8]
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	68da      	ldr	r2, [r3, #12]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	430a      	orrs	r2, r1
 8002f44:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f4a:	4a58      	ldr	r2, [pc, #352]	; (80030ac <ADC_Init+0x1f0>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d022      	beq.n	8002f96 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	689a      	ldr	r2, [r3, #8]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f5e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6899      	ldr	r1, [r3, #8]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	430a      	orrs	r2, r1
 8002f70:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	689a      	ldr	r2, [r3, #8]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002f80:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	6899      	ldr	r1, [r3, #8]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	430a      	orrs	r2, r1
 8002f92:	609a      	str	r2, [r3, #8]
 8002f94:	e00f      	b.n	8002fb6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689a      	ldr	r2, [r3, #8]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002fa4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689a      	ldr	r2, [r3, #8]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002fb4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	689a      	ldr	r2, [r3, #8]
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 0202 	bic.w	r2, r2, #2
 8002fc4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	6899      	ldr	r1, [r3, #8]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	005a      	lsls	r2, r3, #1
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	430a      	orrs	r2, r1
 8002fd8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d01b      	beq.n	800301c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	685a      	ldr	r2, [r3, #4]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ff2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	685a      	ldr	r2, [r3, #4]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003002:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	6859      	ldr	r1, [r3, #4]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800300e:	3b01      	subs	r3, #1
 8003010:	035a      	lsls	r2, r3, #13
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	430a      	orrs	r2, r1
 8003018:	605a      	str	r2, [r3, #4]
 800301a:	e007      	b.n	800302c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	685a      	ldr	r2, [r3, #4]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800302a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800303a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	69db      	ldr	r3, [r3, #28]
 8003046:	3b01      	subs	r3, #1
 8003048:	051a      	lsls	r2, r3, #20
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	430a      	orrs	r2, r1
 8003050:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	689a      	ldr	r2, [r3, #8]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003060:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6899      	ldr	r1, [r3, #8]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800306e:	025a      	lsls	r2, r3, #9
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	430a      	orrs	r2, r1
 8003076:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	689a      	ldr	r2, [r3, #8]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003086:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6899      	ldr	r1, [r3, #8]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	695b      	ldr	r3, [r3, #20]
 8003092:	029a      	lsls	r2, r3, #10
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	430a      	orrs	r2, r1
 800309a:	609a      	str	r2, [r3, #8]
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	40012300 	.word	0x40012300
 80030ac:	0f000001 	.word	0x0f000001

080030b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f003 0307 	and.w	r3, r3, #7
 80030be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030c0:	4b0b      	ldr	r3, [pc, #44]	; (80030f0 <__NVIC_SetPriorityGrouping+0x40>)
 80030c2:	68db      	ldr	r3, [r3, #12]
 80030c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030c6:	68ba      	ldr	r2, [r7, #8]
 80030c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030cc:	4013      	ands	r3, r2
 80030ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80030d8:	4b06      	ldr	r3, [pc, #24]	; (80030f4 <__NVIC_SetPriorityGrouping+0x44>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030de:	4a04      	ldr	r2, [pc, #16]	; (80030f0 <__NVIC_SetPriorityGrouping+0x40>)
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	60d3      	str	r3, [r2, #12]
}
 80030e4:	bf00      	nop
 80030e6:	3714      	adds	r7, #20
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	e000ed00 	.word	0xe000ed00
 80030f4:	05fa0000 	.word	0x05fa0000

080030f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030fc:	4b04      	ldr	r3, [pc, #16]	; (8003110 <__NVIC_GetPriorityGrouping+0x18>)
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	0a1b      	lsrs	r3, r3, #8
 8003102:	f003 0307 	and.w	r3, r3, #7
}
 8003106:	4618      	mov	r0, r3
 8003108:	46bd      	mov	sp, r7
 800310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310e:	4770      	bx	lr
 8003110:	e000ed00 	.word	0xe000ed00

08003114 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	4603      	mov	r3, r0
 800311c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800311e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003122:	2b00      	cmp	r3, #0
 8003124:	db0b      	blt.n	800313e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003126:	79fb      	ldrb	r3, [r7, #7]
 8003128:	f003 021f 	and.w	r2, r3, #31
 800312c:	4907      	ldr	r1, [pc, #28]	; (800314c <__NVIC_EnableIRQ+0x38>)
 800312e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003132:	095b      	lsrs	r3, r3, #5
 8003134:	2001      	movs	r0, #1
 8003136:	fa00 f202 	lsl.w	r2, r0, r2
 800313a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800313e:	bf00      	nop
 8003140:	370c      	adds	r7, #12
 8003142:	46bd      	mov	sp, r7
 8003144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003148:	4770      	bx	lr
 800314a:	bf00      	nop
 800314c:	e000e100 	.word	0xe000e100

08003150 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	4603      	mov	r3, r0
 8003158:	6039      	str	r1, [r7, #0]
 800315a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800315c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003160:	2b00      	cmp	r3, #0
 8003162:	db0a      	blt.n	800317a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	b2da      	uxtb	r2, r3
 8003168:	490c      	ldr	r1, [pc, #48]	; (800319c <__NVIC_SetPriority+0x4c>)
 800316a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800316e:	0112      	lsls	r2, r2, #4
 8003170:	b2d2      	uxtb	r2, r2
 8003172:	440b      	add	r3, r1
 8003174:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003178:	e00a      	b.n	8003190 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	b2da      	uxtb	r2, r3
 800317e:	4908      	ldr	r1, [pc, #32]	; (80031a0 <__NVIC_SetPriority+0x50>)
 8003180:	79fb      	ldrb	r3, [r7, #7]
 8003182:	f003 030f 	and.w	r3, r3, #15
 8003186:	3b04      	subs	r3, #4
 8003188:	0112      	lsls	r2, r2, #4
 800318a:	b2d2      	uxtb	r2, r2
 800318c:	440b      	add	r3, r1
 800318e:	761a      	strb	r2, [r3, #24]
}
 8003190:	bf00      	nop
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr
 800319c:	e000e100 	.word	0xe000e100
 80031a0:	e000ed00 	.word	0xe000ed00

080031a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b089      	sub	sp, #36	; 0x24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	f003 0307 	and.w	r3, r3, #7
 80031b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031b8:	69fb      	ldr	r3, [r7, #28]
 80031ba:	f1c3 0307 	rsb	r3, r3, #7
 80031be:	2b04      	cmp	r3, #4
 80031c0:	bf28      	it	cs
 80031c2:	2304      	movcs	r3, #4
 80031c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031c6:	69fb      	ldr	r3, [r7, #28]
 80031c8:	3304      	adds	r3, #4
 80031ca:	2b06      	cmp	r3, #6
 80031cc:	d902      	bls.n	80031d4 <NVIC_EncodePriority+0x30>
 80031ce:	69fb      	ldr	r3, [r7, #28]
 80031d0:	3b03      	subs	r3, #3
 80031d2:	e000      	b.n	80031d6 <NVIC_EncodePriority+0x32>
 80031d4:	2300      	movs	r3, #0
 80031d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031d8:	f04f 32ff 	mov.w	r2, #4294967295
 80031dc:	69bb      	ldr	r3, [r7, #24]
 80031de:	fa02 f303 	lsl.w	r3, r2, r3
 80031e2:	43da      	mvns	r2, r3
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	401a      	ands	r2, r3
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031ec:	f04f 31ff 	mov.w	r1, #4294967295
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	fa01 f303 	lsl.w	r3, r1, r3
 80031f6:	43d9      	mvns	r1, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031fc:	4313      	orrs	r3, r2
         );
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3724      	adds	r7, #36	; 0x24
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
	...

0800320c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b082      	sub	sp, #8
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	3b01      	subs	r3, #1
 8003218:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800321c:	d301      	bcc.n	8003222 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800321e:	2301      	movs	r3, #1
 8003220:	e00f      	b.n	8003242 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003222:	4a0a      	ldr	r2, [pc, #40]	; (800324c <SysTick_Config+0x40>)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	3b01      	subs	r3, #1
 8003228:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800322a:	210f      	movs	r1, #15
 800322c:	f04f 30ff 	mov.w	r0, #4294967295
 8003230:	f7ff ff8e 	bl	8003150 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003234:	4b05      	ldr	r3, [pc, #20]	; (800324c <SysTick_Config+0x40>)
 8003236:	2200      	movs	r2, #0
 8003238:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800323a:	4b04      	ldr	r3, [pc, #16]	; (800324c <SysTick_Config+0x40>)
 800323c:	2207      	movs	r2, #7
 800323e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	3708      	adds	r7, #8
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	e000e010 	.word	0xe000e010

08003250 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b082      	sub	sp, #8
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f7ff ff29 	bl	80030b0 <__NVIC_SetPriorityGrouping>
}
 800325e:	bf00      	nop
 8003260:	3708      	adds	r7, #8
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003266:	b580      	push	{r7, lr}
 8003268:	b086      	sub	sp, #24
 800326a:	af00      	add	r7, sp, #0
 800326c:	4603      	mov	r3, r0
 800326e:	60b9      	str	r1, [r7, #8]
 8003270:	607a      	str	r2, [r7, #4]
 8003272:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003274:	2300      	movs	r3, #0
 8003276:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003278:	f7ff ff3e 	bl	80030f8 <__NVIC_GetPriorityGrouping>
 800327c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800327e:	687a      	ldr	r2, [r7, #4]
 8003280:	68b9      	ldr	r1, [r7, #8]
 8003282:	6978      	ldr	r0, [r7, #20]
 8003284:	f7ff ff8e 	bl	80031a4 <NVIC_EncodePriority>
 8003288:	4602      	mov	r2, r0
 800328a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800328e:	4611      	mov	r1, r2
 8003290:	4618      	mov	r0, r3
 8003292:	f7ff ff5d 	bl	8003150 <__NVIC_SetPriority>
}
 8003296:	bf00      	nop
 8003298:	3718      	adds	r7, #24
 800329a:	46bd      	mov	sp, r7
 800329c:	bd80      	pop	{r7, pc}

0800329e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800329e:	b580      	push	{r7, lr}
 80032a0:	b082      	sub	sp, #8
 80032a2:	af00      	add	r7, sp, #0
 80032a4:	4603      	mov	r3, r0
 80032a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032ac:	4618      	mov	r0, r3
 80032ae:	f7ff ff31 	bl	8003114 <__NVIC_EnableIRQ>
}
 80032b2:	bf00      	nop
 80032b4:	3708      	adds	r7, #8
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}

080032ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b082      	sub	sp, #8
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032c2:	6878      	ldr	r0, [r7, #4]
 80032c4:	f7ff ffa2 	bl	800320c <SysTick_Config>
 80032c8:	4603      	mov	r3, r0
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3708      	adds	r7, #8
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
	...

080032d4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b086      	sub	sp, #24
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80032dc:	2300      	movs	r3, #0
 80032de:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80032e0:	f7ff faf4 	bl	80028cc <HAL_GetTick>
 80032e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d101      	bne.n	80032f0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e099      	b.n	8003424 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2202      	movs	r2, #2
 80032fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f022 0201 	bic.w	r2, r2, #1
 800330e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003310:	e00f      	b.n	8003332 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003312:	f7ff fadb 	bl	80028cc <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	2b05      	cmp	r3, #5
 800331e:	d908      	bls.n	8003332 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2220      	movs	r2, #32
 8003324:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2203      	movs	r2, #3
 800332a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800332e:	2303      	movs	r3, #3
 8003330:	e078      	b.n	8003424 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0301 	and.w	r3, r3, #1
 800333c:	2b00      	cmp	r3, #0
 800333e:	d1e8      	bne.n	8003312 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003348:	697a      	ldr	r2, [r7, #20]
 800334a:	4b38      	ldr	r3, [pc, #224]	; (800342c <HAL_DMA_Init+0x158>)
 800334c:	4013      	ands	r3, r2
 800334e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	685a      	ldr	r2, [r3, #4]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800335e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	691b      	ldr	r3, [r3, #16]
 8003364:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800336a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	699b      	ldr	r3, [r3, #24]
 8003370:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003376:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a1b      	ldr	r3, [r3, #32]
 800337c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800337e:	697a      	ldr	r2, [r7, #20]
 8003380:	4313      	orrs	r3, r2
 8003382:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003388:	2b04      	cmp	r3, #4
 800338a:	d107      	bne.n	800339c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003394:	4313      	orrs	r3, r2
 8003396:	697a      	ldr	r2, [r7, #20]
 8003398:	4313      	orrs	r3, r2
 800339a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	697a      	ldr	r2, [r7, #20]
 80033a2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	f023 0307 	bic.w	r3, r3, #7
 80033b2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c2:	2b04      	cmp	r3, #4
 80033c4:	d117      	bne.n	80033f6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d00e      	beq.n	80033f6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f000 f8bd 	bl	8003558 <DMA_CheckFifoParam>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d008      	beq.n	80033f6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2240      	movs	r2, #64	; 0x40
 80033e8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2201      	movs	r2, #1
 80033ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80033f2:	2301      	movs	r3, #1
 80033f4:	e016      	b.n	8003424 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	697a      	ldr	r2, [r7, #20]
 80033fc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 f874 	bl	80034ec <DMA_CalcBaseAndBitshift>
 8003404:	4603      	mov	r3, r0
 8003406:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800340c:	223f      	movs	r2, #63	; 0x3f
 800340e:	409a      	lsls	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2201      	movs	r2, #1
 800341e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003422:	2300      	movs	r3, #0
}
 8003424:	4618      	mov	r0, r3
 8003426:	3718      	adds	r7, #24
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	e010803f 	.word	0xe010803f

08003430 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b084      	sub	sp, #16
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e050      	b.n	80034e4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d101      	bne.n	8003452 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800344e:	2302      	movs	r3, #2
 8003450:	e048      	b.n	80034e4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	681a      	ldr	r2, [r3, #0]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f022 0201 	bic.w	r2, r2, #1
 8003460:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2200      	movs	r2, #0
 8003468:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2200      	movs	r2, #0
 8003470:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	2200      	movs	r2, #0
 8003478:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2200      	movs	r2, #0
 8003480:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	2200      	movs	r2, #0
 8003488:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2221      	movs	r2, #33	; 0x21
 8003490:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 f82a 	bl	80034ec <DMA_CalcBaseAndBitshift>
 8003498:	4603      	mov	r3, r0
 800349a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034a0:	223f      	movs	r2, #63	; 0x3f
 80034a2:	409a      	lsls	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2200      	movs	r2, #0
 80034ac:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2200      	movs	r2, #0
 80034b2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2200      	movs	r2, #0
 80034be:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	3b10      	subs	r3, #16
 80034fc:	4a13      	ldr	r2, [pc, #76]	; (800354c <DMA_CalcBaseAndBitshift+0x60>)
 80034fe:	fba2 2303 	umull	r2, r3, r2, r3
 8003502:	091b      	lsrs	r3, r3, #4
 8003504:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003506:	4a12      	ldr	r2, [pc, #72]	; (8003550 <DMA_CalcBaseAndBitshift+0x64>)
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	4413      	add	r3, r2
 800350c:	781b      	ldrb	r3, [r3, #0]
 800350e:	461a      	mov	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2b03      	cmp	r3, #3
 8003518:	d908      	bls.n	800352c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	461a      	mov	r2, r3
 8003520:	4b0c      	ldr	r3, [pc, #48]	; (8003554 <DMA_CalcBaseAndBitshift+0x68>)
 8003522:	4013      	ands	r3, r2
 8003524:	1d1a      	adds	r2, r3, #4
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	659a      	str	r2, [r3, #88]	; 0x58
 800352a:	e006      	b.n	800353a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	461a      	mov	r2, r3
 8003532:	4b08      	ldr	r3, [pc, #32]	; (8003554 <DMA_CalcBaseAndBitshift+0x68>)
 8003534:	4013      	ands	r3, r2
 8003536:	687a      	ldr	r2, [r7, #4]
 8003538:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800353e:	4618      	mov	r0, r3
 8003540:	3714      	adds	r7, #20
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	aaaaaaab 	.word	0xaaaaaaab
 8003550:	08011e48 	.word	0x08011e48
 8003554:	fffffc00 	.word	0xfffffc00

08003558 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003558:	b480      	push	{r7}
 800355a:	b085      	sub	sp, #20
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003560:	2300      	movs	r3, #0
 8003562:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003568:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d11f      	bne.n	80035b2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	2b03      	cmp	r3, #3
 8003576:	d855      	bhi.n	8003624 <DMA_CheckFifoParam+0xcc>
 8003578:	a201      	add	r2, pc, #4	; (adr r2, 8003580 <DMA_CheckFifoParam+0x28>)
 800357a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800357e:	bf00      	nop
 8003580:	08003591 	.word	0x08003591
 8003584:	080035a3 	.word	0x080035a3
 8003588:	08003591 	.word	0x08003591
 800358c:	08003625 	.word	0x08003625
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003594:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003598:	2b00      	cmp	r3, #0
 800359a:	d045      	beq.n	8003628 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035a0:	e042      	b.n	8003628 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80035aa:	d13f      	bne.n	800362c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035b0:	e03c      	b.n	800362c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	699b      	ldr	r3, [r3, #24]
 80035b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035ba:	d121      	bne.n	8003600 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	2b03      	cmp	r3, #3
 80035c0:	d836      	bhi.n	8003630 <DMA_CheckFifoParam+0xd8>
 80035c2:	a201      	add	r2, pc, #4	; (adr r2, 80035c8 <DMA_CheckFifoParam+0x70>)
 80035c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c8:	080035d9 	.word	0x080035d9
 80035cc:	080035df 	.word	0x080035df
 80035d0:	080035d9 	.word	0x080035d9
 80035d4:	080035f1 	.word	0x080035f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	73fb      	strb	r3, [r7, #15]
      break;
 80035dc:	e02f      	b.n	800363e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d024      	beq.n	8003634 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035ee:	e021      	b.n	8003634 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80035f8:	d11e      	bne.n	8003638 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80035fe:	e01b      	b.n	8003638 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	2b02      	cmp	r3, #2
 8003604:	d902      	bls.n	800360c <DMA_CheckFifoParam+0xb4>
 8003606:	2b03      	cmp	r3, #3
 8003608:	d003      	beq.n	8003612 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800360a:	e018      	b.n	800363e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	73fb      	strb	r3, [r7, #15]
      break;
 8003610:	e015      	b.n	800363e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003616:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00e      	beq.n	800363c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	73fb      	strb	r3, [r7, #15]
      break;
 8003622:	e00b      	b.n	800363c <DMA_CheckFifoParam+0xe4>
      break;
 8003624:	bf00      	nop
 8003626:	e00a      	b.n	800363e <DMA_CheckFifoParam+0xe6>
      break;
 8003628:	bf00      	nop
 800362a:	e008      	b.n	800363e <DMA_CheckFifoParam+0xe6>
      break;
 800362c:	bf00      	nop
 800362e:	e006      	b.n	800363e <DMA_CheckFifoParam+0xe6>
      break;
 8003630:	bf00      	nop
 8003632:	e004      	b.n	800363e <DMA_CheckFifoParam+0xe6>
      break;
 8003634:	bf00      	nop
 8003636:	e002      	b.n	800363e <DMA_CheckFifoParam+0xe6>
      break;   
 8003638:	bf00      	nop
 800363a:	e000      	b.n	800363e <DMA_CheckFifoParam+0xe6>
      break;
 800363c:	bf00      	nop
    }
  } 
  
  return status; 
 800363e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003640:	4618      	mov	r0, r3
 8003642:	3714      	adds	r7, #20
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e049      	b.n	80036f2 <HAL_DMA2D_Init+0xa6>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d106      	bne.n	8003678 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f00b fc8e 	bl	800ef94 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2202      	movs	r2, #2
 800367c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685a      	ldr	r2, [r3, #4]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	430a      	orrs	r2, r1
 8003694:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800369c:	f023 0107 	bic.w	r1, r3, #7
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	689a      	ldr	r2, [r3, #8]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	430a      	orrs	r2, r1
 80036aa:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80036b2:	4b12      	ldr	r3, [pc, #72]	; (80036fc <HAL_DMA2D_Init+0xb0>)
 80036b4:	4013      	ands	r3, r2
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	68d1      	ldr	r1, [r2, #12]
 80036ba:	687a      	ldr	r2, [r7, #4]
 80036bc:	6812      	ldr	r2, [r2, #0]
 80036be:	430b      	orrs	r3, r1
 80036c0:	6413      	str	r3, [r2, #64]	; 0x40
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036c8:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	691b      	ldr	r3, [r3, #16]
 80036d0:	051a      	lsls	r2, r3, #20
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	055b      	lsls	r3, r3, #21
 80036d8:	431a      	orrs	r2, r3
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2201      	movs	r2, #1
 80036ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80036f0:	2300      	movs	r3, #0
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3708      	adds	r7, #8
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	ffffc000 	.word	0xffffc000

08003700 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b086      	sub	sp, #24
 8003704:	af02      	add	r7, sp, #8
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
 800370c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003714:	2b01      	cmp	r3, #1
 8003716:	d101      	bne.n	800371c <HAL_DMA2D_Start+0x1c>
 8003718:	2302      	movs	r3, #2
 800371a:	e018      	b.n	800374e <HAL_DMA2D_Start+0x4e>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2201      	movs	r2, #1
 8003720:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2202      	movs	r2, #2
 8003728:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800372c:	69bb      	ldr	r3, [r7, #24]
 800372e:	9300      	str	r3, [sp, #0]
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	68b9      	ldr	r1, [r7, #8]
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f000 f994 	bl	8003a64 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f042 0201 	orr.w	r2, r2, #1
 800374a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}

08003756 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003756:	b580      	push	{r7, lr}
 8003758:	b086      	sub	sp, #24
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
 800375e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003760:	2300      	movs	r3, #0
 8003762:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	2b00      	cmp	r3, #0
 8003770:	d056      	beq.n	8003820 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8003772:	f7ff f8ab 	bl	80028cc <HAL_GetTick>
 8003776:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003778:	e04b      	b.n	8003812 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8003788:	2b00      	cmp	r3, #0
 800378a:	d023      	beq.n	80037d4 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f003 0320 	and.w	r3, r3, #32
 8003792:	2b00      	cmp	r3, #0
 8003794:	d005      	beq.n	80037a2 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800379a:	f043 0202 	orr.w	r2, r3, #2
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d005      	beq.n	80037b8 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b0:	f043 0201 	orr.w	r2, r3, #1
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2221      	movs	r2, #33	; 0x21
 80037be:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2204      	movs	r2, #4
 80037c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e0a5      	b.n	8003920 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037da:	d01a      	beq.n	8003812 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80037dc:	f7ff f876 	bl	80028cc <HAL_GetTick>
 80037e0:	4602      	mov	r2, r0
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	1ad3      	subs	r3, r2, r3
 80037e6:	683a      	ldr	r2, [r7, #0]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d302      	bcc.n	80037f2 <HAL_DMA2D_PollForTransfer+0x9c>
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d10f      	bne.n	8003812 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037f6:	f043 0220 	orr.w	r2, r3, #32
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2203      	movs	r2, #3
 8003802:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e086      	b.n	8003920 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	f003 0302 	and.w	r3, r3, #2
 800381c:	2b00      	cmp	r3, #0
 800381e:	d0ac      	beq.n	800377a <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	69db      	ldr	r3, [r3, #28]
 8003826:	f003 0320 	and.w	r3, r3, #32
 800382a:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003832:	f003 0320 	and.w	r3, r3, #32
 8003836:	693a      	ldr	r2, [r7, #16]
 8003838:	4313      	orrs	r3, r2
 800383a:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d061      	beq.n	8003906 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8003842:	f7ff f843 	bl	80028cc <HAL_GetTick>
 8003846:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8003848:	e056      	b.n	80038f8 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8003858:	2b00      	cmp	r3, #0
 800385a:	d02e      	beq.n	80038ba <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	f003 0308 	and.w	r3, r3, #8
 8003862:	2b00      	cmp	r3, #0
 8003864:	d005      	beq.n	8003872 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800386a:	f043 0204 	orr.w	r2, r3, #4
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	f003 0320 	and.w	r3, r3, #32
 8003878:	2b00      	cmp	r3, #0
 800387a:	d005      	beq.n	8003888 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003880:	f043 0202 	orr.w	r2, r3, #2
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	f003 0301 	and.w	r3, r3, #1
 800388e:	2b00      	cmp	r3, #0
 8003890:	d005      	beq.n	800389e <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003896:	f043 0201 	orr.w	r2, r3, #1
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2229      	movs	r2, #41	; 0x29
 80038a4:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2204      	movs	r2, #4
 80038aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e032      	b.n	8003920 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c0:	d01a      	beq.n	80038f8 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80038c2:	f7ff f803 	bl	80028cc <HAL_GetTick>
 80038c6:	4602      	mov	r2, r0
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	683a      	ldr	r2, [r7, #0]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d302      	bcc.n	80038d8 <HAL_DMA2D_PollForTransfer+0x182>
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d10f      	bne.n	80038f8 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038dc:	f043 0220 	orr.w	r2, r3, #32
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2203      	movs	r2, #3
 80038e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80038f4:	2303      	movs	r3, #3
 80038f6:	e013      	b.n	8003920 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	f003 0310 	and.w	r3, r3, #16
 8003902:	2b00      	cmp	r3, #0
 8003904:	d0a1      	beq.n	800384a <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2212      	movs	r2, #18
 800390c:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2200      	movs	r2, #0
 800391a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800391e:	2300      	movs	r3, #0
}
 8003920:	4618      	mov	r0, r3
 8003922:	3718      	adds	r7, #24
 8003924:	46bd      	mov	sp, r7
 8003926:	bd80      	pop	{r7, pc}

08003928 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8003928:	b480      	push	{r7}
 800392a:	b087      	sub	sp, #28
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003940:	2b01      	cmp	r3, #1
 8003942:	d101      	bne.n	8003948 <HAL_DMA2D_ConfigLayer+0x20>
 8003944:	2302      	movs	r3, #2
 8003946:	e084      	b.n	8003a52 <HAL_DMA2D_ConfigLayer+0x12a>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2202      	movs	r2, #2
 8003954:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8003958:	683a      	ldr	r2, [r7, #0]
 800395a:	4613      	mov	r3, r2
 800395c:	005b      	lsls	r3, r3, #1
 800395e:	4413      	add	r3, r2
 8003960:	00db      	lsls	r3, r3, #3
 8003962:	3320      	adds	r3, #32
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	4413      	add	r3, r2
 8003968:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	041b      	lsls	r3, r3, #16
 8003974:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	691b      	ldr	r3, [r3, #16]
 800397a:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 800397c:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 800397e:	693b      	ldr	r3, [r7, #16]
 8003980:	695b      	ldr	r3, [r3, #20]
 8003982:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 8003984:	4313      	orrs	r3, r2
 8003986:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 8003988:	4b35      	ldr	r3, [pc, #212]	; (8003a60 <HAL_DMA2D_ConfigLayer+0x138>)
 800398a:	60fb      	str	r3, [r7, #12]
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	2b0a      	cmp	r3, #10
 8003992:	d003      	beq.n	800399c <HAL_DMA2D_ConfigLayer+0x74>
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	2b09      	cmp	r3, #9
 800399a:	d107      	bne.n	80039ac <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80039a4:	697a      	ldr	r2, [r7, #20]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	617b      	str	r3, [r7, #20]
 80039aa:	e005      	b.n	80039b8 <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80039ac:	693b      	ldr	r3, [r7, #16]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	061b      	lsls	r3, r3, #24
 80039b2:	697a      	ldr	r2, [r7, #20]
 80039b4:	4313      	orrs	r3, r2
 80039b6:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d120      	bne.n	8003a00 <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	43db      	mvns	r3, r3
 80039c8:	ea02 0103 	and.w	r1, r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	697a      	ldr	r2, [r7, #20]
 80039d2:	430a      	orrs	r2, r1
 80039d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	693a      	ldr	r2, [r7, #16]
 80039dc:	6812      	ldr	r2, [r2, #0]
 80039de:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	2b0a      	cmp	r3, #10
 80039e6:	d003      	beq.n	80039f0 <HAL_DMA2D_ConfigLayer+0xc8>
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	2b09      	cmp	r3, #9
 80039ee:	d127      	bne.n	8003a40 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	68da      	ldr	r2, [r3, #12]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80039fc:	629a      	str	r2, [r3, #40]	; 0x28
 80039fe:	e01f      	b.n	8003a40 <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	69da      	ldr	r2, [r3, #28]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	43db      	mvns	r3, r3
 8003a0a:	ea02 0103 	and.w	r1, r2, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	697a      	ldr	r2, [r7, #20]
 8003a14:	430a      	orrs	r2, r1
 8003a16:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	693a      	ldr	r2, [r7, #16]
 8003a1e:	6812      	ldr	r2, [r2, #0]
 8003a20:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	2b0a      	cmp	r3, #10
 8003a28:	d003      	beq.n	8003a32 <HAL_DMA2D_ConfigLayer+0x10a>
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	2b09      	cmp	r3, #9
 8003a30:	d106      	bne.n	8003a40 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	68da      	ldr	r2, [r3, #12]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003a3e:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	371c      	adds	r7, #28
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	ff33000f 	.word	0xff33000f

08003a64 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b08b      	sub	sp, #44	; 0x2c
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	60f8      	str	r0, [r7, #12]
 8003a6c:	60b9      	str	r1, [r7, #8]
 8003a6e:	607a      	str	r2, [r7, #4]
 8003a70:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a78:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	041a      	lsls	r2, r3, #16
 8003a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a82:	431a      	orrs	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003a9c:	d174      	bne.n	8003b88 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003aa4:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003aac:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003ab4:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d108      	bne.n	8003ad6 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8003ac4:	69ba      	ldr	r2, [r7, #24]
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	431a      	orrs	r2, r3
 8003aca:	6a3b      	ldr	r3, [r7, #32]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	697a      	ldr	r2, [r7, #20]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	627b      	str	r3, [r7, #36]	; 0x24
 8003ad4:	e053      	b.n	8003b7e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d106      	bne.n	8003aec <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8003ade:	69ba      	ldr	r2, [r7, #24]
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	697a      	ldr	r2, [r7, #20]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	627b      	str	r3, [r7, #36]	; 0x24
 8003aea:	e048      	b.n	8003b7e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d111      	bne.n	8003b18 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	0cdb      	lsrs	r3, r3, #19
 8003af8:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	0a9b      	lsrs	r3, r3, #10
 8003afe:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	08db      	lsrs	r3, r3, #3
 8003b04:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	015a      	lsls	r2, r3, #5
 8003b0a:	69fb      	ldr	r3, [r7, #28]
 8003b0c:	02db      	lsls	r3, r3, #11
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	627b      	str	r3, [r7, #36]	; 0x24
 8003b16:	e032      	b.n	8003b7e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	d117      	bne.n	8003b50 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003b20:	6a3b      	ldr	r3, [r7, #32]
 8003b22:	0fdb      	lsrs	r3, r3, #31
 8003b24:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	0cdb      	lsrs	r3, r3, #19
 8003b2a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	0adb      	lsrs	r3, r3, #11
 8003b30:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	08db      	lsrs	r3, r3, #3
 8003b36:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	015a      	lsls	r2, r3, #5
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	029b      	lsls	r3, r3, #10
 8003b40:	431a      	orrs	r2, r3
 8003b42:	6a3b      	ldr	r3, [r7, #32]
 8003b44:	03db      	lsls	r3, r3, #15
 8003b46:	4313      	orrs	r3, r2
 8003b48:	697a      	ldr	r2, [r7, #20]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b4e:	e016      	b.n	8003b7e <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003b50:	6a3b      	ldr	r3, [r7, #32]
 8003b52:	0f1b      	lsrs	r3, r3, #28
 8003b54:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	0d1b      	lsrs	r3, r3, #20
 8003b5a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003b5c:	69bb      	ldr	r3, [r7, #24]
 8003b5e:	0b1b      	lsrs	r3, r3, #12
 8003b60:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	091b      	lsrs	r3, r3, #4
 8003b66:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003b68:	69bb      	ldr	r3, [r7, #24]
 8003b6a:	011a      	lsls	r2, r3, #4
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	021b      	lsls	r3, r3, #8
 8003b70:	431a      	orrs	r2, r3
 8003b72:	6a3b      	ldr	r3, [r7, #32]
 8003b74:	031b      	lsls	r3, r3, #12
 8003b76:	4313      	orrs	r3, r2
 8003b78:	697a      	ldr	r2, [r7, #20]
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b84:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003b86:	e003      	b.n	8003b90 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	60da      	str	r2, [r3, #12]
}
 8003b90:	bf00      	nop
 8003b92:	372c      	adds	r7, #44	; 0x2c
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b085      	sub	sp, #20
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	607a      	str	r2, [r7, #4]
 8003ba8:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	019a      	lsls	r2, r3, #6
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	431a      	orrs	r2, r3
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	021b      	lsls	r3, r3, #8
 8003bb6:	431a      	orrs	r2, r3
 8003bb8:	69bb      	ldr	r3, [r7, #24]
 8003bba:	041b      	lsls	r3, r3, #16
 8003bbc:	431a      	orrs	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8003bc2:	bf00      	nop
 8003bc4:	3714      	adds	r7, #20
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr

08003bce <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8003bce:	b580      	push	{r7, lr}
 8003bd0:	b086      	sub	sp, #24
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	60f8      	str	r0, [r7, #12]
 8003bd6:	60b9      	str	r1, [r7, #8]
 8003bd8:	607a      	str	r2, [r7, #4]
 8003bda:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8003bdc:	f7fe fe76 	bl	80028cc <HAL_GetTick>
 8003be0:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003be2:	e009      	b.n	8003bf8 <DSI_ShortWrite+0x2a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8003be4:	f7fe fe72 	bl	80028cc <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bf2:	d901      	bls.n	8003bf8 <DSI_ShortWrite+0x2a>
    {
      return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e015      	b.n	8003c24 <DSI_ShortWrite+0x56>
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bfe:	f003 0301 	and.w	r3, r3, #1
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d0ee      	beq.n	8003be4 <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	019a      	lsls	r2, r3, #6
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	021b      	lsls	r3, r3, #8
 8003c12:	ea42 0103 	orr.w	r1, r2, r3
 8003c16:	6a3b      	ldr	r3, [r7, #32]
 8003c18:	041a      	lsls	r2, r3, #16
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8003c22:	2300      	movs	r3, #0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3718      	adds	r7, #24
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b088      	sub	sp, #32
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d101      	bne.n	8003c40 <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e106      	b.n	8003e4e <HAL_DSI_Init+0x222>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	7c5b      	ldrb	r3, [r3, #17]
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d102      	bne.n	8003c50 <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f00b f9c2 	bl	800efd4 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2203      	movs	r2, #3
 8003c54:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 8003c56:	2300      	movs	r3, #0
 8003c58:	613b      	str	r3, [r7, #16]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003c6a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003c76:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c7a:	613b      	str	r3, [r7, #16]
 8003c7c:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c7e:	f7fe fe25 	bl	80028cc <HAL_GetTick>
 8003c82:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8003c84:	e009      	b.n	8003c9a <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003c86:	f7fe fe21 	bl	80028cc <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	69fb      	ldr	r3, [r7, #28]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c94:	d901      	bls.n	8003c9a <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e0d9      	b.n	8003e4e <HAL_DSI_Init+0x222>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003ca2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d0ed      	beq.n	8003c86 <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	4b68      	ldr	r3, [pc, #416]	; (8003e58 <HAL_DSI_Init+0x22c>)
 8003cb8:	400b      	ands	r3, r1
 8003cba:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	009a      	lsls	r2, r3, #2
 8003ccc:	683b      	ldr	r3, [r7, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	02db      	lsls	r3, r3, #11
 8003cd2:	431a      	orrs	r2, r3
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	041b      	lsls	r3, r3, #16
 8003cda:	431a      	orrs	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	430a      	orrs	r2, r1
 8003ce2:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	60fb      	str	r3, [r7, #12]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f042 0201 	orr.w	r2, r2, #1
 8003cfa:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003d06:	f003 0301 	and.w	r3, r3, #1
 8003d0a:	60fb      	str	r3, [r7, #12]
 8003d0c:	68fb      	ldr	r3, [r7, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d0e:	f7fe fddd 	bl	80028cc <HAL_GetTick>
 8003d12:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8003d14:	e009      	b.n	8003d2a <HAL_DSI_Init+0xfe>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003d16:	f7fe fdd9 	bl	80028cc <HAL_GetTick>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d24:	d901      	bls.n	8003d2a <HAL_DSI_Init+0xfe>
    {
      return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e091      	b.n	8003e4e <HAL_DSI_Init+0x222>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8003d32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d0ed      	beq.n	8003d16 <HAL_DSI_Init+0xea>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f042 0206 	orr.w	r2, r2, #6
 8003d4a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f022 0203 	bic.w	r2, r2, #3
 8003d5e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	431a      	orrs	r2, r3
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f042 0201 	orr.w	r2, r2, #1
 8003d78:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f022 0203 	bic.w	r2, r2, #3
 8003d8c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	68da      	ldr	r2, [r3, #12]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	430a      	orrs	r2, r1
 8003da2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003db4:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	6899      	ldr	r1, [r3, #8]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	689a      	ldr	r2, [r3, #8]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d002      	beq.n	8003dd6 <HAL_DSI_Init+0x1aa>
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	e000      	b.n	8003dd8 <HAL_DSI_Init+0x1ac>
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	4a1f      	ldr	r2, [pc, #124]	; (8003e5c <HAL_DSI_Init+0x230>)
 8003dde:	fb02 f203 	mul.w	r2, r2, r3
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	689b      	ldr	r3, [r3, #8]
 8003de6:	f003 0303 	and.w	r3, r3, #3
 8003dea:	409a      	lsls	r2, r3
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8003df4:	fb01 f303 	mul.w	r3, r1, r3
 8003df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dfc:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003e0e:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	697a      	ldr	r2, [r7, #20]
 8003e20:	430a      	orrs	r2, r1
 8003e22:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	2200      	movs	r2, #0
 8003e36:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	619a      	str	r2, [r3, #24]

  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2200      	movs	r2, #0
 8003e44:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2201      	movs	r2, #1
 8003e4a:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3720      	adds	r7, #32
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	fffc8603 	.word	0xfffc8603
 8003e5c:	003d0900 	.word	0x003d0900

08003e60 <HAL_DSI_DeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_DSI_DeInit+0x12>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e066      	b.n	8003f40 <HAL_DSI_DeInit+0xe0>
  }

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2203      	movs	r2, #3
 8003e76:	745a      	strb	r2, [r3, #17]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 8003e78:	2300      	movs	r3, #0
 8003e7a:	617b      	str	r3, [r7, #20]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 0208 	bic.w	r2, r2, #8
 8003e8c:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003e98:	f003 0308 	and.w	r3, r3, #8
 8003e9c:	617b      	str	r3, [r7, #20]
 8003e9e:	697b      	ldr	r3, [r7, #20]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	613b      	str	r3, [r7, #16]
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f022 0201 	bic.w	r2, r2, #1
 8003eb2:	605a      	str	r2, [r3, #4]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	613b      	str	r3, [r7, #16]
 8003ec0:	693b      	ldr	r3, [r7, #16]

  /* D-PHY clock and digital disable */
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f022 0206 	bic.w	r2, r2, #6
 8003ed2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Turn off the DSI PLL */
  __HAL_DSI_PLL_DISABLE(hdsi);
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	60fb      	str	r3, [r7, #12]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f022 0201 	bic.w	r2, r2, #1
 8003eea:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003ef6:	f003 0301 	and.w	r3, r3, #1
 8003efa:	60fb      	str	r3, [r7, #12]
 8003efc:	68fb      	ldr	r3, [r7, #12]

  /* Disable the regulator */
  __HAL_DSI_REG_DISABLE(hdsi);
 8003efe:	2300      	movs	r3, #0
 8003f00:	60bb      	str	r3, [r7, #8]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003f12:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8003f1e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f22:	60bb      	str	r3, [r7, #8]
 8003f24:	68bb      	ldr	r3, [r7, #8]
  }
  /* DeInit the low level hardware */
  hdsi->MspDeInitCallback(hdsi);
#else
  /* DeInit the low level hardware */
  HAL_DSI_MspDeInit(hdsi);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f00b f898 	bl	800f05c <HAL_DSI_MspDeInit>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_RESET;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	745a      	strb	r2, [r3, #17]

  /* Release Lock */
  __HAL_UNLOCK(hdsi);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3718      	adds	r7, #24
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <HAL_DSI_ConfigErrorMonitor>:
  * @param  ActiveErrors  indicates which error interrupts will be enabled.
  *                      This parameter can be any combination of @ref DSI_Error_Data_Type.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigErrorMonitor(DSI_HandleTypeDef *hdsi, uint32_t ActiveErrors)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	7c1b      	ldrb	r3, [r3, #16]
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d101      	bne.n	8003f5e <HAL_DSI_ConfigErrorMonitor+0x16>
 8003f5a:	2302      	movs	r3, #2
 8003f5c:	e0aa      	b.n	80040b4 <HAL_DSI_ConfigErrorMonitor+0x16c>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2201      	movs	r2, #1
 8003f62:	741a      	strb	r2, [r3, #16]

  hdsi->Instance->IER[0U] = 0U;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

  /* Store active errors to the handle */
  hdsi->ErrorMsk = ActiveErrors;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	683a      	ldr	r2, [r7, #0]
 8003f7c:	619a      	str	r2, [r3, #24]

  if ((ActiveErrors & HAL_DSI_ERROR_ACK) != 0U)
 8003f7e:	683b      	ldr	r3, [r7, #0]
 8003f80:	f003 0301 	and.w	r3, r3, #1
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00a      	beq.n	8003f9e <HAL_DSI_ConfigErrorMonitor+0x56>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_ACK_MASK;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003f98:	430b      	orrs	r3, r1
 8003f9a:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PHY) != 0U)
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	f003 0302 	and.w	r3, r3, #2
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d009      	beq.n	8003fbc <HAL_DSI_ConfigErrorMonitor+0x74>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_PHY_MASK;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f442 12f8 	orr.w	r2, r2, #2031616	; 0x1f0000
 8003fb8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_TX) != 0U)
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	f003 0304 	and.w	r3, r3, #4
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d009      	beq.n	8003fda <HAL_DSI_ConfigErrorMonitor+0x92>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_TX_MASK;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f042 0201 	orr.w	r2, r2, #1
 8003fd6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_RX) != 0U)
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	f003 0308 	and.w	r3, r3, #8
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d009      	beq.n	8003ff8 <HAL_DSI_ConfigErrorMonitor+0xb0>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_RX_MASK;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f042 0202 	orr.w	r2, r2, #2
 8003ff4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_ECC) != 0U)
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	f003 0310 	and.w	r3, r3, #16
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d009      	beq.n	8004016 <HAL_DSI_ConfigErrorMonitor+0xce>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_ECC_MASK;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 020c 	orr.w	r2, r2, #12
 8004012:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_CRC) != 0U)
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	f003 0320 	and.w	r3, r3, #32
 800401c:	2b00      	cmp	r3, #0
 800401e:	d009      	beq.n	8004034 <HAL_DSI_ConfigErrorMonitor+0xec>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_CRC_MASK;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f042 0210 	orr.w	r2, r2, #16
 8004030:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PSE) != 0U)
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800403a:	2b00      	cmp	r3, #0
 800403c:	d009      	beq.n	8004052 <HAL_DSI_ConfigErrorMonitor+0x10a>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_PSE_MASK;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f042 0220 	orr.w	r2, r2, #32
 800404e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_EOT) != 0U)
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004058:	2b00      	cmp	r3, #0
 800405a:	d009      	beq.n	8004070 <HAL_DSI_ConfigErrorMonitor+0x128>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_EOT_MASK;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800406c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_OVF) != 0U)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004076:	2b00      	cmp	r3, #0
 8004078:	d009      	beq.n	800408e <HAL_DSI_ConfigErrorMonitor+0x146>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_OVF_MASK;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800408a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_GEN) != 0U)
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004094:	2b00      	cmp	r3, #0
 8004096:	d009      	beq.n	80040ac <HAL_DSI_ConfigErrorMonitor+0x164>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_GEN_MASK;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f442 52f8 	orr.w	r2, r2, #7936	; 0x1f00
 80040a8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdsi);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <HAL_DSI_SetGenericVCID>:
  *               the configuration information for the DSI.
  * @param  VirtualChannelID  Virtual channel ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetGenericVCID(DSI_HandleTypeDef *hdsi, uint32_t VirtualChannelID)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b083      	sub	sp, #12
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	7c1b      	ldrb	r3, [r3, #16]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d101      	bne.n	80040d6 <HAL_DSI_SetGenericVCID+0x16>
 80040d2:	2302      	movs	r3, #2
 80040d4:	e016      	b.n	8004104 <HAL_DSI_SetGenericVCID+0x44>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2201      	movs	r2, #1
 80040da:	741a      	strb	r2, [r3, #16]

  /* Update the GVCID register */
  hdsi->Instance->GVCIDR &= ~DSI_GVCIDR_VCID;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f022 0203 	bic.w	r2, r2, #3
 80040ea:	631a      	str	r2, [r3, #48]	; 0x30
  hdsi->Instance->GVCIDR |= VirtualChannelID;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	683a      	ldr	r2, [r7, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004102:	2300      	movs	r3, #0
}
 8004104:	4618      	mov	r0, r3
 8004106:	370c      	adds	r7, #12
 8004108:	46bd      	mov	sp, r7
 800410a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410e:	4770      	bx	lr

08004110 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	7c1b      	ldrb	r3, [r3, #16]
 800411e:	2b01      	cmp	r3, #1
 8004120:	d101      	bne.n	8004126 <HAL_DSI_ConfigVideoMode+0x16>
 8004122:	2302      	movs	r3, #2
 8004124:	e1ee      	b.n	8004504 <HAL_DSI_ConfigVideoMode+0x3f4>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2201      	movs	r2, #1
 800412a:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f022 0201 	bic.w	r2, r2, #1
 800413a:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f022 0201 	bic.w	r2, r2, #1
 800414c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f022 0203 	bic.w	r2, r2, #3
 800415e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	68da      	ldr	r2, [r3, #12]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	430a      	orrs	r2, r1
 8004170:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	4b8b      	ldr	r3, [pc, #556]	; (80043ac <HAL_DSI_ConfigVideoMode+0x29c>)
 800417e:	400b      	ands	r3, r1
 8004180:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	691a      	ldr	r2, [r3, #16]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	430a      	orrs	r2, r1
 8004192:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	4b84      	ldr	r3, [pc, #528]	; (80043b0 <HAL_DSI_ConfigVideoMode+0x2a0>)
 80041a0:	400b      	ands	r3, r1
 80041a2:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	695a      	ldr	r2, [r3, #20]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	430a      	orrs	r2, r1
 80041b4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	4b7b      	ldr	r3, [pc, #492]	; (80043b0 <HAL_DSI_ConfigVideoMode+0x2a0>)
 80041c2:	400b      	ands	r3, r1
 80041c4:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	699a      	ldr	r2, [r3, #24]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	430a      	orrs	r2, r1
 80041d6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68da      	ldr	r2, [r3, #12]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f022 0203 	bic.w	r2, r2, #3
 80041e6:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68d9      	ldr	r1, [r3, #12]
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	430a      	orrs	r2, r1
 80041f8:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	695a      	ldr	r2, [r3, #20]
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f022 0207 	bic.w	r2, r2, #7
 8004208:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	6959      	ldr	r1, [r3, #20]
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	6a1b      	ldr	r3, [r3, #32]
 8004218:	431a      	orrs	r2, r3
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	69db      	ldr	r3, [r3, #28]
 800421e:	431a      	orrs	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	430a      	orrs	r2, r1
 8004226:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	691a      	ldr	r2, [r3, #16]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f022 020f 	bic.w	r2, r2, #15
 8004236:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	6919      	ldr	r1, [r3, #16]
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	685a      	ldr	r2, [r3, #4]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	430a      	orrs	r2, r1
 8004248:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f022 020e 	bic.w	r2, r2, #14
 800425a:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	005a      	lsls	r2, r3, #1
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	430a      	orrs	r2, r1
 8004272:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	685b      	ldr	r3, [r3, #4]
 800427a:	2b03      	cmp	r3, #3
 800427c:	d110      	bne.n	80042a0 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	691a      	ldr	r2, [r3, #16]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800428c:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	6919      	ldr	r1, [r3, #16]
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	689a      	ldr	r2, [r3, #8]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	430a      	orrs	r2, r1
 800429e:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	4b42      	ldr	r3, [pc, #264]	; (80043b4 <HAL_DSI_ConfigVideoMode+0x2a4>)
 80042ac:	400b      	ands	r3, r1
 80042ae:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	430a      	orrs	r2, r1
 80042c0:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	4b39      	ldr	r3, [pc, #228]	; (80043b4 <HAL_DSI_ConfigVideoMode+0x2a4>)
 80042ce:	400b      	ands	r3, r1
 80042d0:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	430a      	orrs	r2, r1
 80042e2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	4b32      	ldr	r3, [pc, #200]	; (80043b8 <HAL_DSI_ConfigVideoMode+0x2a8>)
 80042f0:	400b      	ands	r3, r1
 80042f2:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	430a      	orrs	r2, r1
 8004304:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	4b2a      	ldr	r3, [pc, #168]	; (80043bc <HAL_DSI_ConfigVideoMode+0x2ac>)
 8004312:	400b      	ands	r3, r1
 8004314:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	430a      	orrs	r2, r1
 8004326:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	4b22      	ldr	r3, [pc, #136]	; (80043bc <HAL_DSI_ConfigVideoMode+0x2ac>)
 8004334:	400b      	ands	r3, r1
 8004336:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6d99      	ldr	r1, [r3, #88]	; 0x58
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	430a      	orrs	r2, r1
 8004348:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	4b19      	ldr	r3, [pc, #100]	; (80043bc <HAL_DSI_ConfigVideoMode+0x2ac>)
 8004356:	400b      	ands	r3, r1
 8004358:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	4b0d      	ldr	r3, [pc, #52]	; (80043ac <HAL_DSI_ConfigVideoMode+0x29c>)
 8004378:	400b      	ands	r3, r1
 800437a:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	430a      	orrs	r2, r1
 800438c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800439c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043a8:	e00a      	b.n	80043c0 <HAL_DSI_ConfigVideoMode+0x2b0>
 80043aa:	bf00      	nop
 80043ac:	ffffc000 	.word	0xffffc000
 80043b0:	ffffe000 	.word	0xffffe000
 80043b4:	fffff000 	.word	0xfffff000
 80043b8:	ffff8000 	.word	0xffff8000
 80043bc:	fffffc00 	.word	0xfffffc00
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	430a      	orrs	r2, r1
 80043c6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	699a      	ldr	r2, [r3, #24]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 80043d6:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	6999      	ldr	r1, [r3, #24]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043e2:	041a      	lsls	r2, r3, #16
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	430a      	orrs	r2, r1
 80043ea:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	699a      	ldr	r2, [r3, #24]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80043fa:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	6999      	ldr	r1, [r3, #24]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	430a      	orrs	r2, r1
 800440c:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800441c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	430a      	orrs	r2, r1
 800442e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800443e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	430a      	orrs	r2, r1
 8004450:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004460:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	430a      	orrs	r2, r1
 8004472:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004482:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	430a      	orrs	r2, r1
 8004494:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80044a4:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	430a      	orrs	r2, r1
 80044b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044c6:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	430a      	orrs	r2, r1
 80044d8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80044e8:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	430a      	orrs	r2, r1
 80044fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004502:	2300      	movs	r3, #0
}
 8004504:	4618      	mov	r0, r3
 8004506:	370c      	adds	r7, #12
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <HAL_DSI_ConfigAdaptedCommandMode>:
  * @param  CmdCfg  pointer to a DSI_CmdCfgTypeDef structure that contains
  *                 the DSI command mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigAdaptedCommandMode(DSI_HandleTypeDef *hdsi, DSI_CmdCfgTypeDef *CmdCfg)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	7c1b      	ldrb	r3, [r3, #16]
 800451e:	2b01      	cmp	r3, #1
 8004520:	d101      	bne.n	8004526 <HAL_DSI_ConfigAdaptedCommandMode+0x16>
 8004522:	2302      	movs	r3, #2
 8004524:	e0c5      	b.n	80046b2 <HAL_DSI_ConfigAdaptedCommandMode+0x1a2>
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2201      	movs	r2, #1
 800452a:	741a      	strb	r2, [r3, #16]
  assert_param(IS_DSI_DE_POLARITY(CmdCfg->DEPolarity));
  assert_param(IS_DSI_VSYNC_POLARITY(CmdCfg->VSPolarity));
  assert_param(IS_DSI_HSYNC_POLARITY(CmdCfg->HSPolarity));

  /* Select command mode by setting CMDM and DSIM bits */
  hdsi->Instance->MCR |= DSI_MCR_CMDM;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f042 0201 	orr.w	r2, r2, #1
 800453a:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f022 0201 	bic.w	r2, r2, #1
 800454c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= DSI_WCFGR_DSIM;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f042 0201 	orr.w	r2, r2, #1
 8004560:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	68da      	ldr	r2, [r3, #12]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f022 0203 	bic.w	r2, r2, #3
 8004572:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= CmdCfg->VirtualChannelID;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	68d9      	ldr	r1, [r3, #12]
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	430a      	orrs	r2, r1
 8004584:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	695a      	ldr	r2, [r3, #20]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f022 0207 	bic.w	r2, r2, #7
 8004594:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (CmdCfg->DEPolarity | CmdCfg->VSPolarity | CmdCfg->HSPolarity);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	6959      	ldr	r1, [r3, #20]
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	69da      	ldr	r2, [r3, #28]
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	431a      	orrs	r2, r3
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	695b      	ldr	r3, [r3, #20]
 80045aa:	431a      	orrs	r2, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	430a      	orrs	r2, r1
 80045b2:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	691a      	ldr	r2, [r3, #16]
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f022 020f 	bic.w	r2, r2, #15
 80045c2:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= CmdCfg->ColorCoding;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	6919      	ldr	r1, [r3, #16]
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	685a      	ldr	r2, [r3, #4]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	430a      	orrs	r2, r1
 80045d4:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f022 020e 	bic.w	r2, r2, #14
 80045e6:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((CmdCfg->ColorCoding) << 1U);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	005a      	lsls	r2, r3, #1
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	430a      	orrs	r2, r1
 80045fe:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the maximum allowed size for write memory command */
  hdsi->Instance->LCCR &= ~DSI_LCCR_CMDSIZE;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681a      	ldr	r2, [r3, #0]
 800460c:	4b2c      	ldr	r3, [pc, #176]	; (80046c0 <HAL_DSI_ConfigAdaptedCommandMode+0x1b0>)
 800460e:	400b      	ands	r3, r1
 8004610:	6653      	str	r3, [r2, #100]	; 0x64
  hdsi->Instance->LCCR |= CmdCfg->CommandSize;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	6e59      	ldr	r1, [r3, #100]	; 0x64
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	689a      	ldr	r2, [r3, #8]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	430a      	orrs	r2, r1
 8004622:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure the tearing effect source and polarity and select the refresh mode */
  hdsi->Instance->WCFGR &= ~(DSI_WCFGR_TESRC | DSI_WCFGR_TEPOL | DSI_WCFGR_AR | DSI_WCFGR_VSPOL);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004634:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	68da      	ldr	r2, [r3, #12]
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	691b      	ldr	r3, [r3, #16]
 8004648:	431a      	orrs	r2, r3
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800464e:	431a      	orrs	r2, r3
                            CmdCfg->VSyncPol);
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	6a1b      	ldr	r3, [r3, #32]
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 8004654:	431a      	orrs	r2, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	430a      	orrs	r2, r1
 800465c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the tearing effect acknowledge request */
  hdsi->Instance->CMCR &= ~DSI_CMCR_TEARE;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f022 0201 	bic.w	r2, r2, #1
 800466e:	669a      	str	r2, [r3, #104]	; 0x68
  hdsi->Instance->CMCR |= CmdCfg->TEAcknowledgeRequest;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	430a      	orrs	r2, r1
 8004680:	669a      	str	r2, [r3, #104]	; 0x68

  /* Enable the Tearing Effect interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_TE);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f042 0201 	orr.w	r2, r2, #1
 8004692:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

  /* Enable the End of Refresh interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_ER);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f042 0202 	orr.w	r2, r2, #2
 80046a6:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80046b0:	2300      	movs	r3, #0
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	370c      	adds	r7, #12
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	ffff0000 	.word	0xffff0000

080046c4 <HAL_DSI_ConfigCommand>:
  * @param  LPCmd  pointer to a DSI_LPCmdTypeDef structure that contains
  *                the DSI command transmission mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigCommand(DSI_HandleTypeDef *hdsi, DSI_LPCmdTypeDef *LPCmd)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
 80046cc:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	7c1b      	ldrb	r3, [r3, #16]
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d101      	bne.n	80046da <HAL_DSI_ConfigCommand+0x16>
 80046d6:	2302      	movs	r3, #2
 80046d8:	e049      	b.n	800476e <HAL_DSI_ConfigCommand+0xaa>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2201      	movs	r2, #1
 80046de:	741a      	strb	r2, [r3, #16]
  assert_param(IS_DSI_LP_DLW(LPCmd->LPDcsLongWrite));
  assert_param(IS_DSI_LP_MRDP(LPCmd->LPMaxReadPacket));
  assert_param(IS_DSI_ACK_REQUEST(LPCmd->AcknowledgeRequest));

  /* Select High-speed or Low-power for command transmission */
  hdsi->Instance->CMCR &= ~(DSI_CMCR_GSW0TX | \
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	6e99      	ldr	r1, [r3, #104]	; 0x68
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681a      	ldr	r2, [r3, #0]
 80046ea:	4b24      	ldr	r3, [pc, #144]	; (800477c <HAL_DSI_ConfigCommand+0xb8>)
 80046ec:	400b      	ands	r3, r1
 80046ee:	6693      	str	r3, [r2, #104]	; 0x68
                            DSI_CMCR_DSW0TX | \
                            DSI_CMCR_DSW1TX | \
                            DSI_CMCR_DSR0TX | \
                            DSI_CMCR_DLWTX  | \
                            DSI_CMCR_MRDPS);
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	6e99      	ldr	r1, [r3, #104]	; 0x68
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	681a      	ldr	r2, [r3, #0]
                           LPCmd->LPGenShortWriteOneP | \
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	685b      	ldr	r3, [r3, #4]
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 80046fe:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortWriteTwoP | \
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	689b      	ldr	r3, [r3, #8]
                           LPCmd->LPGenShortWriteOneP | \
 8004704:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadNoP   | \
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	68db      	ldr	r3, [r3, #12]
                           LPCmd->LPGenShortWriteTwoP | \
 800470a:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadOneP  | \
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	691b      	ldr	r3, [r3, #16]
                           LPCmd->LPGenShortReadNoP   | \
 8004710:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadTwoP  | \
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	695b      	ldr	r3, [r3, #20]
                           LPCmd->LPGenShortReadOneP  | \
 8004716:	431a      	orrs	r2, r3
                           LPCmd->LPGenLongWrite      | \
 8004718:	683b      	ldr	r3, [r7, #0]
 800471a:	699b      	ldr	r3, [r3, #24]
                           LPCmd->LPGenShortReadTwoP  | \
 800471c:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteNoP  | \
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	69db      	ldr	r3, [r3, #28]
                           LPCmd->LPGenLongWrite      | \
 8004722:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteOneP | \
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	6a1b      	ldr	r3, [r3, #32]
                           LPCmd->LPDcsShortWriteNoP  | \
 8004728:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortReadNoP   | \
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                           LPCmd->LPDcsShortWriteOneP | \
 800472e:	431a      	orrs	r2, r3
                           LPCmd->LPDcsLongWrite      | \
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                           LPCmd->LPDcsShortReadNoP   | \
 8004734:	431a      	orrs	r2, r3
                           LPCmd->LPMaxReadPacket);
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                           LPCmd->LPDcsLongWrite      | \
 800473a:	431a      	orrs	r2, r3
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	430a      	orrs	r2, r1
 8004742:	669a      	str	r2, [r3, #104]	; 0x68

  /* Configure the acknowledge request after each packet transmission */
  hdsi->Instance->CMCR &= ~DSI_CMCR_ARE;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f022 0202 	bic.w	r2, r2, #2
 8004752:	669a      	str	r2, [r3, #104]	; 0x68
  hdsi->Instance->CMCR |= LPCmd->AcknowledgeRequest;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	6e99      	ldr	r1, [r3, #104]	; 0x68
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	430a      	orrs	r2, r1
 8004764:	669a      	str	r2, [r3, #104]	; 0x68

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800476c:	2300      	movs	r3, #0
}
 800476e:	4618      	mov	r0, r3
 8004770:	370c      	adds	r7, #12
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	fef080ff 	.word	0xfef080ff

08004780 <HAL_DSI_ConfigFlowControl>:
  * @param  FlowControl  flow control feature(s) to be enabled.
  *                      This parameter can be any combination of @ref DSI_FlowControl.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
{
 8004780:	b480      	push	{r7}
 8004782:	b083      	sub	sp, #12
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	7c1b      	ldrb	r3, [r3, #16]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d101      	bne.n	8004796 <HAL_DSI_ConfigFlowControl+0x16>
 8004792:	2302      	movs	r3, #2
 8004794:	e016      	b.n	80047c4 <HAL_DSI_ConfigFlowControl+0x44>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2201      	movs	r2, #1
 800479a:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_FLOW_CONTROL(FlowControl));

  /* Set the DSI Host Protocol Configuration Register */
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f022 021f 	bic.w	r2, r2, #31
 80047aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hdsi->Instance->PCR |= FlowControl;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	683a      	ldr	r2, [r7, #0]
 80047b8:	430a      	orrs	r2, r1
 80047ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	370c      	adds	r7, #12
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers  DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	7c1b      	ldrb	r3, [r3, #16]
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d101      	bne.n	80047e6 <HAL_DSI_ConfigPhyTimer+0x16>
 80047e2:	2302      	movs	r3, #2
 80047e4:	e058      	b.n	8004898 <HAL_DSI_ConfigPhyTimer+0xc8>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2201      	movs	r2, #1
 80047ea:	741a      	strb	r2, [r3, #16]

  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime) ? PhyTimers->ClockLaneLP2HSTime :
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	4293      	cmp	r3, r2
 80047f6:	bf38      	it	cc
 80047f8:	4613      	movcc	r3, r2
 80047fa:	60fb      	str	r3, [r7, #12]
     This timings are configured by the HS2LP_TIME and LP2HS_TIME in the DSI Host Clock Lane Timer Configuration Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
    */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 800480c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime) << 16U));
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	041a      	lsls	r2, r3, #16
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	431a      	orrs	r2, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	430a      	orrs	r2, r1
 8004826:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 800483a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	691a      	ldr	r2, [r3, #16]
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	041b      	lsls	r3, r3, #16
 8004850:	431a      	orrs	r2, r3
                              PhyTimers->DataLaneHS2LPTime) << 24U));
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	061b      	lsls	r3, r3, #24
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 8004858:	431a      	orrs	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	430a      	orrs	r2, r1
 8004860:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8004874:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime) << 8U);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	695b      	ldr	r3, [r3, #20]
 8004884:	021a      	lsls	r2, r3, #8
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	430a      	orrs	r2, r1
 800488c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2200      	movs	r2, #0
 8004894:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	3714      	adds	r7, #20
 800489c:	46bd      	mov	sp, r7
 800489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a2:	4770      	bx	lr

080048a4 <HAL_DSI_ConfigHostTimeouts>:
  * @param  HostTimeouts  DSI_HOST_TimeoutTypeDef structure that contains
  *                       the DSI host timeout parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigHostTimeouts(DSI_HandleTypeDef *hdsi, DSI_HOST_TimeoutTypeDef *HostTimeouts)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	7c1b      	ldrb	r3, [r3, #16]
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d101      	bne.n	80048ba <HAL_DSI_ConfigHostTimeouts+0x16>
 80048b6:	2302      	movs	r3, #2
 80048b8:	e0b4      	b.n	8004a24 <HAL_DSI_ConfigHostTimeouts+0x180>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2201      	movs	r2, #1
 80048be:	741a      	strb	r2, [r3, #16]

  /* Set the timeout clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TOCKDIV;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689a      	ldr	r2, [r3, #8]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80048ce:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= ((HostTimeouts->TimeoutCkdiv) << 8U);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	6899      	ldr	r1, [r3, #8]
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	021a      	lsls	r2, r3, #8
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	430a      	orrs	r2, r1
 80048e2:	609a      	str	r2, [r3, #8]

  /* High-speed transmission timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_HSTX_TOCNT;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	b292      	uxth	r2, r2
 80048f0:	679a      	str	r2, [r3, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= ((HostTimeouts->HighSpeedTransmissionTimeout) << 16U);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	6f99      	ldr	r1, [r3, #120]	; 0x78
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	041a      	lsls	r2, r3, #16
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	430a      	orrs	r2, r1
 8004904:	679a      	str	r2, [r3, #120]	; 0x78

  /* Low-power reception timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_LPRX_TOCNT;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	6f99      	ldr	r1, [r3, #120]	; 0x78
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	4b47      	ldr	r3, [pc, #284]	; (8004a30 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8004912:	400b      	ands	r3, r1
 8004914:	6793      	str	r3, [r2, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= HostTimeouts->LowPowerReceptionTimeout;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	6f99      	ldr	r1, [r3, #120]	; 0x78
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	689a      	ldr	r2, [r3, #8]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	430a      	orrs	r2, r1
 8004926:	679a      	str	r2, [r3, #120]	; 0x78

  /* High-speed read timeout */
  hdsi->Instance->TCCR[1U] &= ~DSI_TCCR1_HSRD_TOCNT;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	4b3f      	ldr	r3, [pc, #252]	; (8004a30 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8004934:	400b      	ands	r3, r1
 8004936:	67d3      	str	r3, [r2, #124]	; 0x7c
  hdsi->Instance->TCCR[1U] |= HostTimeouts->HighSpeedReadTimeout;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	68da      	ldr	r2, [r3, #12]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	430a      	orrs	r2, r1
 8004948:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Low-power read timeout */
  hdsi->Instance->TCCR[2U] &= ~DSI_TCCR2_LPRD_TOCNT;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	4b36      	ldr	r3, [pc, #216]	; (8004a30 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8004958:	400b      	ands	r3, r1
 800495a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  hdsi->Instance->TCCR[2U] |= HostTimeouts->LowPowerReadTimeout;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	691a      	ldr	r2, [r3, #16]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	430a      	orrs	r2, r1
 8004970:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* High-speed write timeout */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_HSWR_TOCNT;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681a      	ldr	r2, [r3, #0]
 8004980:	4b2b      	ldr	r3, [pc, #172]	; (8004a30 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8004982:	400b      	ands	r3, r1
 8004984:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWriteTimeout;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	695a      	ldr	r2, [r3, #20]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	430a      	orrs	r2, r1
 800499a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* High-speed write presp mode */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_PM;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80049ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWritePrespMode;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	699a      	ldr	r2, [r3, #24]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Low-speed write timeout */
  hdsi->Instance->TCCR[4U] &= ~DSI_TCCR4_LPWR_TOCNT;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	4b16      	ldr	r3, [pc, #88]	; (8004a30 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 80049d6:	400b      	ands	r3, r1
 80049d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  hdsi->Instance->TCCR[4U] |= HostTimeouts->LowPowerWriteTimeout;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	69da      	ldr	r2, [r3, #28]
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	430a      	orrs	r2, r1
 80049ee:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* BTA timeout */
  hdsi->Instance->TCCR[5U] &= ~DSI_TCCR5_BTA_TOCNT;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	4b0c      	ldr	r3, [pc, #48]	; (8004a30 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8004a00:	400b      	ands	r3, r1
 8004a02:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  hdsi->Instance->TCCR[5U] |= HostTimeouts->BTATimeout;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	6a1a      	ldr	r2, [r3, #32]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	430a      	orrs	r2, r1
 8004a18:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	370c      	adds	r7, #12
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr
 8004a30:	ffff0000 	.word	0xffff0000

08004a34 <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b085      	sub	sp, #20
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	7c1b      	ldrb	r3, [r3, #16]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d101      	bne.n	8004a48 <HAL_DSI_Start+0x14>
 8004a44:	2302      	movs	r3, #2
 8004a46:	e02b      	b.n	8004aa0 <HAL_DSI_Start+0x6c>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 8004a4e:	2300      	movs	r3, #0
 8004a50:	60fb      	str	r3, [r7, #12]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	685a      	ldr	r2, [r3, #4]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f042 0201 	orr.w	r2, r2, #1
 8004a60:	605a      	str	r2, [r3, #4]
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	f003 0301 	and.w	r3, r3, #1
 8004a6c:	60fb      	str	r3, [r7, #12]
 8004a6e:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8004a70:	2300      	movs	r3, #0
 8004a72:	60bb      	str	r3, [r7, #8]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f042 0208 	orr.w	r2, r2, #8
 8004a84:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8004a90:	f003 0308 	and.w	r3, r3, #8
 8004a94:	60bb      	str	r3, [r7, #8]
 8004a96:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004a9e:	2300      	movs	r3, #0
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3714      	adds	r7, #20
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr

08004aac <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b088      	sub	sp, #32
 8004ab0:	af02      	add	r7, sp, #8
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	607a      	str	r2, [r7, #4]
 8004ab8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	7c1b      	ldrb	r3, [r3, #16]
 8004abe:	2b01      	cmp	r3, #1
 8004ac0:	d101      	bne.n	8004ac6 <HAL_DSI_ShortWrite+0x1a>
 8004ac2:	2302      	movs	r3, #2
 8004ac4:	e010      	b.n	8004ae8 <HAL_DSI_ShortWrite+0x3c>
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2201      	movs	r2, #1
 8004aca:	741a      	strb	r2, [r3, #16]

   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8004acc:	6a3b      	ldr	r3, [r7, #32]
 8004ace:	9300      	str	r3, [sp, #0]
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	68b9      	ldr	r1, [r7, #8]
 8004ad6:	68f8      	ldr	r0, [r7, #12]
 8004ad8:	f7ff f879 	bl	8003bce <DSI_ShortWrite>
 8004adc:	4603      	mov	r3, r0
 8004ade:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	741a      	strb	r2, [r3, #16]

  return status;
 8004ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3718      	adds	r7, #24
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}

08004af0 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8004af0:	b580      	push	{r7, lr}
 8004af2:	b08c      	sub	sp, #48	; 0x30
 8004af4:	af02      	add	r7, sp, #8
 8004af6:	60f8      	str	r0, [r7, #12]
 8004af8:	60b9      	str	r1, [r7, #8]
 8004afa:	607a      	str	r2, [r7, #4]
 8004afc:	603b      	str	r3, [r7, #0]
  uint32_t uicounter, nbBytes, count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 8004afe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b00:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	7c1b      	ldrb	r3, [r3, #16]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d101      	bne.n	8004b0e <HAL_DSI_LongWrite+0x1e>
 8004b0a:	2302      	movs	r3, #2
 8004b0c:	e084      	b.n	8004c18 <HAL_DSI_LongWrite+0x128>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2201      	movs	r2, #1
 8004b12:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b14:	f7fd feda 	bl	80028cc <HAL_GetTick>
 8004b18:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8004b1a:	e00c      	b.n	8004b36 <HAL_DSI_LongWrite+0x46>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8004b1c:	f7fd fed6 	bl	80028cc <HAL_GetTick>
 8004b20:	4602      	mov	r2, r0
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b2a:	d904      	bls.n	8004b36 <HAL_DSI_LongWrite+0x46>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e070      	b.n	8004c18 <HAL_DSI_LongWrite+0x128>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004b3c:	f003 0301 	and.w	r3, r3, #1
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d0eb      	beq.n	8004b1c <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 8004b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b46:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	2b03      	cmp	r3, #3
 8004b4c:	bf28      	it	cs
 8004b4e:	2303      	movcs	r3, #3
 8004b50:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 8004b52:	2300      	movs	r3, #0
 8004b54:	623b      	str	r3, [r7, #32]
 8004b56:	e00f      	b.n	8004b78 <HAL_DSI_LongWrite+0x88>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8004b58:	69ba      	ldr	r2, [r7, #24]
 8004b5a:	6a3b      	ldr	r3, [r7, #32]
 8004b5c:	4413      	add	r3, r2
 8004b5e:	781b      	ldrb	r3, [r3, #0]
 8004b60:	461a      	mov	r2, r3
 8004b62:	6a3b      	ldr	r3, [r7, #32]
 8004b64:	3301      	adds	r3, #1
 8004b66:	00db      	lsls	r3, r3, #3
 8004b68:	fa02 f303 	lsl.w	r3, r2, r3
 8004b6c:	69fa      	ldr	r2, [r7, #28]
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 8004b72:	6a3b      	ldr	r3, [r7, #32]
 8004b74:	3301      	adds	r3, #1
 8004b76:	623b      	str	r3, [r7, #32]
 8004b78:	6a3a      	ldr	r2, [r7, #32]
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d3eb      	bcc.n	8004b58 <HAL_DSI_LongWrite+0x68>
  }
  hdsi->Instance->GPDR = fifoword;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	69fa      	ldr	r2, [r7, #28]
 8004b86:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 8004b90:	69ba      	ldr	r2, [r7, #24]
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	4413      	add	r3, r2
 8004b96:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8004b98:	e028      	b.n	8004bec <HAL_DSI_LongWrite+0xfc>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9c:	2b04      	cmp	r3, #4
 8004b9e:	bf28      	it	cs
 8004ba0:	2304      	movcs	r3, #4
 8004ba2:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8004ba8:	2300      	movs	r3, #0
 8004baa:	623b      	str	r3, [r7, #32]
 8004bac:	e00e      	b.n	8004bcc <HAL_DSI_LongWrite+0xdc>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8004bae:	69ba      	ldr	r2, [r7, #24]
 8004bb0:	6a3b      	ldr	r3, [r7, #32]
 8004bb2:	4413      	add	r3, r2
 8004bb4:	781b      	ldrb	r3, [r3, #0]
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	6a3b      	ldr	r3, [r7, #32]
 8004bba:	00db      	lsls	r3, r3, #3
 8004bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc0:	69fa      	ldr	r2, [r7, #28]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8004bc6:	6a3b      	ldr	r3, [r7, #32]
 8004bc8:	3301      	adds	r3, #1
 8004bca:	623b      	str	r3, [r7, #32]
 8004bcc:	6a3a      	ldr	r2, [r7, #32]
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d3ec      	bcc.n	8004bae <HAL_DSI_LongWrite+0xbe>
    }
    hdsi->Instance->GPDR = fifoword;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	69fa      	ldr	r2, [r7, #28]
 8004bda:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 8004bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 8004be4:	69ba      	ldr	r2, [r7, #24]
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	4413      	add	r3, r2
 8004bea:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 8004bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1d3      	bne.n	8004b9a <HAL_DSI_LongWrite+0xaa>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004bfa:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	3301      	adds	r3, #1
 8004c00:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	9300      	str	r3, [sp, #0]
 8004c06:	4613      	mov	r3, r2
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	68b9      	ldr	r1, [r7, #8]
 8004c0c:	f7fe ffc6 	bl	8003b9c <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004c16:	2300      	movs	r3, #0
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3728      	adds	r7, #40	; 0x28
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <HAL_DSI_SetLowPowerRXFilter>:
  *               the configuration information for the DSI.
  * @param  Frequency  cutoff frequency of low-pass filter at the input of LPRX
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetLowPowerRXFilter(DSI_HandleTypeDef *hdsi, uint32_t Frequency)
{
 8004c20:	b480      	push	{r7}
 8004c22:	b083      	sub	sp, #12
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	7c1b      	ldrb	r3, [r3, #16]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d101      	bne.n	8004c36 <HAL_DSI_SetLowPowerRXFilter+0x16>
 8004c32:	2302      	movs	r3, #2
 8004c34:	e01b      	b.n	8004c6e <HAL_DSI_SetLowPowerRXFilter+0x4e>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2201      	movs	r2, #1
 8004c3a:	741a      	strb	r2, [r3, #16]

  /* Low-Power RX low-pass Filtering Tuning */
  hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_LPRXFT;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 8004c4c:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
  hdsi->Instance->WPCR[1U] |= Frequency << 25U;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f8d3 141c 	ldr.w	r1, [r3, #1052]	; 0x41c
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	065a      	lsls	r2, r3, #25
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	430a      	orrs	r2, r1
 8004c62:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	370c      	adds	r7, #12
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr
	...

08004c7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b089      	sub	sp, #36	; 0x24
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004c86:	2300      	movs	r3, #0
 8004c88:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004c92:	2300      	movs	r3, #0
 8004c94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004c96:	2300      	movs	r3, #0
 8004c98:	61fb      	str	r3, [r7, #28]
 8004c9a:	e175      	b.n	8004f88 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	697a      	ldr	r2, [r7, #20]
 8004cac:	4013      	ands	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004cb0:	693a      	ldr	r2, [r7, #16]
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	f040 8164 	bne.w	8004f82 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d003      	beq.n	8004cca <HAL_GPIO_Init+0x4e>
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	2b12      	cmp	r3, #18
 8004cc8:	d123      	bne.n	8004d12 <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	08da      	lsrs	r2, r3, #3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	3208      	adds	r2, #8
 8004cd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	f003 0307 	and.w	r3, r3, #7
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	220f      	movs	r2, #15
 8004ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce6:	43db      	mvns	r3, r3
 8004ce8:	69ba      	ldr	r2, [r7, #24]
 8004cea:	4013      	ands	r3, r2
 8004cec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	691a      	ldr	r2, [r3, #16]
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	f003 0307 	and.w	r3, r3, #7
 8004cf8:	009b      	lsls	r3, r3, #2
 8004cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfe:	69ba      	ldr	r2, [r7, #24]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	08da      	lsrs	r2, r3, #3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	3208      	adds	r2, #8
 8004d0c:	69b9      	ldr	r1, [r7, #24]
 8004d0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	005b      	lsls	r3, r3, #1
 8004d1c:	2203      	movs	r2, #3
 8004d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d22:	43db      	mvns	r3, r3
 8004d24:	69ba      	ldr	r2, [r7, #24]
 8004d26:	4013      	ands	r3, r2
 8004d28:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	f003 0203 	and.w	r2, r3, #3
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	005b      	lsls	r3, r3, #1
 8004d36:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3a:	69ba      	ldr	r2, [r7, #24]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	69ba      	ldr	r2, [r7, #24]
 8004d44:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d00b      	beq.n	8004d66 <HAL_GPIO_Init+0xea>
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	2b02      	cmp	r3, #2
 8004d54:	d007      	beq.n	8004d66 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d5a:	2b11      	cmp	r3, #17
 8004d5c:	d003      	beq.n	8004d66 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	2b12      	cmp	r3, #18
 8004d64:	d130      	bne.n	8004dc8 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	005b      	lsls	r3, r3, #1
 8004d70:	2203      	movs	r2, #3
 8004d72:	fa02 f303 	lsl.w	r3, r2, r3
 8004d76:	43db      	mvns	r3, r3
 8004d78:	69ba      	ldr	r2, [r7, #24]
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	68da      	ldr	r2, [r3, #12]
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	005b      	lsls	r3, r3, #1
 8004d86:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8a:	69ba      	ldr	r2, [r7, #24]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	69ba      	ldr	r2, [r7, #24]
 8004d94:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d9c:	2201      	movs	r2, #1
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	fa02 f303 	lsl.w	r3, r2, r3
 8004da4:	43db      	mvns	r3, r3
 8004da6:	69ba      	ldr	r2, [r7, #24]
 8004da8:	4013      	ands	r3, r2
 8004daa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	091b      	lsrs	r3, r3, #4
 8004db2:	f003 0201 	and.w	r2, r3, #1
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dbc:	69ba      	ldr	r2, [r7, #24]
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	69ba      	ldr	r2, [r7, #24]
 8004dc6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004dce:	69fb      	ldr	r3, [r7, #28]
 8004dd0:	005b      	lsls	r3, r3, #1
 8004dd2:	2203      	movs	r2, #3
 8004dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd8:	43db      	mvns	r3, r3
 8004dda:	69ba      	ldr	r2, [r7, #24]
 8004ddc:	4013      	ands	r3, r2
 8004dde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	689a      	ldr	r2, [r3, #8]
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	005b      	lsls	r3, r3, #1
 8004de8:	fa02 f303 	lsl.w	r3, r2, r3
 8004dec:	69ba      	ldr	r2, [r7, #24]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	69ba      	ldr	r2, [r7, #24]
 8004df6:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f000 80be 	beq.w	8004f82 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e06:	4b65      	ldr	r3, [pc, #404]	; (8004f9c <HAL_GPIO_Init+0x320>)
 8004e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e0a:	4a64      	ldr	r2, [pc, #400]	; (8004f9c <HAL_GPIO_Init+0x320>)
 8004e0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e10:	6453      	str	r3, [r2, #68]	; 0x44
 8004e12:	4b62      	ldr	r3, [pc, #392]	; (8004f9c <HAL_GPIO_Init+0x320>)
 8004e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e1a:	60fb      	str	r3, [r7, #12]
 8004e1c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004e1e:	4a60      	ldr	r2, [pc, #384]	; (8004fa0 <HAL_GPIO_Init+0x324>)
 8004e20:	69fb      	ldr	r3, [r7, #28]
 8004e22:	089b      	lsrs	r3, r3, #2
 8004e24:	3302      	adds	r3, #2
 8004e26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	f003 0303 	and.w	r3, r3, #3
 8004e32:	009b      	lsls	r3, r3, #2
 8004e34:	220f      	movs	r2, #15
 8004e36:	fa02 f303 	lsl.w	r3, r2, r3
 8004e3a:	43db      	mvns	r3, r3
 8004e3c:	69ba      	ldr	r2, [r7, #24]
 8004e3e:	4013      	ands	r3, r2
 8004e40:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a57      	ldr	r2, [pc, #348]	; (8004fa4 <HAL_GPIO_Init+0x328>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d037      	beq.n	8004eba <HAL_GPIO_Init+0x23e>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	4a56      	ldr	r2, [pc, #344]	; (8004fa8 <HAL_GPIO_Init+0x32c>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d031      	beq.n	8004eb6 <HAL_GPIO_Init+0x23a>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4a55      	ldr	r2, [pc, #340]	; (8004fac <HAL_GPIO_Init+0x330>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d02b      	beq.n	8004eb2 <HAL_GPIO_Init+0x236>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	4a54      	ldr	r2, [pc, #336]	; (8004fb0 <HAL_GPIO_Init+0x334>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d025      	beq.n	8004eae <HAL_GPIO_Init+0x232>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a53      	ldr	r2, [pc, #332]	; (8004fb4 <HAL_GPIO_Init+0x338>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d01f      	beq.n	8004eaa <HAL_GPIO_Init+0x22e>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	4a52      	ldr	r2, [pc, #328]	; (8004fb8 <HAL_GPIO_Init+0x33c>)
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d019      	beq.n	8004ea6 <HAL_GPIO_Init+0x22a>
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	4a51      	ldr	r2, [pc, #324]	; (8004fbc <HAL_GPIO_Init+0x340>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d013      	beq.n	8004ea2 <HAL_GPIO_Init+0x226>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4a50      	ldr	r2, [pc, #320]	; (8004fc0 <HAL_GPIO_Init+0x344>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d00d      	beq.n	8004e9e <HAL_GPIO_Init+0x222>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	4a4f      	ldr	r2, [pc, #316]	; (8004fc4 <HAL_GPIO_Init+0x348>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d007      	beq.n	8004e9a <HAL_GPIO_Init+0x21e>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a4e      	ldr	r2, [pc, #312]	; (8004fc8 <HAL_GPIO_Init+0x34c>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d101      	bne.n	8004e96 <HAL_GPIO_Init+0x21a>
 8004e92:	2309      	movs	r3, #9
 8004e94:	e012      	b.n	8004ebc <HAL_GPIO_Init+0x240>
 8004e96:	230a      	movs	r3, #10
 8004e98:	e010      	b.n	8004ebc <HAL_GPIO_Init+0x240>
 8004e9a:	2308      	movs	r3, #8
 8004e9c:	e00e      	b.n	8004ebc <HAL_GPIO_Init+0x240>
 8004e9e:	2307      	movs	r3, #7
 8004ea0:	e00c      	b.n	8004ebc <HAL_GPIO_Init+0x240>
 8004ea2:	2306      	movs	r3, #6
 8004ea4:	e00a      	b.n	8004ebc <HAL_GPIO_Init+0x240>
 8004ea6:	2305      	movs	r3, #5
 8004ea8:	e008      	b.n	8004ebc <HAL_GPIO_Init+0x240>
 8004eaa:	2304      	movs	r3, #4
 8004eac:	e006      	b.n	8004ebc <HAL_GPIO_Init+0x240>
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e004      	b.n	8004ebc <HAL_GPIO_Init+0x240>
 8004eb2:	2302      	movs	r3, #2
 8004eb4:	e002      	b.n	8004ebc <HAL_GPIO_Init+0x240>
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e000      	b.n	8004ebc <HAL_GPIO_Init+0x240>
 8004eba:	2300      	movs	r3, #0
 8004ebc:	69fa      	ldr	r2, [r7, #28]
 8004ebe:	f002 0203 	and.w	r2, r2, #3
 8004ec2:	0092      	lsls	r2, r2, #2
 8004ec4:	4093      	lsls	r3, r2
 8004ec6:	69ba      	ldr	r2, [r7, #24]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004ecc:	4934      	ldr	r1, [pc, #208]	; (8004fa0 <HAL_GPIO_Init+0x324>)
 8004ece:	69fb      	ldr	r3, [r7, #28]
 8004ed0:	089b      	lsrs	r3, r3, #2
 8004ed2:	3302      	adds	r3, #2
 8004ed4:	69ba      	ldr	r2, [r7, #24]
 8004ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004eda:	4b3c      	ldr	r3, [pc, #240]	; (8004fcc <HAL_GPIO_Init+0x350>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	43db      	mvns	r3, r3
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	685b      	ldr	r3, [r3, #4]
 8004eee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d003      	beq.n	8004efe <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004ef6:	69ba      	ldr	r2, [r7, #24]
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004efe:	4a33      	ldr	r2, [pc, #204]	; (8004fcc <HAL_GPIO_Init+0x350>)
 8004f00:	69bb      	ldr	r3, [r7, #24]
 8004f02:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004f04:	4b31      	ldr	r3, [pc, #196]	; (8004fcc <HAL_GPIO_Init+0x350>)
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	43db      	mvns	r3, r3
 8004f0e:	69ba      	ldr	r2, [r7, #24]
 8004f10:	4013      	ands	r3, r2
 8004f12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	685b      	ldr	r3, [r3, #4]
 8004f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d003      	beq.n	8004f28 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004f20:	69ba      	ldr	r2, [r7, #24]
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	4313      	orrs	r3, r2
 8004f26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f28:	4a28      	ldr	r2, [pc, #160]	; (8004fcc <HAL_GPIO_Init+0x350>)
 8004f2a:	69bb      	ldr	r3, [r7, #24]
 8004f2c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004f2e:	4b27      	ldr	r3, [pc, #156]	; (8004fcc <HAL_GPIO_Init+0x350>)
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	43db      	mvns	r3, r3
 8004f38:	69ba      	ldr	r2, [r7, #24]
 8004f3a:	4013      	ands	r3, r2
 8004f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d003      	beq.n	8004f52 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004f4a:	69ba      	ldr	r2, [r7, #24]
 8004f4c:	693b      	ldr	r3, [r7, #16]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004f52:	4a1e      	ldr	r2, [pc, #120]	; (8004fcc <HAL_GPIO_Init+0x350>)
 8004f54:	69bb      	ldr	r3, [r7, #24]
 8004f56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004f58:	4b1c      	ldr	r3, [pc, #112]	; (8004fcc <HAL_GPIO_Init+0x350>)
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	43db      	mvns	r3, r3
 8004f62:	69ba      	ldr	r2, [r7, #24]
 8004f64:	4013      	ands	r3, r2
 8004f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	685b      	ldr	r3, [r3, #4]
 8004f6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d003      	beq.n	8004f7c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	693b      	ldr	r3, [r7, #16]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f7c:	4a13      	ldr	r2, [pc, #76]	; (8004fcc <HAL_GPIO_Init+0x350>)
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	3301      	adds	r3, #1
 8004f86:	61fb      	str	r3, [r7, #28]
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	2b0f      	cmp	r3, #15
 8004f8c:	f67f ae86 	bls.w	8004c9c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004f90:	bf00      	nop
 8004f92:	3724      	adds	r7, #36	; 0x24
 8004f94:	46bd      	mov	sp, r7
 8004f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9a:	4770      	bx	lr
 8004f9c:	40023800 	.word	0x40023800
 8004fa0:	40013800 	.word	0x40013800
 8004fa4:	40020000 	.word	0x40020000
 8004fa8:	40020400 	.word	0x40020400
 8004fac:	40020800 	.word	0x40020800
 8004fb0:	40020c00 	.word	0x40020c00
 8004fb4:	40021000 	.word	0x40021000
 8004fb8:	40021400 	.word	0x40021400
 8004fbc:	40021800 	.word	0x40021800
 8004fc0:	40021c00 	.word	0x40021c00
 8004fc4:	40022000 	.word	0x40022000
 8004fc8:	40022400 	.word	0x40022400
 8004fcc:	40013c00 	.word	0x40013c00

08004fd0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b087      	sub	sp, #28
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	617b      	str	r3, [r7, #20]
 8004fea:	e0d9      	b.n	80051a0 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004fec:	2201      	movs	r2, #1
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004ff6:	683a      	ldr	r2, [r7, #0]
 8004ff8:	693b      	ldr	r3, [r7, #16]
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004ffe:	68fa      	ldr	r2, [r7, #12]
 8005000:	693b      	ldr	r3, [r7, #16]
 8005002:	429a      	cmp	r2, r3
 8005004:	f040 80c9 	bne.w	800519a <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8005008:	4a6a      	ldr	r2, [pc, #424]	; (80051b4 <HAL_GPIO_DeInit+0x1e4>)
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	089b      	lsrs	r3, r3, #2
 800500e:	3302      	adds	r3, #2
 8005010:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005014:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	f003 0303 	and.w	r3, r3, #3
 800501c:	009b      	lsls	r3, r3, #2
 800501e:	220f      	movs	r2, #15
 8005020:	fa02 f303 	lsl.w	r3, r2, r3
 8005024:	68ba      	ldr	r2, [r7, #8]
 8005026:	4013      	ands	r3, r2
 8005028:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4a62      	ldr	r2, [pc, #392]	; (80051b8 <HAL_GPIO_DeInit+0x1e8>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d037      	beq.n	80050a2 <HAL_GPIO_DeInit+0xd2>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a61      	ldr	r2, [pc, #388]	; (80051bc <HAL_GPIO_DeInit+0x1ec>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d031      	beq.n	800509e <HAL_GPIO_DeInit+0xce>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a60      	ldr	r2, [pc, #384]	; (80051c0 <HAL_GPIO_DeInit+0x1f0>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d02b      	beq.n	800509a <HAL_GPIO_DeInit+0xca>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a5f      	ldr	r2, [pc, #380]	; (80051c4 <HAL_GPIO_DeInit+0x1f4>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d025      	beq.n	8005096 <HAL_GPIO_DeInit+0xc6>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a5e      	ldr	r2, [pc, #376]	; (80051c8 <HAL_GPIO_DeInit+0x1f8>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d01f      	beq.n	8005092 <HAL_GPIO_DeInit+0xc2>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a5d      	ldr	r2, [pc, #372]	; (80051cc <HAL_GPIO_DeInit+0x1fc>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d019      	beq.n	800508e <HAL_GPIO_DeInit+0xbe>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a5c      	ldr	r2, [pc, #368]	; (80051d0 <HAL_GPIO_DeInit+0x200>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d013      	beq.n	800508a <HAL_GPIO_DeInit+0xba>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a5b      	ldr	r2, [pc, #364]	; (80051d4 <HAL_GPIO_DeInit+0x204>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d00d      	beq.n	8005086 <HAL_GPIO_DeInit+0xb6>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a5a      	ldr	r2, [pc, #360]	; (80051d8 <HAL_GPIO_DeInit+0x208>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d007      	beq.n	8005082 <HAL_GPIO_DeInit+0xb2>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a59      	ldr	r2, [pc, #356]	; (80051dc <HAL_GPIO_DeInit+0x20c>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d101      	bne.n	800507e <HAL_GPIO_DeInit+0xae>
 800507a:	2309      	movs	r3, #9
 800507c:	e012      	b.n	80050a4 <HAL_GPIO_DeInit+0xd4>
 800507e:	230a      	movs	r3, #10
 8005080:	e010      	b.n	80050a4 <HAL_GPIO_DeInit+0xd4>
 8005082:	2308      	movs	r3, #8
 8005084:	e00e      	b.n	80050a4 <HAL_GPIO_DeInit+0xd4>
 8005086:	2307      	movs	r3, #7
 8005088:	e00c      	b.n	80050a4 <HAL_GPIO_DeInit+0xd4>
 800508a:	2306      	movs	r3, #6
 800508c:	e00a      	b.n	80050a4 <HAL_GPIO_DeInit+0xd4>
 800508e:	2305      	movs	r3, #5
 8005090:	e008      	b.n	80050a4 <HAL_GPIO_DeInit+0xd4>
 8005092:	2304      	movs	r3, #4
 8005094:	e006      	b.n	80050a4 <HAL_GPIO_DeInit+0xd4>
 8005096:	2303      	movs	r3, #3
 8005098:	e004      	b.n	80050a4 <HAL_GPIO_DeInit+0xd4>
 800509a:	2302      	movs	r3, #2
 800509c:	e002      	b.n	80050a4 <HAL_GPIO_DeInit+0xd4>
 800509e:	2301      	movs	r3, #1
 80050a0:	e000      	b.n	80050a4 <HAL_GPIO_DeInit+0xd4>
 80050a2:	2300      	movs	r3, #0
 80050a4:	697a      	ldr	r2, [r7, #20]
 80050a6:	f002 0203 	and.w	r2, r2, #3
 80050aa:	0092      	lsls	r2, r2, #2
 80050ac:	4093      	lsls	r3, r2
 80050ae:	68ba      	ldr	r2, [r7, #8]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d132      	bne.n	800511a <HAL_GPIO_DeInit+0x14a>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	f003 0303 	and.w	r3, r3, #3
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	220f      	movs	r2, #15
 80050be:	fa02 f303 	lsl.w	r3, r2, r3
 80050c2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80050c4:	4a3b      	ldr	r2, [pc, #236]	; (80051b4 <HAL_GPIO_DeInit+0x1e4>)
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	089b      	lsrs	r3, r3, #2
 80050ca:	3302      	adds	r3, #2
 80050cc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	43da      	mvns	r2, r3
 80050d4:	4837      	ldr	r0, [pc, #220]	; (80051b4 <HAL_GPIO_DeInit+0x1e4>)
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	089b      	lsrs	r3, r3, #2
 80050da:	400a      	ands	r2, r1
 80050dc:	3302      	adds	r3, #2
 80050de:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80050e2:	4b3f      	ldr	r3, [pc, #252]	; (80051e0 <HAL_GPIO_DeInit+0x210>)
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	43db      	mvns	r3, r3
 80050ea:	493d      	ldr	r1, [pc, #244]	; (80051e0 <HAL_GPIO_DeInit+0x210>)
 80050ec:	4013      	ands	r3, r2
 80050ee:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80050f0:	4b3b      	ldr	r3, [pc, #236]	; (80051e0 <HAL_GPIO_DeInit+0x210>)
 80050f2:	685a      	ldr	r2, [r3, #4]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	43db      	mvns	r3, r3
 80050f8:	4939      	ldr	r1, [pc, #228]	; (80051e0 <HAL_GPIO_DeInit+0x210>)
 80050fa:	4013      	ands	r3, r2
 80050fc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80050fe:	4b38      	ldr	r3, [pc, #224]	; (80051e0 <HAL_GPIO_DeInit+0x210>)
 8005100:	689a      	ldr	r2, [r3, #8]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	43db      	mvns	r3, r3
 8005106:	4936      	ldr	r1, [pc, #216]	; (80051e0 <HAL_GPIO_DeInit+0x210>)
 8005108:	4013      	ands	r3, r2
 800510a:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800510c:	4b34      	ldr	r3, [pc, #208]	; (80051e0 <HAL_GPIO_DeInit+0x210>)
 800510e:	68da      	ldr	r2, [r3, #12]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	43db      	mvns	r3, r3
 8005114:	4932      	ldr	r1, [pc, #200]	; (80051e0 <HAL_GPIO_DeInit+0x210>)
 8005116:	4013      	ands	r3, r2
 8005118:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	005b      	lsls	r3, r3, #1
 8005122:	2103      	movs	r1, #3
 8005124:	fa01 f303 	lsl.w	r3, r1, r3
 8005128:	43db      	mvns	r3, r3
 800512a:	401a      	ands	r2, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	08da      	lsrs	r2, r3, #3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	3208      	adds	r2, #8
 8005138:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	f003 0307 	and.w	r3, r3, #7
 8005142:	009b      	lsls	r3, r3, #2
 8005144:	220f      	movs	r2, #15
 8005146:	fa02 f303 	lsl.w	r3, r2, r3
 800514a:	43db      	mvns	r3, r3
 800514c:	697a      	ldr	r2, [r7, #20]
 800514e:	08d2      	lsrs	r2, r2, #3
 8005150:	4019      	ands	r1, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	3208      	adds	r2, #8
 8005156:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	689a      	ldr	r2, [r3, #8]
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	005b      	lsls	r3, r3, #1
 8005162:	2103      	movs	r1, #3
 8005164:	fa01 f303 	lsl.w	r3, r1, r3
 8005168:	43db      	mvns	r3, r3
 800516a:	401a      	ands	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	2101      	movs	r1, #1
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	fa01 f303 	lsl.w	r3, r1, r3
 800517c:	43db      	mvns	r3, r3
 800517e:	401a      	ands	r2, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	68da      	ldr	r2, [r3, #12]
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	005b      	lsls	r3, r3, #1
 800518c:	2103      	movs	r1, #3
 800518e:	fa01 f303 	lsl.w	r3, r1, r3
 8005192:	43db      	mvns	r3, r3
 8005194:	401a      	ands	r2, r3
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	60da      	str	r2, [r3, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	3301      	adds	r3, #1
 800519e:	617b      	str	r3, [r7, #20]
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	2b0f      	cmp	r3, #15
 80051a4:	f67f af22 	bls.w	8004fec <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80051a8:	bf00      	nop
 80051aa:	371c      	adds	r7, #28
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr
 80051b4:	40013800 	.word	0x40013800
 80051b8:	40020000 	.word	0x40020000
 80051bc:	40020400 	.word	0x40020400
 80051c0:	40020800 	.word	0x40020800
 80051c4:	40020c00 	.word	0x40020c00
 80051c8:	40021000 	.word	0x40021000
 80051cc:	40021400 	.word	0x40021400
 80051d0:	40021800 	.word	0x40021800
 80051d4:	40021c00 	.word	0x40021c00
 80051d8:	40022000 	.word	0x40022000
 80051dc:	40022400 	.word	0x40022400
 80051e0:	40013c00 	.word	0x40013c00

080051e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b085      	sub	sp, #20
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	460b      	mov	r3, r1
 80051ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	691a      	ldr	r2, [r3, #16]
 80051f4:	887b      	ldrh	r3, [r7, #2]
 80051f6:	4013      	ands	r3, r2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d002      	beq.n	8005202 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80051fc:	2301      	movs	r3, #1
 80051fe:	73fb      	strb	r3, [r7, #15]
 8005200:	e001      	b.n	8005206 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005202:	2300      	movs	r3, #0
 8005204:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005206:	7bfb      	ldrb	r3, [r7, #15]
}
 8005208:	4618      	mov	r0, r3
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	460b      	mov	r3, r1
 800521e:	807b      	strh	r3, [r7, #2]
 8005220:	4613      	mov	r3, r2
 8005222:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005224:	787b      	ldrb	r3, [r7, #1]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d003      	beq.n	8005232 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800522a:	887a      	ldrh	r2, [r7, #2]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005230:	e003      	b.n	800523a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005232:	887b      	ldrh	r3, [r7, #2]
 8005234:	041a      	lsls	r2, r3, #16
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	619a      	str	r2, [r3, #24]
}
 800523a:	bf00      	nop
 800523c:	370c      	adds	r7, #12
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
	...

08005248 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
 800524e:	4603      	mov	r3, r0
 8005250:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005252:	4b08      	ldr	r3, [pc, #32]	; (8005274 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005254:	695a      	ldr	r2, [r3, #20]
 8005256:	88fb      	ldrh	r3, [r7, #6]
 8005258:	4013      	ands	r3, r2
 800525a:	2b00      	cmp	r3, #0
 800525c:	d006      	beq.n	800526c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800525e:	4a05      	ldr	r2, [pc, #20]	; (8005274 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005260:	88fb      	ldrh	r3, [r7, #6]
 8005262:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005264:	88fb      	ldrh	r3, [r7, #6]
 8005266:	4618      	mov	r0, r3
 8005268:	f008 fef8 	bl	800e05c <HAL_GPIO_EXTI_Callback>
  }
}
 800526c:	bf00      	nop
 800526e:	3708      	adds	r7, #8
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}
 8005274:	40013c00 	.word	0x40013c00

08005278 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b082      	sub	sp, #8
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d101      	bne.n	800528a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e07f      	b.n	800538a <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005290:	b2db      	uxtb	r3, r3
 8005292:	2b00      	cmp	r3, #0
 8005294:	d106      	bne.n	80052a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f000 f8a9 	bl	80053f6 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2224      	movs	r2, #36	; 0x24
 80052a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f022 0201 	bic.w	r2, r2, #1
 80052ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	685a      	ldr	r2, [r3, #4]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80052c8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	689a      	ldr	r2, [r3, #8]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80052d8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	68db      	ldr	r3, [r3, #12]
 80052de:	2b01      	cmp	r3, #1
 80052e0:	d107      	bne.n	80052f2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	689a      	ldr	r2, [r3, #8]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80052ee:	609a      	str	r2, [r3, #8]
 80052f0:	e006      	b.n	8005300 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	689a      	ldr	r2, [r3, #8]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80052fe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	2b02      	cmp	r3, #2
 8005306:	d104      	bne.n	8005312 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005310:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	6859      	ldr	r1, [r3, #4]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	4b1d      	ldr	r3, [pc, #116]	; (8005394 <HAL_I2C_Init+0x11c>)
 800531e:	430b      	orrs	r3, r1
 8005320:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68da      	ldr	r2, [r3, #12]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005330:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	691a      	ldr	r2, [r3, #16]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	695b      	ldr	r3, [r3, #20]
 800533a:	ea42 0103 	orr.w	r1, r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	699b      	ldr	r3, [r3, #24]
 8005342:	021a      	lsls	r2, r3, #8
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	430a      	orrs	r2, r1
 800534a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	69d9      	ldr	r1, [r3, #28]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6a1a      	ldr	r2, [r3, #32]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	430a      	orrs	r2, r1
 800535a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f042 0201 	orr.w	r2, r2, #1
 800536a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2220      	movs	r2, #32
 8005376:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2200      	movs	r2, #0
 800537e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005388:	2300      	movs	r3, #0
}
 800538a:	4618      	mov	r0, r3
 800538c:	3708      	adds	r7, #8
 800538e:	46bd      	mov	sp, r7
 8005390:	bd80      	pop	{r7, pc}
 8005392:	bf00      	nop
 8005394:	02008000 	.word	0x02008000

08005398 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b082      	sub	sp, #8
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d101      	bne.n	80053aa <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e021      	b.n	80053ee <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2224      	movs	r2, #36	; 0x24
 80053ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f022 0201 	bic.w	r2, r2, #1
 80053c0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f000 f821 	bl	800540a <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2200      	movs	r2, #0
 80053d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2200      	movs	r2, #0
 80053da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80053ec:	2300      	movs	r3, #0
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3708      	adds	r7, #8
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}

080053f6 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80053f6:	b480      	push	{r7}
 80053f8:	b083      	sub	sp, #12
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80053fe:	bf00      	nop
 8005400:	370c      	adds	r7, #12
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr

0800540a <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800540a:	b480      	push	{r7}
 800540c:	b083      	sub	sp, #12
 800540e:	af00      	add	r7, sp, #0
 8005410:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8005412:	bf00      	nop
 8005414:	370c      	adds	r7, #12
 8005416:	46bd      	mov	sp, r7
 8005418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541c:	4770      	bx	lr
	...

08005420 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b088      	sub	sp, #32
 8005424:	af02      	add	r7, sp, #8
 8005426:	60f8      	str	r0, [r7, #12]
 8005428:	4608      	mov	r0, r1
 800542a:	4611      	mov	r1, r2
 800542c:	461a      	mov	r2, r3
 800542e:	4603      	mov	r3, r0
 8005430:	817b      	strh	r3, [r7, #10]
 8005432:	460b      	mov	r3, r1
 8005434:	813b      	strh	r3, [r7, #8]
 8005436:	4613      	mov	r3, r2
 8005438:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005440:	b2db      	uxtb	r3, r3
 8005442:	2b20      	cmp	r3, #32
 8005444:	f040 80f9 	bne.w	800563a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005448:	6a3b      	ldr	r3, [r7, #32]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d002      	beq.n	8005454 <HAL_I2C_Mem_Write+0x34>
 800544e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005450:	2b00      	cmp	r3, #0
 8005452:	d105      	bne.n	8005460 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f44f 7200 	mov.w	r2, #512	; 0x200
 800545a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e0ed      	b.n	800563c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005466:	2b01      	cmp	r3, #1
 8005468:	d101      	bne.n	800546e <HAL_I2C_Mem_Write+0x4e>
 800546a:	2302      	movs	r3, #2
 800546c:	e0e6      	b.n	800563c <HAL_I2C_Mem_Write+0x21c>
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2201      	movs	r2, #1
 8005472:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005476:	f7fd fa29 	bl	80028cc <HAL_GetTick>
 800547a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	9300      	str	r3, [sp, #0]
 8005480:	2319      	movs	r3, #25
 8005482:	2201      	movs	r2, #1
 8005484:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005488:	68f8      	ldr	r0, [r7, #12]
 800548a:	f000 fad1 	bl	8005a30 <I2C_WaitOnFlagUntilTimeout>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d001      	beq.n	8005498 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e0d1      	b.n	800563c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2221      	movs	r2, #33	; 0x21
 800549c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2240      	movs	r2, #64	; 0x40
 80054a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2200      	movs	r2, #0
 80054ac:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6a3a      	ldr	r2, [r7, #32]
 80054b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80054b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2200      	movs	r2, #0
 80054be:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80054c0:	88f8      	ldrh	r0, [r7, #6]
 80054c2:	893a      	ldrh	r2, [r7, #8]
 80054c4:	8979      	ldrh	r1, [r7, #10]
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	9301      	str	r3, [sp, #4]
 80054ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054cc:	9300      	str	r3, [sp, #0]
 80054ce:	4603      	mov	r3, r0
 80054d0:	68f8      	ldr	r0, [r7, #12]
 80054d2:	f000 f9e1 	bl	8005898 <I2C_RequestMemoryWrite>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d005      	beq.n	80054e8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2200      	movs	r2, #0
 80054e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80054e4:	2301      	movs	r3, #1
 80054e6:	e0a9      	b.n	800563c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ec:	b29b      	uxth	r3, r3
 80054ee:	2bff      	cmp	r3, #255	; 0xff
 80054f0:	d90e      	bls.n	8005510 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	22ff      	movs	r2, #255	; 0xff
 80054f6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054fc:	b2da      	uxtb	r2, r3
 80054fe:	8979      	ldrh	r1, [r7, #10]
 8005500:	2300      	movs	r3, #0
 8005502:	9300      	str	r3, [sp, #0]
 8005504:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005508:	68f8      	ldr	r0, [r7, #12]
 800550a:	f000 fbb3 	bl	8005c74 <I2C_TransferConfig>
 800550e:	e00f      	b.n	8005530 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005514:	b29a      	uxth	r2, r3
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800551e:	b2da      	uxtb	r2, r3
 8005520:	8979      	ldrh	r1, [r7, #10]
 8005522:	2300      	movs	r3, #0
 8005524:	9300      	str	r3, [sp, #0]
 8005526:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800552a:	68f8      	ldr	r0, [r7, #12]
 800552c:	f000 fba2 	bl	8005c74 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005530:	697a      	ldr	r2, [r7, #20]
 8005532:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005534:	68f8      	ldr	r0, [r7, #12]
 8005536:	f000 fabb 	bl	8005ab0 <I2C_WaitOnTXISFlagUntilTimeout>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d001      	beq.n	8005544 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e07b      	b.n	800563c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005548:	781a      	ldrb	r2, [r3, #0]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005554:	1c5a      	adds	r2, r3, #1
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800555e:	b29b      	uxth	r3, r3
 8005560:	3b01      	subs	r3, #1
 8005562:	b29a      	uxth	r2, r3
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800556c:	3b01      	subs	r3, #1
 800556e:	b29a      	uxth	r2, r3
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005578:	b29b      	uxth	r3, r3
 800557a:	2b00      	cmp	r3, #0
 800557c:	d034      	beq.n	80055e8 <HAL_I2C_Mem_Write+0x1c8>
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005582:	2b00      	cmp	r3, #0
 8005584:	d130      	bne.n	80055e8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	9300      	str	r3, [sp, #0]
 800558a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800558c:	2200      	movs	r2, #0
 800558e:	2180      	movs	r1, #128	; 0x80
 8005590:	68f8      	ldr	r0, [r7, #12]
 8005592:	f000 fa4d 	bl	8005a30 <I2C_WaitOnFlagUntilTimeout>
 8005596:	4603      	mov	r3, r0
 8005598:	2b00      	cmp	r3, #0
 800559a:	d001      	beq.n	80055a0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e04d      	b.n	800563c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	2bff      	cmp	r3, #255	; 0xff
 80055a8:	d90e      	bls.n	80055c8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	22ff      	movs	r2, #255	; 0xff
 80055ae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055b4:	b2da      	uxtb	r2, r3
 80055b6:	8979      	ldrh	r1, [r7, #10]
 80055b8:	2300      	movs	r3, #0
 80055ba:	9300      	str	r3, [sp, #0]
 80055bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055c0:	68f8      	ldr	r0, [r7, #12]
 80055c2:	f000 fb57 	bl	8005c74 <I2C_TransferConfig>
 80055c6:	e00f      	b.n	80055e8 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055cc:	b29a      	uxth	r2, r3
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055d6:	b2da      	uxtb	r2, r3
 80055d8:	8979      	ldrh	r1, [r7, #10]
 80055da:	2300      	movs	r3, #0
 80055dc:	9300      	str	r3, [sp, #0]
 80055de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055e2:	68f8      	ldr	r0, [r7, #12]
 80055e4:	f000 fb46 	bl	8005c74 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ec:	b29b      	uxth	r3, r3
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d19e      	bne.n	8005530 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055f2:	697a      	ldr	r2, [r7, #20]
 80055f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80055f6:	68f8      	ldr	r0, [r7, #12]
 80055f8:	f000 fa9a 	bl	8005b30 <I2C_WaitOnSTOPFlagUntilTimeout>
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d001      	beq.n	8005606 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e01a      	b.n	800563c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2220      	movs	r2, #32
 800560c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	6859      	ldr	r1, [r3, #4]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	4b0a      	ldr	r3, [pc, #40]	; (8005644 <HAL_I2C_Mem_Write+0x224>)
 800561a:	400b      	ands	r3, r1
 800561c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2220      	movs	r2, #32
 8005622:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005636:	2300      	movs	r3, #0
 8005638:	e000      	b.n	800563c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800563a:	2302      	movs	r3, #2
  }
}
 800563c:	4618      	mov	r0, r3
 800563e:	3718      	adds	r7, #24
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}
 8005644:	fe00e800 	.word	0xfe00e800

08005648 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b088      	sub	sp, #32
 800564c:	af02      	add	r7, sp, #8
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	4608      	mov	r0, r1
 8005652:	4611      	mov	r1, r2
 8005654:	461a      	mov	r2, r3
 8005656:	4603      	mov	r3, r0
 8005658:	817b      	strh	r3, [r7, #10]
 800565a:	460b      	mov	r3, r1
 800565c:	813b      	strh	r3, [r7, #8]
 800565e:	4613      	mov	r3, r2
 8005660:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005668:	b2db      	uxtb	r3, r3
 800566a:	2b20      	cmp	r3, #32
 800566c:	f040 80fd 	bne.w	800586a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005670:	6a3b      	ldr	r3, [r7, #32]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d002      	beq.n	800567c <HAL_I2C_Mem_Read+0x34>
 8005676:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005678:	2b00      	cmp	r3, #0
 800567a:	d105      	bne.n	8005688 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005682:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	e0f1      	b.n	800586c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800568e:	2b01      	cmp	r3, #1
 8005690:	d101      	bne.n	8005696 <HAL_I2C_Mem_Read+0x4e>
 8005692:	2302      	movs	r3, #2
 8005694:	e0ea      	b.n	800586c <HAL_I2C_Mem_Read+0x224>
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2201      	movs	r2, #1
 800569a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800569e:	f7fd f915 	bl	80028cc <HAL_GetTick>
 80056a2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	9300      	str	r3, [sp, #0]
 80056a8:	2319      	movs	r3, #25
 80056aa:	2201      	movs	r2, #1
 80056ac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80056b0:	68f8      	ldr	r0, [r7, #12]
 80056b2:	f000 f9bd 	bl	8005a30 <I2C_WaitOnFlagUntilTimeout>
 80056b6:	4603      	mov	r3, r0
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d001      	beq.n	80056c0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80056bc:	2301      	movs	r3, #1
 80056be:	e0d5      	b.n	800586c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2222      	movs	r2, #34	; 0x22
 80056c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2240      	movs	r2, #64	; 0x40
 80056cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2200      	movs	r2, #0
 80056d4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6a3a      	ldr	r2, [r7, #32]
 80056da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80056e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80056e8:	88f8      	ldrh	r0, [r7, #6]
 80056ea:	893a      	ldrh	r2, [r7, #8]
 80056ec:	8979      	ldrh	r1, [r7, #10]
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	9301      	str	r3, [sp, #4]
 80056f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056f4:	9300      	str	r3, [sp, #0]
 80056f6:	4603      	mov	r3, r0
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f000 f921 	bl	8005940 <I2C_RequestMemoryRead>
 80056fe:	4603      	mov	r3, r0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d005      	beq.n	8005710 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2200      	movs	r2, #0
 8005708:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e0ad      	b.n	800586c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005714:	b29b      	uxth	r3, r3
 8005716:	2bff      	cmp	r3, #255	; 0xff
 8005718:	d90e      	bls.n	8005738 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	22ff      	movs	r2, #255	; 0xff
 800571e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005724:	b2da      	uxtb	r2, r3
 8005726:	8979      	ldrh	r1, [r7, #10]
 8005728:	4b52      	ldr	r3, [pc, #328]	; (8005874 <HAL_I2C_Mem_Read+0x22c>)
 800572a:	9300      	str	r3, [sp, #0]
 800572c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005730:	68f8      	ldr	r0, [r7, #12]
 8005732:	f000 fa9f 	bl	8005c74 <I2C_TransferConfig>
 8005736:	e00f      	b.n	8005758 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800573c:	b29a      	uxth	r2, r3
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005746:	b2da      	uxtb	r2, r3
 8005748:	8979      	ldrh	r1, [r7, #10]
 800574a:	4b4a      	ldr	r3, [pc, #296]	; (8005874 <HAL_I2C_Mem_Read+0x22c>)
 800574c:	9300      	str	r3, [sp, #0]
 800574e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005752:	68f8      	ldr	r0, [r7, #12]
 8005754:	f000 fa8e 	bl	8005c74 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	9300      	str	r3, [sp, #0]
 800575c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800575e:	2200      	movs	r2, #0
 8005760:	2104      	movs	r1, #4
 8005762:	68f8      	ldr	r0, [r7, #12]
 8005764:	f000 f964 	bl	8005a30 <I2C_WaitOnFlagUntilTimeout>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d001      	beq.n	8005772 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e07c      	b.n	800586c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800577c:	b2d2      	uxtb	r2, r2
 800577e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800578e:	3b01      	subs	r3, #1
 8005790:	b29a      	uxth	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800579a:	b29b      	uxth	r3, r3
 800579c:	3b01      	subs	r3, #1
 800579e:	b29a      	uxth	r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d034      	beq.n	8005818 <HAL_I2C_Mem_Read+0x1d0>
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d130      	bne.n	8005818 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80057b6:	697b      	ldr	r3, [r7, #20]
 80057b8:	9300      	str	r3, [sp, #0]
 80057ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057bc:	2200      	movs	r2, #0
 80057be:	2180      	movs	r1, #128	; 0x80
 80057c0:	68f8      	ldr	r0, [r7, #12]
 80057c2:	f000 f935 	bl	8005a30 <I2C_WaitOnFlagUntilTimeout>
 80057c6:	4603      	mov	r3, r0
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d001      	beq.n	80057d0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e04d      	b.n	800586c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	2bff      	cmp	r3, #255	; 0xff
 80057d8:	d90e      	bls.n	80057f8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	22ff      	movs	r2, #255	; 0xff
 80057de:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80057e4:	b2da      	uxtb	r2, r3
 80057e6:	8979      	ldrh	r1, [r7, #10]
 80057e8:	2300      	movs	r3, #0
 80057ea:	9300      	str	r3, [sp, #0]
 80057ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80057f0:	68f8      	ldr	r0, [r7, #12]
 80057f2:	f000 fa3f 	bl	8005c74 <I2C_TransferConfig>
 80057f6:	e00f      	b.n	8005818 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057fc:	b29a      	uxth	r2, r3
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005806:	b2da      	uxtb	r2, r3
 8005808:	8979      	ldrh	r1, [r7, #10]
 800580a:	2300      	movs	r3, #0
 800580c:	9300      	str	r3, [sp, #0]
 800580e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005812:	68f8      	ldr	r0, [r7, #12]
 8005814:	f000 fa2e 	bl	8005c74 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800581c:	b29b      	uxth	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	d19a      	bne.n	8005758 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005822:	697a      	ldr	r2, [r7, #20]
 8005824:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005826:	68f8      	ldr	r0, [r7, #12]
 8005828:	f000 f982 	bl	8005b30 <I2C_WaitOnSTOPFlagUntilTimeout>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d001      	beq.n	8005836 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	e01a      	b.n	800586c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	2220      	movs	r2, #32
 800583c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	6859      	ldr	r1, [r3, #4]
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	4b0b      	ldr	r3, [pc, #44]	; (8005878 <HAL_I2C_Mem_Read+0x230>)
 800584a:	400b      	ands	r3, r1
 800584c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2220      	movs	r2, #32
 8005852:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2200      	movs	r2, #0
 8005862:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005866:	2300      	movs	r3, #0
 8005868:	e000      	b.n	800586c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800586a:	2302      	movs	r3, #2
  }
}
 800586c:	4618      	mov	r0, r3
 800586e:	3718      	adds	r7, #24
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}
 8005874:	80002400 	.word	0x80002400
 8005878:	fe00e800 	.word	0xfe00e800

0800587c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800587c:	b480      	push	{r7}
 800587e:	b083      	sub	sp, #12
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800588a:	b2db      	uxtb	r3, r3
}
 800588c:	4618      	mov	r0, r3
 800588e:	370c      	adds	r7, #12
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr

08005898 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af02      	add	r7, sp, #8
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	4608      	mov	r0, r1
 80058a2:	4611      	mov	r1, r2
 80058a4:	461a      	mov	r2, r3
 80058a6:	4603      	mov	r3, r0
 80058a8:	817b      	strh	r3, [r7, #10]
 80058aa:	460b      	mov	r3, r1
 80058ac:	813b      	strh	r3, [r7, #8]
 80058ae:	4613      	mov	r3, r2
 80058b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80058b2:	88fb      	ldrh	r3, [r7, #6]
 80058b4:	b2da      	uxtb	r2, r3
 80058b6:	8979      	ldrh	r1, [r7, #10]
 80058b8:	4b20      	ldr	r3, [pc, #128]	; (800593c <I2C_RequestMemoryWrite+0xa4>)
 80058ba:	9300      	str	r3, [sp, #0]
 80058bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80058c0:	68f8      	ldr	r0, [r7, #12]
 80058c2:	f000 f9d7 	bl	8005c74 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058c6:	69fa      	ldr	r2, [r7, #28]
 80058c8:	69b9      	ldr	r1, [r7, #24]
 80058ca:	68f8      	ldr	r0, [r7, #12]
 80058cc:	f000 f8f0 	bl	8005ab0 <I2C_WaitOnTXISFlagUntilTimeout>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d001      	beq.n	80058da <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e02c      	b.n	8005934 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80058da:	88fb      	ldrh	r3, [r7, #6]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d105      	bne.n	80058ec <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80058e0:	893b      	ldrh	r3, [r7, #8]
 80058e2:	b2da      	uxtb	r2, r3
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	629a      	str	r2, [r3, #40]	; 0x28
 80058ea:	e015      	b.n	8005918 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80058ec:	893b      	ldrh	r3, [r7, #8]
 80058ee:	0a1b      	lsrs	r3, r3, #8
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	b2da      	uxtb	r2, r3
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058fa:	69fa      	ldr	r2, [r7, #28]
 80058fc:	69b9      	ldr	r1, [r7, #24]
 80058fe:	68f8      	ldr	r0, [r7, #12]
 8005900:	f000 f8d6 	bl	8005ab0 <I2C_WaitOnTXISFlagUntilTimeout>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d001      	beq.n	800590e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e012      	b.n	8005934 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800590e:	893b      	ldrh	r3, [r7, #8]
 8005910:	b2da      	uxtb	r2, r3
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	9300      	str	r3, [sp, #0]
 800591c:	69bb      	ldr	r3, [r7, #24]
 800591e:	2200      	movs	r2, #0
 8005920:	2180      	movs	r1, #128	; 0x80
 8005922:	68f8      	ldr	r0, [r7, #12]
 8005924:	f000 f884 	bl	8005a30 <I2C_WaitOnFlagUntilTimeout>
 8005928:	4603      	mov	r3, r0
 800592a:	2b00      	cmp	r3, #0
 800592c:	d001      	beq.n	8005932 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e000      	b.n	8005934 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005932:	2300      	movs	r3, #0
}
 8005934:	4618      	mov	r0, r3
 8005936:	3710      	adds	r7, #16
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}
 800593c:	80002000 	.word	0x80002000

08005940 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b086      	sub	sp, #24
 8005944:	af02      	add	r7, sp, #8
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	4608      	mov	r0, r1
 800594a:	4611      	mov	r1, r2
 800594c:	461a      	mov	r2, r3
 800594e:	4603      	mov	r3, r0
 8005950:	817b      	strh	r3, [r7, #10]
 8005952:	460b      	mov	r3, r1
 8005954:	813b      	strh	r3, [r7, #8]
 8005956:	4613      	mov	r3, r2
 8005958:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800595a:	88fb      	ldrh	r3, [r7, #6]
 800595c:	b2da      	uxtb	r2, r3
 800595e:	8979      	ldrh	r1, [r7, #10]
 8005960:	4b20      	ldr	r3, [pc, #128]	; (80059e4 <I2C_RequestMemoryRead+0xa4>)
 8005962:	9300      	str	r3, [sp, #0]
 8005964:	2300      	movs	r3, #0
 8005966:	68f8      	ldr	r0, [r7, #12]
 8005968:	f000 f984 	bl	8005c74 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800596c:	69fa      	ldr	r2, [r7, #28]
 800596e:	69b9      	ldr	r1, [r7, #24]
 8005970:	68f8      	ldr	r0, [r7, #12]
 8005972:	f000 f89d 	bl	8005ab0 <I2C_WaitOnTXISFlagUntilTimeout>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d001      	beq.n	8005980 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e02c      	b.n	80059da <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005980:	88fb      	ldrh	r3, [r7, #6]
 8005982:	2b01      	cmp	r3, #1
 8005984:	d105      	bne.n	8005992 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005986:	893b      	ldrh	r3, [r7, #8]
 8005988:	b2da      	uxtb	r2, r3
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	629a      	str	r2, [r3, #40]	; 0x28
 8005990:	e015      	b.n	80059be <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005992:	893b      	ldrh	r3, [r7, #8]
 8005994:	0a1b      	lsrs	r3, r3, #8
 8005996:	b29b      	uxth	r3, r3
 8005998:	b2da      	uxtb	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059a0:	69fa      	ldr	r2, [r7, #28]
 80059a2:	69b9      	ldr	r1, [r7, #24]
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	f000 f883 	bl	8005ab0 <I2C_WaitOnTXISFlagUntilTimeout>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d001      	beq.n	80059b4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e012      	b.n	80059da <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80059b4:	893b      	ldrh	r3, [r7, #8]
 80059b6:	b2da      	uxtb	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80059be:	69fb      	ldr	r3, [r7, #28]
 80059c0:	9300      	str	r3, [sp, #0]
 80059c2:	69bb      	ldr	r3, [r7, #24]
 80059c4:	2200      	movs	r2, #0
 80059c6:	2140      	movs	r1, #64	; 0x40
 80059c8:	68f8      	ldr	r0, [r7, #12]
 80059ca:	f000 f831 	bl	8005a30 <I2C_WaitOnFlagUntilTimeout>
 80059ce:	4603      	mov	r3, r0
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d001      	beq.n	80059d8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e000      	b.n	80059da <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80059d8:	2300      	movs	r3, #0
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3710      	adds	r7, #16
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	80002000 	.word	0x80002000

080059e8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b083      	sub	sp, #12
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	f003 0302 	and.w	r3, r3, #2
 80059fa:	2b02      	cmp	r3, #2
 80059fc:	d103      	bne.n	8005a06 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2200      	movs	r2, #0
 8005a04:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	699b      	ldr	r3, [r3, #24]
 8005a0c:	f003 0301 	and.w	r3, r3, #1
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d007      	beq.n	8005a24 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	699a      	ldr	r2, [r3, #24]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f042 0201 	orr.w	r2, r2, #1
 8005a22:	619a      	str	r2, [r3, #24]
  }
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	60b9      	str	r1, [r7, #8]
 8005a3a:	603b      	str	r3, [r7, #0]
 8005a3c:	4613      	mov	r3, r2
 8005a3e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a40:	e022      	b.n	8005a88 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a48:	d01e      	beq.n	8005a88 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a4a:	f7fc ff3f 	bl	80028cc <HAL_GetTick>
 8005a4e:	4602      	mov	r2, r0
 8005a50:	69bb      	ldr	r3, [r7, #24]
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	683a      	ldr	r2, [r7, #0]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d302      	bcc.n	8005a60 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d113      	bne.n	8005a88 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a64:	f043 0220 	orr.w	r2, r3, #32
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2220      	movs	r2, #32
 8005a70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005a84:	2301      	movs	r3, #1
 8005a86:	e00f      	b.n	8005aa8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	699a      	ldr	r2, [r3, #24]
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	4013      	ands	r3, r2
 8005a92:	68ba      	ldr	r2, [r7, #8]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	bf0c      	ite	eq
 8005a98:	2301      	moveq	r3, #1
 8005a9a:	2300      	movne	r3, #0
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	461a      	mov	r2, r3
 8005aa0:	79fb      	ldrb	r3, [r7, #7]
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	d0cd      	beq.n	8005a42 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3710      	adds	r7, #16
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	60f8      	str	r0, [r7, #12]
 8005ab8:	60b9      	str	r1, [r7, #8]
 8005aba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005abc:	e02c      	b.n	8005b18 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	68b9      	ldr	r1, [r7, #8]
 8005ac2:	68f8      	ldr	r0, [r7, #12]
 8005ac4:	f000 f870 	bl	8005ba8 <I2C_IsAcknowledgeFailed>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d001      	beq.n	8005ad2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005ace:	2301      	movs	r3, #1
 8005ad0:	e02a      	b.n	8005b28 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad8:	d01e      	beq.n	8005b18 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ada:	f7fc fef7 	bl	80028cc <HAL_GetTick>
 8005ade:	4602      	mov	r2, r0
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	1ad3      	subs	r3, r2, r3
 8005ae4:	68ba      	ldr	r2, [r7, #8]
 8005ae6:	429a      	cmp	r2, r3
 8005ae8:	d302      	bcc.n	8005af0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d113      	bne.n	8005b18 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005af4:	f043 0220 	orr.w	r2, r3, #32
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2220      	movs	r2, #32
 8005b00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e007      	b.n	8005b28 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	699b      	ldr	r3, [r3, #24]
 8005b1e:	f003 0302 	and.w	r3, r3, #2
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	d1cb      	bne.n	8005abe <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b3c:	e028      	b.n	8005b90 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	68b9      	ldr	r1, [r7, #8]
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	f000 f830 	bl	8005ba8 <I2C_IsAcknowledgeFailed>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d001      	beq.n	8005b52 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e026      	b.n	8005ba0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b52:	f7fc febb 	bl	80028cc <HAL_GetTick>
 8005b56:	4602      	mov	r2, r0
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	1ad3      	subs	r3, r2, r3
 8005b5c:	68ba      	ldr	r2, [r7, #8]
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d302      	bcc.n	8005b68 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d113      	bne.n	8005b90 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b6c:	f043 0220 	orr.w	r2, r3, #32
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2220      	movs	r2, #32
 8005b78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	e007      	b.n	8005ba0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	699b      	ldr	r3, [r3, #24]
 8005b96:	f003 0320 	and.w	r3, r3, #32
 8005b9a:	2b20      	cmp	r3, #32
 8005b9c:	d1cf      	bne.n	8005b3e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005b9e:	2300      	movs	r3, #0
}
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	3710      	adds	r7, #16
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	60b9      	str	r1, [r7, #8]
 8005bb2:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	699b      	ldr	r3, [r3, #24]
 8005bba:	f003 0310 	and.w	r3, r3, #16
 8005bbe:	2b10      	cmp	r3, #16
 8005bc0:	d151      	bne.n	8005c66 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bc2:	e022      	b.n	8005c0a <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bca:	d01e      	beq.n	8005c0a <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bcc:	f7fc fe7e 	bl	80028cc <HAL_GetTick>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	1ad3      	subs	r3, r2, r3
 8005bd6:	68ba      	ldr	r2, [r7, #8]
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d302      	bcc.n	8005be2 <I2C_IsAcknowledgeFailed+0x3a>
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d113      	bne.n	8005c0a <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005be6:	f043 0220 	orr.w	r2, r3, #32
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2220      	movs	r2, #32
 8005bf2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e02e      	b.n	8005c68 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	699b      	ldr	r3, [r3, #24]
 8005c10:	f003 0320 	and.w	r3, r3, #32
 8005c14:	2b20      	cmp	r3, #32
 8005c16:	d1d5      	bne.n	8005bc4 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2210      	movs	r2, #16
 8005c1e:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	2220      	movs	r2, #32
 8005c26:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005c28:	68f8      	ldr	r0, [r7, #12]
 8005c2a:	f7ff fedd 	bl	80059e8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	6859      	ldr	r1, [r3, #4]
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	4b0d      	ldr	r3, [pc, #52]	; (8005c70 <I2C_IsAcknowledgeFailed+0xc8>)
 8005c3a:	400b      	ands	r3, r1
 8005c3c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c42:	f043 0204 	orr.w	r2, r3, #4
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2220      	movs	r2, #32
 8005c4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005c62:	2301      	movs	r3, #1
 8005c64:	e000      	b.n	8005c68 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8005c66:	2300      	movs	r3, #0
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3710      	adds	r7, #16
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}
 8005c70:	fe00e800 	.word	0xfe00e800

08005c74 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b085      	sub	sp, #20
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	607b      	str	r3, [r7, #4]
 8005c7e:	460b      	mov	r3, r1
 8005c80:	817b      	strh	r3, [r7, #10]
 8005c82:	4613      	mov	r3, r2
 8005c84:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	685a      	ldr	r2, [r3, #4]
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	0d5b      	lsrs	r3, r3, #21
 8005c90:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005c94:	4b0d      	ldr	r3, [pc, #52]	; (8005ccc <I2C_TransferConfig+0x58>)
 8005c96:	430b      	orrs	r3, r1
 8005c98:	43db      	mvns	r3, r3
 8005c9a:	ea02 0103 	and.w	r1, r2, r3
 8005c9e:	897b      	ldrh	r3, [r7, #10]
 8005ca0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005ca4:	7a7b      	ldrb	r3, [r7, #9]
 8005ca6:	041b      	lsls	r3, r3, #16
 8005ca8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005cac:	431a      	orrs	r2, r3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	431a      	orrs	r2, r3
 8005cb2:	69bb      	ldr	r3, [r7, #24]
 8005cb4:	431a      	orrs	r2, r3
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	430a      	orrs	r2, r1
 8005cbc:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005cbe:	bf00      	nop
 8005cc0:	3714      	adds	r7, #20
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc8:	4770      	bx	lr
 8005cca:	bf00      	nop
 8005ccc:	03ff63ff 	.word	0x03ff63ff

08005cd0 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b084      	sub	sp, #16
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d101      	bne.n	8005ce2 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e0bf      	b.n	8005e62 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005ce8:	b2db      	uxtb	r3, r3
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d106      	bne.n	8005cfc <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005cf6:	6878      	ldr	r0, [r7, #4]
 8005cf8:	f009 f9ce 	bl	800f098 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2202      	movs	r2, #2
 8005d00:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	699a      	ldr	r2, [r3, #24]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005d12:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	6999      	ldr	r1, [r3, #24]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	685a      	ldr	r2, [r3, #4]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005d28:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	430a      	orrs	r2, r1
 8005d36:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	6899      	ldr	r1, [r3, #8]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681a      	ldr	r2, [r3, #0]
 8005d42:	4b4a      	ldr	r3, [pc, #296]	; (8005e6c <HAL_LTDC_Init+0x19c>)
 8005d44:	400b      	ands	r3, r1
 8005d46:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	695b      	ldr	r3, [r3, #20]
 8005d4c:	041b      	lsls	r3, r3, #16
 8005d4e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	6899      	ldr	r1, [r3, #8]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	699a      	ldr	r2, [r3, #24]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	431a      	orrs	r2, r3
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	430a      	orrs	r2, r1
 8005d64:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	68d9      	ldr	r1, [r3, #12]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	4b3e      	ldr	r3, [pc, #248]	; (8005e6c <HAL_LTDC_Init+0x19c>)
 8005d72:	400b      	ands	r3, r1
 8005d74:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	69db      	ldr	r3, [r3, #28]
 8005d7a:	041b      	lsls	r3, r3, #16
 8005d7c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68d9      	ldr	r1, [r3, #12]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6a1a      	ldr	r2, [r3, #32]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	431a      	orrs	r2, r3
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	430a      	orrs	r2, r1
 8005d92:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6919      	ldr	r1, [r3, #16]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	4b33      	ldr	r3, [pc, #204]	; (8005e6c <HAL_LTDC_Init+0x19c>)
 8005da0:	400b      	ands	r3, r1
 8005da2:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da8:	041b      	lsls	r3, r3, #16
 8005daa:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	6919      	ldr	r1, [r3, #16]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	431a      	orrs	r2, r3
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	430a      	orrs	r2, r1
 8005dc0:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	6959      	ldr	r1, [r3, #20]
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	4b27      	ldr	r3, [pc, #156]	; (8005e6c <HAL_LTDC_Init+0x19c>)
 8005dce:	400b      	ands	r3, r1
 8005dd0:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd6:	041b      	lsls	r3, r3, #16
 8005dd8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	6959      	ldr	r1, [r3, #20]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	431a      	orrs	r2, r3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	430a      	orrs	r2, r1
 8005dee:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005df6:	021b      	lsls	r3, r3, #8
 8005df8:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005e00:	041b      	lsls	r3, r3, #16
 8005e02:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005e12:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005e1a:	68ba      	ldr	r2, [r7, #8]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	687a      	ldr	r2, [r7, #4]
 8005e22:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8005e26:	431a      	orrs	r2, r3
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	430a      	orrs	r2, r1
 8005e2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f042 0206 	orr.w	r2, r2, #6
 8005e3e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	699a      	ldr	r2, [r3, #24]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f042 0201 	orr.w	r2, r2, #1
 8005e4e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2200      	movs	r2, #0
 8005e54:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005e60:	2300      	movs	r3, #0
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3710      	adds	r7, #16
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	bf00      	nop
 8005e6c:	f000f800 	.word	0xf000f800

08005e70 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005e70:	b5b0      	push	{r4, r5, r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	60b9      	str	r1, [r7, #8]
 8005e7a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d101      	bne.n	8005e8a <HAL_LTDC_ConfigLayer+0x1a>
 8005e86:	2302      	movs	r3, #2
 8005e88:	e02c      	b.n	8005ee4 <HAL_LTDC_ConfigLayer+0x74>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2201      	movs	r2, #1
 8005e8e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2202      	movs	r2, #2
 8005e96:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8005e9a:	68fa      	ldr	r2, [r7, #12]
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2134      	movs	r1, #52	; 0x34
 8005ea0:	fb01 f303 	mul.w	r3, r1, r3
 8005ea4:	4413      	add	r3, r2
 8005ea6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8005eaa:	68bb      	ldr	r3, [r7, #8]
 8005eac:	4614      	mov	r4, r2
 8005eae:	461d      	mov	r5, r3
 8005eb0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005eb2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005eb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005eb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005eb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005eba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8005ebc:	682b      	ldr	r3, [r5, #0]
 8005ebe:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	68b9      	ldr	r1, [r7, #8]
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f000 f811 	bl	8005eec <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	2201      	movs	r2, #1
 8005ed0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2200      	movs	r2, #0
 8005ede:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8005ee2:	2300      	movs	r3, #0
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3710      	adds	r7, #16
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bdb0      	pop	{r4, r5, r7, pc}

08005eec <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b089      	sub	sp, #36	; 0x24
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	60b9      	str	r1, [r7, #8]
 8005ef6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	685a      	ldr	r2, [r3, #4]
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	0c1b      	lsrs	r3, r3, #16
 8005f04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f08:	4413      	add	r3, r2
 8005f0a:	041b      	lsls	r3, r3, #16
 8005f0c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	461a      	mov	r2, r3
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	01db      	lsls	r3, r3, #7
 8005f18:	4413      	add	r3, r2
 8005f1a:	3384      	adds	r3, #132	; 0x84
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	6812      	ldr	r2, [r2, #0]
 8005f22:	4611      	mov	r1, r2
 8005f24:	687a      	ldr	r2, [r7, #4]
 8005f26:	01d2      	lsls	r2, r2, #7
 8005f28:	440a      	add	r2, r1
 8005f2a:	3284      	adds	r2, #132	; 0x84
 8005f2c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005f30:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	68db      	ldr	r3, [r3, #12]
 8005f3c:	0c1b      	lsrs	r3, r3, #16
 8005f3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005f42:	4413      	add	r3, r2
 8005f44:	1c5a      	adds	r2, r3, #1
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4619      	mov	r1, r3
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	01db      	lsls	r3, r3, #7
 8005f50:	440b      	add	r3, r1
 8005f52:	3384      	adds	r3, #132	; 0x84
 8005f54:	4619      	mov	r1, r3
 8005f56:	69fb      	ldr	r3, [r7, #28]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	68da      	ldr	r2, [r3, #12]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68db      	ldr	r3, [r3, #12]
 8005f66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f6a:	4413      	add	r3, r2
 8005f6c:	041b      	lsls	r3, r3, #16
 8005f6e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	461a      	mov	r2, r3
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	01db      	lsls	r3, r3, #7
 8005f7a:	4413      	add	r3, r2
 8005f7c:	3384      	adds	r3, #132	; 0x84
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	68fa      	ldr	r2, [r7, #12]
 8005f82:	6812      	ldr	r2, [r2, #0]
 8005f84:	4611      	mov	r1, r2
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	01d2      	lsls	r2, r2, #7
 8005f8a:	440a      	add	r2, r1
 8005f8c:	3284      	adds	r2, #132	; 0x84
 8005f8e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8005f92:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	689a      	ldr	r2, [r3, #8]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	68db      	ldr	r3, [r3, #12]
 8005f9e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005fa2:	4413      	add	r3, r2
 8005fa4:	1c5a      	adds	r2, r3, #1
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	4619      	mov	r1, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	01db      	lsls	r3, r3, #7
 8005fb0:	440b      	add	r3, r1
 8005fb2:	3384      	adds	r3, #132	; 0x84
 8005fb4:	4619      	mov	r1, r3
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	01db      	lsls	r3, r3, #7
 8005fc6:	4413      	add	r3, r2
 8005fc8:	3384      	adds	r3, #132	; 0x84
 8005fca:	691b      	ldr	r3, [r3, #16]
 8005fcc:	68fa      	ldr	r2, [r7, #12]
 8005fce:	6812      	ldr	r2, [r2, #0]
 8005fd0:	4611      	mov	r1, r2
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	01d2      	lsls	r2, r2, #7
 8005fd6:	440a      	add	r2, r1
 8005fd8:	3284      	adds	r2, #132	; 0x84
 8005fda:	f023 0307 	bic.w	r3, r3, #7
 8005fde:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	01db      	lsls	r3, r3, #7
 8005fea:	4413      	add	r3, r2
 8005fec:	3384      	adds	r3, #132	; 0x84
 8005fee:	461a      	mov	r2, r3
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	691b      	ldr	r3, [r3, #16]
 8005ff4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005ffc:	021b      	lsls	r3, r3, #8
 8005ffe:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006006:	041b      	lsls	r3, r3, #16
 8006008:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	699b      	ldr	r3, [r3, #24]
 800600e:	061b      	lsls	r3, r3, #24
 8006010:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	461a      	mov	r2, r3
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	01db      	lsls	r3, r3, #7
 800601c:	4413      	add	r3, r2
 800601e:	3384      	adds	r3, #132	; 0x84
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	461a      	mov	r2, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	01db      	lsls	r3, r3, #7
 800602c:	4413      	add	r3, r2
 800602e:	3384      	adds	r3, #132	; 0x84
 8006030:	461a      	mov	r2, r3
 8006032:	2300      	movs	r3, #0
 8006034:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006036:	68bb      	ldr	r3, [r7, #8]
 8006038:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800603c:	461a      	mov	r2, r3
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	431a      	orrs	r2, r3
 8006042:	69bb      	ldr	r3, [r7, #24]
 8006044:	431a      	orrs	r2, r3
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	4619      	mov	r1, r3
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	01db      	lsls	r3, r3, #7
 8006050:	440b      	add	r3, r1
 8006052:	3384      	adds	r3, #132	; 0x84
 8006054:	4619      	mov	r1, r3
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	4313      	orrs	r3, r2
 800605a:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	461a      	mov	r2, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	01db      	lsls	r3, r3, #7
 8006066:	4413      	add	r3, r2
 8006068:	3384      	adds	r3, #132	; 0x84
 800606a:	695b      	ldr	r3, [r3, #20]
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	6812      	ldr	r2, [r2, #0]
 8006070:	4611      	mov	r1, r2
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	01d2      	lsls	r2, r2, #7
 8006076:	440a      	add	r2, r1
 8006078:	3284      	adds	r2, #132	; 0x84
 800607a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800607e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	461a      	mov	r2, r3
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	01db      	lsls	r3, r3, #7
 800608a:	4413      	add	r3, r2
 800608c:	3384      	adds	r3, #132	; 0x84
 800608e:	461a      	mov	r2, r3
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	695b      	ldr	r3, [r3, #20]
 8006094:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	461a      	mov	r2, r3
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	01db      	lsls	r3, r3, #7
 80060a0:	4413      	add	r3, r2
 80060a2:	3384      	adds	r3, #132	; 0x84
 80060a4:	69da      	ldr	r2, [r3, #28]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4619      	mov	r1, r3
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	01db      	lsls	r3, r3, #7
 80060b0:	440b      	add	r3, r1
 80060b2:	3384      	adds	r3, #132	; 0x84
 80060b4:	4619      	mov	r1, r3
 80060b6:	4b58      	ldr	r3, [pc, #352]	; (8006218 <LTDC_SetConfig+0x32c>)
 80060b8:	4013      	ands	r3, r2
 80060ba:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	69da      	ldr	r2, [r3, #28]
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	6a1b      	ldr	r3, [r3, #32]
 80060c4:	68f9      	ldr	r1, [r7, #12]
 80060c6:	6809      	ldr	r1, [r1, #0]
 80060c8:	4608      	mov	r0, r1
 80060ca:	6879      	ldr	r1, [r7, #4]
 80060cc:	01c9      	lsls	r1, r1, #7
 80060ce:	4401      	add	r1, r0
 80060d0:	3184      	adds	r1, #132	; 0x84
 80060d2:	4313      	orrs	r3, r2
 80060d4:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	461a      	mov	r2, r3
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	01db      	lsls	r3, r3, #7
 80060e0:	4413      	add	r3, r2
 80060e2:	3384      	adds	r3, #132	; 0x84
 80060e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	461a      	mov	r2, r3
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	01db      	lsls	r3, r3, #7
 80060f0:	4413      	add	r3, r2
 80060f2:	3384      	adds	r3, #132	; 0x84
 80060f4:	461a      	mov	r2, r3
 80060f6:	2300      	movs	r3, #0
 80060f8:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	461a      	mov	r2, r3
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	01db      	lsls	r3, r3, #7
 8006104:	4413      	add	r3, r2
 8006106:	3384      	adds	r3, #132	; 0x84
 8006108:	461a      	mov	r2, r3
 800610a:	68bb      	ldr	r3, [r7, #8]
 800610c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800610e:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	691b      	ldr	r3, [r3, #16]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d102      	bne.n	800611e <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8006118:	2304      	movs	r3, #4
 800611a:	61fb      	str	r3, [r7, #28]
 800611c:	e01b      	b.n	8006156 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800611e:	68bb      	ldr	r3, [r7, #8]
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	2b01      	cmp	r3, #1
 8006124:	d102      	bne.n	800612c <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8006126:	2303      	movs	r3, #3
 8006128:	61fb      	str	r3, [r7, #28]
 800612a:	e014      	b.n	8006156 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	691b      	ldr	r3, [r3, #16]
 8006130:	2b04      	cmp	r3, #4
 8006132:	d00b      	beq.n	800614c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006138:	2b02      	cmp	r3, #2
 800613a:	d007      	beq.n	800614c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006140:	2b03      	cmp	r3, #3
 8006142:	d003      	beq.n	800614c <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006148:	2b07      	cmp	r3, #7
 800614a:	d102      	bne.n	8006152 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 800614c:	2302      	movs	r3, #2
 800614e:	61fb      	str	r3, [r7, #28]
 8006150:	e001      	b.n	8006156 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8006152:	2301      	movs	r3, #1
 8006154:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	461a      	mov	r2, r3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	01db      	lsls	r3, r3, #7
 8006160:	4413      	add	r3, r2
 8006162:	3384      	adds	r3, #132	; 0x84
 8006164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006166:	68fa      	ldr	r2, [r7, #12]
 8006168:	6812      	ldr	r2, [r2, #0]
 800616a:	4611      	mov	r1, r2
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	01d2      	lsls	r2, r2, #7
 8006170:	440a      	add	r2, r1
 8006172:	3284      	adds	r2, #132	; 0x84
 8006174:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8006178:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800617e:	69fa      	ldr	r2, [r7, #28]
 8006180:	fb02 f303 	mul.w	r3, r2, r3
 8006184:	041a      	lsls	r2, r3, #16
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	6859      	ldr	r1, [r3, #4]
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	1acb      	subs	r3, r1, r3
 8006190:	69f9      	ldr	r1, [r7, #28]
 8006192:	fb01 f303 	mul.w	r3, r1, r3
 8006196:	3303      	adds	r3, #3
 8006198:	68f9      	ldr	r1, [r7, #12]
 800619a:	6809      	ldr	r1, [r1, #0]
 800619c:	4608      	mov	r0, r1
 800619e:	6879      	ldr	r1, [r7, #4]
 80061a0:	01c9      	lsls	r1, r1, #7
 80061a2:	4401      	add	r1, r0
 80061a4:	3184      	adds	r1, #132	; 0x84
 80061a6:	4313      	orrs	r3, r2
 80061a8:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	461a      	mov	r2, r3
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	01db      	lsls	r3, r3, #7
 80061b4:	4413      	add	r3, r2
 80061b6:	3384      	adds	r3, #132	; 0x84
 80061b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4619      	mov	r1, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	01db      	lsls	r3, r3, #7
 80061c4:	440b      	add	r3, r1
 80061c6:	3384      	adds	r3, #132	; 0x84
 80061c8:	4619      	mov	r1, r3
 80061ca:	4b14      	ldr	r3, [pc, #80]	; (800621c <LTDC_SetConfig+0x330>)
 80061cc:	4013      	ands	r3, r2
 80061ce:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	461a      	mov	r2, r3
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	01db      	lsls	r3, r3, #7
 80061da:	4413      	add	r3, r2
 80061dc:	3384      	adds	r3, #132	; 0x84
 80061de:	461a      	mov	r2, r3
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e4:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	461a      	mov	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	01db      	lsls	r3, r3, #7
 80061f0:	4413      	add	r3, r2
 80061f2:	3384      	adds	r3, #132	; 0x84
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	68fa      	ldr	r2, [r7, #12]
 80061f8:	6812      	ldr	r2, [r2, #0]
 80061fa:	4611      	mov	r1, r2
 80061fc:	687a      	ldr	r2, [r7, #4]
 80061fe:	01d2      	lsls	r2, r2, #7
 8006200:	440a      	add	r2, r1
 8006202:	3284      	adds	r2, #132	; 0x84
 8006204:	f043 0301 	orr.w	r3, r3, #1
 8006208:	6013      	str	r3, [r2, #0]
}
 800620a:	bf00      	nop
 800620c:	3724      	adds	r7, #36	; 0x24
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	fffff8f8 	.word	0xfffff8f8
 800621c:	fffff800 	.word	0xfffff800

08006220 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	6039      	str	r1, [r7, #0]

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800622e:	2b00      	cmp	r3, #0
 8006230:	d101      	bne.n	8006236 <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 8006232:	2200      	movs	r2, #0
 8006234:	e001      	b.n	800623a <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 8006236:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	6a1b      	ldr	r3, [r3, #32]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d102      	bne.n	800624c <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 8006246:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800624a:	e000      	b.n	800624e <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 800624c:	2200      	movs	r2, #0
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	69db      	ldr	r3, [r3, #28]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d102      	bne.n	8006260 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 800625a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800625e:	e000      	b.n	8006262 <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 8006260:	2200      	movs	r2, #0
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 8006266:	683b      	ldr	r3, [r7, #0]
 8006268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800626a:	1e5a      	subs	r2, r3, #1
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006278:	4413      	add	r3, r2
 800627a:	1e5a      	subs	r2, r3, #1
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1U;
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006288:	441a      	add	r2, r3
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800628e:	4413      	add	r3, r2
 8006290:	1e5a      	subs	r2, r3, #1
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800629e:	441a      	add	r2, r3
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062a4:	441a      	add	r2, r3
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062aa:	4413      	add	r3, r2
 80062ac:	1e5a      	subs	r2, r3, #1
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 80062b2:	2300      	movs	r3, #0
}
 80062b4:	4618      	mov	r0, r3
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062be:	4770      	bx	lr

080062c0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b082      	sub	sp, #8
 80062c4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80062c6:	2300      	movs	r3, #0
 80062c8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80062ca:	4b23      	ldr	r3, [pc, #140]	; (8006358 <HAL_PWREx_EnableOverDrive+0x98>)
 80062cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ce:	4a22      	ldr	r2, [pc, #136]	; (8006358 <HAL_PWREx_EnableOverDrive+0x98>)
 80062d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062d4:	6413      	str	r3, [r2, #64]	; 0x40
 80062d6:	4b20      	ldr	r3, [pc, #128]	; (8006358 <HAL_PWREx_EnableOverDrive+0x98>)
 80062d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062de:	603b      	str	r3, [r7, #0]
 80062e0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80062e2:	4b1e      	ldr	r3, [pc, #120]	; (800635c <HAL_PWREx_EnableOverDrive+0x9c>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a1d      	ldr	r2, [pc, #116]	; (800635c <HAL_PWREx_EnableOverDrive+0x9c>)
 80062e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80062ec:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80062ee:	f7fc faed 	bl	80028cc <HAL_GetTick>
 80062f2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80062f4:	e009      	b.n	800630a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80062f6:	f7fc fae9 	bl	80028cc <HAL_GetTick>
 80062fa:	4602      	mov	r2, r0
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	1ad3      	subs	r3, r2, r3
 8006300:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006304:	d901      	bls.n	800630a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006306:	2303      	movs	r3, #3
 8006308:	e022      	b.n	8006350 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800630a:	4b14      	ldr	r3, [pc, #80]	; (800635c <HAL_PWREx_EnableOverDrive+0x9c>)
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006312:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006316:	d1ee      	bne.n	80062f6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006318:	4b10      	ldr	r3, [pc, #64]	; (800635c <HAL_PWREx_EnableOverDrive+0x9c>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a0f      	ldr	r2, [pc, #60]	; (800635c <HAL_PWREx_EnableOverDrive+0x9c>)
 800631e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006322:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006324:	f7fc fad2 	bl	80028cc <HAL_GetTick>
 8006328:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800632a:	e009      	b.n	8006340 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800632c:	f7fc face 	bl	80028cc <HAL_GetTick>
 8006330:	4602      	mov	r2, r0
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	1ad3      	subs	r3, r2, r3
 8006336:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800633a:	d901      	bls.n	8006340 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800633c:	2303      	movs	r3, #3
 800633e:	e007      	b.n	8006350 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006340:	4b06      	ldr	r3, [pc, #24]	; (800635c <HAL_PWREx_EnableOverDrive+0x9c>)
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006348:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800634c:	d1ee      	bne.n	800632c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800634e:	2300      	movs	r3, #0
}
 8006350:	4618      	mov	r0, r3
 8006352:	3708      	adds	r7, #8
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}
 8006358:	40023800 	.word	0x40023800
 800635c:	40007000 	.word	0x40007000

08006360 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b086      	sub	sp, #24
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8006368:	2300      	movs	r3, #0
 800636a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d101      	bne.n	8006376 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006372:	2301      	movs	r3, #1
 8006374:	e25e      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f003 0301 	and.w	r3, r3, #1
 800637e:	2b00      	cmp	r3, #0
 8006380:	f000 8087 	beq.w	8006492 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006384:	4b96      	ldr	r3, [pc, #600]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 8006386:	689b      	ldr	r3, [r3, #8]
 8006388:	f003 030c 	and.w	r3, r3, #12
 800638c:	2b04      	cmp	r3, #4
 800638e:	d00c      	beq.n	80063aa <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006390:	4b93      	ldr	r3, [pc, #588]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	f003 030c 	and.w	r3, r3, #12
 8006398:	2b08      	cmp	r3, #8
 800639a:	d112      	bne.n	80063c2 <HAL_RCC_OscConfig+0x62>
 800639c:	4b90      	ldr	r3, [pc, #576]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063a8:	d10b      	bne.n	80063c2 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063aa:	4b8d      	ldr	r3, [pc, #564]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d06c      	beq.n	8006490 <HAL_RCC_OscConfig+0x130>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d168      	bne.n	8006490 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	e238      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063ca:	d106      	bne.n	80063da <HAL_RCC_OscConfig+0x7a>
 80063cc:	4b84      	ldr	r3, [pc, #528]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	4a83      	ldr	r2, [pc, #524]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80063d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063d6:	6013      	str	r3, [r2, #0]
 80063d8:	e02e      	b.n	8006438 <HAL_RCC_OscConfig+0xd8>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	685b      	ldr	r3, [r3, #4]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d10c      	bne.n	80063fc <HAL_RCC_OscConfig+0x9c>
 80063e2:	4b7f      	ldr	r3, [pc, #508]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a7e      	ldr	r2, [pc, #504]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80063e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063ec:	6013      	str	r3, [r2, #0]
 80063ee:	4b7c      	ldr	r3, [pc, #496]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a7b      	ldr	r2, [pc, #492]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80063f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063f8:	6013      	str	r3, [r2, #0]
 80063fa:	e01d      	b.n	8006438 <HAL_RCC_OscConfig+0xd8>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006404:	d10c      	bne.n	8006420 <HAL_RCC_OscConfig+0xc0>
 8006406:	4b76      	ldr	r3, [pc, #472]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a75      	ldr	r2, [pc, #468]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 800640c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006410:	6013      	str	r3, [r2, #0]
 8006412:	4b73      	ldr	r3, [pc, #460]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4a72      	ldr	r2, [pc, #456]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 8006418:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800641c:	6013      	str	r3, [r2, #0]
 800641e:	e00b      	b.n	8006438 <HAL_RCC_OscConfig+0xd8>
 8006420:	4b6f      	ldr	r3, [pc, #444]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a6e      	ldr	r2, [pc, #440]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 8006426:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800642a:	6013      	str	r3, [r2, #0]
 800642c:	4b6c      	ldr	r3, [pc, #432]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a6b      	ldr	r2, [pc, #428]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 8006432:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006436:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	2b00      	cmp	r3, #0
 800643e:	d013      	beq.n	8006468 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006440:	f7fc fa44 	bl	80028cc <HAL_GetTick>
 8006444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006446:	e008      	b.n	800645a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006448:	f7fc fa40 	bl	80028cc <HAL_GetTick>
 800644c:	4602      	mov	r2, r0
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	2b64      	cmp	r3, #100	; 0x64
 8006454:	d901      	bls.n	800645a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006456:	2303      	movs	r3, #3
 8006458:	e1ec      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800645a:	4b61      	ldr	r3, [pc, #388]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006462:	2b00      	cmp	r3, #0
 8006464:	d0f0      	beq.n	8006448 <HAL_RCC_OscConfig+0xe8>
 8006466:	e014      	b.n	8006492 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006468:	f7fc fa30 	bl	80028cc <HAL_GetTick>
 800646c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800646e:	e008      	b.n	8006482 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006470:	f7fc fa2c 	bl	80028cc <HAL_GetTick>
 8006474:	4602      	mov	r2, r0
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	1ad3      	subs	r3, r2, r3
 800647a:	2b64      	cmp	r3, #100	; 0x64
 800647c:	d901      	bls.n	8006482 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e1d8      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006482:	4b57      	ldr	r3, [pc, #348]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800648a:	2b00      	cmp	r3, #0
 800648c:	d1f0      	bne.n	8006470 <HAL_RCC_OscConfig+0x110>
 800648e:	e000      	b.n	8006492 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006490:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 0302 	and.w	r3, r3, #2
 800649a:	2b00      	cmp	r3, #0
 800649c:	d069      	beq.n	8006572 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800649e:	4b50      	ldr	r3, [pc, #320]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f003 030c 	and.w	r3, r3, #12
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00b      	beq.n	80064c2 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064aa:	4b4d      	ldr	r3, [pc, #308]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80064ac:	689b      	ldr	r3, [r3, #8]
 80064ae:	f003 030c 	and.w	r3, r3, #12
 80064b2:	2b08      	cmp	r3, #8
 80064b4:	d11c      	bne.n	80064f0 <HAL_RCC_OscConfig+0x190>
 80064b6:	4b4a      	ldr	r3, [pc, #296]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80064b8:	685b      	ldr	r3, [r3, #4]
 80064ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d116      	bne.n	80064f0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064c2:	4b47      	ldr	r3, [pc, #284]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 0302 	and.w	r3, r3, #2
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d005      	beq.n	80064da <HAL_RCC_OscConfig+0x17a>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	68db      	ldr	r3, [r3, #12]
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	d001      	beq.n	80064da <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	e1ac      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064da:	4b41      	ldr	r3, [pc, #260]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	691b      	ldr	r3, [r3, #16]
 80064e6:	00db      	lsls	r3, r3, #3
 80064e8:	493d      	ldr	r1, [pc, #244]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80064ea:	4313      	orrs	r3, r2
 80064ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064ee:	e040      	b.n	8006572 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d023      	beq.n	8006540 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064f8:	4b39      	ldr	r3, [pc, #228]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4a38      	ldr	r2, [pc, #224]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80064fe:	f043 0301 	orr.w	r3, r3, #1
 8006502:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006504:	f7fc f9e2 	bl	80028cc <HAL_GetTick>
 8006508:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800650a:	e008      	b.n	800651e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800650c:	f7fc f9de 	bl	80028cc <HAL_GetTick>
 8006510:	4602      	mov	r2, r0
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	2b02      	cmp	r3, #2
 8006518:	d901      	bls.n	800651e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800651a:	2303      	movs	r3, #3
 800651c:	e18a      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800651e:	4b30      	ldr	r3, [pc, #192]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f003 0302 	and.w	r3, r3, #2
 8006526:	2b00      	cmp	r3, #0
 8006528:	d0f0      	beq.n	800650c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800652a:	4b2d      	ldr	r3, [pc, #180]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	691b      	ldr	r3, [r3, #16]
 8006536:	00db      	lsls	r3, r3, #3
 8006538:	4929      	ldr	r1, [pc, #164]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 800653a:	4313      	orrs	r3, r2
 800653c:	600b      	str	r3, [r1, #0]
 800653e:	e018      	b.n	8006572 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006540:	4b27      	ldr	r3, [pc, #156]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a26      	ldr	r2, [pc, #152]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 8006546:	f023 0301 	bic.w	r3, r3, #1
 800654a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800654c:	f7fc f9be 	bl	80028cc <HAL_GetTick>
 8006550:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006552:	e008      	b.n	8006566 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006554:	f7fc f9ba 	bl	80028cc <HAL_GetTick>
 8006558:	4602      	mov	r2, r0
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	1ad3      	subs	r3, r2, r3
 800655e:	2b02      	cmp	r3, #2
 8006560:	d901      	bls.n	8006566 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006562:	2303      	movs	r3, #3
 8006564:	e166      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006566:	4b1e      	ldr	r3, [pc, #120]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	f003 0302 	and.w	r3, r3, #2
 800656e:	2b00      	cmp	r3, #0
 8006570:	d1f0      	bne.n	8006554 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f003 0308 	and.w	r3, r3, #8
 800657a:	2b00      	cmp	r3, #0
 800657c:	d038      	beq.n	80065f0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	695b      	ldr	r3, [r3, #20]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d019      	beq.n	80065ba <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006586:	4b16      	ldr	r3, [pc, #88]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 8006588:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800658a:	4a15      	ldr	r2, [pc, #84]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 800658c:	f043 0301 	orr.w	r3, r3, #1
 8006590:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006592:	f7fc f99b 	bl	80028cc <HAL_GetTick>
 8006596:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006598:	e008      	b.n	80065ac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800659a:	f7fc f997 	bl	80028cc <HAL_GetTick>
 800659e:	4602      	mov	r2, r0
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	2b02      	cmp	r3, #2
 80065a6:	d901      	bls.n	80065ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80065a8:	2303      	movs	r3, #3
 80065aa:	e143      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065ac:	4b0c      	ldr	r3, [pc, #48]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80065ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065b0:	f003 0302 	and.w	r3, r3, #2
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d0f0      	beq.n	800659a <HAL_RCC_OscConfig+0x23a>
 80065b8:	e01a      	b.n	80065f0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065ba:	4b09      	ldr	r3, [pc, #36]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80065bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065be:	4a08      	ldr	r2, [pc, #32]	; (80065e0 <HAL_RCC_OscConfig+0x280>)
 80065c0:	f023 0301 	bic.w	r3, r3, #1
 80065c4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065c6:	f7fc f981 	bl	80028cc <HAL_GetTick>
 80065ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065cc:	e00a      	b.n	80065e4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80065ce:	f7fc f97d 	bl	80028cc <HAL_GetTick>
 80065d2:	4602      	mov	r2, r0
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	1ad3      	subs	r3, r2, r3
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d903      	bls.n	80065e4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80065dc:	2303      	movs	r3, #3
 80065de:	e129      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
 80065e0:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065e4:	4b95      	ldr	r3, [pc, #596]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80065e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065e8:	f003 0302 	and.w	r3, r3, #2
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d1ee      	bne.n	80065ce <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f003 0304 	and.w	r3, r3, #4
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	f000 80a4 	beq.w	8006746 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065fe:	4b8f      	ldr	r3, [pc, #572]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 8006600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006606:	2b00      	cmp	r3, #0
 8006608:	d10d      	bne.n	8006626 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800660a:	4b8c      	ldr	r3, [pc, #560]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 800660c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660e:	4a8b      	ldr	r2, [pc, #556]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 8006610:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006614:	6413      	str	r3, [r2, #64]	; 0x40
 8006616:	4b89      	ldr	r3, [pc, #548]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 8006618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800661a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800661e:	60fb      	str	r3, [r7, #12]
 8006620:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006622:	2301      	movs	r3, #1
 8006624:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006626:	4b86      	ldr	r3, [pc, #536]	; (8006840 <HAL_RCC_OscConfig+0x4e0>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800662e:	2b00      	cmp	r3, #0
 8006630:	d118      	bne.n	8006664 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006632:	4b83      	ldr	r3, [pc, #524]	; (8006840 <HAL_RCC_OscConfig+0x4e0>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a82      	ldr	r2, [pc, #520]	; (8006840 <HAL_RCC_OscConfig+0x4e0>)
 8006638:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800663c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800663e:	f7fc f945 	bl	80028cc <HAL_GetTick>
 8006642:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006644:	e008      	b.n	8006658 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006646:	f7fc f941 	bl	80028cc <HAL_GetTick>
 800664a:	4602      	mov	r2, r0
 800664c:	693b      	ldr	r3, [r7, #16]
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	2b64      	cmp	r3, #100	; 0x64
 8006652:	d901      	bls.n	8006658 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006654:	2303      	movs	r3, #3
 8006656:	e0ed      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006658:	4b79      	ldr	r3, [pc, #484]	; (8006840 <HAL_RCC_OscConfig+0x4e0>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006660:	2b00      	cmp	r3, #0
 8006662:	d0f0      	beq.n	8006646 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	2b01      	cmp	r3, #1
 800666a:	d106      	bne.n	800667a <HAL_RCC_OscConfig+0x31a>
 800666c:	4b73      	ldr	r3, [pc, #460]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 800666e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006670:	4a72      	ldr	r2, [pc, #456]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 8006672:	f043 0301 	orr.w	r3, r3, #1
 8006676:	6713      	str	r3, [r2, #112]	; 0x70
 8006678:	e02d      	b.n	80066d6 <HAL_RCC_OscConfig+0x376>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	689b      	ldr	r3, [r3, #8]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d10c      	bne.n	800669c <HAL_RCC_OscConfig+0x33c>
 8006682:	4b6e      	ldr	r3, [pc, #440]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 8006684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006686:	4a6d      	ldr	r2, [pc, #436]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 8006688:	f023 0301 	bic.w	r3, r3, #1
 800668c:	6713      	str	r3, [r2, #112]	; 0x70
 800668e:	4b6b      	ldr	r3, [pc, #428]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 8006690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006692:	4a6a      	ldr	r2, [pc, #424]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 8006694:	f023 0304 	bic.w	r3, r3, #4
 8006698:	6713      	str	r3, [r2, #112]	; 0x70
 800669a:	e01c      	b.n	80066d6 <HAL_RCC_OscConfig+0x376>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	2b05      	cmp	r3, #5
 80066a2:	d10c      	bne.n	80066be <HAL_RCC_OscConfig+0x35e>
 80066a4:	4b65      	ldr	r3, [pc, #404]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80066a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066a8:	4a64      	ldr	r2, [pc, #400]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80066aa:	f043 0304 	orr.w	r3, r3, #4
 80066ae:	6713      	str	r3, [r2, #112]	; 0x70
 80066b0:	4b62      	ldr	r3, [pc, #392]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80066b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066b4:	4a61      	ldr	r2, [pc, #388]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80066b6:	f043 0301 	orr.w	r3, r3, #1
 80066ba:	6713      	str	r3, [r2, #112]	; 0x70
 80066bc:	e00b      	b.n	80066d6 <HAL_RCC_OscConfig+0x376>
 80066be:	4b5f      	ldr	r3, [pc, #380]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80066c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066c2:	4a5e      	ldr	r2, [pc, #376]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80066c4:	f023 0301 	bic.w	r3, r3, #1
 80066c8:	6713      	str	r3, [r2, #112]	; 0x70
 80066ca:	4b5c      	ldr	r3, [pc, #368]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80066cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066ce:	4a5b      	ldr	r2, [pc, #364]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80066d0:	f023 0304 	bic.w	r3, r3, #4
 80066d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d015      	beq.n	800670a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066de:	f7fc f8f5 	bl	80028cc <HAL_GetTick>
 80066e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066e4:	e00a      	b.n	80066fc <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066e6:	f7fc f8f1 	bl	80028cc <HAL_GetTick>
 80066ea:	4602      	mov	r2, r0
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	1ad3      	subs	r3, r2, r3
 80066f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d901      	bls.n	80066fc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80066f8:	2303      	movs	r3, #3
 80066fa:	e09b      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066fc:	4b4f      	ldr	r3, [pc, #316]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80066fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006700:	f003 0302 	and.w	r3, r3, #2
 8006704:	2b00      	cmp	r3, #0
 8006706:	d0ee      	beq.n	80066e6 <HAL_RCC_OscConfig+0x386>
 8006708:	e014      	b.n	8006734 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800670a:	f7fc f8df 	bl	80028cc <HAL_GetTick>
 800670e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006710:	e00a      	b.n	8006728 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006712:	f7fc f8db 	bl	80028cc <HAL_GetTick>
 8006716:	4602      	mov	r2, r0
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	1ad3      	subs	r3, r2, r3
 800671c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006720:	4293      	cmp	r3, r2
 8006722:	d901      	bls.n	8006728 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006724:	2303      	movs	r3, #3
 8006726:	e085      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006728:	4b44      	ldr	r3, [pc, #272]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 800672a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800672c:	f003 0302 	and.w	r3, r3, #2
 8006730:	2b00      	cmp	r3, #0
 8006732:	d1ee      	bne.n	8006712 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006734:	7dfb      	ldrb	r3, [r7, #23]
 8006736:	2b01      	cmp	r3, #1
 8006738:	d105      	bne.n	8006746 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800673a:	4b40      	ldr	r3, [pc, #256]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 800673c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800673e:	4a3f      	ldr	r2, [pc, #252]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 8006740:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006744:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	699b      	ldr	r3, [r3, #24]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d071      	beq.n	8006832 <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800674e:	4b3b      	ldr	r3, [pc, #236]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	f003 030c 	and.w	r3, r3, #12
 8006756:	2b08      	cmp	r3, #8
 8006758:	d069      	beq.n	800682e <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	699b      	ldr	r3, [r3, #24]
 800675e:	2b02      	cmp	r3, #2
 8006760:	d14b      	bne.n	80067fa <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006762:	4b36      	ldr	r3, [pc, #216]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a35      	ldr	r2, [pc, #212]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 8006768:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800676c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800676e:	f7fc f8ad 	bl	80028cc <HAL_GetTick>
 8006772:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006774:	e008      	b.n	8006788 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006776:	f7fc f8a9 	bl	80028cc <HAL_GetTick>
 800677a:	4602      	mov	r2, r0
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	1ad3      	subs	r3, r2, r3
 8006780:	2b02      	cmp	r3, #2
 8006782:	d901      	bls.n	8006788 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006784:	2303      	movs	r3, #3
 8006786:	e055      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006788:	4b2c      	ldr	r3, [pc, #176]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006790:	2b00      	cmp	r3, #0
 8006792:	d1f0      	bne.n	8006776 <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	69da      	ldr	r2, [r3, #28]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6a1b      	ldr	r3, [r3, #32]
 800679c:	431a      	orrs	r2, r3
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a2:	019b      	lsls	r3, r3, #6
 80067a4:	431a      	orrs	r2, r3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067aa:	085b      	lsrs	r3, r3, #1
 80067ac:	3b01      	subs	r3, #1
 80067ae:	041b      	lsls	r3, r3, #16
 80067b0:	431a      	orrs	r2, r3
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067b6:	061b      	lsls	r3, r3, #24
 80067b8:	431a      	orrs	r2, r3
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067be:	071b      	lsls	r3, r3, #28
 80067c0:	491e      	ldr	r1, [pc, #120]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80067c2:	4313      	orrs	r3, r2
 80067c4:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80067c6:	4b1d      	ldr	r3, [pc, #116]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a1c      	ldr	r2, [pc, #112]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80067cc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80067d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067d2:	f7fc f87b 	bl	80028cc <HAL_GetTick>
 80067d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067d8:	e008      	b.n	80067ec <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067da:	f7fc f877 	bl	80028cc <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	2b02      	cmp	r3, #2
 80067e6:	d901      	bls.n	80067ec <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 80067e8:	2303      	movs	r3, #3
 80067ea:	e023      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067ec:	4b13      	ldr	r3, [pc, #76]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d0f0      	beq.n	80067da <HAL_RCC_OscConfig+0x47a>
 80067f8:	e01b      	b.n	8006832 <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067fa:	4b10      	ldr	r3, [pc, #64]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4a0f      	ldr	r2, [pc, #60]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 8006800:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006804:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006806:	f7fc f861 	bl	80028cc <HAL_GetTick>
 800680a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800680c:	e008      	b.n	8006820 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800680e:	f7fc f85d 	bl	80028cc <HAL_GetTick>
 8006812:	4602      	mov	r2, r0
 8006814:	693b      	ldr	r3, [r7, #16]
 8006816:	1ad3      	subs	r3, r2, r3
 8006818:	2b02      	cmp	r3, #2
 800681a:	d901      	bls.n	8006820 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800681c:	2303      	movs	r3, #3
 800681e:	e009      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006820:	4b06      	ldr	r3, [pc, #24]	; (800683c <HAL_RCC_OscConfig+0x4dc>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006828:	2b00      	cmp	r3, #0
 800682a:	d1f0      	bne.n	800680e <HAL_RCC_OscConfig+0x4ae>
 800682c:	e001      	b.n	8006832 <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e000      	b.n	8006834 <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 8006832:	2300      	movs	r3, #0
}
 8006834:	4618      	mov	r0, r3
 8006836:	3718      	adds	r7, #24
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}
 800683c:	40023800 	.word	0x40023800
 8006840:	40007000 	.word	0x40007000

08006844 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b084      	sub	sp, #16
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
 800684c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800684e:	2300      	movs	r3, #0
 8006850:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d101      	bne.n	800685c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	e0ce      	b.n	80069fa <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800685c:	4b69      	ldr	r3, [pc, #420]	; (8006a04 <HAL_RCC_ClockConfig+0x1c0>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f003 030f 	and.w	r3, r3, #15
 8006864:	683a      	ldr	r2, [r7, #0]
 8006866:	429a      	cmp	r2, r3
 8006868:	d910      	bls.n	800688c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800686a:	4b66      	ldr	r3, [pc, #408]	; (8006a04 <HAL_RCC_ClockConfig+0x1c0>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f023 020f 	bic.w	r2, r3, #15
 8006872:	4964      	ldr	r1, [pc, #400]	; (8006a04 <HAL_RCC_ClockConfig+0x1c0>)
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	4313      	orrs	r3, r2
 8006878:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800687a:	4b62      	ldr	r3, [pc, #392]	; (8006a04 <HAL_RCC_ClockConfig+0x1c0>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 030f 	and.w	r3, r3, #15
 8006882:	683a      	ldr	r2, [r7, #0]
 8006884:	429a      	cmp	r2, r3
 8006886:	d001      	beq.n	800688c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	e0b6      	b.n	80069fa <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f003 0302 	and.w	r3, r3, #2
 8006894:	2b00      	cmp	r3, #0
 8006896:	d020      	beq.n	80068da <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f003 0304 	and.w	r3, r3, #4
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d005      	beq.n	80068b0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068a4:	4b58      	ldr	r3, [pc, #352]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	4a57      	ldr	r2, [pc, #348]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 80068aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80068ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f003 0308 	and.w	r3, r3, #8
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d005      	beq.n	80068c8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068bc:	4b52      	ldr	r3, [pc, #328]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 80068be:	689b      	ldr	r3, [r3, #8]
 80068c0:	4a51      	ldr	r2, [pc, #324]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 80068c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80068c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068c8:	4b4f      	ldr	r3, [pc, #316]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	689b      	ldr	r3, [r3, #8]
 80068d4:	494c      	ldr	r1, [pc, #304]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 80068d6:	4313      	orrs	r3, r2
 80068d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f003 0301 	and.w	r3, r3, #1
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d040      	beq.n	8006968 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	2b01      	cmp	r3, #1
 80068ec:	d107      	bne.n	80068fe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068ee:	4b46      	ldr	r3, [pc, #280]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d115      	bne.n	8006926 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e07d      	b.n	80069fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	2b02      	cmp	r3, #2
 8006904:	d107      	bne.n	8006916 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006906:	4b40      	ldr	r3, [pc, #256]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d109      	bne.n	8006926 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	e071      	b.n	80069fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006916:	4b3c      	ldr	r3, [pc, #240]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f003 0302 	and.w	r3, r3, #2
 800691e:	2b00      	cmp	r3, #0
 8006920:	d101      	bne.n	8006926 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e069      	b.n	80069fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006926:	4b38      	ldr	r3, [pc, #224]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 8006928:	689b      	ldr	r3, [r3, #8]
 800692a:	f023 0203 	bic.w	r2, r3, #3
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	4935      	ldr	r1, [pc, #212]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 8006934:	4313      	orrs	r3, r2
 8006936:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006938:	f7fb ffc8 	bl	80028cc <HAL_GetTick>
 800693c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800693e:	e00a      	b.n	8006956 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006940:	f7fb ffc4 	bl	80028cc <HAL_GetTick>
 8006944:	4602      	mov	r2, r0
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	1ad3      	subs	r3, r2, r3
 800694a:	f241 3288 	movw	r2, #5000	; 0x1388
 800694e:	4293      	cmp	r3, r2
 8006950:	d901      	bls.n	8006956 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006952:	2303      	movs	r3, #3
 8006954:	e051      	b.n	80069fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006956:	4b2c      	ldr	r3, [pc, #176]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	f003 020c 	and.w	r2, r3, #12
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	685b      	ldr	r3, [r3, #4]
 8006962:	009b      	lsls	r3, r3, #2
 8006964:	429a      	cmp	r2, r3
 8006966:	d1eb      	bne.n	8006940 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006968:	4b26      	ldr	r3, [pc, #152]	; (8006a04 <HAL_RCC_ClockConfig+0x1c0>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f003 030f 	and.w	r3, r3, #15
 8006970:	683a      	ldr	r2, [r7, #0]
 8006972:	429a      	cmp	r2, r3
 8006974:	d210      	bcs.n	8006998 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006976:	4b23      	ldr	r3, [pc, #140]	; (8006a04 <HAL_RCC_ClockConfig+0x1c0>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f023 020f 	bic.w	r2, r3, #15
 800697e:	4921      	ldr	r1, [pc, #132]	; (8006a04 <HAL_RCC_ClockConfig+0x1c0>)
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	4313      	orrs	r3, r2
 8006984:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006986:	4b1f      	ldr	r3, [pc, #124]	; (8006a04 <HAL_RCC_ClockConfig+0x1c0>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 030f 	and.w	r3, r3, #15
 800698e:	683a      	ldr	r2, [r7, #0]
 8006990:	429a      	cmp	r2, r3
 8006992:	d001      	beq.n	8006998 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e030      	b.n	80069fa <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f003 0304 	and.w	r3, r3, #4
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d008      	beq.n	80069b6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80069a4:	4b18      	ldr	r3, [pc, #96]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	68db      	ldr	r3, [r3, #12]
 80069b0:	4915      	ldr	r1, [pc, #84]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 80069b2:	4313      	orrs	r3, r2
 80069b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f003 0308 	and.w	r3, r3, #8
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d009      	beq.n	80069d6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80069c2:	4b11      	ldr	r3, [pc, #68]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	00db      	lsls	r3, r3, #3
 80069d0:	490d      	ldr	r1, [pc, #52]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 80069d2:	4313      	orrs	r3, r2
 80069d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80069d6:	f000 f81d 	bl	8006a14 <HAL_RCC_GetSysClockFreq>
 80069da:	4601      	mov	r1, r0
 80069dc:	4b0a      	ldr	r3, [pc, #40]	; (8006a08 <HAL_RCC_ClockConfig+0x1c4>)
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	091b      	lsrs	r3, r3, #4
 80069e2:	f003 030f 	and.w	r3, r3, #15
 80069e6:	4a09      	ldr	r2, [pc, #36]	; (8006a0c <HAL_RCC_ClockConfig+0x1c8>)
 80069e8:	5cd3      	ldrb	r3, [r2, r3]
 80069ea:	fa21 f303 	lsr.w	r3, r1, r3
 80069ee:	4a08      	ldr	r2, [pc, #32]	; (8006a10 <HAL_RCC_ClockConfig+0x1cc>)
 80069f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80069f2:	2000      	movs	r0, #0
 80069f4:	f7fb ff26 	bl	8002844 <HAL_InitTick>

  return HAL_OK;
 80069f8:	2300      	movs	r3, #0
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3710      	adds	r7, #16
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	bf00      	nop
 8006a04:	40023c00 	.word	0x40023c00
 8006a08:	40023800 	.word	0x40023800
 8006a0c:	08011ee4 	.word	0x08011ee4
 8006a10:	20000060 	.word	0x20000060

08006a14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a16:	b085      	sub	sp, #20
 8006a18:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	607b      	str	r3, [r7, #4]
 8006a1e:	2300      	movs	r3, #0
 8006a20:	60fb      	str	r3, [r7, #12]
 8006a22:	2300      	movs	r3, #0
 8006a24:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8006a26:	2300      	movs	r3, #0
 8006a28:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a2a:	4b50      	ldr	r3, [pc, #320]	; (8006b6c <HAL_RCC_GetSysClockFreq+0x158>)
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	f003 030c 	and.w	r3, r3, #12
 8006a32:	2b04      	cmp	r3, #4
 8006a34:	d007      	beq.n	8006a46 <HAL_RCC_GetSysClockFreq+0x32>
 8006a36:	2b08      	cmp	r3, #8
 8006a38:	d008      	beq.n	8006a4c <HAL_RCC_GetSysClockFreq+0x38>
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	f040 808d 	bne.w	8006b5a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a40:	4b4b      	ldr	r3, [pc, #300]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006a42:	60bb      	str	r3, [r7, #8]
       break;
 8006a44:	e08c      	b.n	8006b60 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a46:	4b4b      	ldr	r3, [pc, #300]	; (8006b74 <HAL_RCC_GetSysClockFreq+0x160>)
 8006a48:	60bb      	str	r3, [r7, #8]
      break;
 8006a4a:	e089      	b.n	8006b60 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a4c:	4b47      	ldr	r3, [pc, #284]	; (8006b6c <HAL_RCC_GetSysClockFreq+0x158>)
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a54:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006a56:	4b45      	ldr	r3, [pc, #276]	; (8006b6c <HAL_RCC_GetSysClockFreq+0x158>)
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d023      	beq.n	8006aaa <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a62:	4b42      	ldr	r3, [pc, #264]	; (8006b6c <HAL_RCC_GetSysClockFreq+0x158>)
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	099b      	lsrs	r3, r3, #6
 8006a68:	f04f 0400 	mov.w	r4, #0
 8006a6c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006a70:	f04f 0200 	mov.w	r2, #0
 8006a74:	ea03 0501 	and.w	r5, r3, r1
 8006a78:	ea04 0602 	and.w	r6, r4, r2
 8006a7c:	4a3d      	ldr	r2, [pc, #244]	; (8006b74 <HAL_RCC_GetSysClockFreq+0x160>)
 8006a7e:	fb02 f106 	mul.w	r1, r2, r6
 8006a82:	2200      	movs	r2, #0
 8006a84:	fb02 f205 	mul.w	r2, r2, r5
 8006a88:	440a      	add	r2, r1
 8006a8a:	493a      	ldr	r1, [pc, #232]	; (8006b74 <HAL_RCC_GetSysClockFreq+0x160>)
 8006a8c:	fba5 0101 	umull	r0, r1, r5, r1
 8006a90:	1853      	adds	r3, r2, r1
 8006a92:	4619      	mov	r1, r3
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f04f 0400 	mov.w	r4, #0
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	4623      	mov	r3, r4
 8006a9e:	f7f9 fc27 	bl	80002f0 <__aeabi_uldivmod>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	460c      	mov	r4, r1
 8006aa6:	60fb      	str	r3, [r7, #12]
 8006aa8:	e049      	b.n	8006b3e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006aaa:	4b30      	ldr	r3, [pc, #192]	; (8006b6c <HAL_RCC_GetSysClockFreq+0x158>)
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	099b      	lsrs	r3, r3, #6
 8006ab0:	f04f 0400 	mov.w	r4, #0
 8006ab4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006ab8:	f04f 0200 	mov.w	r2, #0
 8006abc:	ea03 0501 	and.w	r5, r3, r1
 8006ac0:	ea04 0602 	and.w	r6, r4, r2
 8006ac4:	4629      	mov	r1, r5
 8006ac6:	4632      	mov	r2, r6
 8006ac8:	f04f 0300 	mov.w	r3, #0
 8006acc:	f04f 0400 	mov.w	r4, #0
 8006ad0:	0154      	lsls	r4, r2, #5
 8006ad2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006ad6:	014b      	lsls	r3, r1, #5
 8006ad8:	4619      	mov	r1, r3
 8006ada:	4622      	mov	r2, r4
 8006adc:	1b49      	subs	r1, r1, r5
 8006ade:	eb62 0206 	sbc.w	r2, r2, r6
 8006ae2:	f04f 0300 	mov.w	r3, #0
 8006ae6:	f04f 0400 	mov.w	r4, #0
 8006aea:	0194      	lsls	r4, r2, #6
 8006aec:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006af0:	018b      	lsls	r3, r1, #6
 8006af2:	1a5b      	subs	r3, r3, r1
 8006af4:	eb64 0402 	sbc.w	r4, r4, r2
 8006af8:	f04f 0100 	mov.w	r1, #0
 8006afc:	f04f 0200 	mov.w	r2, #0
 8006b00:	00e2      	lsls	r2, r4, #3
 8006b02:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006b06:	00d9      	lsls	r1, r3, #3
 8006b08:	460b      	mov	r3, r1
 8006b0a:	4614      	mov	r4, r2
 8006b0c:	195b      	adds	r3, r3, r5
 8006b0e:	eb44 0406 	adc.w	r4, r4, r6
 8006b12:	f04f 0100 	mov.w	r1, #0
 8006b16:	f04f 0200 	mov.w	r2, #0
 8006b1a:	02a2      	lsls	r2, r4, #10
 8006b1c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006b20:	0299      	lsls	r1, r3, #10
 8006b22:	460b      	mov	r3, r1
 8006b24:	4614      	mov	r4, r2
 8006b26:	4618      	mov	r0, r3
 8006b28:	4621      	mov	r1, r4
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	f04f 0400 	mov.w	r4, #0
 8006b30:	461a      	mov	r2, r3
 8006b32:	4623      	mov	r3, r4
 8006b34:	f7f9 fbdc 	bl	80002f0 <__aeabi_uldivmod>
 8006b38:	4603      	mov	r3, r0
 8006b3a:	460c      	mov	r4, r1
 8006b3c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8006b3e:	4b0b      	ldr	r3, [pc, #44]	; (8006b6c <HAL_RCC_GetSysClockFreq+0x158>)
 8006b40:	685b      	ldr	r3, [r3, #4]
 8006b42:	0c1b      	lsrs	r3, r3, #16
 8006b44:	f003 0303 	and.w	r3, r3, #3
 8006b48:	3301      	adds	r3, #1
 8006b4a:	005b      	lsls	r3, r3, #1
 8006b4c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b56:	60bb      	str	r3, [r7, #8]
      break;
 8006b58:	e002      	b.n	8006b60 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006b5a:	4b05      	ldr	r3, [pc, #20]	; (8006b70 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006b5c:	60bb      	str	r3, [r7, #8]
      break;
 8006b5e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006b60:	68bb      	ldr	r3, [r7, #8]
}
 8006b62:	4618      	mov	r0, r3
 8006b64:	3714      	adds	r7, #20
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	40023800 	.word	0x40023800
 8006b70:	00f42400 	.word	0x00f42400
 8006b74:	017d7840 	.word	0x017d7840

08006b78 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b088      	sub	sp, #32
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006b80:	2300      	movs	r3, #0
 8006b82:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006b84:	2300      	movs	r3, #0
 8006b86:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006b90:	2300      	movs	r3, #0
 8006b92:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0301 	and.w	r3, r3, #1
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d012      	beq.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006ba0:	4b69      	ldr	r3, [pc, #420]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	4a68      	ldr	r2, [pc, #416]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ba6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006baa:	6093      	str	r3, [r2, #8]
 8006bac:	4b66      	ldr	r3, [pc, #408]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006bae:	689a      	ldr	r2, [r3, #8]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bb4:	4964      	ldr	r1, [pc, #400]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006bb6:	4313      	orrs	r3, r2
 8006bb8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d101      	bne.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006bc2:	2301      	movs	r3, #1
 8006bc4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d017      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006bd2:	4b5d      	ldr	r3, [pc, #372]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006bd4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006bd8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006be0:	4959      	ldr	r1, [pc, #356]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006be2:	4313      	orrs	r3, r2
 8006be4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bf0:	d101      	bne.n	8006bf6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d101      	bne.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d017      	beq.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006c0e:	4b4e      	ldr	r3, [pc, #312]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c14:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c1c:	494a      	ldr	r1, [pc, #296]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006c2c:	d101      	bne.n	8006c32 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d101      	bne.n	8006c3e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d001      	beq.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f003 0320 	and.w	r3, r3, #32
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	f000 808b 	beq.w	8006d72 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006c5c:	4b3a      	ldr	r3, [pc, #232]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c60:	4a39      	ldr	r2, [pc, #228]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c66:	6413      	str	r3, [r2, #64]	; 0x40
 8006c68:	4b37      	ldr	r3, [pc, #220]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c70:	60bb      	str	r3, [r7, #8]
 8006c72:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006c74:	4b35      	ldr	r3, [pc, #212]	; (8006d4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a34      	ldr	r2, [pc, #208]	; (8006d4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006c7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c7e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c80:	f7fb fe24 	bl	80028cc <HAL_GetTick>
 8006c84:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006c86:	e008      	b.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c88:	f7fb fe20 	bl	80028cc <HAL_GetTick>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	1ad3      	subs	r3, r2, r3
 8006c92:	2b64      	cmp	r3, #100	; 0x64
 8006c94:	d901      	bls.n	8006c9a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006c96:	2303      	movs	r3, #3
 8006c98:	e38d      	b.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006c9a:	4b2c      	ldr	r3, [pc, #176]	; (8006d4c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d0f0      	beq.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006ca6:	4b28      	ldr	r3, [pc, #160]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006caa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cae:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006cb0:	693b      	ldr	r3, [r7, #16]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d035      	beq.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006cbe:	693a      	ldr	r2, [r7, #16]
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d02e      	beq.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006cc4:	4b20      	ldr	r3, [pc, #128]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ccc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006cce:	4b1e      	ldr	r3, [pc, #120]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cd2:	4a1d      	ldr	r2, [pc, #116]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cd8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006cda:	4b1b      	ldr	r3, [pc, #108]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cde:	4a1a      	ldr	r2, [pc, #104]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ce0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ce4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006ce6:	4a18      	ldr	r2, [pc, #96]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006cec:	4b16      	ldr	r3, [pc, #88]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006cee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cf0:	f003 0301 	and.w	r3, r3, #1
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d114      	bne.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cf8:	f7fb fde8 	bl	80028cc <HAL_GetTick>
 8006cfc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006cfe:	e00a      	b.n	8006d16 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d00:	f7fb fde4 	bl	80028cc <HAL_GetTick>
 8006d04:	4602      	mov	r2, r0
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	1ad3      	subs	r3, r2, r3
 8006d0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d901      	bls.n	8006d16 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006d12:	2303      	movs	r3, #3
 8006d14:	e34f      	b.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d16:	4b0c      	ldr	r3, [pc, #48]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d1a:	f003 0302 	and.w	r3, r3, #2
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d0ee      	beq.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d2e:	d111      	bne.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006d30:	4b05      	ldr	r3, [pc, #20]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006d3c:	4b04      	ldr	r3, [pc, #16]	; (8006d50 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006d3e:	400b      	ands	r3, r1
 8006d40:	4901      	ldr	r1, [pc, #4]	; (8006d48 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d42:	4313      	orrs	r3, r2
 8006d44:	608b      	str	r3, [r1, #8]
 8006d46:	e00b      	b.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006d48:	40023800 	.word	0x40023800
 8006d4c:	40007000 	.word	0x40007000
 8006d50:	0ffffcff 	.word	0x0ffffcff
 8006d54:	4bb3      	ldr	r3, [pc, #716]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d56:	689b      	ldr	r3, [r3, #8]
 8006d58:	4ab2      	ldr	r2, [pc, #712]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d5a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006d5e:	6093      	str	r3, [r2, #8]
 8006d60:	4bb0      	ldr	r3, [pc, #704]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d62:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d6c:	49ad      	ldr	r1, [pc, #692]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	f003 0310 	and.w	r3, r3, #16
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d010      	beq.n	8006da0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006d7e:	4ba9      	ldr	r3, [pc, #676]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d80:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d84:	4aa7      	ldr	r2, [pc, #668]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d86:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d8a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8006d8e:	4ba5      	ldr	r3, [pc, #660]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d90:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d98:	49a2      	ldr	r1, [pc, #648]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d00a      	beq.n	8006dc2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006dac:	4b9d      	ldr	r3, [pc, #628]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006db2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006dba:	499a      	ldr	r1, [pc, #616]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006dbc:	4313      	orrs	r3, r2
 8006dbe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d00a      	beq.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006dce:	4b95      	ldr	r3, [pc, #596]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dd4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ddc:	4991      	ldr	r1, [pc, #580]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006dde:	4313      	orrs	r3, r2
 8006de0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d00a      	beq.n	8006e06 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006df0:	4b8c      	ldr	r3, [pc, #560]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006df2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006df6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006dfe:	4989      	ldr	r1, [pc, #548]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e00:	4313      	orrs	r3, r2
 8006e02:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d00a      	beq.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006e12:	4b84      	ldr	r3, [pc, #528]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e18:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e20:	4980      	ldr	r1, [pc, #512]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e22:	4313      	orrs	r3, r2
 8006e24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d00a      	beq.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006e34:	4b7b      	ldr	r3, [pc, #492]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e3a:	f023 0203 	bic.w	r2, r3, #3
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e42:	4978      	ldr	r1, [pc, #480]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e44:	4313      	orrs	r3, r2
 8006e46:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d00a      	beq.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006e56:	4b73      	ldr	r3, [pc, #460]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e5c:	f023 020c 	bic.w	r2, r3, #12
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e64:	496f      	ldr	r1, [pc, #444]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e66:	4313      	orrs	r3, r2
 8006e68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d00a      	beq.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006e78:	4b6a      	ldr	r3, [pc, #424]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e7e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e86:	4967      	ldr	r1, [pc, #412]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d00a      	beq.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006e9a:	4b62      	ldr	r3, [pc, #392]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006e9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ea0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ea8:	495e      	ldr	r1, [pc, #376]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00a      	beq.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006ebc:	4b59      	ldr	r3, [pc, #356]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ec2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eca:	4956      	ldr	r1, [pc, #344]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d00a      	beq.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006ede:	4b51      	ldr	r3, [pc, #324]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ee4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006eec:	494d      	ldr	r1, [pc, #308]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d00a      	beq.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006f00:	4b48      	ldr	r3, [pc, #288]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f06:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f0e:	4945      	ldr	r1, [pc, #276]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f10:	4313      	orrs	r3, r2
 8006f12:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d00a      	beq.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006f22:	4b40      	ldr	r3, [pc, #256]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f28:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006f30:	493c      	ldr	r1, [pc, #240]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f32:	4313      	orrs	r3, r2
 8006f34:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d00a      	beq.n	8006f5a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006f44:	4b37      	ldr	r3, [pc, #220]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f4a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006f52:	4934      	ldr	r1, [pc, #208]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f54:	4313      	orrs	r3, r2
 8006f56:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d011      	beq.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006f66:	4b2f      	ldr	r3, [pc, #188]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f6c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f74:	492b      	ldr	r1, [pc, #172]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006f76:	4313      	orrs	r3, r2
 8006f78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006f80:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f84:	d101      	bne.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006f86:	2301      	movs	r3, #1
 8006f88:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f003 0308 	and.w	r3, r3, #8
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d001      	beq.n	8006f9a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006f96:	2301      	movs	r3, #1
 8006f98:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00a      	beq.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006fa6:	4b1f      	ldr	r3, [pc, #124]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fac:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006fb4:	491b      	ldr	r1, [pc, #108]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d00b      	beq.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006fc8:	4b16      	ldr	r3, [pc, #88]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fce:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006fd8:	4912      	ldr	r1, [pc, #72]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d00b      	beq.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006fec:	4b0d      	ldr	r3, [pc, #52]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006fee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ff2:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ffc:	4909      	ldr	r1, [pc, #36]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8006ffe:	4313      	orrs	r3, r2
 8007000:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800700c:	2b00      	cmp	r3, #0
 800700e:	d00f      	beq.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007010:	4b04      	ldr	r3, [pc, #16]	; (8007024 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8007012:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007016:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007020:	e002      	b.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8007022:	bf00      	nop
 8007024:	40023800 	.word	0x40023800
 8007028:	4985      	ldr	r1, [pc, #532]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800702a:	4313      	orrs	r3, r2
 800702c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007038:	2b00      	cmp	r3, #0
 800703a:	d00b      	beq.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800703c:	4b80      	ldr	r3, [pc, #512]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800703e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007042:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800704c:	497c      	ldr	r1, [pc, #496]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800704e:	4313      	orrs	r3, r2
 8007050:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	2b01      	cmp	r3, #1
 8007058:	d005      	beq.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007062:	f040 80d6 	bne.w	8007212 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007066:	4b76      	ldr	r3, [pc, #472]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a75      	ldr	r2, [pc, #468]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800706c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007070:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007072:	f7fb fc2b 	bl	80028cc <HAL_GetTick>
 8007076:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007078:	e008      	b.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800707a:	f7fb fc27 	bl	80028cc <HAL_GetTick>
 800707e:	4602      	mov	r2, r0
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	1ad3      	subs	r3, r2, r3
 8007084:	2b64      	cmp	r3, #100	; 0x64
 8007086:	d901      	bls.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007088:	2303      	movs	r3, #3
 800708a:	e194      	b.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800708c:	4b6c      	ldr	r3, [pc, #432]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007094:	2b00      	cmp	r3, #0
 8007096:	d1f0      	bne.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f003 0301 	and.w	r3, r3, #1
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d021      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x570>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d11d      	bne.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80070ac:	4b64      	ldr	r3, [pc, #400]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80070ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070b2:	0c1b      	lsrs	r3, r3, #16
 80070b4:	f003 0303 	and.w	r3, r3, #3
 80070b8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80070ba:	4b61      	ldr	r3, [pc, #388]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80070bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80070c0:	0e1b      	lsrs	r3, r3, #24
 80070c2:	f003 030f 	and.w	r3, r3, #15
 80070c6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	019a      	lsls	r2, r3, #6
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	041b      	lsls	r3, r3, #16
 80070d2:	431a      	orrs	r2, r3
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	061b      	lsls	r3, r3, #24
 80070d8:	431a      	orrs	r2, r3
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	071b      	lsls	r3, r3, #28
 80070e0:	4957      	ldr	r1, [pc, #348]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80070e2:	4313      	orrs	r3, r2
 80070e4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d004      	beq.n	80070fe <HAL_RCCEx_PeriphCLKConfig+0x586>
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80070fc:	d00a      	beq.n	8007114 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007106:	2b00      	cmp	r3, #0
 8007108:	d02e      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800710e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007112:	d129      	bne.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007114:	4b4a      	ldr	r3, [pc, #296]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007116:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800711a:	0c1b      	lsrs	r3, r3, #16
 800711c:	f003 0303 	and.w	r3, r3, #3
 8007120:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007122:	4b47      	ldr	r3, [pc, #284]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007124:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007128:	0f1b      	lsrs	r3, r3, #28
 800712a:	f003 0307 	and.w	r3, r3, #7
 800712e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	685b      	ldr	r3, [r3, #4]
 8007134:	019a      	lsls	r2, r3, #6
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	041b      	lsls	r3, r3, #16
 800713a:	431a      	orrs	r2, r3
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	061b      	lsls	r3, r3, #24
 8007142:	431a      	orrs	r2, r3
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	071b      	lsls	r3, r3, #28
 8007148:	493d      	ldr	r1, [pc, #244]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800714a:	4313      	orrs	r3, r2
 800714c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007150:	4b3b      	ldr	r3, [pc, #236]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007152:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007156:	f023 021f 	bic.w	r2, r3, #31
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800715e:	3b01      	subs	r3, #1
 8007160:	4937      	ldr	r1, [pc, #220]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007162:	4313      	orrs	r3, r2
 8007164:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007170:	2b00      	cmp	r3, #0
 8007172:	d01d      	beq.n	80071b0 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007174:	4b32      	ldr	r3, [pc, #200]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007176:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800717a:	0e1b      	lsrs	r3, r3, #24
 800717c:	f003 030f 	and.w	r3, r3, #15
 8007180:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007182:	4b2f      	ldr	r3, [pc, #188]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007184:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007188:	0f1b      	lsrs	r3, r3, #28
 800718a:	f003 0307 	and.w	r3, r3, #7
 800718e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	019a      	lsls	r2, r3, #6
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	691b      	ldr	r3, [r3, #16]
 800719a:	041b      	lsls	r3, r3, #16
 800719c:	431a      	orrs	r2, r3
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	061b      	lsls	r3, r3, #24
 80071a2:	431a      	orrs	r2, r3
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	071b      	lsls	r3, r3, #28
 80071a8:	4925      	ldr	r1, [pc, #148]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80071aa:	4313      	orrs	r3, r2
 80071ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d011      	beq.n	80071e0 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	685b      	ldr	r3, [r3, #4]
 80071c0:	019a      	lsls	r2, r3, #6
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	691b      	ldr	r3, [r3, #16]
 80071c6:	041b      	lsls	r3, r3, #16
 80071c8:	431a      	orrs	r2, r3
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	68db      	ldr	r3, [r3, #12]
 80071ce:	061b      	lsls	r3, r3, #24
 80071d0:	431a      	orrs	r2, r3
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	689b      	ldr	r3, [r3, #8]
 80071d6:	071b      	lsls	r3, r3, #28
 80071d8:	4919      	ldr	r1, [pc, #100]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80071da:	4313      	orrs	r3, r2
 80071dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80071e0:	4b17      	ldr	r3, [pc, #92]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a16      	ldr	r2, [pc, #88]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80071e6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80071ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071ec:	f7fb fb6e 	bl	80028cc <HAL_GetTick>
 80071f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80071f2:	e008      	b.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80071f4:	f7fb fb6a 	bl	80028cc <HAL_GetTick>
 80071f8:	4602      	mov	r2, r0
 80071fa:	697b      	ldr	r3, [r7, #20]
 80071fc:	1ad3      	subs	r3, r2, r3
 80071fe:	2b64      	cmp	r3, #100	; 0x64
 8007200:	d901      	bls.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007202:	2303      	movs	r3, #3
 8007204:	e0d7      	b.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007206:	4b0e      	ldr	r3, [pc, #56]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800720e:	2b00      	cmp	r3, #0
 8007210:	d0f0      	beq.n	80071f4 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007212:	69bb      	ldr	r3, [r7, #24]
 8007214:	2b01      	cmp	r3, #1
 8007216:	f040 80cd 	bne.w	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800721a:	4b09      	ldr	r3, [pc, #36]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a08      	ldr	r2, [pc, #32]	; (8007240 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007220:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007224:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007226:	f7fb fb51 	bl	80028cc <HAL_GetTick>
 800722a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800722c:	e00a      	b.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800722e:	f7fb fb4d 	bl	80028cc <HAL_GetTick>
 8007232:	4602      	mov	r2, r0
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	1ad3      	subs	r3, r2, r3
 8007238:	2b64      	cmp	r3, #100	; 0x64
 800723a:	d903      	bls.n	8007244 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800723c:	2303      	movs	r3, #3
 800723e:	e0ba      	b.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8007240:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007244:	4b5e      	ldr	r3, [pc, #376]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800724c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007250:	d0ed      	beq.n	800722e <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800725a:	2b00      	cmp	r3, #0
 800725c:	d003      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007262:	2b00      	cmp	r3, #0
 8007264:	d009      	beq.n	800727a <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800726e:	2b00      	cmp	r3, #0
 8007270:	d02e      	beq.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007276:	2b00      	cmp	r3, #0
 8007278:	d12a      	bne.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800727a:	4b51      	ldr	r3, [pc, #324]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800727c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007280:	0c1b      	lsrs	r3, r3, #16
 8007282:	f003 0303 	and.w	r3, r3, #3
 8007286:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007288:	4b4d      	ldr	r3, [pc, #308]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800728a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800728e:	0f1b      	lsrs	r3, r3, #28
 8007290:	f003 0307 	and.w	r3, r3, #7
 8007294:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	695b      	ldr	r3, [r3, #20]
 800729a:	019a      	lsls	r2, r3, #6
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	041b      	lsls	r3, r3, #16
 80072a0:	431a      	orrs	r2, r3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	699b      	ldr	r3, [r3, #24]
 80072a6:	061b      	lsls	r3, r3, #24
 80072a8:	431a      	orrs	r2, r3
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	071b      	lsls	r3, r3, #28
 80072ae:	4944      	ldr	r1, [pc, #272]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80072b0:	4313      	orrs	r3, r2
 80072b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80072b6:	4b42      	ldr	r3, [pc, #264]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80072b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80072bc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072c4:	3b01      	subs	r3, #1
 80072c6:	021b      	lsls	r3, r3, #8
 80072c8:	493d      	ldr	r1, [pc, #244]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80072ca:	4313      	orrs	r3, r2
 80072cc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d022      	beq.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80072e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80072e4:	d11d      	bne.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80072e6:	4b36      	ldr	r3, [pc, #216]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80072e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072ec:	0e1b      	lsrs	r3, r3, #24
 80072ee:	f003 030f 	and.w	r3, r3, #15
 80072f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80072f4:	4b32      	ldr	r3, [pc, #200]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80072f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072fa:	0f1b      	lsrs	r3, r3, #28
 80072fc:	f003 0307 	and.w	r3, r3, #7
 8007300:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	695b      	ldr	r3, [r3, #20]
 8007306:	019a      	lsls	r2, r3, #6
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	6a1b      	ldr	r3, [r3, #32]
 800730c:	041b      	lsls	r3, r3, #16
 800730e:	431a      	orrs	r2, r3
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	061b      	lsls	r3, r3, #24
 8007314:	431a      	orrs	r2, r3
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	071b      	lsls	r3, r3, #28
 800731a:	4929      	ldr	r1, [pc, #164]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800731c:	4313      	orrs	r3, r2
 800731e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f003 0308 	and.w	r3, r3, #8
 800732a:	2b00      	cmp	r3, #0
 800732c:	d028      	beq.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800732e:	4b24      	ldr	r3, [pc, #144]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007330:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007334:	0e1b      	lsrs	r3, r3, #24
 8007336:	f003 030f 	and.w	r3, r3, #15
 800733a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800733c:	4b20      	ldr	r3, [pc, #128]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800733e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007342:	0c1b      	lsrs	r3, r3, #16
 8007344:	f003 0303 	and.w	r3, r3, #3
 8007348:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	695b      	ldr	r3, [r3, #20]
 800734e:	019a      	lsls	r2, r3, #6
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	041b      	lsls	r3, r3, #16
 8007354:	431a      	orrs	r2, r3
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	061b      	lsls	r3, r3, #24
 800735a:	431a      	orrs	r2, r3
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	69db      	ldr	r3, [r3, #28]
 8007360:	071b      	lsls	r3, r3, #28
 8007362:	4917      	ldr	r1, [pc, #92]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007364:	4313      	orrs	r3, r2
 8007366:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800736a:	4b15      	ldr	r3, [pc, #84]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800736c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007370:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007378:	4911      	ldr	r1, [pc, #68]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800737a:	4313      	orrs	r3, r2
 800737c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007380:	4b0f      	ldr	r3, [pc, #60]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	4a0e      	ldr	r2, [pc, #56]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007386:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800738a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800738c:	f7fb fa9e 	bl	80028cc <HAL_GetTick>
 8007390:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007392:	e008      	b.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007394:	f7fb fa9a 	bl	80028cc <HAL_GetTick>
 8007398:	4602      	mov	r2, r0
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	1ad3      	subs	r3, r2, r3
 800739e:	2b64      	cmp	r3, #100	; 0x64
 80073a0:	d901      	bls.n	80073a6 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80073a2:	2303      	movs	r3, #3
 80073a4:	e007      	b.n	80073b6 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80073a6:	4b06      	ldr	r3, [pc, #24]	; (80073c0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80073ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80073b2:	d1ef      	bne.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 80073b4:	2300      	movs	r3, #0
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3720      	adds	r7, #32
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop
 80073c0:	40023800 	.word	0x40023800

080073c4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b082      	sub	sp, #8
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d101      	bne.n	80073d6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	e01d      	b.n	8007412 <HAL_SD_Init+0x4e>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80073dc:	b2db      	uxtb	r3, r3
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d105      	bne.n	80073ee <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80073e8:	6878      	ldr	r0, [r7, #4]
 80073ea:	f007 fe75 	bl	800f0d8 <HAL_SD_MspInit>
#endif
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2203      	movs	r2, #3
 80073f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  HAL_SD_InitCard(hsd);
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f000 f80f 	bl	800741a <HAL_SD_InitCard>

  /* Initialize the error code */
  hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	631a      	str	r2, [r3, #48]	; 0x30
                                                                                     
  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2201      	movs	r2, #1
 800740c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007410:	2300      	movs	r3, #0
}
 8007412:	4618      	mov	r0, r3
 8007414:	3708      	adds	r7, #8
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}

0800741a <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card 
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800741a:	b5b0      	push	{r4, r5, r7, lr}
 800741c:	b08e      	sub	sp, #56	; 0x38
 800741e:	af04      	add	r7, sp, #16
 8007420:	6078      	str	r0, [r7, #4]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8007422:	2300      	movs	r3, #0
 8007424:	627b      	str	r3, [r7, #36]	; 0x24
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8007426:	2300      	movs	r3, #0
 8007428:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800742a:	2300      	movs	r3, #0
 800742c:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800742e:	2300      	movs	r3, #0
 8007430:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8007432:	2300      	movs	r3, #0
 8007434:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8007436:	2300      	movs	r3, #0
 8007438:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800743a:	2376      	movs	r3, #118	; 0x76
 800743c:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681d      	ldr	r5, [r3, #0]
 8007442:	466c      	mov	r4, sp
 8007444:	f107 0318 	add.w	r3, r7, #24
 8007448:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800744c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007450:	f107 030c 	add.w	r3, r7, #12
 8007454:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007456:	4628      	mov	r0, r5
 8007458:	f001 fee4 	bl	8009224 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd); 
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	685a      	ldr	r2, [r3, #4]
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800746a:	605a      	str	r2, [r3, #4]
  
  /* Set Power State to ON */
  SDMMC_PowerState_ON(hsd->Instance);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4618      	mov	r0, r3
 8007472:	f001 ff21 	bl	80092b8 <SDMMC_PowerState_ON>
  
  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	685a      	ldr	r2, [r3, #4]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007484:	605a      	str	r2, [r3, #4]
  
  /* Required power up waiting time before starting the SD initialization sequence */
  HAL_Delay(2);
 8007486:	2002      	movs	r0, #2
 8007488:	f7fb fa2c 	bl	80028e4 <HAL_Delay>
  
  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800748c:	6878      	ldr	r0, [r7, #4]
 800748e:	f000 fee3 	bl	8008258 <SD_PowerON>
 8007492:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8007494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007496:	2b00      	cmp	r3, #0
 8007498:	d00b      	beq.n	80074b2 <HAL_SD_InitCard+0x98>
  {
    hsd->State = HAL_SD_STATE_READY;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	2201      	movs	r2, #1
 800749e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074a8:	431a      	orrs	r2, r3
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	e013      	b.n	80074da <HAL_SD_InitCard+0xc0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80074b2:	6878      	ldr	r0, [r7, #4]
 80074b4:	f000 fe07 	bl	80080c6 <SD_InitCard>
 80074b8:	6278      	str	r0, [r7, #36]	; 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80074ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d00b      	beq.n	80074d8 <HAL_SD_InitCard+0xbe>
  {
    hsd->State = HAL_SD_STATE_READY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ce:	431a      	orrs	r2, r3
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	e000      	b.n	80074da <HAL_SD_InitCard+0xc0>
  }

  return HAL_OK;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3728      	adds	r7, #40	; 0x28
 80074de:	46bd      	mov	sp, r7
 80074e0:	bdb0      	pop	{r4, r5, r7, pc}

080074e2 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to read
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80074e2:	b590      	push	{r4, r7, lr}
 80074e4:	b08f      	sub	sp, #60	; 0x3c
 80074e6:	af00      	add	r7, sp, #0
 80074e8:	60f8      	str	r0, [r7, #12]
 80074ea:	60b9      	str	r1, [r7, #8]
 80074ec:	607a      	str	r2, [r7, #4]
 80074ee:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80074f0:	2300      	movs	r3, #0
 80074f2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart = HAL_GetTick();
 80074f4:	f7fb f9ea 	bl	80028cc <HAL_GetTick>
 80074f8:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t count = 0, *tempbuff = (uint32_t *)pData;
 80074fa:	2300      	movs	r3, #0
 80074fc:	633b      	str	r3, [r7, #48]	; 0x30
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d107      	bne.n	8007518 <HAL_SD_ReadBlocks+0x36>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800750c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007514:	2301      	movs	r3, #1
 8007516:	e176      	b.n	8007806 <HAL_SD_ReadBlocks+0x324>
  }
 
  if(hsd->State == HAL_SD_STATE_READY)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800751e:	b2db      	uxtb	r3, r3
 8007520:	2b01      	cmp	r3, #1
 8007522:	f040 8169 	bne.w	80077f8 <HAL_SD_ReadBlocks+0x316>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	2200      	movs	r2, #0
 800752a:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800752c:	687a      	ldr	r2, [r7, #4]
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	441a      	add	r2, r3
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007536:	429a      	cmp	r2, r3
 8007538:	d907      	bls.n	800754a <HAL_SD_ReadBlocks+0x68>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800753e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007546:	2301      	movs	r3, #1
 8007548:	e15d      	b.n	8007806 <HAL_SD_ReadBlocks+0x324>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2203      	movs	r2, #3
 800754e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	2200      	movs	r2, #0
 8007558:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800755e:	2b01      	cmp	r3, #1
 8007560:	d002      	beq.n	8007568 <HAL_SD_ReadBlocks+0x86>
    {
      BlockAdd *= 512;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	025b      	lsls	r3, r3, #9
 8007566:	607b      	str	r3, [r7, #4]
    }
      
    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007570:	4618      	mov	r0, r3
 8007572:	f001 ff35 	bl	80093e0 <SDMMC_CmdBlockLength>
 8007576:	6378      	str	r0, [r7, #52]	; 0x34
    if(errorstate != HAL_SD_ERROR_NONE)
 8007578:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800757a:	2b00      	cmp	r3, #0
 800757c:	d010      	beq.n	80075a0 <HAL_SD_ReadBlocks+0xbe>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);      
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007586:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800758c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800758e:	431a      	orrs	r2, r3
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2201      	movs	r2, #1
 8007598:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	e132      	b.n	8007806 <HAL_SD_ReadBlocks+0x324>
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80075a0:	f04f 33ff 	mov.w	r3, #4294967295
 80075a4:	613b      	str	r3, [r7, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	025b      	lsls	r3, r3, #9
 80075aa:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80075ac:	2390      	movs	r3, #144	; 0x90
 80075ae:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80075b0:	2302      	movs	r3, #2
 80075b2:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80075b4:	2300      	movs	r3, #0
 80075b6:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80075b8:	2301      	movs	r3, #1
 80075ba:	627b      	str	r3, [r7, #36]	; 0x24
    SDMMC_ConfigData(hsd->Instance, &config);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f107 0210 	add.w	r2, r7, #16
 80075c4:	4611      	mov	r1, r2
 80075c6:	4618      	mov	r0, r3
 80075c8:	f001 fede 	bl	8009388 <SDMMC_ConfigData>
    
    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1)
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d90a      	bls.n	80075e8 <HAL_SD_ReadBlocks+0x106>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2202      	movs	r2, #2
 80075d6:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Multi Block command */ 
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, BlockAdd);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	6879      	ldr	r1, [r7, #4]
 80075de:	4618      	mov	r0, r3
 80075e0:	f001 ff46 	bl	8009470 <SDMMC_CmdReadMultiBlock>
 80075e4:	6378      	str	r0, [r7, #52]	; 0x34
 80075e6:	e009      	b.n	80075fc <HAL_SD_ReadBlocks+0x11a>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	2201      	movs	r2, #1
 80075ec:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, BlockAdd);
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	6879      	ldr	r1, [r7, #4]
 80075f4:	4618      	mov	r0, r3
 80075f6:	f001 ff17 	bl	8009428 <SDMMC_CmdReadSingleBlock>
 80075fa:	6378      	str	r0, [r7, #52]	; 0x34
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80075fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d04a      	beq.n	8007698 <HAL_SD_ReadBlocks+0x1b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800760a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007612:	431a      	orrs	r2, r3
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007620:	2301      	movs	r3, #1
 8007622:	e0f0      	b.n	8007806 <HAL_SD_ReadBlocks+0x324>
    }
      
    /* Poll on SDMMC flags */
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800762a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800762e:	2b00      	cmp	r3, #0
 8007630:	d016      	beq.n	8007660 <HAL_SD_ReadBlocks+0x17e>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8007632:	2300      	movs	r3, #0
 8007634:	633b      	str	r3, [r7, #48]	; 0x30
 8007636:	e00d      	b.n	8007654 <HAL_SD_ReadBlocks+0x172>
        {
          *(tempbuff + count) = SDMMC_ReadFIFO(hsd->Instance);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6819      	ldr	r1, [r3, #0]
 800763c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800763e:	009b      	lsls	r3, r3, #2
 8007640:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007642:	18d4      	adds	r4, r2, r3
 8007644:	4608      	mov	r0, r1
 8007646:	f001 fe19 	bl	800927c <SDMMC_ReadFIFO>
 800764a:	4603      	mov	r3, r0
 800764c:	6023      	str	r3, [r4, #0]
        for(count = 0U; count < 8U; count++)
 800764e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007650:	3301      	adds	r3, #1
 8007652:	633b      	str	r3, [r7, #48]	; 0x30
 8007654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007656:	2b07      	cmp	r3, #7
 8007658:	d9ee      	bls.n	8007638 <HAL_SD_ReadBlocks+0x156>
        }
        tempbuff += 8U;
 800765a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800765c:	3320      	adds	r3, #32
 800765e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 8007660:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007662:	2b00      	cmp	r3, #0
 8007664:	d007      	beq.n	8007676 <HAL_SD_ReadBlocks+0x194>
 8007666:	f7fb f931 	bl	80028cc <HAL_GetTick>
 800766a:	4602      	mov	r2, r0
 800766c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800766e:	1ad3      	subs	r3, r2, r3
 8007670:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007672:	429a      	cmp	r2, r3
 8007674:	d810      	bhi.n	8007698 <HAL_SD_ReadBlocks+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800767e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007684:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2201      	movs	r2, #1
 8007690:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 8007694:	2303      	movs	r3, #3
 8007696:	e0b6      	b.n	8007806 <HAL_SD_ReadBlocks+0x324>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800769e:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d0be      	beq.n	8007624 <HAL_SD_ReadBlocks+0x142>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d020      	beq.n	80076f6 <HAL_SD_ReadBlocks+0x214>
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d91d      	bls.n	80076f6 <HAL_SD_ReadBlocks+0x214>
    {    
      if(hsd->SdCard.CardType != CARD_SECURED)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076be:	2b03      	cmp	r3, #3
 80076c0:	d019      	beq.n	80076f6 <HAL_SD_ReadBlocks+0x214>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4618      	mov	r0, r3
 80076c8:	f001 ff3e 	bl	8009548 <SDMMC_CmdStopTransfer>
 80076cc:	6378      	str	r0, [r7, #52]	; 0x34
        if(errorstate != HAL_SD_ERROR_NONE)
 80076ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d010      	beq.n	80076f6 <HAL_SD_ReadBlocks+0x214>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80076dc:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80076e4:	431a      	orrs	r2, r3
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2201      	movs	r2, #1
 80076ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 80076f2:	2301      	movs	r3, #1
 80076f4:	e087      	b.n	8007806 <HAL_SD_ReadBlocks+0x324>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076fc:	f003 0308 	and.w	r3, r3, #8
 8007700:	2b00      	cmp	r3, #0
 8007702:	d010      	beq.n	8007726 <HAL_SD_ReadBlocks+0x244>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800770c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007712:	f043 0208 	orr.w	r2, r3, #8
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	2201      	movs	r2, #1
 800771e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007722:	2301      	movs	r3, #1
 8007724:	e06f      	b.n	8007806 <HAL_SD_ReadBlocks+0x324>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800772c:	f003 0302 	and.w	r3, r3, #2
 8007730:	2b00      	cmp	r3, #0
 8007732:	d010      	beq.n	8007756 <HAL_SD_ReadBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800773c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007742:	f043 0202 	orr.w	r2, r3, #2
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	2201      	movs	r2, #1
 800774e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	e057      	b.n	8007806 <HAL_SD_ReadBlocks+0x324>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800775c:	f003 0320 	and.w	r3, r3, #32
 8007760:	2b00      	cmp	r3, #0
 8007762:	d037      	beq.n	80077d4 <HAL_SD_ReadBlocks+0x2f2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800776c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007772:	f043 0220 	orr.w	r2, r3, #32
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	2201      	movs	r2, #1
 800777e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007782:	2301      	movs	r3, #1
 8007784:	e03f      	b.n	8007806 <HAL_SD_ReadBlocks+0x324>
    }
    
    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
    {
      *tempbuff = SDMMC_ReadFIFO(hsd->Instance);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4618      	mov	r0, r3
 800778c:	f001 fd76 	bl	800927c <SDMMC_ReadFIFO>
 8007790:	4602      	mov	r2, r0
 8007792:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007794:	601a      	str	r2, [r3, #0]
      tempbuff++;
 8007796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007798:	3304      	adds	r3, #4
 800779a:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 800779c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d007      	beq.n	80077b2 <HAL_SD_ReadBlocks+0x2d0>
 80077a2:	f7fb f893 	bl	80028cc <HAL_GetTick>
 80077a6:	4602      	mov	r2, r0
 80077a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077aa:	1ad3      	subs	r3, r2, r3
 80077ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80077ae:	429a      	cmp	r2, r3
 80077b0:	d810      	bhi.n	80077d4 <HAL_SD_ReadBlocks+0x2f2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);        
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80077ba:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077c0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 80077d0:	2301      	movs	r3, #1
 80077d2:	e018      	b.n	8007806 <HAL_SD_ReadBlocks+0x324>
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d1d1      	bne.n	8007786 <HAL_SD_ReadBlocks+0x2a4>
      }
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80077ea:	639a      	str	r2, [r3, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2201      	movs	r2, #1
 80077f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_OK;
 80077f4:	2300      	movs	r3, #0
 80077f6:	e006      	b.n	8007806 <HAL_SD_ReadBlocks+0x324>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077fc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007804:	2301      	movs	r3, #1
  }
}
 8007806:	4618      	mov	r0, r3
 8007808:	373c      	adds	r7, #60	; 0x3c
 800780a:	46bd      	mov	sp, r7
 800780c:	bd90      	pop	{r4, r7, pc}

0800780e <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks Number of SD blocks to write
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800780e:	b580      	push	{r7, lr}
 8007810:	b08e      	sub	sp, #56	; 0x38
 8007812:	af00      	add	r7, sp, #0
 8007814:	60f8      	str	r0, [r7, #12]
 8007816:	60b9      	str	r1, [r7, #8]
 8007818:	607a      	str	r2, [r7, #4]
 800781a:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800781c:	2300      	movs	r3, #0
 800781e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart = HAL_GetTick();
 8007820:	f7fb f854 	bl	80028cc <HAL_GetTick>
 8007824:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t count = 0;
 8007826:	2300      	movs	r3, #0
 8007828:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t *tempbuff = (uint32_t *)pData;
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if(NULL == pData)
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d107      	bne.n	8007844 <HAL_SD_WriteBlocks+0x36>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007838:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007840:	2301      	movs	r3, #1
 8007842:	e147      	b.n	8007ad4 <HAL_SD_WriteBlocks+0x2c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800784a:	b2db      	uxtb	r3, r3
 800784c:	2b01      	cmp	r3, #1
 800784e:	f040 813a 	bne.w	8007ac6 <HAL_SD_WriteBlocks+0x2b8>
  {
    hsd->ErrorCode = HAL_DMA_ERROR_NONE;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	2200      	movs	r2, #0
 8007856:	639a      	str	r2, [r3, #56]	; 0x38
    
    if((BlockAdd + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007858:	687a      	ldr	r2, [r7, #4]
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	441a      	add	r2, r3
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007862:	429a      	cmp	r2, r3
 8007864:	d907      	bls.n	8007876 <HAL_SD_WriteBlocks+0x68>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800786a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007872:	2301      	movs	r3, #1
 8007874:	e12e      	b.n	8007ad4 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    hsd->State = HAL_SD_STATE_BUSY;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2203      	movs	r2, #3
 800787a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Initialize data control register */
    hsd->Instance->DCTRL = 0;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	2200      	movs	r2, #0
 8007884:	62da      	str	r2, [r3, #44]	; 0x2c
     
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800788a:	2b01      	cmp	r3, #1
 800788c:	d002      	beq.n	8007894 <HAL_SD_WriteBlocks+0x86>
    {
      BlockAdd *= 512;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	025b      	lsls	r3, r3, #9
 8007892:	607b      	str	r3, [r7, #4]
    }
    
    /* Set Block Size for Card */ 
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f44f 7100 	mov.w	r1, #512	; 0x200
 800789c:	4618      	mov	r0, r3
 800789e:	f001 fd9f 	bl	80093e0 <SDMMC_CmdBlockLength>
 80078a2:	6378      	str	r0, [r7, #52]	; 0x34
    if(errorstate != HAL_SD_ERROR_NONE)
 80078a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d010      	beq.n	80078cc <HAL_SD_WriteBlocks+0xbe>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80078b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80078b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078ba:	431a      	orrs	r2, r3
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80078c8:	2301      	movs	r3, #1
 80078ca:	e103      	b.n	8007ad4 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	2b01      	cmp	r3, #1
 80078d0:	d90a      	bls.n	80078e8 <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	2220      	movs	r2, #32
 80078d6:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Multi Block command */ 
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, BlockAdd);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	6879      	ldr	r1, [r7, #4]
 80078de:	4618      	mov	r0, r3
 80078e0:	f001 fe0e 	bl	8009500 <SDMMC_CmdWriteMultiBlock>
 80078e4:	6378      	str	r0, [r7, #52]	; 0x34
 80078e6:	e009      	b.n	80078fc <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	2210      	movs	r2, #16
 80078ec:	631a      	str	r2, [r3, #48]	; 0x30
      
      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, BlockAdd);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	6879      	ldr	r1, [r7, #4]
 80078f4:	4618      	mov	r0, r3
 80078f6:	f001 fddf 	bl	80094b8 <SDMMC_CmdWriteSingleBlock>
 80078fa:	6378      	str	r0, [r7, #52]	; 0x34
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80078fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d010      	beq.n	8007924 <HAL_SD_WriteBlocks+0x116>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800790a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007910:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007912:	431a      	orrs	r2, r3
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2201      	movs	r2, #1
 800791c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	e0d7      	b.n	8007ad4 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    /* Configure the SD DPSM (Data Path State Machine) */ 
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007924:	f04f 33ff 	mov.w	r3, #4294967295
 8007928:	613b      	str	r3, [r7, #16]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	025b      	lsls	r3, r3, #9
 800792e:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8007930:	2390      	movs	r3, #144	; 0x90
 8007932:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8007934:	2300      	movs	r3, #0
 8007936:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007938:	2300      	movs	r3, #0
 800793a:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 800793c:	2301      	movs	r3, #1
 800793e:	627b      	str	r3, [r7, #36]	; 0x24
    SDMMC_ConfigData(hsd->Instance, &config);
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f107 0210 	add.w	r2, r7, #16
 8007948:	4611      	mov	r1, r2
 800794a:	4618      	mov	r0, r3
 800794c:	f001 fd1c 	bl	8009388 <SDMMC_ConfigData>
    
    /* Write block(s) in polling mode */
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8007950:	e037      	b.n	80079c2 <HAL_SD_WriteBlocks+0x1b4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE))
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007958:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800795c:	2b00      	cmp	r3, #0
 800795e:	d014      	beq.n	800798a <HAL_SD_WriteBlocks+0x17c>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8007960:	2300      	movs	r3, #0
 8007962:	633b      	str	r3, [r7, #48]	; 0x30
 8007964:	e00b      	b.n	800797e <HAL_SD_WriteBlocks+0x170>
        {
          SDMMC_WriteFIFO(hsd->Instance, (tempbuff + count));
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	6818      	ldr	r0, [r3, #0]
 800796a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800796c:	009b      	lsls	r3, r3, #2
 800796e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007970:	4413      	add	r3, r2
 8007972:	4619      	mov	r1, r3
 8007974:	f001 fc8f 	bl	8009296 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8007978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800797a:	3301      	adds	r3, #1
 800797c:	633b      	str	r3, [r7, #48]	; 0x30
 800797e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007980:	2b07      	cmp	r3, #7
 8007982:	d9f0      	bls.n	8007966 <HAL_SD_WriteBlocks+0x158>
        }
        tempbuff += 8U;
 8007984:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007986:	3320      	adds	r3, #32
 8007988:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      
      if((Timeout == 0U)||((HAL_GetTick()-tickstart) >=  Timeout))
 800798a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800798c:	2b00      	cmp	r3, #0
 800798e:	d007      	beq.n	80079a0 <HAL_SD_WriteBlocks+0x192>
 8007990:	f7fa ff9c 	bl	80028cc <HAL_GetTick>
 8007994:	4602      	mov	r2, r0
 8007996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007998:	1ad3      	subs	r3, r2, r3
 800799a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800799c:	429a      	cmp	r2, r3
 800799e:	d810      	bhi.n	80079c2 <HAL_SD_WriteBlocks+0x1b4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80079a8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079b0:	431a      	orrs	r2, r3
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2201      	movs	r2, #1
 80079ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 80079be:	2303      	movs	r3, #3
 80079c0:	e088      	b.n	8007ad4 <HAL_SD_WriteBlocks+0x2c6>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079c8:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d0c0      	beq.n	8007952 <HAL_SD_WriteBlocks+0x144>
      }
    }
    
    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d020      	beq.n	8007a20 <HAL_SD_WriteBlocks+0x212>
 80079de:	683b      	ldr	r3, [r7, #0]
 80079e0:	2b01      	cmp	r3, #1
 80079e2:	d91d      	bls.n	8007a20 <HAL_SD_WriteBlocks+0x212>
    { 
      if(hsd->SdCard.CardType != CARD_SECURED)
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079e8:	2b03      	cmp	r3, #3
 80079ea:	d019      	beq.n	8007a20 <HAL_SD_WriteBlocks+0x212>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4618      	mov	r0, r3
 80079f2:	f001 fda9 	bl	8009548 <SDMMC_CmdStopTransfer>
 80079f6:	6378      	str	r0, [r7, #52]	; 0x34
        if(errorstate != HAL_SD_ERROR_NONE)
 80079f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d010      	beq.n	8007a20 <HAL_SD_WriteBlocks+0x212>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007a06:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a0e:	431a      	orrs	r2, r3
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	2201      	movs	r2, #1
 8007a18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e059      	b.n	8007ad4 <HAL_SD_WriteBlocks+0x2c6>
        }
      }
    }
    
    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a26:	f003 0308 	and.w	r3, r3, #8
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d010      	beq.n	8007a50 <HAL_SD_WriteBlocks+0x242>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007a36:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a3c:	f043 0208 	orr.w	r2, r3, #8
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	2201      	movs	r2, #1
 8007a48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	e041      	b.n	8007ad4 <HAL_SD_WriteBlocks+0x2c6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a56:	f003 0302 	and.w	r3, r3, #2
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d010      	beq.n	8007a80 <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007a66:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;      
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a6c:	f043 0202 	orr.w	r2, r3, #2
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	2201      	movs	r2, #1
 8007a78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	e029      	b.n	8007ad4 <HAL_SD_WriteBlocks+0x2c6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a86:	f003 0310 	and.w	r3, r3, #16
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d010      	beq.n	8007ab0 <HAL_SD_WriteBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007a96:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a9c:	f043 0210 	orr.w	r2, r3, #16
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007aac:	2301      	movs	r3, #1
 8007aae:	e011      	b.n	8007ad4 <HAL_SD_WriteBlocks+0x2c6>
    }
    
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007ab8:	639a      	str	r2, [r3, #56]	; 0x38
    
    hsd->State = HAL_SD_STATE_READY;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	2201      	movs	r2, #1
 8007abe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_OK;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	e006      	b.n	8007ad4 <HAL_SD_WriteBlocks+0x2c6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007aca:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
  }
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	3738      	adds	r7, #56	; 0x38
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	bd80      	pop	{r7, pc}

08007adc <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b085      	sub	sp, #20
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
 8007ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	60fb      	str	r3, [r7, #12]
  
  /* Byte 0 */
  tmp = (hsd->CSD[0] & 0xFF000000U) >> 24;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007aee:	0e1b      	lsrs	r3, r3, #24
 8007af0:	60fb      	str	r3, [r7, #12]
  pCSD->CSDStruct      = (uint8_t)((tmp & 0xC0) >> 6);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	099b      	lsrs	r3, r3, #6
 8007af6:	b2db      	uxtb	r3, r3
 8007af8:	f003 0303 	and.w	r3, r3, #3
 8007afc:	b2da      	uxtb	r2, r3
 8007afe:	683b      	ldr	r3, [r7, #0]
 8007b00:	701a      	strb	r2, [r3, #0]
  pCSD->SysSpecVersion = (uint8_t)((tmp & 0x3C) >> 2);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	089b      	lsrs	r3, r3, #2
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	f003 030f 	and.w	r3, r3, #15
 8007b0c:	b2da      	uxtb	r2, r3
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	705a      	strb	r2, [r3, #1]
  pCSD->Reserved1      = tmp & 0x03;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	b2db      	uxtb	r3, r3
 8007b16:	f003 0303 	and.w	r3, r3, #3
 8007b1a:	b2da      	uxtb	r2, r3
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	709a      	strb	r2, [r3, #2]
  
  /* Byte 1 */
  tmp = (hsd->CSD[0] & 0x00FF0000) >> 16;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b24:	0c1b      	lsrs	r3, r3, #16
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	60fb      	str	r3, [r7, #12]
  pCSD->TAAC = (uint8_t)tmp;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	b2da      	uxtb	r2, r3
 8007b2e:	683b      	ldr	r3, [r7, #0]
 8007b30:	70da      	strb	r2, [r3, #3]
  
  /* Byte 2 */
  tmp = (hsd->CSD[0] & 0x0000FF00) >> 8;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b36:	0a1b      	lsrs	r3, r3, #8
 8007b38:	b2db      	uxtb	r3, r3
 8007b3a:	60fb      	str	r3, [r7, #12]
  pCSD->NSAC = (uint8_t)tmp;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	b2da      	uxtb	r2, r3
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	711a      	strb	r2, [r3, #4]
  
  /* Byte 3 */
  tmp = hsd->CSD[0] & 0x000000FF;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	60fb      	str	r3, [r7, #12]
  pCSD->MaxBusClkFrec = (uint8_t)tmp;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	b2da      	uxtb	r2, r3
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	715a      	strb	r2, [r3, #5]
  
  /* Byte 4 */
  tmp = (hsd->CSD[1] & 0xFF000000U) >> 24;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007b58:	0e1b      	lsrs	r3, r3, #24
 8007b5a:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses = (uint16_t)(tmp << 4);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	b29b      	uxth	r3, r3
 8007b60:	011b      	lsls	r3, r3, #4
 8007b62:	b29a      	uxth	r2, r3
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	80da      	strh	r2, [r3, #6]
  
  /* Byte 5 */
  tmp = (hsd->CSD[1] & 0x00FF0000U) >> 16;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007b6c:	0c1b      	lsrs	r3, r3, #16
 8007b6e:	b2db      	uxtb	r3, r3
 8007b70:	60fb      	str	r3, [r7, #12]
  pCSD->CardComdClasses |= (uint16_t)((tmp & 0xF0) >> 4);
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	88db      	ldrh	r3, [r3, #6]
 8007b76:	b29a      	uxth	r2, r3
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	091b      	lsrs	r3, r3, #4
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	f003 030f 	and.w	r3, r3, #15
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	4313      	orrs	r3, r2
 8007b86:	b29a      	uxth	r2, r3
 8007b88:	683b      	ldr	r3, [r7, #0]
 8007b8a:	80da      	strh	r2, [r3, #6]
  pCSD->RdBlockLen       = (uint8_t)(tmp & 0x0F);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	b2db      	uxtb	r3, r3
 8007b90:	f003 030f 	and.w	r3, r3, #15
 8007b94:	b2da      	uxtb	r2, r3
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	721a      	strb	r2, [r3, #8]
  
  /* Byte 6 */
  tmp = (hsd->CSD[1] & 0x0000FF00U) >> 8;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007b9e:	0a1b      	lsrs	r3, r3, #8
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	60fb      	str	r3, [r7, #12]
  pCSD->PartBlockRead   = (uint8_t)((tmp & 0x80) >> 7);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	09db      	lsrs	r3, r3, #7
 8007ba8:	b2db      	uxtb	r3, r3
 8007baa:	f003 0301 	and.w	r3, r3, #1
 8007bae:	b2da      	uxtb	r2, r3
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	725a      	strb	r2, [r3, #9]
  pCSD->WrBlockMisalign = (uint8_t)((tmp & 0x40) >> 6);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	099b      	lsrs	r3, r3, #6
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	f003 0301 	and.w	r3, r3, #1
 8007bbe:	b2da      	uxtb	r2, r3
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	729a      	strb	r2, [r3, #10]
  pCSD->RdBlockMisalign = (uint8_t)((tmp & 0x20) >> 5);
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	095b      	lsrs	r3, r3, #5
 8007bc8:	b2db      	uxtb	r3, r3
 8007bca:	f003 0301 	and.w	r3, r3, #1
 8007bce:	b2da      	uxtb	r2, r3
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	72da      	strb	r2, [r3, #11]
  pCSD->DSRImpl         = (uint8_t)((tmp & 0x10) >> 4);
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	091b      	lsrs	r3, r3, #4
 8007bd8:	b2db      	uxtb	r3, r3
 8007bda:	f003 0301 	and.w	r3, r3, #1
 8007bde:	b2da      	uxtb	r2, r3
 8007be0:	683b      	ldr	r3, [r7, #0]
 8007be2:	731a      	strb	r2, [r3, #12]
  pCSD->Reserved2       = 0; /*!< Reserved */
 8007be4:	683b      	ldr	r3, [r7, #0]
 8007be6:	2200      	movs	r2, #0
 8007be8:	735a      	strb	r2, [r3, #13]
       
  if(hsd->SdCard.CardType == CARD_SDSC)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	f040 8086 	bne.w	8007d00 <HAL_SD_GetCardCSD+0x224>
  {
    pCSD->DeviceSize = (tmp & 0x03) << 10;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	029b      	lsls	r3, r3, #10
 8007bf8:	f403 6240 	and.w	r2, r3, #3072	; 0xc00
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	611a      	str	r2, [r3, #16]
    
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1] & 0x000000FFU);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c04:	b2db      	uxtb	r3, r3
 8007c06:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp) << 2;
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	691a      	ldr	r2, [r3, #16]
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	009b      	lsls	r3, r3, #2
 8007c10:	431a      	orrs	r2, r3
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000U) >> 24);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c1a:	0e1b      	lsrs	r3, r3, #24
 8007c1c:	b2db      	uxtb	r3, r3
 8007c1e:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize |= (tmp & 0xC0) >> 6;
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	691a      	ldr	r2, [r3, #16]
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	099b      	lsrs	r3, r3, #6
 8007c28:	f003 0303 	and.w	r3, r3, #3
 8007c2c:	431a      	orrs	r2, r3
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	611a      	str	r2, [r3, #16]
    
    pCSD->MaxRdCurrentVDDMin = (tmp & 0x38) >> 3;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	08db      	lsrs	r3, r3, #3
 8007c36:	b2db      	uxtb	r3, r3
 8007c38:	f003 0307 	and.w	r3, r3, #7
 8007c3c:	b2da      	uxtb	r2, r3
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	751a      	strb	r2, [r3, #20]
    pCSD->MaxRdCurrentVDDMax = (tmp & 0x07);
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	b2db      	uxtb	r3, r3
 8007c46:	f003 0307 	and.w	r3, r3, #7
 8007c4a:	b2da      	uxtb	r2, r3
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	755a      	strb	r2, [r3, #21]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2] & 0x00FF0000U) >> 16);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c54:	0c1b      	lsrs	r3, r3, #16
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	60fb      	str	r3, [r7, #12]
    pCSD->MaxWrCurrentVDDMin = (tmp & 0xE0) >> 5;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	095b      	lsrs	r3, r3, #5
 8007c5e:	b2db      	uxtb	r3, r3
 8007c60:	f003 0307 	and.w	r3, r3, #7
 8007c64:	b2da      	uxtb	r2, r3
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	759a      	strb	r2, [r3, #22]
    pCSD->MaxWrCurrentVDDMax = (tmp & 0x1C) >> 2;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	089b      	lsrs	r3, r3, #2
 8007c6e:	b2db      	uxtb	r3, r3
 8007c70:	f003 0307 	and.w	r3, r3, #7
 8007c74:	b2da      	uxtb	r2, r3
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	75da      	strb	r2, [r3, #23]
    pCSD->DeviceSizeMul      = (tmp & 0x03) << 1;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	b2db      	uxtb	r3, r3
 8007c7e:	005b      	lsls	r3, r3, #1
 8007c80:	b2db      	uxtb	r3, r3
 8007c82:	f003 0306 	and.w	r3, r3, #6
 8007c86:	b2da      	uxtb	r2, r3
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	761a      	strb	r2, [r3, #24]
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2] & 0x0000FF00U) >> 8);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c90:	0a1b      	lsrs	r3, r3, #8
 8007c92:	b2db      	uxtb	r3, r3
 8007c94:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSizeMul |= (tmp & 0x80) >> 7;
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	7e1b      	ldrb	r3, [r3, #24]
 8007c9a:	b2da      	uxtb	r2, r3
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	09db      	lsrs	r3, r3, #7
 8007ca0:	b2db      	uxtb	r3, r3
 8007ca2:	f003 0301 	and.w	r3, r3, #1
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	4313      	orrs	r3, r2
 8007caa:	b2da      	uxtb	r2, r3
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	761a      	strb	r2, [r3, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1) ;
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	691b      	ldr	r3, [r3, #16]
 8007cb4:	1c5a      	adds	r2, r3, #1
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1 << (pCSD->DeviceSizeMul + 2));
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	7e1b      	ldrb	r3, [r3, #24]
 8007cbe:	b2db      	uxtb	r3, r3
 8007cc0:	3302      	adds	r3, #2
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	409a      	lsls	r2, r3
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cca:	fb02 f203 	mul.w	r2, r2, r3
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 1 << (pCSD->RdBlockLen);
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	7a1b      	ldrb	r3, [r3, #8]
 8007cd6:	b2db      	uxtb	r3, r3
 8007cd8:	461a      	mov	r2, r3
 8007cda:	2301      	movs	r3, #1
 8007cdc:	4093      	lsls	r3, r2
 8007cde:	461a      	mov	r2, r3
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512); 
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ce8:	687a      	ldr	r2, [r7, #4]
 8007cea:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007cec:	0a52      	lsrs	r2, r2, #9
 8007cee:	fb02 f203 	mul.w	r2, r2, r3
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007cfc:	661a      	str	r2, [r3, #96]	; 0x60
 8007cfe:	e04d      	b.n	8007d9c <HAL_SD_GetCardCSD+0x2c0>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d138      	bne.n	8007d7a <HAL_SD_GetCardCSD+0x29e>
  {
    /* Byte 7 */
    tmp = (uint8_t)(hsd->CSD[1] & 0x000000FFU);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007d0c:	b2db      	uxtb	r3, r3
 8007d0e:	60fb      	str	r3, [r7, #12]
    pCSD->DeviceSize = (tmp & 0x3F) << 16;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	041b      	lsls	r3, r3, #16
 8007d14:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	611a      	str	r2, [r3, #16]
    
    /* Byte 8 */
    tmp = (uint8_t)((hsd->CSD[2] & 0xFF000000U) >> 24);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d20:	0e1b      	lsrs	r3, r3, #24
 8007d22:	b2db      	uxtb	r3, r3
 8007d24:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp << 8);
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	691a      	ldr	r2, [r3, #16]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	021b      	lsls	r3, r3, #8
 8007d2e:	431a      	orrs	r2, r3
 8007d30:	683b      	ldr	r3, [r7, #0]
 8007d32:	611a      	str	r2, [r3, #16]
    
    /* Byte 9 */
    tmp = (uint8_t)((hsd->CSD[2] & 0x00FF0000U) >> 16);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d38:	0c1b      	lsrs	r3, r3, #16
 8007d3a:	b2db      	uxtb	r3, r3
 8007d3c:	60fb      	str	r3, [r7, #12]
    
    pCSD->DeviceSize |= (tmp);
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	691a      	ldr	r2, [r3, #16]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	431a      	orrs	r2, r3
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	611a      	str	r2, [r3, #16]
    
    /* Byte 10 */
    tmp = (uint8_t)((hsd->CSD[2] & 0x0000FF00U) >> 8);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007d4e:	0a1b      	lsrs	r3, r3, #8
 8007d50:	b2db      	uxtb	r3, r3
 8007d52:	60fb      	str	r3, [r7, #12]
    
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr = (((uint64_t)pCSD->DeviceSize + 1) * 1024);
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	691b      	ldr	r3, [r3, #16]
 8007d58:	3301      	adds	r3, #1
 8007d5a:	029a      	lsls	r2, r3, #10
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	655a      	str	r2, [r3, #84]	; 0x54
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize = 512;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007d6e:	659a      	str	r2, [r3, #88]	; 0x58
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	661a      	str	r2, [r3, #96]	; 0x60
 8007d78:	e010      	b.n	8007d9c <HAL_SD_GetCardCSD+0x2c0>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);   
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8007d82:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d88:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2201      	movs	r2, #1
 8007d94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007d98:	2301      	movs	r3, #1
 8007d9a:	e0c1      	b.n	8007f20 <HAL_SD_GetCardCSD+0x444>
  }
  
  pCSD->EraseGrSize = (tmp & 0x40) >> 6;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	099b      	lsrs	r3, r3, #6
 8007da0:	b2db      	uxtb	r3, r3
 8007da2:	f003 0301 	and.w	r3, r3, #1
 8007da6:	b2da      	uxtb	r2, r3
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	765a      	strb	r2, [r3, #25]
  pCSD->EraseGrMul  = (tmp & 0x3F) << 1;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	005b      	lsls	r3, r3, #1
 8007db2:	b2db      	uxtb	r3, r3
 8007db4:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8007db8:	b2da      	uxtb	r2, r3
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	769a      	strb	r2, [r3, #26]
  
  /* Byte 11 */
  tmp = (uint8_t)(hsd->CSD[2] & 0x000000FF);
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	60fb      	str	r3, [r7, #12]
  pCSD->EraseGrMul     |= (tmp & 0x80) >> 7;
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	7e9b      	ldrb	r3, [r3, #26]
 8007dca:	b2da      	uxtb	r2, r3
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	09db      	lsrs	r3, r3, #7
 8007dd0:	b2db      	uxtb	r3, r3
 8007dd2:	f003 0301 	and.w	r3, r3, #1
 8007dd6:	b2db      	uxtb	r3, r3
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	b2da      	uxtb	r2, r3
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	769a      	strb	r2, [r3, #26]
  pCSD->WrProtectGrSize = (tmp & 0x7F);
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	b2db      	uxtb	r3, r3
 8007de4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007de8:	b2da      	uxtb	r2, r3
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	76da      	strb	r2, [r3, #27]
  
  /* Byte 12 */
  tmp = (uint8_t)((hsd->CSD[3] & 0xFF000000U) >> 24);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007df2:	0e1b      	lsrs	r3, r3, #24
 8007df4:	b2db      	uxtb	r3, r3
 8007df6:	60fb      	str	r3, [r7, #12]
  pCSD->WrProtectGrEnable = (tmp & 0x80) >> 7;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	09db      	lsrs	r3, r3, #7
 8007dfc:	b2db      	uxtb	r3, r3
 8007dfe:	f003 0301 	and.w	r3, r3, #1
 8007e02:	b2da      	uxtb	r2, r3
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	771a      	strb	r2, [r3, #28]
  pCSD->ManDeflECC        = (tmp & 0x60) >> 5;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	095b      	lsrs	r3, r3, #5
 8007e0c:	b2db      	uxtb	r3, r3
 8007e0e:	f003 0303 	and.w	r3, r3, #3
 8007e12:	b2da      	uxtb	r2, r3
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	775a      	strb	r2, [r3, #29]
  pCSD->WrSpeedFact       = (tmp & 0x1C) >> 2;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	089b      	lsrs	r3, r3, #2
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	f003 0307 	and.w	r3, r3, #7
 8007e22:	b2da      	uxtb	r2, r3
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	779a      	strb	r2, [r3, #30]
  pCSD->MaxWrBlockLen     = (tmp & 0x03) << 2;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	009b      	lsls	r3, r3, #2
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	f003 030c 	and.w	r3, r3, #12
 8007e34:	b2da      	uxtb	r2, r3
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	77da      	strb	r2, [r3, #31]
  
  /* Byte 13 */
  tmp = (uint8_t)((hsd->CSD[3] & 0x00FF0000) >> 16);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e3e:	0c1b      	lsrs	r3, r3, #16
 8007e40:	b2db      	uxtb	r3, r3
 8007e42:	60fb      	str	r3, [r7, #12]
  pCSD->MaxWrBlockLen      |= (tmp & 0xC0) >> 6;
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	7fdb      	ldrb	r3, [r3, #31]
 8007e48:	b2da      	uxtb	r2, r3
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	099b      	lsrs	r3, r3, #6
 8007e4e:	b2db      	uxtb	r3, r3
 8007e50:	f003 0303 	and.w	r3, r3, #3
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	4313      	orrs	r3, r2
 8007e58:	b2da      	uxtb	r2, r3
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	77da      	strb	r2, [r3, #31]
  pCSD->WriteBlockPaPartial = (tmp & 0x20) >> 5;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	095b      	lsrs	r3, r3, #5
 8007e62:	b2db      	uxtb	r3, r3
 8007e64:	f003 0301 	and.w	r3, r3, #1
 8007e68:	b2da      	uxtb	r2, r3
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	f883 2020 	strb.w	r2, [r3, #32]
  pCSD->Reserved3           = 0;
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	2200      	movs	r2, #0
 8007e74:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  pCSD->ContentProtectAppli = (tmp & 0x01);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	f003 0301 	and.w	r3, r3, #1
 8007e80:	b2da      	uxtb	r2, r3
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  
  /* Byte 14 */
  tmp = (uint8_t)((hsd->CSD[3] & 0x0000FF00) >> 8);
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007e8c:	0a1b      	lsrs	r3, r3, #8
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	60fb      	str	r3, [r7, #12]
  pCSD->FileFormatGrouop = (tmp & 0x80) >> 7;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	09db      	lsrs	r3, r3, #7
 8007e96:	b2db      	uxtb	r3, r3
 8007e98:	f003 0301 	and.w	r3, r3, #1
 8007e9c:	b2da      	uxtb	r2, r3
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  pCSD->CopyFlag         = (tmp & 0x40) >> 6;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	099b      	lsrs	r3, r3, #6
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	f003 0301 	and.w	r3, r3, #1
 8007eae:	b2da      	uxtb	r2, r3
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pCSD->PermWrProtect    = (tmp & 0x20) >> 5;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	095b      	lsrs	r3, r3, #5
 8007eba:	b2db      	uxtb	r3, r3
 8007ebc:	f003 0301 	and.w	r3, r3, #1
 8007ec0:	b2da      	uxtb	r2, r3
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  pCSD->TempWrProtect    = (tmp & 0x10) >> 4;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	091b      	lsrs	r3, r3, #4
 8007ecc:	b2db      	uxtb	r3, r3
 8007ece:	f003 0301 	and.w	r3, r3, #1
 8007ed2:	b2da      	uxtb	r2, r3
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  pCSD->FileFormat       = (tmp & 0x0C) >> 2;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	089b      	lsrs	r3, r3, #2
 8007ede:	b2db      	uxtb	r3, r3
 8007ee0:	f003 0303 	and.w	r3, r3, #3
 8007ee4:	b2da      	uxtb	r2, r3
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  pCSD->ECC              = (tmp & 0x03);
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	b2db      	uxtb	r3, r3
 8007ef0:	f003 0303 	and.w	r3, r3, #3
 8007ef4:	b2da      	uxtb	r2, r3
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  
  /* Byte 15 */
  tmp = (uint8_t)(hsd->CSD[3] & 0x000000FF);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f00:	b2db      	uxtb	r3, r3
 8007f02:	60fb      	str	r3, [r7, #12]
  pCSD->CSD_CRC   = (tmp & 0xFE) >> 1;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	085b      	lsrs	r3, r3, #1
 8007f08:	b2db      	uxtb	r3, r3
 8007f0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007f0e:	b2da      	uxtb	r2, r3
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pCSD->Reserved4 = 1;
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	2201      	movs	r2, #1
 8007f1a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  
  return HAL_OK;
 8007f1e:	2300      	movs	r3, #0
}
 8007f20:	4618      	mov	r0, r3
 8007f22:	3714      	adds	r7, #20
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that 
  *         will contain the SD card status information 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b083      	sub	sp, #12
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
 8007f34:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	61da      	str	r2, [r3, #28]
  
  return HAL_OK;
 8007f76:	2300      	movs	r3, #0
}
 8007f78:	4618      	mov	r0, r3
 8007f7a:	370c      	adds	r7, #12
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr

08007f84 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007f84:	b5b0      	push	{r4, r5, r7, lr}
 8007f86:	b08e      	sub	sp, #56	; 0x38
 8007f88:	af04      	add	r7, sp, #16
 8007f8a:	6078      	str	r0, [r7, #4]
 8007f8c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));
  
  /* Chnage Satte */
  hsd->State = HAL_SD_STATE_BUSY;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2203      	movs	r2, #3
 8007f96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f9e:	2b03      	cmp	r3, #3
 8007fa0:	d02e      	beq.n	8008000 <HAL_SD_ConfigWideBusOperation+0x7c>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fa8:	d106      	bne.n	8007fb8 <HAL_SD_ConfigWideBusOperation+0x34>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fae:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	639a      	str	r2, [r3, #56]	; 0x38
 8007fb6:	e029      	b.n	800800c <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007fbe:	d10a      	bne.n	8007fd6 <HAL_SD_ConfigWideBusOperation+0x52>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f000 fa1b 	bl	80083fc <SD_WideBus_Enable>
 8007fc6:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fce:	431a      	orrs	r2, r3
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	639a      	str	r2, [r3, #56]	; 0x38
 8007fd4:	e01a      	b.n	800800c <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d10a      	bne.n	8007ff2 <HAL_SD_ConfigWideBusOperation+0x6e>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 fa5a 	bl	8008496 <SD_WideBus_Disable>
 8007fe2:	6278      	str	r0, [r7, #36]	; 0x24
      
      hsd->ErrorCode |= errorstate;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fea:	431a      	orrs	r2, r3
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	639a      	str	r2, [r3, #56]	; 0x38
 8007ff0:	e00c      	b.n	800800c <HAL_SD_ConfigWideBusOperation+0x88>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	639a      	str	r2, [r3, #56]	; 0x38
 8007ffe:	e005      	b.n	800800c <HAL_SD_ConfigWideBusOperation+0x88>
    }
  }  
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008004:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008010:	2b00      	cmp	r3, #0
 8008012:	d00a      	beq.n	800802a <HAL_SD_ConfigWideBusOperation+0xa6>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800801c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2201      	movs	r2, #1
 8008022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008026:	2301      	movs	r3, #1
 8008028:	e024      	b.n	8008074 <HAL_SD_ConfigWideBusOperation+0xf0>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	685b      	ldr	r3, [r3, #4]
 800802e:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	689b      	ldr	r3, [r3, #8]
 8008034:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	68db      	ldr	r3, [r3, #12]
 800803a:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	695b      	ldr	r3, [r3, #20]
 8008044:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	699b      	ldr	r3, [r3, #24]
 800804a:	623b      	str	r3, [r7, #32]
    SDMMC_Init(hsd->Instance, Init);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681d      	ldr	r5, [r3, #0]
 8008050:	466c      	mov	r4, sp
 8008052:	f107 0318 	add.w	r3, r7, #24
 8008056:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800805a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800805e:	f107 030c 	add.w	r3, r7, #12
 8008062:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008064:	4628      	mov	r0, r5
 8008066:	f001 f8dd 	bl	8009224 <SDMMC_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2201      	movs	r2, #1
 800806e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return HAL_OK;
 8008072:	2300      	movs	r3, #0
}
 8008074:	4618      	mov	r0, r3
 8008076:	3728      	adds	r7, #40	; 0x28
 8008078:	46bd      	mov	sp, r7
 800807a:	bdb0      	pop	{r4, r5, r7, pc}

0800807c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b086      	sub	sp, #24
 8008080:	af00      	add	r7, sp, #0
 8008082:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStateTypeDef cardstate =  HAL_SD_CARD_TRANSFER;
 8008084:	2304      	movs	r3, #4
 8008086:	75fb      	strb	r3, [r7, #23]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 8008088:	2300      	movs	r3, #0
 800808a:	613b      	str	r3, [r7, #16]
  uint32_t resp1 = 0;
 800808c:	2300      	movs	r3, #0
 800808e:	60fb      	str	r3, [r7, #12]
  
  errorstate = SD_SendStatus(hsd, &resp1);
 8008090:	f107 030c 	add.w	r3, r7, #12
 8008094:	4619      	mov	r1, r3
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f000 f986 	bl	80083a8 <SD_SendStatus>
 800809c:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_OK)
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d005      	beq.n	80080b0 <HAL_SD_GetCardState+0x34>
  {
    hsd->ErrorCode |= errorstate;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80080a8:	693b      	ldr	r3, [r7, #16]
 80080aa:	431a      	orrs	r2, r3
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = (HAL_SD_CardStateTypeDef)((resp1 >> 9) & 0x0F);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	0a5b      	lsrs	r3, r3, #9
 80080b4:	b2db      	uxtb	r3, r3
 80080b6:	f003 030f 	and.w	r3, r3, #15
 80080ba:	75fb      	strb	r3, [r7, #23]
  
  return cardstate;
 80080bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3718      	adds	r7, #24
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}

080080c6 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80080c6:	b5b0      	push	{r4, r5, r7, lr}
 80080c8:	b094      	sub	sp, #80	; 0x50
 80080ca:	af04      	add	r7, sp, #16
 80080cc:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80080ce:	2300      	movs	r3, #0
 80080d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t sd_rca = 1;
 80080d2:	2301      	movs	r3, #1
 80080d4:	81fb      	strh	r3, [r7, #14]
  
  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0) 
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4618      	mov	r0, r3
 80080dc:	f001 f8fa 	bl	80092d4 <SDMMC_GetPowerState>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d102      	bne.n	80080ec <SD_InitCard+0x26>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80080e6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80080ea:	e0b1      	b.n	8008250 <SD_InitCard+0x18a>
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080f0:	2b03      	cmp	r3, #3
 80080f2:	d02f      	beq.n	8008154 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	4618      	mov	r0, r3
 80080fa:	f001 fb40 	bl	800977e <SDMMC_CmdSendCID>
 80080fe:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008100:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008102:	2b00      	cmp	r3, #0
 8008104:	d001      	beq.n	800810a <SD_InitCard+0x44>
    {
      return errorstate;
 8008106:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008108:	e0a2      	b.n	8008250 <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	2100      	movs	r1, #0
 8008110:	4618      	mov	r0, r3
 8008112:	f001 f924 	bl	800935e <SDMMC_GetResponse>
 8008116:	4602      	mov	r2, r0
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	2104      	movs	r1, #4
 8008122:	4618      	mov	r0, r3
 8008124:	f001 f91b 	bl	800935e <SDMMC_GetResponse>
 8008128:	4602      	mov	r2, r0
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	2108      	movs	r1, #8
 8008134:	4618      	mov	r0, r3
 8008136:	f001 f912 	bl	800935e <SDMMC_GetResponse>
 800813a:	4602      	mov	r2, r0
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	210c      	movs	r1, #12
 8008146:	4618      	mov	r0, r3
 8008148:	f001 f909 	bl	800935e <SDMMC_GetResponse>
 800814c:	4602      	mov	r2, r0
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }
  
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008158:	2b03      	cmp	r3, #3
 800815a:	d00d      	beq.n	8008178 <SD_InitCard+0xb2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f107 020e 	add.w	r2, r7, #14
 8008164:	4611      	mov	r1, r2
 8008166:	4618      	mov	r0, r3
 8008168:	f001 fb4a 	bl	8009800 <SDMMC_CmdSetRelAdd>
 800816c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800816e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008170:	2b00      	cmp	r3, #0
 8008172:	d001      	beq.n	8008178 <SD_InitCard+0xb2>
    {
      return errorstate;
 8008174:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008176:	e06b      	b.n	8008250 <SD_InitCard+0x18a>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800817c:	2b03      	cmp	r3, #3
 800817e:	d036      	beq.n	80081ee <SD_InitCard+0x128>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008180:	89fb      	ldrh	r3, [r7, #14]
 8008182:	461a      	mov	r2, r3
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008190:	041b      	lsls	r3, r3, #16
 8008192:	4619      	mov	r1, r3
 8008194:	4610      	mov	r0, r2
 8008196:	f001 fb12 	bl	80097be <SDMMC_CmdSendCSD>
 800819a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800819c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d001      	beq.n	80081a6 <SD_InitCard+0xe0>
    {
      return errorstate;
 80081a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081a4:	e054      	b.n	8008250 <SD_InitCard+0x18a>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	2100      	movs	r1, #0
 80081ac:	4618      	mov	r0, r3
 80081ae:	f001 f8d6 	bl	800935e <SDMMC_GetResponse>
 80081b2:	4602      	mov	r2, r0
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	2104      	movs	r1, #4
 80081be:	4618      	mov	r0, r3
 80081c0:	f001 f8cd 	bl	800935e <SDMMC_GetResponse>
 80081c4:	4602      	mov	r2, r0
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	2108      	movs	r1, #8
 80081d0:	4618      	mov	r0, r3
 80081d2:	f001 f8c4 	bl	800935e <SDMMC_GetResponse>
 80081d6:	4602      	mov	r2, r0
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	210c      	movs	r1, #12
 80081e2:	4618      	mov	r0, r3
 80081e4:	f001 f8bb 	bl	800935e <SDMMC_GetResponse>
 80081e8:	4602      	mov	r2, r0
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }
  
  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	2104      	movs	r1, #4
 80081f4:	4618      	mov	r0, r3
 80081f6:	f001 f8b2 	bl	800935e <SDMMC_GetResponse>
 80081fa:	4603      	mov	r3, r0
 80081fc:	0d1a      	lsrs	r2, r3, #20
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Get CSD parameters */
  HAL_SD_GetCardCSD(hsd, &CSD);
 8008202:	f107 0310 	add.w	r3, r7, #16
 8008206:	4619      	mov	r1, r3
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f7ff fc67 	bl	8007adc <HAL_SD_GetCardCSD>

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16));
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6819      	ldr	r1, [r3, #0]
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008216:	041b      	lsls	r3, r3, #16
 8008218:	f04f 0400 	mov.w	r4, #0
 800821c:	461a      	mov	r2, r3
 800821e:	4623      	mov	r3, r4
 8008220:	4608      	mov	r0, r1
 8008222:	f001 f9b5 	bl	8009590 <SDMMC_CmdSelDesel>
 8008226:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008228:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800822a:	2b00      	cmp	r3, #0
 800822c:	d001      	beq.n	8008232 <SD_InitCard+0x16c>
  {
    return errorstate;
 800822e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008230:	e00e      	b.n	8008250 <SD_InitCard+0x18a>
  }

  /* Configure SDMMC peripheral interface */     
  SDMMC_Init(hsd->Instance, hsd->Init);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681d      	ldr	r5, [r3, #0]
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	466c      	mov	r4, sp
 800823a:	f103 0210 	add.w	r2, r3, #16
 800823e:	ca07      	ldmia	r2, {r0, r1, r2}
 8008240:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008244:	3304      	adds	r3, #4
 8008246:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008248:	4628      	mov	r0, r5
 800824a:	f000 ffeb 	bl	8009224 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800824e:	2300      	movs	r3, #0
}
 8008250:	4618      	mov	r0, r3
 8008252:	3740      	adds	r7, #64	; 0x40
 8008254:	46bd      	mov	sp, r7
 8008256:	bdb0      	pop	{r4, r5, r7, pc}

08008258 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b086      	sub	sp, #24
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0;
 8008260:	2300      	movs	r3, #0
 8008262:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0, validvoltage = 0;
 8008264:	2300      	movs	r3, #0
 8008266:	617b      	str	r3, [r7, #20]
 8008268:	2300      	movs	r3, #0
 800826a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800826c:	2300      	movs	r3, #0
 800826e:	60fb      	str	r3, [r7, #12]
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4618      	mov	r0, r3
 8008276:	f001 f9b0 	bl	80095da <SDMMC_CmdGoIdleState>
 800827a:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d001      	beq.n	8008286 <SD_PowerON+0x2e>
  {
    return errorstate;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	e08c      	b.n	80083a0 <SD_PowerON+0x148>
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4618      	mov	r0, r3
 800828c:	f001 f9c5 	bl	800961a <SDMMC_CmdOperCond>
 8008290:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	2b00      	cmp	r3, #0
 8008296:	d03d      	beq.n	8008314 <SD_PowerON+0xbc>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2200      	movs	r2, #0
 800829c:	649a      	str	r2, [r3, #72]	; 0x48
      
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0)
 800829e:	e032      	b.n	8008306 <SD_PowerON+0xae>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	1c5a      	adds	r2, r3, #1
 80082a4:	60ba      	str	r2, [r7, #8]
 80082a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80082aa:	4293      	cmp	r3, r2
 80082ac:	d102      	bne.n	80082b4 <SD_PowerON+0x5c>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80082ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80082b2:	e075      	b.n	80083a0 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	2100      	movs	r1, #0
 80082ba:	4618      	mov	r0, r3
 80082bc:	f001 f9ce 	bl	800965c <SDMMC_CmdAppCommand>
 80082c0:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d002      	beq.n	80082ce <SD_PowerON+0x76>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80082c8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80082cc:	e068      	b.n	80083a0 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	2100      	movs	r1, #0
 80082d4:	4618      	mov	r0, r3
 80082d6:	f001 f9e5 	bl	80096a4 <SDMMC_CmdAppOperCommand>
 80082da:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d002      	beq.n	80082e8 <SD_PowerON+0x90>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80082e2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80082e6:	e05b      	b.n	80083a0 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	2100      	movs	r1, #0
 80082ee:	4618      	mov	r0, r3
 80082f0:	f001 f835 	bl	800935e <SDMMC_GetResponse>
 80082f4:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31) == 1) ? 1 : 0);
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	0fdb      	lsrs	r3, r3, #31
 80082fa:	2b01      	cmp	r3, #1
 80082fc:	bf0c      	ite	eq
 80082fe:	2301      	moveq	r3, #1
 8008300:	2300      	movne	r3, #0
 8008302:	b2db      	uxtb	r3, r3
 8008304:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0)
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	2b00      	cmp	r3, #0
 800830a:	d0c9      	beq.n	80082a0 <SD_PowerON+0x48>
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2200      	movs	r2, #0
 8008310:	645a      	str	r2, [r3, #68]	; 0x44
 8008312:	e044      	b.n	800839e <SD_PowerON+0x146>
  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2201      	movs	r2, #1
 8008318:	649a      	str	r2, [r3, #72]	; 0x48
        
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0)
 800831a:	e031      	b.n	8008380 <SD_PowerON+0x128>
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 800831c:	68bb      	ldr	r3, [r7, #8]
 800831e:	1c5a      	adds	r2, r3, #1
 8008320:	60ba      	str	r2, [r7, #8]
 8008322:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008326:	4293      	cmp	r3, r2
 8008328:	d102      	bne.n	8008330 <SD_PowerON+0xd8>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800832a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800832e:	e037      	b.n	80083a0 <SD_PowerON+0x148>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	2100      	movs	r1, #0
 8008336:	4618      	mov	r0, r3
 8008338:	f001 f990 	bl	800965c <SDMMC_CmdAppCommand>
 800833c:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d001      	beq.n	8008348 <SD_PowerON+0xf0>
      {
        return errorstate;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	e02b      	b.n	80083a0 <SD_PowerON+0x148>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8008350:	4618      	mov	r0, r3
 8008352:	f001 f9a7 	bl	80096a4 <SDMMC_CmdAppOperCommand>
 8008356:	60f8      	str	r0, [r7, #12]
      if(errorstate != HAL_SD_ERROR_NONE)
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d001      	beq.n	8008362 <SD_PowerON+0x10a>
      {
        return errorstate;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	e01e      	b.n	80083a0 <SD_PowerON+0x148>
      }
      
      /* Get command response */
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	2100      	movs	r1, #0
 8008368:	4618      	mov	r0, r3
 800836a:	f000 fff8 	bl	800935e <SDMMC_GetResponse>
 800836e:	6178      	str	r0, [r7, #20]
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31) == 1) ? 1 : 0);
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	0fdb      	lsrs	r3, r3, #31
 8008374:	2b01      	cmp	r3, #1
 8008376:	bf0c      	ite	eq
 8008378:	2301      	moveq	r3, #1
 800837a:	2300      	movne	r3, #0
 800837c:	b2db      	uxtb	r3, r3
 800837e:	613b      	str	r3, [r7, #16]
    while(validvoltage == 0)
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d0ca      	beq.n	800831c <SD_PowerON+0xc4>
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800838c:	2b00      	cmp	r3, #0
 800838e:	d003      	beq.n	8008398 <SD_PowerON+0x140>
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	2201      	movs	r2, #1
 8008394:	645a      	str	r2, [r3, #68]	; 0x44
 8008396:	e002      	b.n	800839e <SD_PowerON+0x146>
    }
    else
    {
      hsd->SdCard.CardType = CARD_SDSC;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2200      	movs	r2, #0
 800839c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }
  
  return HAL_SD_ERROR_NONE;
 800839e:	2300      	movs	r3, #0
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	3718      	adds	r7, #24
 80083a4:	46bd      	mov	sp, r7
 80083a6:	bd80      	pop	{r7, pc}

080083a8 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card 
  *         status (Card Status register)  
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b084      	sub	sp, #16
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
 80083b0:	6039      	str	r1, [r7, #0]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80083b2:	2300      	movs	r3, #0
 80083b4:	60fb      	str	r3, [r7, #12]
  
  if(pCardStatus == NULL)
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d102      	bne.n	80083c2 <SD_SendStatus+0x1a>
  {
    return HAL_SD_ERROR_PARAM;
 80083bc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80083c0:	e018      	b.n	80083f4 <SD_SendStatus+0x4c>
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681a      	ldr	r2, [r3, #0]
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083ca:	041b      	lsls	r3, r3, #16
 80083cc:	4619      	mov	r1, r3
 80083ce:	4610      	mov	r0, r2
 80083d0:	f001 fa39 	bl	8009846 <SDMMC_CmdSendStatus>
 80083d4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_OK)
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d001      	beq.n	80083e0 <SD_SendStatus+0x38>
  {
    return errorstate;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	e009      	b.n	80083f4 <SD_SendStatus+0x4c>
  }
  
  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	2100      	movs	r1, #0
 80083e6:	4618      	mov	r0, r3
 80083e8:	f000 ffb9 	bl	800935e <SDMMC_GetResponse>
 80083ec:	4602      	mov	r2, r0
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	601a      	str	r2, [r3, #0]
  
  return HAL_SD_ERROR_NONE;
 80083f2:	2300      	movs	r3, #0
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	3710      	adds	r7, #16
 80083f8:	46bd      	mov	sp, r7
 80083fa:	bd80      	pop	{r7, pc}

080083fc <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80083fc:	b580      	push	{r7, lr}
 80083fe:	b086      	sub	sp, #24
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
  uint32_t scr[2] = {0, 0};
 8008404:	2300      	movs	r3, #0
 8008406:	60fb      	str	r3, [r7, #12]
 8008408:	2300      	movs	r3, #0
 800840a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800840c:	2300      	movs	r3, #0
 800840e:	617b      	str	r3, [r7, #20]
  
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	2100      	movs	r1, #0
 8008416:	4618      	mov	r0, r3
 8008418:	f000 ffa1 	bl	800935e <SDMMC_GetResponse>
 800841c:	4603      	mov	r3, r0
 800841e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008422:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008426:	d102      	bne.n	800842e <SD_WideBus_Enable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008428:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800842c:	e02f      	b.n	800848e <SD_WideBus_Enable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800842e:	f107 030c 	add.w	r3, r7, #12
 8008432:	4619      	mov	r1, r3
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f000 f87b 	bl	8008530 <SD_FindSCR>
 800843a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d001      	beq.n	8008446 <SD_WideBus_Enable+0x4a>
  {
    return errorstate;
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	e023      	b.n	800848e <SD_WideBus_Enable+0x92>
  }
  
  /* If requested card supports wide bus operation */
  if((scr[1] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008446:	693b      	ldr	r3, [r7, #16]
 8008448:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800844c:	2b00      	cmp	r3, #0
 800844e:	d01c      	beq.n	800848a <SD_WideBus_Enable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008458:	041b      	lsls	r3, r3, #16
 800845a:	4619      	mov	r1, r3
 800845c:	4610      	mov	r0, r2
 800845e:	f001 f8fd 	bl	800965c <SDMMC_CmdAppCommand>
 8008462:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d001      	beq.n	800846e <SD_WideBus_Enable+0x72>
    {
      return errorstate;
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	e00f      	b.n	800848e <SD_WideBus_Enable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	2102      	movs	r1, #2
 8008474:	4618      	mov	r0, r3
 8008476:	f001 f93b 	bl	80096f0 <SDMMC_CmdBusWidth>
 800847a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d001      	beq.n	8008486 <SD_WideBus_Enable+0x8a>
    {
      return errorstate;
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	e003      	b.n	800848e <SD_WideBus_Enable+0x92>
    }

    return HAL_SD_ERROR_NONE;
 8008486:	2300      	movs	r3, #0
 8008488:	e001      	b.n	800848e <SD_WideBus_Enable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800848a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800848e:	4618      	mov	r0, r3
 8008490:	3718      	adds	r7, #24
 8008492:	46bd      	mov	sp, r7
 8008494:	bd80      	pop	{r7, pc}

08008496 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8008496:	b580      	push	{r7, lr}
 8008498:	b086      	sub	sp, #24
 800849a:	af00      	add	r7, sp, #0
 800849c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2] = {0, 0};
 800849e:	2300      	movs	r3, #0
 80084a0:	60fb      	str	r3, [r7, #12]
 80084a2:	2300      	movs	r3, #0
 80084a4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 80084a6:	2300      	movs	r3, #0
 80084a8:	617b      	str	r3, [r7, #20]
  
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	2100      	movs	r1, #0
 80084b0:	4618      	mov	r0, r3
 80084b2:	f000 ff54 	bl	800935e <SDMMC_GetResponse>
 80084b6:	4603      	mov	r3, r0
 80084b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084bc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80084c0:	d102      	bne.n	80084c8 <SD_WideBus_Disable+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80084c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80084c6:	e02f      	b.n	8008528 <SD_WideBus_Disable+0x92>
  }
  
  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80084c8:	f107 030c 	add.w	r3, r7, #12
 80084cc:	4619      	mov	r1, r3
 80084ce:	6878      	ldr	r0, [r7, #4]
 80084d0:	f000 f82e 	bl	8008530 <SD_FindSCR>
 80084d4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_OK)
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d001      	beq.n	80084e0 <SD_WideBus_Disable+0x4a>
  {
    return errorstate;
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	e023      	b.n	8008528 <SD_WideBus_Disable+0x92>
  }
  
  /* If requested card supports 1 bit mode operation */
  if((scr[1] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d01c      	beq.n	8008524 <SD_WideBus_Disable+0x8e>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681a      	ldr	r2, [r3, #0]
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084f2:	041b      	lsls	r3, r3, #16
 80084f4:	4619      	mov	r1, r3
 80084f6:	4610      	mov	r0, r2
 80084f8:	f001 f8b0 	bl	800965c <SDMMC_CmdAppCommand>
 80084fc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 80084fe:	697b      	ldr	r3, [r7, #20]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d001      	beq.n	8008508 <SD_WideBus_Disable+0x72>
    {
      return errorstate;
 8008504:	697b      	ldr	r3, [r7, #20]
 8008506:	e00f      	b.n	8008528 <SD_WideBus_Disable+0x92>
    }
    
    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	2100      	movs	r1, #0
 800850e:	4618      	mov	r0, r3
 8008510:	f001 f8ee 	bl	80096f0 <SDMMC_CmdBusWidth>
 8008514:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_OK)
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d001      	beq.n	8008520 <SD_WideBus_Disable+0x8a>
    {
      return errorstate;
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	e003      	b.n	8008528 <SD_WideBus_Disable+0x92>
    }
    
    return HAL_SD_ERROR_NONE;
 8008520:	2300      	movs	r3, #0
 8008522:	e001      	b.n	8008528 <SD_WideBus_Disable+0x92>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008524:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008528:	4618      	mov	r0, r3
 800852a:	3718      	adds	r7, #24
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value  
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8008530:	b590      	push	{r4, r7, lr}
 8008532:	b08f      	sub	sp, #60	; 0x3c
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
 8008538:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate = HAL_SD_ERROR_NONE;
 800853a:	2300      	movs	r3, #0
 800853c:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 800853e:	f7fa f9c5 	bl	80028cc <HAL_GetTick>
 8008542:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t index = 0;
 8008544:	2300      	movs	r3, #0
 8008546:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2] = {0, 0};
 8008548:	2300      	movs	r3, #0
 800854a:	60fb      	str	r3, [r7, #12]
 800854c:	2300      	movs	r3, #0
 800854e:	613b      	str	r3, [r7, #16]
  
  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	2108      	movs	r1, #8
 8008556:	4618      	mov	r0, r3
 8008558:	f000 ff42 	bl	80093e0 <SDMMC_CmdBlockLength>
 800855c:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 800855e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008560:	2b00      	cmp	r3, #0
 8008562:	d001      	beq.n	8008568 <SD_FindSCR+0x38>
  {
    return errorstate;
 8008564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008566:	e0a8      	b.n	80086ba <SD_FindSCR+0x18a>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16));
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681a      	ldr	r2, [r3, #0]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008570:	041b      	lsls	r3, r3, #16
 8008572:	4619      	mov	r1, r3
 8008574:	4610      	mov	r0, r2
 8008576:	f001 f871 	bl	800965c <SDMMC_CmdAppCommand>
 800857a:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 800857c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800857e:	2b00      	cmp	r3, #0
 8008580:	d001      	beq.n	8008586 <SD_FindSCR+0x56>
  {
    return errorstate;
 8008582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008584:	e099      	b.n	80086ba <SD_FindSCR+0x18a>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008586:	f04f 33ff 	mov.w	r3, #4294967295
 800858a:	617b      	str	r3, [r7, #20]
  config.DataLength    = 8;
 800858c:	2308      	movs	r3, #8
 800858e:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8008590:	2330      	movs	r3, #48	; 0x30
 8008592:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8008594:	2302      	movs	r3, #2
 8008596:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8008598:	2300      	movs	r3, #0
 800859a:	627b      	str	r3, [r7, #36]	; 0x24
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800859c:	2301      	movs	r3, #1
 800859e:	62bb      	str	r3, [r7, #40]	; 0x28
  SDMMC_ConfigData(hsd->Instance, &config);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f107 0214 	add.w	r2, r7, #20
 80085a8:	4611      	mov	r1, r2
 80085aa:	4618      	mov	r0, r3
 80085ac:	f000 feec 	bl	8009388 <SDMMC_ConfigData>
  
  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4618      	mov	r0, r3
 80085b6:	f001 f8bf 	bl	8009738 <SDMMC_CmdSendSCR>
 80085ba:	6338      	str	r0, [r7, #48]	; 0x30
  if(errorstate != HAL_OK)
 80085bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d022      	beq.n	8008608 <SD_FindSCR+0xd8>
  {
    return errorstate;
 80085c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80085c4:	e079      	b.n	80086ba <SD_FindSCR+0x18a>
  }
  
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d00e      	beq.n	80085f2 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6819      	ldr	r1, [r3, #0]
 80085d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085da:	009b      	lsls	r3, r3, #2
 80085dc:	f107 020c 	add.w	r2, r7, #12
 80085e0:	18d4      	adds	r4, r2, r3
 80085e2:	4608      	mov	r0, r1
 80085e4:	f000 fe4a 	bl	800927c <SDMMC_ReadFIFO>
 80085e8:	4603      	mov	r3, r0
 80085ea:	6023      	str	r3, [r4, #0]
      index++;
 80085ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085ee:	3301      	adds	r3, #1
 80085f0:	637b      	str	r3, [r7, #52]	; 0x34
    }
    
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80085f2:	f7fa f96b 	bl	80028cc <HAL_GetTick>
 80085f6:	4602      	mov	r2, r0
 80085f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085fa:	1ad3      	subs	r3, r2, r3
 80085fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008600:	d102      	bne.n	8008608 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008602:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008606:	e058      	b.n	80086ba <SD_FindSCR+0x18a>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800860e:	f240 432a 	movw	r3, #1066	; 0x42a
 8008612:	4013      	ands	r3, r2
 8008614:	2b00      	cmp	r3, #0
 8008616:	d0d6      	beq.n	80085c6 <SD_FindSCR+0x96>
    }
  }
  
  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800861e:	f003 0308 	and.w	r3, r3, #8
 8008622:	2b00      	cmp	r3, #0
 8008624:	d005      	beq.n	8008632 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	2208      	movs	r2, #8
 800862c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800862e:	2308      	movs	r3, #8
 8008630:	e043      	b.n	80086ba <SD_FindSCR+0x18a>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008638:	f003 0302 	and.w	r3, r3, #2
 800863c:	2b00      	cmp	r3, #0
 800863e:	d005      	beq.n	800864c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	2202      	movs	r2, #2
 8008646:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008648:	2302      	movs	r3, #2
 800864a:	e036      	b.n	80086ba <SD_FindSCR+0x18a>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008652:	f003 0320 	and.w	r3, r3, #32
 8008656:	2b00      	cmp	r3, #0
 8008658:	d005      	beq.n	8008666 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	2220      	movs	r2, #32
 8008660:	639a      	str	r2, [r3, #56]	; 0x38
    
    return HAL_SD_ERROR_RX_OVERRUN;
 8008662:	2320      	movs	r3, #32
 8008664:	e029      	b.n	80086ba <SD_FindSCR+0x18a>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	f240 52ff 	movw	r2, #1535	; 0x5ff
 800866e:	639a      	str	r2, [r3, #56]	; 0x38
    
    *(pSCR + 1) = ((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	061a      	lsls	r2, r3, #24
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	021b      	lsls	r3, r3, #8
 8008678:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800867c:	431a      	orrs	r2, r3
      ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	0a1b      	lsrs	r3, r3, #8
 8008682:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR + 1) = ((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008686:	ea42 0103 	orr.w	r1, r2, r3
      ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24);
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	0e1a      	lsrs	r2, r3, #24
    *(pSCR + 1) = ((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800868e:	683b      	ldr	r3, [r7, #0]
 8008690:	3304      	adds	r3, #4
      ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24);
 8008692:	430a      	orrs	r2, r1
    *(pSCR + 1) = ((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008694:	601a      	str	r2, [r3, #0]
    
    *(pSCR) = ((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	061a      	lsls	r2, r3, #24
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	021b      	lsls	r3, r3, #8
 800869e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80086a2:	431a      	orrs	r2, r3
      ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24);
 80086a4:	693b      	ldr	r3, [r7, #16]
 80086a6:	0a1b      	lsrs	r3, r3, #8
 80086a8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *(pSCR) = ((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80086ac:	431a      	orrs	r2, r3
      ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24);
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	0e1b      	lsrs	r3, r3, #24
 80086b2:	431a      	orrs	r2, r3
    *(pSCR) = ((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80086b4:	683b      	ldr	r3, [r7, #0]
 80086b6:	601a      	str	r2, [r3, #0]
  }

  return HAL_SD_ERROR_NONE;
 80086b8:	2300      	movs	r3, #0
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	373c      	adds	r7, #60	; 0x3c
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd90      	pop	{r4, r7, pc}

080086c2 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 80086c2:	b580      	push	{r7, lr}
 80086c4:	b082      	sub	sp, #8
 80086c6:	af00      	add	r7, sp, #0
 80086c8:	6078      	str	r0, [r7, #4]
 80086ca:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d101      	bne.n	80086d6 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 80086d2:	2301      	movs	r3, #1
 80086d4:	e025      	b.n	8008722 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80086dc:	b2db      	uxtb	r3, r3
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d106      	bne.n	80086f0 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2200      	movs	r2, #0
 80086e6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80086ea:	6878      	ldr	r0, [r7, #4]
 80086ec:	f006 fe6e 	bl	800f3cc <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2202      	movs	r2, #2
 80086f4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	3304      	adds	r3, #4
 8008700:	4619      	mov	r1, r3
 8008702:	4610      	mov	r0, r2
 8008704:	f000 fc68 	bl	8008fd8 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6818      	ldr	r0, [r3, #0]
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	461a      	mov	r2, r3
 8008712:	6839      	ldr	r1, [r7, #0]
 8008714:	f000 fcd2 	bl	80090bc <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2201      	movs	r2, #1
 800871c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8008720:	2300      	movs	r3, #0
}
 8008722:	4618      	mov	r0, r3
 8008724:	3708      	adds	r7, #8
 8008726:	46bd      	mov	sp, r7
 8008728:	bd80      	pop	{r7, pc}

0800872a <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800872a:	b580      	push	{r7, lr}
 800872c:	b084      	sub	sp, #16
 800872e:	af00      	add	r7, sp, #0
 8008730:	60f8      	str	r0, [r7, #12]
 8008732:	60b9      	str	r1, [r7, #8]
 8008734:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800873c:	b2db      	uxtb	r3, r3
 800873e:	2b02      	cmp	r3, #2
 8008740:	d101      	bne.n	8008746 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8008742:	2302      	movs	r3, #2
 8008744:	e018      	b.n	8008778 <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	2202      	movs	r2, #2
 800874a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	68b9      	ldr	r1, [r7, #8]
 8008756:	4618      	mov	r0, r3
 8008758:	f000 fd30 	bl	80091bc <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	2b02      	cmp	r3, #2
 8008762:	d104      	bne.n	800876e <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2205      	movs	r2, #5
 8008768:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 800876c:	e003      	b.n	8008776 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	2201      	movs	r2, #1
 8008772:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8008776:	2300      	movs	r3, #0
}
 8008778:	4618      	mov	r0, r3
 800877a:	3710      	adds	r7, #16
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}

08008780 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b082      	sub	sp, #8
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
 8008788:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008790:	b2db      	uxtb	r3, r3
 8008792:	2b02      	cmp	r3, #2
 8008794:	d101      	bne.n	800879a <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8008796:	2302      	movs	r3, #2
 8008798:	e00e      	b.n	80087b8 <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2202      	movs	r2, #2
 800879e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	6839      	ldr	r1, [r7, #0]
 80087a8:	4618      	mov	r0, r3
 80087aa:	f000 fd28 	bl	80091fe <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2201      	movs	r2, #1
 80087b2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 80087b6:	2300      	movs	r3, #0
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	3708      	adds	r7, #8
 80087bc:	46bd      	mov	sp, r7
 80087be:	bd80      	pop	{r7, pc}

080087c0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b082      	sub	sp, #8
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d101      	bne.n	80087d2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80087ce:	2301      	movs	r3, #1
 80087d0:	e01d      	b.n	800880e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80087d8:	b2db      	uxtb	r3, r3
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d106      	bne.n	80087ec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2200      	movs	r2, #0
 80087e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f006 fcf6 	bl	800f1d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2202      	movs	r2, #2
 80087f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	3304      	adds	r3, #4
 80087fc:	4619      	mov	r1, r3
 80087fe:	4610      	mov	r0, r2
 8008800:	f000 fa36 	bl	8008c70 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2201      	movs	r2, #1
 8008808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800880c:	2300      	movs	r3, #0
}
 800880e:	4618      	mov	r0, r3
 8008810:	3708      	adds	r7, #8
 8008812:	46bd      	mov	sp, r7
 8008814:	bd80      	pop	{r7, pc}
	...

08008818 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008818:	b480      	push	{r7}
 800881a:	b085      	sub	sp, #20
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	68da      	ldr	r2, [r3, #12]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f042 0201 	orr.w	r2, r2, #1
 800882e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	689a      	ldr	r2, [r3, #8]
 8008836:	4b0c      	ldr	r3, [pc, #48]	; (8008868 <HAL_TIM_Base_Start_IT+0x50>)
 8008838:	4013      	ands	r3, r2
 800883a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2b06      	cmp	r3, #6
 8008840:	d00b      	beq.n	800885a <HAL_TIM_Base_Start_IT+0x42>
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008848:	d007      	beq.n	800885a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	681a      	ldr	r2, [r3, #0]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f042 0201 	orr.w	r2, r2, #1
 8008858:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800885a:	2300      	movs	r3, #0
}
 800885c:	4618      	mov	r0, r3
 800885e:	3714      	adds	r7, #20
 8008860:	46bd      	mov	sp, r7
 8008862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008866:	4770      	bx	lr
 8008868:	00010007 	.word	0x00010007

0800886c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b082      	sub	sp, #8
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	691b      	ldr	r3, [r3, #16]
 800887a:	f003 0302 	and.w	r3, r3, #2
 800887e:	2b02      	cmp	r3, #2
 8008880:	d122      	bne.n	80088c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	68db      	ldr	r3, [r3, #12]
 8008888:	f003 0302 	and.w	r3, r3, #2
 800888c:	2b02      	cmp	r3, #2
 800888e:	d11b      	bne.n	80088c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	f06f 0202 	mvn.w	r2, #2
 8008898:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2201      	movs	r2, #1
 800889e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	699b      	ldr	r3, [r3, #24]
 80088a6:	f003 0303 	and.w	r3, r3, #3
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d003      	beq.n	80088b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 f9c0 	bl	8008c34 <HAL_TIM_IC_CaptureCallback>
 80088b4:	e005      	b.n	80088c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80088b6:	6878      	ldr	r0, [r7, #4]
 80088b8:	f000 f9b2 	bl	8008c20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088bc:	6878      	ldr	r0, [r7, #4]
 80088be:	f000 f9c3 	bl	8008c48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	2200      	movs	r2, #0
 80088c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	691b      	ldr	r3, [r3, #16]
 80088ce:	f003 0304 	and.w	r3, r3, #4
 80088d2:	2b04      	cmp	r3, #4
 80088d4:	d122      	bne.n	800891c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	68db      	ldr	r3, [r3, #12]
 80088dc:	f003 0304 	and.w	r3, r3, #4
 80088e0:	2b04      	cmp	r3, #4
 80088e2:	d11b      	bne.n	800891c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f06f 0204 	mvn.w	r2, #4
 80088ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	2202      	movs	r2, #2
 80088f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	699b      	ldr	r3, [r3, #24]
 80088fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d003      	beq.n	800890a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 f996 	bl	8008c34 <HAL_TIM_IC_CaptureCallback>
 8008908:	e005      	b.n	8008916 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800890a:	6878      	ldr	r0, [r7, #4]
 800890c:	f000 f988 	bl	8008c20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008910:	6878      	ldr	r0, [r7, #4]
 8008912:	f000 f999 	bl	8008c48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2200      	movs	r2, #0
 800891a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	691b      	ldr	r3, [r3, #16]
 8008922:	f003 0308 	and.w	r3, r3, #8
 8008926:	2b08      	cmp	r3, #8
 8008928:	d122      	bne.n	8008970 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	68db      	ldr	r3, [r3, #12]
 8008930:	f003 0308 	and.w	r3, r3, #8
 8008934:	2b08      	cmp	r3, #8
 8008936:	d11b      	bne.n	8008970 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f06f 0208 	mvn.w	r2, #8
 8008940:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2204      	movs	r2, #4
 8008946:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	69db      	ldr	r3, [r3, #28]
 800894e:	f003 0303 	and.w	r3, r3, #3
 8008952:	2b00      	cmp	r3, #0
 8008954:	d003      	beq.n	800895e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 f96c 	bl	8008c34 <HAL_TIM_IC_CaptureCallback>
 800895c:	e005      	b.n	800896a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	f000 f95e 	bl	8008c20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008964:	6878      	ldr	r0, [r7, #4]
 8008966:	f000 f96f 	bl	8008c48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2200      	movs	r2, #0
 800896e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	691b      	ldr	r3, [r3, #16]
 8008976:	f003 0310 	and.w	r3, r3, #16
 800897a:	2b10      	cmp	r3, #16
 800897c:	d122      	bne.n	80089c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	68db      	ldr	r3, [r3, #12]
 8008984:	f003 0310 	and.w	r3, r3, #16
 8008988:	2b10      	cmp	r3, #16
 800898a:	d11b      	bne.n	80089c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f06f 0210 	mvn.w	r2, #16
 8008994:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2208      	movs	r2, #8
 800899a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	69db      	ldr	r3, [r3, #28]
 80089a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d003      	beq.n	80089b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	f000 f942 	bl	8008c34 <HAL_TIM_IC_CaptureCallback>
 80089b0:	e005      	b.n	80089be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	f000 f934 	bl	8008c20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f000 f945 	bl	8008c48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	2200      	movs	r2, #0
 80089c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	691b      	ldr	r3, [r3, #16]
 80089ca:	f003 0301 	and.w	r3, r3, #1
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d10e      	bne.n	80089f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	68db      	ldr	r3, [r3, #12]
 80089d8:	f003 0301 	and.w	r3, r3, #1
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d107      	bne.n	80089f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f06f 0201 	mvn.w	r2, #1
 80089e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	f005 fa58 	bl	800dea0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	691b      	ldr	r3, [r3, #16]
 80089f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089fa:	2b80      	cmp	r3, #128	; 0x80
 80089fc:	d10e      	bne.n	8008a1c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	68db      	ldr	r3, [r3, #12]
 8008a04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a08:	2b80      	cmp	r3, #128	; 0x80
 8008a0a:	d107      	bne.n	8008a1c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008a14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008a16:	6878      	ldr	r0, [r7, #4]
 8008a18:	f000 faca 	bl	8008fb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	691b      	ldr	r3, [r3, #16]
 8008a22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a2a:	d10e      	bne.n	8008a4a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	68db      	ldr	r3, [r3, #12]
 8008a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a36:	2b80      	cmp	r3, #128	; 0x80
 8008a38:	d107      	bne.n	8008a4a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008a42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f000 fabd 	bl	8008fc4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	691b      	ldr	r3, [r3, #16]
 8008a50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a54:	2b40      	cmp	r3, #64	; 0x40
 8008a56:	d10e      	bne.n	8008a76 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	68db      	ldr	r3, [r3, #12]
 8008a5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a62:	2b40      	cmp	r3, #64	; 0x40
 8008a64:	d107      	bne.n	8008a76 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008a6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	f000 f8f3 	bl	8008c5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	691b      	ldr	r3, [r3, #16]
 8008a7c:	f003 0320 	and.w	r3, r3, #32
 8008a80:	2b20      	cmp	r3, #32
 8008a82:	d10e      	bne.n	8008aa2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	68db      	ldr	r3, [r3, #12]
 8008a8a:	f003 0320 	and.w	r3, r3, #32
 8008a8e:	2b20      	cmp	r3, #32
 8008a90:	d107      	bne.n	8008aa2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f06f 0220 	mvn.w	r2, #32
 8008a9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	f000 fa7d 	bl	8008f9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008aa2:	bf00      	nop
 8008aa4:	3708      	adds	r7, #8
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}
	...

08008aac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	b084      	sub	sp, #16
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
 8008ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008abc:	2b01      	cmp	r3, #1
 8008abe:	d101      	bne.n	8008ac4 <HAL_TIM_ConfigClockSource+0x18>
 8008ac0:	2302      	movs	r3, #2
 8008ac2:	e0a6      	b.n	8008c12 <HAL_TIM_ConfigClockSource+0x166>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2201      	movs	r2, #1
 8008ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	2202      	movs	r2, #2
 8008ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	689b      	ldr	r3, [r3, #8]
 8008ada:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008adc:	68fa      	ldr	r2, [r7, #12]
 8008ade:	4b4f      	ldr	r3, [pc, #316]	; (8008c1c <HAL_TIM_ConfigClockSource+0x170>)
 8008ae0:	4013      	ands	r3, r2
 8008ae2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008aea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	68fa      	ldr	r2, [r7, #12]
 8008af2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008af4:	683b      	ldr	r3, [r7, #0]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	2b40      	cmp	r3, #64	; 0x40
 8008afa:	d067      	beq.n	8008bcc <HAL_TIM_ConfigClockSource+0x120>
 8008afc:	2b40      	cmp	r3, #64	; 0x40
 8008afe:	d80b      	bhi.n	8008b18 <HAL_TIM_ConfigClockSource+0x6c>
 8008b00:	2b10      	cmp	r3, #16
 8008b02:	d073      	beq.n	8008bec <HAL_TIM_ConfigClockSource+0x140>
 8008b04:	2b10      	cmp	r3, #16
 8008b06:	d802      	bhi.n	8008b0e <HAL_TIM_ConfigClockSource+0x62>
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d06f      	beq.n	8008bec <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008b0c:	e078      	b.n	8008c00 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008b0e:	2b20      	cmp	r3, #32
 8008b10:	d06c      	beq.n	8008bec <HAL_TIM_ConfigClockSource+0x140>
 8008b12:	2b30      	cmp	r3, #48	; 0x30
 8008b14:	d06a      	beq.n	8008bec <HAL_TIM_ConfigClockSource+0x140>
      break;
 8008b16:	e073      	b.n	8008c00 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008b18:	2b70      	cmp	r3, #112	; 0x70
 8008b1a:	d00d      	beq.n	8008b38 <HAL_TIM_ConfigClockSource+0x8c>
 8008b1c:	2b70      	cmp	r3, #112	; 0x70
 8008b1e:	d804      	bhi.n	8008b2a <HAL_TIM_ConfigClockSource+0x7e>
 8008b20:	2b50      	cmp	r3, #80	; 0x50
 8008b22:	d033      	beq.n	8008b8c <HAL_TIM_ConfigClockSource+0xe0>
 8008b24:	2b60      	cmp	r3, #96	; 0x60
 8008b26:	d041      	beq.n	8008bac <HAL_TIM_ConfigClockSource+0x100>
      break;
 8008b28:	e06a      	b.n	8008c00 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008b2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b2e:	d066      	beq.n	8008bfe <HAL_TIM_ConfigClockSource+0x152>
 8008b30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008b34:	d017      	beq.n	8008b66 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8008b36:	e063      	b.n	8008c00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6818      	ldr	r0, [r3, #0]
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	6899      	ldr	r1, [r3, #8]
 8008b40:	683b      	ldr	r3, [r7, #0]
 8008b42:	685a      	ldr	r2, [r3, #4]
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	68db      	ldr	r3, [r3, #12]
 8008b48:	f000 f9ac 	bl	8008ea4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	689b      	ldr	r3, [r3, #8]
 8008b52:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008b5a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	68fa      	ldr	r2, [r7, #12]
 8008b62:	609a      	str	r2, [r3, #8]
      break;
 8008b64:	e04c      	b.n	8008c00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	6818      	ldr	r0, [r3, #0]
 8008b6a:	683b      	ldr	r3, [r7, #0]
 8008b6c:	6899      	ldr	r1, [r3, #8]
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	685a      	ldr	r2, [r3, #4]
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	68db      	ldr	r3, [r3, #12]
 8008b76:	f000 f995 	bl	8008ea4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	689a      	ldr	r2, [r3, #8]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b88:	609a      	str	r2, [r3, #8]
      break;
 8008b8a:	e039      	b.n	8008c00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	6818      	ldr	r0, [r3, #0]
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	6859      	ldr	r1, [r3, #4]
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	68db      	ldr	r3, [r3, #12]
 8008b98:	461a      	mov	r2, r3
 8008b9a:	f000 f909 	bl	8008db0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	2150      	movs	r1, #80	; 0x50
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f000 f962 	bl	8008e6e <TIM_ITRx_SetConfig>
      break;
 8008baa:	e029      	b.n	8008c00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6818      	ldr	r0, [r3, #0]
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	6859      	ldr	r1, [r3, #4]
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	68db      	ldr	r3, [r3, #12]
 8008bb8:	461a      	mov	r2, r3
 8008bba:	f000 f928 	bl	8008e0e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	2160      	movs	r1, #96	; 0x60
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	f000 f952 	bl	8008e6e <TIM_ITRx_SetConfig>
      break;
 8008bca:	e019      	b.n	8008c00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	6818      	ldr	r0, [r3, #0]
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	6859      	ldr	r1, [r3, #4]
 8008bd4:	683b      	ldr	r3, [r7, #0]
 8008bd6:	68db      	ldr	r3, [r3, #12]
 8008bd8:	461a      	mov	r2, r3
 8008bda:	f000 f8e9 	bl	8008db0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	2140      	movs	r1, #64	; 0x40
 8008be4:	4618      	mov	r0, r3
 8008be6:	f000 f942 	bl	8008e6e <TIM_ITRx_SetConfig>
      break;
 8008bea:	e009      	b.n	8008c00 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681a      	ldr	r2, [r3, #0]
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4619      	mov	r1, r3
 8008bf6:	4610      	mov	r0, r2
 8008bf8:	f000 f939 	bl	8008e6e <TIM_ITRx_SetConfig>
      break;
 8008bfc:	e000      	b.n	8008c00 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8008bfe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2201      	movs	r2, #1
 8008c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008c10:	2300      	movs	r3, #0
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3710      	adds	r7, #16
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}
 8008c1a:	bf00      	nop
 8008c1c:	fffeff88 	.word	0xfffeff88

08008c20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b083      	sub	sp, #12
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008c28:	bf00      	nop
 8008c2a:	370c      	adds	r7, #12
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c32:	4770      	bx	lr

08008c34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b083      	sub	sp, #12
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008c3c:	bf00      	nop
 8008c3e:	370c      	adds	r7, #12
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr

08008c48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b083      	sub	sp, #12
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008c50:	bf00      	nop
 8008c52:	370c      	adds	r7, #12
 8008c54:	46bd      	mov	sp, r7
 8008c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5a:	4770      	bx	lr

08008c5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b083      	sub	sp, #12
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008c64:	bf00      	nop
 8008c66:	370c      	adds	r7, #12
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6e:	4770      	bx	lr

08008c70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008c70:	b480      	push	{r7}
 8008c72:	b085      	sub	sp, #20
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
 8008c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	4a40      	ldr	r2, [pc, #256]	; (8008d84 <TIM_Base_SetConfig+0x114>)
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d013      	beq.n	8008cb0 <TIM_Base_SetConfig+0x40>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c8e:	d00f      	beq.n	8008cb0 <TIM_Base_SetConfig+0x40>
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	4a3d      	ldr	r2, [pc, #244]	; (8008d88 <TIM_Base_SetConfig+0x118>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d00b      	beq.n	8008cb0 <TIM_Base_SetConfig+0x40>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	4a3c      	ldr	r2, [pc, #240]	; (8008d8c <TIM_Base_SetConfig+0x11c>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d007      	beq.n	8008cb0 <TIM_Base_SetConfig+0x40>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	4a3b      	ldr	r2, [pc, #236]	; (8008d90 <TIM_Base_SetConfig+0x120>)
 8008ca4:	4293      	cmp	r3, r2
 8008ca6:	d003      	beq.n	8008cb0 <TIM_Base_SetConfig+0x40>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	4a3a      	ldr	r2, [pc, #232]	; (8008d94 <TIM_Base_SetConfig+0x124>)
 8008cac:	4293      	cmp	r3, r2
 8008cae:	d108      	bne.n	8008cc2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	685b      	ldr	r3, [r3, #4]
 8008cbc:	68fa      	ldr	r2, [r7, #12]
 8008cbe:	4313      	orrs	r3, r2
 8008cc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4a2f      	ldr	r2, [pc, #188]	; (8008d84 <TIM_Base_SetConfig+0x114>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d02b      	beq.n	8008d22 <TIM_Base_SetConfig+0xb2>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cd0:	d027      	beq.n	8008d22 <TIM_Base_SetConfig+0xb2>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	4a2c      	ldr	r2, [pc, #176]	; (8008d88 <TIM_Base_SetConfig+0x118>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d023      	beq.n	8008d22 <TIM_Base_SetConfig+0xb2>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	4a2b      	ldr	r2, [pc, #172]	; (8008d8c <TIM_Base_SetConfig+0x11c>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d01f      	beq.n	8008d22 <TIM_Base_SetConfig+0xb2>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a2a      	ldr	r2, [pc, #168]	; (8008d90 <TIM_Base_SetConfig+0x120>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d01b      	beq.n	8008d22 <TIM_Base_SetConfig+0xb2>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4a29      	ldr	r2, [pc, #164]	; (8008d94 <TIM_Base_SetConfig+0x124>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d017      	beq.n	8008d22 <TIM_Base_SetConfig+0xb2>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	4a28      	ldr	r2, [pc, #160]	; (8008d98 <TIM_Base_SetConfig+0x128>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d013      	beq.n	8008d22 <TIM_Base_SetConfig+0xb2>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	4a27      	ldr	r2, [pc, #156]	; (8008d9c <TIM_Base_SetConfig+0x12c>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d00f      	beq.n	8008d22 <TIM_Base_SetConfig+0xb2>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	4a26      	ldr	r2, [pc, #152]	; (8008da0 <TIM_Base_SetConfig+0x130>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d00b      	beq.n	8008d22 <TIM_Base_SetConfig+0xb2>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	4a25      	ldr	r2, [pc, #148]	; (8008da4 <TIM_Base_SetConfig+0x134>)
 8008d0e:	4293      	cmp	r3, r2
 8008d10:	d007      	beq.n	8008d22 <TIM_Base_SetConfig+0xb2>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	4a24      	ldr	r2, [pc, #144]	; (8008da8 <TIM_Base_SetConfig+0x138>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d003      	beq.n	8008d22 <TIM_Base_SetConfig+0xb2>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	4a23      	ldr	r2, [pc, #140]	; (8008dac <TIM_Base_SetConfig+0x13c>)
 8008d1e:	4293      	cmp	r3, r2
 8008d20:	d108      	bne.n	8008d34 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	68db      	ldr	r3, [r3, #12]
 8008d2e:	68fa      	ldr	r2, [r7, #12]
 8008d30:	4313      	orrs	r3, r2
 8008d32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	695b      	ldr	r3, [r3, #20]
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	68fa      	ldr	r2, [r7, #12]
 8008d46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	689a      	ldr	r2, [r3, #8]
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	681a      	ldr	r2, [r3, #0]
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	4a0a      	ldr	r2, [pc, #40]	; (8008d84 <TIM_Base_SetConfig+0x114>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d003      	beq.n	8008d68 <TIM_Base_SetConfig+0xf8>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	4a0c      	ldr	r2, [pc, #48]	; (8008d94 <TIM_Base_SetConfig+0x124>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d103      	bne.n	8008d70 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	691a      	ldr	r2, [r3, #16]
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2201      	movs	r2, #1
 8008d74:	615a      	str	r2, [r3, #20]
}
 8008d76:	bf00      	nop
 8008d78:	3714      	adds	r7, #20
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d80:	4770      	bx	lr
 8008d82:	bf00      	nop
 8008d84:	40010000 	.word	0x40010000
 8008d88:	40000400 	.word	0x40000400
 8008d8c:	40000800 	.word	0x40000800
 8008d90:	40000c00 	.word	0x40000c00
 8008d94:	40010400 	.word	0x40010400
 8008d98:	40014000 	.word	0x40014000
 8008d9c:	40014400 	.word	0x40014400
 8008da0:	40014800 	.word	0x40014800
 8008da4:	40001800 	.word	0x40001800
 8008da8:	40001c00 	.word	0x40001c00
 8008dac:	40002000 	.word	0x40002000

08008db0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008db0:	b480      	push	{r7}
 8008db2:	b087      	sub	sp, #28
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	60f8      	str	r0, [r7, #12]
 8008db8:	60b9      	str	r1, [r7, #8]
 8008dba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	6a1b      	ldr	r3, [r3, #32]
 8008dc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	6a1b      	ldr	r3, [r3, #32]
 8008dc6:	f023 0201 	bic.w	r2, r3, #1
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	699b      	ldr	r3, [r3, #24]
 8008dd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008dda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	011b      	lsls	r3, r3, #4
 8008de0:	693a      	ldr	r2, [r7, #16]
 8008de2:	4313      	orrs	r3, r2
 8008de4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	f023 030a 	bic.w	r3, r3, #10
 8008dec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008dee:	697a      	ldr	r2, [r7, #20]
 8008df0:	68bb      	ldr	r3, [r7, #8]
 8008df2:	4313      	orrs	r3, r2
 8008df4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	693a      	ldr	r2, [r7, #16]
 8008dfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	697a      	ldr	r2, [r7, #20]
 8008e00:	621a      	str	r2, [r3, #32]
}
 8008e02:	bf00      	nop
 8008e04:	371c      	adds	r7, #28
 8008e06:	46bd      	mov	sp, r7
 8008e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0c:	4770      	bx	lr

08008e0e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008e0e:	b480      	push	{r7}
 8008e10:	b087      	sub	sp, #28
 8008e12:	af00      	add	r7, sp, #0
 8008e14:	60f8      	str	r0, [r7, #12]
 8008e16:	60b9      	str	r1, [r7, #8]
 8008e18:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	6a1b      	ldr	r3, [r3, #32]
 8008e1e:	f023 0210 	bic.w	r2, r3, #16
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	699b      	ldr	r3, [r3, #24]
 8008e2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	6a1b      	ldr	r3, [r3, #32]
 8008e30:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008e38:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	031b      	lsls	r3, r3, #12
 8008e3e:	697a      	ldr	r2, [r7, #20]
 8008e40:	4313      	orrs	r3, r2
 8008e42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008e4a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	011b      	lsls	r3, r3, #4
 8008e50:	693a      	ldr	r2, [r7, #16]
 8008e52:	4313      	orrs	r3, r2
 8008e54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	697a      	ldr	r2, [r7, #20]
 8008e5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	693a      	ldr	r2, [r7, #16]
 8008e60:	621a      	str	r2, [r3, #32]
}
 8008e62:	bf00      	nop
 8008e64:	371c      	adds	r7, #28
 8008e66:	46bd      	mov	sp, r7
 8008e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e6c:	4770      	bx	lr

08008e6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008e6e:	b480      	push	{r7}
 8008e70:	b085      	sub	sp, #20
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	6078      	str	r0, [r7, #4]
 8008e76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	689b      	ldr	r3, [r3, #8]
 8008e7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008e86:	683a      	ldr	r2, [r7, #0]
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	f043 0307 	orr.w	r3, r3, #7
 8008e90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	68fa      	ldr	r2, [r7, #12]
 8008e96:	609a      	str	r2, [r3, #8]
}
 8008e98:	bf00      	nop
 8008e9a:	3714      	adds	r7, #20
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b087      	sub	sp, #28
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	60f8      	str	r0, [r7, #12]
 8008eac:	60b9      	str	r1, [r7, #8]
 8008eae:	607a      	str	r2, [r7, #4]
 8008eb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	689b      	ldr	r3, [r3, #8]
 8008eb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008ebe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	021a      	lsls	r2, r3, #8
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	431a      	orrs	r2, r3
 8008ec8:	68bb      	ldr	r3, [r7, #8]
 8008eca:	4313      	orrs	r3, r2
 8008ecc:	697a      	ldr	r2, [r7, #20]
 8008ece:	4313      	orrs	r3, r2
 8008ed0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	697a      	ldr	r2, [r7, #20]
 8008ed6:	609a      	str	r2, [r3, #8]
}
 8008ed8:	bf00      	nop
 8008eda:	371c      	adds	r7, #28
 8008edc:	46bd      	mov	sp, r7
 8008ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee2:	4770      	bx	lr

08008ee4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b085      	sub	sp, #20
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
 8008eec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d101      	bne.n	8008efc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008ef8:	2302      	movs	r3, #2
 8008efa:	e045      	b.n	8008f88 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2201      	movs	r2, #1
 8008f00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2202      	movs	r2, #2
 8008f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	689b      	ldr	r3, [r3, #8]
 8008f1a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	4a1c      	ldr	r2, [pc, #112]	; (8008f94 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008f22:	4293      	cmp	r3, r2
 8008f24:	d004      	beq.n	8008f30 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	4a1b      	ldr	r2, [pc, #108]	; (8008f98 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008f2c:	4293      	cmp	r3, r2
 8008f2e:	d108      	bne.n	8008f42 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008f36:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	68fa      	ldr	r2, [r7, #12]
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f48:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008f4a:	683b      	ldr	r3, [r7, #0]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	68fa      	ldr	r2, [r7, #12]
 8008f50:	4313      	orrs	r3, r2
 8008f52:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f5a:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	689b      	ldr	r3, [r3, #8]
 8008f60:	68ba      	ldr	r2, [r7, #8]
 8008f62:	4313      	orrs	r3, r2
 8008f64:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	68fa      	ldr	r2, [r7, #12]
 8008f6c:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	68ba      	ldr	r2, [r7, #8]
 8008f74:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2201      	movs	r2, #1
 8008f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	2200      	movs	r2, #0
 8008f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008f86:	2300      	movs	r3, #0
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	3714      	adds	r7, #20
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr
 8008f94:	40010000 	.word	0x40010000
 8008f98:	40010400 	.word	0x40010400

08008f9c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b083      	sub	sp, #12
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008fa4:	bf00      	nop
 8008fa6:	370c      	adds	r7, #12
 8008fa8:	46bd      	mov	sp, r7
 8008faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fae:	4770      	bx	lr

08008fb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b083      	sub	sp, #12
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008fb8:	bf00      	nop
 8008fba:	370c      	adds	r7, #12
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	b083      	sub	sp, #12
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008fcc:	bf00      	nop
 8008fce:	370c      	adds	r7, #12
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd6:	4770      	bx	lr

08008fd8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8008fd8:	b480      	push	{r7}
 8008fda:	b085      	sub	sp, #20
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	6078      	str	r0, [r7, #4]
 8008fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8008fea:	683b      	ldr	r3, [r7, #0]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	2b01      	cmp	r3, #1
 8008ff0:	d027      	beq.n	8009042 <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8008ff8:	68fa      	ldr	r2, [r7, #12]
 8008ffa:	4b2f      	ldr	r3, [pc, #188]	; (80090b8 <FMC_SDRAM_Init+0xe0>)
 8008ffc:	4013      	ands	r3, r2
 8008ffe:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009000:	683b      	ldr	r3, [r7, #0]
 8009002:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009008:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 800900e:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 8009014:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 800901a:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 8009020:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 8009026:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 800902c:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 800902e:	683b      	ldr	r3, [r7, #0]
 8009030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8009032:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009034:	68fa      	ldr	r2, [r7, #12]
 8009036:	4313      	orrs	r3, r2
 8009038:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	68fa      	ldr	r2, [r7, #12]
 800903e:	601a      	str	r2, [r3, #0]
 8009040:	e032      	b.n	80090a8 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800904e:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8009058:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800905e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8009060:	68fa      	ldr	r2, [r7, #12]
 8009062:	4313      	orrs	r3, r2
 8009064:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	685b      	ldr	r3, [r3, #4]
 800906a:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 800906c:	68ba      	ldr	r2, [r7, #8]
 800906e:	4b12      	ldr	r3, [pc, #72]	; (80090b8 <FMC_SDRAM_Init+0xe0>)
 8009070:	4013      	ands	r3, r2
 8009072:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009074:	683b      	ldr	r3, [r7, #0]
 8009076:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800907c:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 800907e:	683b      	ldr	r3, [r7, #0]
 8009080:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 8009082:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 8009088:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 800908e:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8009090:	683b      	ldr	r3, [r7, #0]
 8009092:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 8009094:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009096:	68ba      	ldr	r2, [r7, #8]
 8009098:	4313      	orrs	r3, r2
 800909a:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	68fa      	ldr	r2, [r7, #12]
 80090a0:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	68ba      	ldr	r2, [r7, #8]
 80090a6:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 80090a8:	2300      	movs	r3, #0
}
 80090aa:	4618      	mov	r0, r3
 80090ac:	3714      	adds	r7, #20
 80090ae:	46bd      	mov	sp, r7
 80090b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b4:	4770      	bx	lr
 80090b6:	bf00      	nop
 80090b8:	ffff8000 	.word	0xffff8000

080090bc <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80090bc:	b480      	push	{r7}
 80090be:	b087      	sub	sp, #28
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	60f8      	str	r0, [r7, #12]
 80090c4:	60b9      	str	r1, [r7, #8]
 80090c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 80090c8:	2300      	movs	r3, #0
 80090ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 80090cc:	2300      	movs	r3, #0
 80090ce:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2b01      	cmp	r3, #1
 80090d4:	d02e      	beq.n	8009134 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	689b      	ldr	r3, [r3, #8]
 80090da:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80090e2:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	685b      	ldr	r3, [r3, #4]
 80090ee:	3b01      	subs	r3, #1
 80090f0:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80090f2:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	689b      	ldr	r3, [r3, #8]
 80090f8:	3b01      	subs	r3, #1
 80090fa:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 80090fc:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	68db      	ldr	r3, [r3, #12]
 8009102:	3b01      	subs	r3, #1
 8009104:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8009106:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	691b      	ldr	r3, [r3, #16]
 800910c:	3b01      	subs	r3, #1
 800910e:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8009110:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	695b      	ldr	r3, [r3, #20]
 8009116:	3b01      	subs	r3, #1
 8009118:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 800911a:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	699b      	ldr	r3, [r3, #24]
 8009120:	3b01      	subs	r3, #1
 8009122:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009124:	4313      	orrs	r3, r2
 8009126:	697a      	ldr	r2, [r7, #20]
 8009128:	4313      	orrs	r3, r2
 800912a:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	697a      	ldr	r2, [r7, #20]
 8009130:	609a      	str	r2, [r3, #8]
 8009132:	e039      	b.n	80091a8 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	689b      	ldr	r3, [r3, #8]
 8009138:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 800913a:	697a      	ldr	r2, [r7, #20]
 800913c:	4b1e      	ldr	r3, [pc, #120]	; (80091b8 <FMC_SDRAM_Timing_Init+0xfc>)
 800913e:	4013      	ands	r3, r2
 8009140:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8009142:	68bb      	ldr	r3, [r7, #8]
 8009144:	68db      	ldr	r3, [r3, #12]
 8009146:	3b01      	subs	r3, #1
 8009148:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	695b      	ldr	r3, [r3, #20]
 800914e:	3b01      	subs	r3, #1
 8009150:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8009152:	4313      	orrs	r3, r2
 8009154:	697a      	ldr	r2, [r7, #20]
 8009156:	4313      	orrs	r3, r2
 8009158:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	68db      	ldr	r3, [r3, #12]
 800915e:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8009160:	693b      	ldr	r3, [r7, #16]
 8009162:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8009166:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	685b      	ldr	r3, [r3, #4]
 8009172:	3b01      	subs	r3, #1
 8009174:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009176:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8009178:	68bb      	ldr	r3, [r7, #8]
 800917a:	689b      	ldr	r3, [r3, #8]
 800917c:	3b01      	subs	r3, #1
 800917e:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8009180:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	691b      	ldr	r3, [r3, #16]
 8009186:	3b01      	subs	r3, #1
 8009188:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 800918a:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	699b      	ldr	r3, [r3, #24]
 8009190:	3b01      	subs	r3, #1
 8009192:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8009194:	4313      	orrs	r3, r2
 8009196:	693a      	ldr	r2, [r7, #16]
 8009198:	4313      	orrs	r3, r2
 800919a:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	697a      	ldr	r2, [r7, #20]
 80091a0:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	693a      	ldr	r2, [r7, #16]
 80091a6:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 80091a8:	2300      	movs	r3, #0
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	371c      	adds	r7, #28
 80091ae:	46bd      	mov	sp, r7
 80091b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b4:	4770      	bx	lr
 80091b6:	bf00      	nop
 80091b8:	ff0f0fff 	.word	0xff0f0fff

080091bc <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80091bc:	b480      	push	{r7}
 80091be:	b087      	sub	sp, #28
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	60f8      	str	r0, [r7, #12]
 80091c4:	60b9      	str	r1, [r7, #8]
 80091c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 80091c8:	2300      	movs	r3, #0
 80091ca:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80091d4:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	689b      	ldr	r3, [r3, #8]
 80091da:	3b01      	subs	r3, #1
 80091dc:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 80091de:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9)
 80091e0:	68bb      	ldr	r3, [r7, #8]
 80091e2:	68db      	ldr	r3, [r3, #12]
 80091e4:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80091e6:	4313      	orrs	r3, r2
 80091e8:	617b      	str	r3, [r7, #20]
                    );
    
  Device->SDCMR = tmpr;
 80091ea:	697a      	ldr	r2, [r7, #20]
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 80091f0:	2300      	movs	r3, #0
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	371c      	adds	r7, #28
 80091f6:	46bd      	mov	sp, r7
 80091f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fc:	4770      	bx	lr

080091fe <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 80091fe:	b480      	push	{r7}
 8009200:	b083      	sub	sp, #12
 8009202:	af00      	add	r7, sp, #0
 8009204:	6078      	str	r0, [r7, #4]
 8009206:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	695a      	ldr	r2, [r3, #20]
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	005b      	lsls	r3, r3, #1
 8009210:	431a      	orrs	r2, r3
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8009216:	2300      	movs	r3, #0
}
 8009218:	4618      	mov	r0, r3
 800921a:	370c      	adds	r7, #12
 800921c:	46bd      	mov	sp, r7
 800921e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009222:	4770      	bx	lr

08009224 <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8009224:	b084      	sub	sp, #16
 8009226:	b480      	push	{r7}
 8009228:	b085      	sub	sp, #20
 800922a:	af00      	add	r7, sp, #0
 800922c:	6078      	str	r0, [r7, #4]
 800922e:	f107 001c 	add.w	r0, r7, #28
 8009232:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8009236:	2300      	movs	r3, #0
 8009238:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800923a:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800923c:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800923e:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8009242:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8009244:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8009246:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800924a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800924c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800924e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009250:	68fa      	ldr	r2, [r7, #12]
 8009252:	4313      	orrs	r3, r2
 8009254:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	685a      	ldr	r2, [r3, #4]
 800925a:	4b07      	ldr	r3, [pc, #28]	; (8009278 <SDMMC_Init+0x54>)
 800925c:	4013      	ands	r3, r2
 800925e:	68fa      	ldr	r2, [r7, #12]
 8009260:	431a      	orrs	r2, r3
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009266:	2300      	movs	r3, #0
}
 8009268:	4618      	mov	r0, r3
 800926a:	3714      	adds	r7, #20
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	b004      	add	sp, #16
 8009274:	4770      	bx	lr
 8009276:	bf00      	nop
 8009278:	ffff8100 	.word	0xffff8100

0800927c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800927c:	b480      	push	{r7}
 800927e:	b083      	sub	sp, #12
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800928a:	4618      	mov	r0, r3
 800928c:	370c      	adds	r7, #12
 800928e:	46bd      	mov	sp, r7
 8009290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009294:	4770      	bx	lr

08009296 <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8009296:	b480      	push	{r7}
 8009298:	b083      	sub	sp, #12
 800929a:	af00      	add	r7, sp, #0
 800929c:	6078      	str	r0, [r7, #4]
 800929e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	681a      	ldr	r2, [r3, #0]
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80092aa:	2300      	movs	r3, #0
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	370c      	adds	r7, #12
 80092b0:	46bd      	mov	sp, r7
 80092b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b6:	4770      	bx	lr

080092b8 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 80092b8:	b480      	push	{r7}
 80092ba:	b083      	sub	sp, #12
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2203      	movs	r2, #3
 80092c4:	601a      	str	r2, [r3, #0]
  
  return HAL_OK; 
 80092c6:	2300      	movs	r3, #0
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	370c      	adds	r7, #12
 80092cc:	46bd      	mov	sp, r7
 80092ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d2:	4770      	bx	lr

080092d4 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 80092d4:	b480      	push	{r7}
 80092d6:	b083      	sub	sp, #12
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f003 0303 	and.w	r3, r3, #3
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	370c      	adds	r7, #12
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr

080092f0 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b085      	sub	sp, #20
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
 80092f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80092fa:	2300      	movs	r3, #0
 80092fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	681a      	ldr	r2, [r3, #0]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800930e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009314:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800931a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800931c:	68fa      	ldr	r2, [r7, #12]
 800931e:	4313      	orrs	r3, r2
 8009320:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	68da      	ldr	r2, [r3, #12]
 8009326:	4b06      	ldr	r3, [pc, #24]	; (8009340 <SDMMC_SendCommand+0x50>)
 8009328:	4013      	ands	r3, r2
 800932a:	68fa      	ldr	r2, [r7, #12]
 800932c:	431a      	orrs	r2, r3
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8009332:	2300      	movs	r3, #0
}
 8009334:	4618      	mov	r0, r3
 8009336:	3714      	adds	r7, #20
 8009338:	46bd      	mov	sp, r7
 800933a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800933e:	4770      	bx	lr
 8009340:	fffff000 	.word	0xfffff000

08009344 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8009344:	b480      	push	{r7}
 8009346:	b083      	sub	sp, #12
 8009348:	af00      	add	r7, sp, #0
 800934a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	691b      	ldr	r3, [r3, #16]
 8009350:	b2db      	uxtb	r3, r3
}
 8009352:	4618      	mov	r0, r3
 8009354:	370c      	adds	r7, #12
 8009356:	46bd      	mov	sp, r7
 8009358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935c:	4770      	bx	lr

0800935e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800935e:	b480      	push	{r7}
 8009360:	b085      	sub	sp, #20
 8009362:	af00      	add	r7, sp, #0
 8009364:	6078      	str	r0, [r7, #4]
 8009366:	6039      	str	r1, [r7, #0]
  __IO uint32_t tmp = 0;
 8009368:	2300      	movs	r3, #0
 800936a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)&(SDMMCx->RESP1) + Response;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	3314      	adds	r3, #20
 8009370:	461a      	mov	r2, r3
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	4413      	add	r3, r2
 8009376:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
}  
 800937c:	4618      	mov	r0, r3
 800937e:	3714      	adds	r7, #20
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr

08009388 <SDMMC_ConfigData>:
  * @param  Data  pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8009388:	b480      	push	{r7}
 800938a:	b085      	sub	sp, #20
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009392:	2300      	movs	r3, #0
 8009394:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	681a      	ldr	r2, [r3, #0]
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	685a      	ldr	r2, [r3, #4]
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80093ae:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80093b4:	431a      	orrs	r2, r3
                       Data->DPSM);
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80093ba:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80093bc:	68fa      	ldr	r2, [r7, #12]
 80093be:	4313      	orrs	r3, r2
 80093c0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093c6:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	431a      	orrs	r2, r3
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80093d2:	2300      	movs	r3, #0

}
 80093d4:	4618      	mov	r0, r3
 80093d6:	3714      	adds	r7, #20
 80093d8:	46bd      	mov	sp, r7
 80093da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093de:	4770      	bx	lr

080093e0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b088      	sub	sp, #32
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
 80093e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80093ea:	2300      	movs	r3, #0
 80093ec:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80093f2:	2310      	movs	r3, #16
 80093f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80093f6:	2340      	movs	r3, #64	; 0x40
 80093f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80093fa:	2300      	movs	r3, #0
 80093fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80093fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009402:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009404:	f107 0308 	add.w	r3, r7, #8
 8009408:	4619      	mov	r1, r3
 800940a:	6878      	ldr	r0, [r7, #4]
 800940c:	f7ff ff70 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8009410:	f241 3288 	movw	r2, #5000	; 0x1388
 8009414:	2110      	movs	r1, #16
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f000 fa64 	bl	80098e4 <SDMMC_GetCmdResp1>
 800941c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800941e:	69fb      	ldr	r3, [r7, #28]
}
 8009420:	4618      	mov	r0, r3
 8009422:	3720      	adds	r7, #32
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}

08009428 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	b088      	sub	sp, #32
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
 8009430:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009432:	2300      	movs	r3, #0
 8009434:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800943a:	2311      	movs	r3, #17
 800943c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800943e:	2340      	movs	r3, #64	; 0x40
 8009440:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009442:	2300      	movs	r3, #0
 8009444:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009446:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800944a:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800944c:	f107 0308 	add.w	r3, r7, #8
 8009450:	4619      	mov	r1, r3
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f7ff ff4c 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8009458:	f241 3288 	movw	r2, #5000	; 0x1388
 800945c:	2111      	movs	r1, #17
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f000 fa40 	bl	80098e4 <SDMMC_GetCmdResp1>
 8009464:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009466:	69fb      	ldr	r3, [r7, #28]
}
 8009468:	4618      	mov	r0, r3
 800946a:	3720      	adds	r7, #32
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}

08009470 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8009470:	b580      	push	{r7, lr}
 8009472:	b088      	sub	sp, #32
 8009474:	af00      	add	r7, sp, #0
 8009476:	6078      	str	r0, [r7, #4]
 8009478:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800947a:	2300      	movs	r3, #0
 800947c:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009482:	2312      	movs	r3, #18
 8009484:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009486:	2340      	movs	r3, #64	; 0x40
 8009488:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800948a:	2300      	movs	r3, #0
 800948c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800948e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009492:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009494:	f107 0308 	add.w	r3, r7, #8
 8009498:	4619      	mov	r1, r3
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f7ff ff28 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80094a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80094a4:	2112      	movs	r1, #18
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f000 fa1c 	bl	80098e4 <SDMMC_GetCmdResp1>
 80094ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80094ae:	69fb      	ldr	r3, [r7, #28]
}
 80094b0:	4618      	mov	r0, r3
 80094b2:	3720      	adds	r7, #32
 80094b4:	46bd      	mov	sp, r7
 80094b6:	bd80      	pop	{r7, pc}

080094b8 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b088      	sub	sp, #32
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
 80094c0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80094c2:	2300      	movs	r3, #0
 80094c4:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80094ca:	2318      	movs	r3, #24
 80094cc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80094ce:	2340      	movs	r3, #64	; 0x40
 80094d0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80094d2:	2300      	movs	r3, #0
 80094d4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80094d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094da:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80094dc:	f107 0308 	add.w	r3, r7, #8
 80094e0:	4619      	mov	r1, r3
 80094e2:	6878      	ldr	r0, [r7, #4]
 80094e4:	f7ff ff04 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80094e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80094ec:	2118      	movs	r1, #24
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	f000 f9f8 	bl	80098e4 <SDMMC_GetCmdResp1>
 80094f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80094f6:	69fb      	ldr	r3, [r7, #28]
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	3720      	adds	r7, #32
 80094fc:	46bd      	mov	sp, r7
 80094fe:	bd80      	pop	{r7, pc}

08009500 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b088      	sub	sp, #32
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
 8009508:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800950a:	2300      	movs	r3, #0
 800950c:	61fb      	str	r3, [r7, #28]
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800950e:	683b      	ldr	r3, [r7, #0]
 8009510:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009512:	2319      	movs	r3, #25
 8009514:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009516:	2340      	movs	r3, #64	; 0x40
 8009518:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800951a:	2300      	movs	r3, #0
 800951c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800951e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009522:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009524:	f107 0308 	add.w	r3, r7, #8
 8009528:	4619      	mov	r1, r3
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f7ff fee0 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8009530:	f241 3288 	movw	r2, #5000	; 0x1388
 8009534:	2119      	movs	r1, #25
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f000 f9d4 	bl	80098e4 <SDMMC_GetCmdResp1>
 800953c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800953e:	69fb      	ldr	r3, [r7, #28]
}
 8009540:	4618      	mov	r0, r3
 8009542:	3720      	adds	r7, #32
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}

08009548 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8009548:	b580      	push	{r7, lr}
 800954a:	b088      	sub	sp, #32
 800954c:	af00      	add	r7, sp, #0
 800954e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009550:	2300      	movs	r3, #0
 8009552:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0;
 8009554:	2300      	movs	r3, #0
 8009556:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009558:	230c      	movs	r3, #12
 800955a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800955c:	2340      	movs	r3, #64	; 0x40
 800955e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009560:	2300      	movs	r3, #0
 8009562:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009564:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009568:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800956a:	f107 0308 	add.w	r3, r7, #8
 800956e:	4619      	mov	r1, r3
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f7ff febd 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, 100000000/*SDMMC_CMDTIMEOUT*/);
 8009576:	4a05      	ldr	r2, [pc, #20]	; (800958c <SDMMC_CmdStopTransfer+0x44>)
 8009578:	210c      	movs	r1, #12
 800957a:	6878      	ldr	r0, [r7, #4]
 800957c:	f000 f9b2 	bl	80098e4 <SDMMC_GetCmdResp1>
 8009580:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009582:	69fb      	ldr	r3, [r7, #28]
}
 8009584:	4618      	mov	r0, r3
 8009586:	3720      	adds	r7, #32
 8009588:	46bd      	mov	sp, r7
 800958a:	bd80      	pop	{r7, pc}
 800958c:	05f5e100 	.word	0x05f5e100

08009590 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base 
  * @param  addr Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b08a      	sub	sp, #40	; 0x28
 8009594:	af00      	add	r7, sp, #0
 8009596:	60f8      	str	r0, [r7, #12]
 8009598:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800959c:	2300      	movs	r3, #0
 800959e:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80095a4:	2307      	movs	r3, #7
 80095a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80095a8:	2340      	movs	r3, #64	; 0x40
 80095aa:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80095ac:	2300      	movs	r3, #0
 80095ae:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80095b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095b4:	623b      	str	r3, [r7, #32]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80095b6:	f107 0310 	add.w	r3, r7, #16
 80095ba:	4619      	mov	r1, r3
 80095bc:	68f8      	ldr	r0, [r7, #12]
 80095be:	f7ff fe97 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80095c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80095c6:	2107      	movs	r1, #7
 80095c8:	68f8      	ldr	r0, [r7, #12]
 80095ca:	f000 f98b 	bl	80098e4 <SDMMC_GetCmdResp1>
 80095ce:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80095d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	3728      	adds	r7, #40	; 0x28
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}

080095da <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 80095da:	b580      	push	{r7, lr}
 80095dc:	b088      	sub	sp, #32
 80095de:	af00      	add	r7, sp, #0
 80095e0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80095e2:	2300      	movs	r3, #0
 80095e4:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = 0;
 80095e6:	2300      	movs	r3, #0
 80095e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80095ea:	2300      	movs	r3, #0
 80095ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 80095ee:	2300      	movs	r3, #0
 80095f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80095f2:	2300      	movs	r3, #0
 80095f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80095f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095fa:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80095fc:	f107 0308 	add.w	r3, r7, #8
 8009600:	4619      	mov	r1, r3
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f7ff fe74 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f000 f941 	bl	8009890 <SDMMC_GetCmdError>
 800960e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009610:	69fb      	ldr	r3, [r7, #28]
}
 8009612:	4618      	mov	r0, r3
 8009614:	3720      	adds	r7, #32
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}

0800961a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800961a:	b580      	push	{r7, lr}
 800961c:	b088      	sub	sp, #32
 800961e:	af00      	add	r7, sp, #0
 8009620:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009622:	2300      	movs	r3, #0
 8009624:	61fb      	str	r3, [r7, #28]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009626:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800962a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800962c:	2308      	movs	r3, #8
 800962e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009630:	2340      	movs	r3, #64	; 0x40
 8009632:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009634:	2300      	movs	r3, #0
 8009636:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009638:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800963c:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800963e:	f107 0308 	add.w	r3, r7, #8
 8009642:	4619      	mov	r1, r3
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f7ff fe53 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f000 fb12 	bl	8009c74 <SDMMC_GetCmdResp7>
 8009650:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009652:	69fb      	ldr	r3, [r7, #28]
}
 8009654:	4618      	mov	r0, r3
 8009656:	3720      	adds	r7, #32
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}

0800965c <SDMMC_CmdAppCommand>:
  *         and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b088      	sub	sp, #32
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
 8009664:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009666:	2300      	movs	r3, #0
 8009668:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800966e:	2337      	movs	r3, #55	; 0x37
 8009670:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009672:	2340      	movs	r3, #64	; 0x40
 8009674:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009676:	2300      	movs	r3, #0
 8009678:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800967a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800967e:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009680:	f107 0308 	add.w	r3, r7, #8
 8009684:	4619      	mov	r1, r3
 8009686:	6878      	ldr	r0, [r7, #4]
 8009688:	f7ff fe32 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800968c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009690:	2137      	movs	r1, #55	; 0x37
 8009692:	6878      	ldr	r0, [r7, #4]
 8009694:	f000 f926 	bl	80098e4 <SDMMC_GetCmdResp1>
 8009698:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800969a:	69fb      	ldr	r3, [r7, #28]
}
 800969c:	4618      	mov	r0, r3
 800969e:	3720      	adds	r7, #32
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}

080096a4 <SDMMC_CmdAppOperCommand>:
  *         condition register (OCR)
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t SdType)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b088      	sub	sp, #32
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80096ae:	2300      	movs	r3, #0
 80096b0:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | SdType;
 80096b2:	683a      	ldr	r2, [r7, #0]
 80096b4:	4b0d      	ldr	r3, [pc, #52]	; (80096ec <SDMMC_CmdAppOperCommand+0x48>)
 80096b6:	4313      	orrs	r3, r2
 80096b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80096ba:	2329      	movs	r3, #41	; 0x29
 80096bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80096be:	2340      	movs	r3, #64	; 0x40
 80096c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80096c2:	2300      	movs	r3, #0
 80096c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80096c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096ca:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80096cc:	f107 0308 	add.w	r3, r7, #8
 80096d0:	4619      	mov	r1, r3
 80096d2:	6878      	ldr	r0, [r7, #4]
 80096d4:	f7ff fe0c 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80096d8:	6878      	ldr	r0, [r7, #4]
 80096da:	f000 fa29 	bl	8009b30 <SDMMC_GetCmdResp3>
 80096de:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80096e0:	69fb      	ldr	r3, [r7, #28]
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3720      	adds	r7, #32
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}
 80096ea:	bf00      	nop
 80096ec:	80100000 	.word	0x80100000

080096f0 <SDMMC_CmdBusWidth>:
  * @brief  Send the Bus Width command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 80096f0:	b580      	push	{r7, lr}
 80096f2:	b088      	sub	sp, #32
 80096f4:	af00      	add	r7, sp, #0
 80096f6:	6078      	str	r0, [r7, #4]
 80096f8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80096fa:	2300      	movs	r3, #0
 80096fc:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009702:	2306      	movs	r3, #6
 8009704:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009706:	2340      	movs	r3, #64	; 0x40
 8009708:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800970a:	2300      	movs	r3, #0
 800970c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800970e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009712:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009714:	f107 0308 	add.w	r3, r7, #8
 8009718:	4619      	mov	r1, r3
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	f7ff fde8 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8009720:	f241 3288 	movw	r2, #5000	; 0x1388
 8009724:	2106      	movs	r1, #6
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f000 f8dc 	bl	80098e4 <SDMMC_GetCmdResp1>
 800972c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800972e:	69fb      	ldr	r3, [r7, #28]
}
 8009730:	4618      	mov	r0, r3
 8009732:	3720      	adds	r7, #32
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}

08009738 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b088      	sub	sp, #32
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009740:	2300      	movs	r3, #0
 8009742:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0;
 8009744:	2300      	movs	r3, #0
 8009746:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009748:	2333      	movs	r3, #51	; 0x33
 800974a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800974c:	2340      	movs	r3, #64	; 0x40
 800974e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009750:	2300      	movs	r3, #0
 8009752:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009754:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009758:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800975a:	f107 0308 	add.w	r3, r7, #8
 800975e:	4619      	mov	r1, r3
 8009760:	6878      	ldr	r0, [r7, #4]
 8009762:	f7ff fdc5 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8009766:	f241 3288 	movw	r2, #5000	; 0x1388
 800976a:	2133      	movs	r1, #51	; 0x33
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	f000 f8b9 	bl	80098e4 <SDMMC_GetCmdResp1>
 8009772:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009774:	69fb      	ldr	r3, [r7, #28]
}
 8009776:	4618      	mov	r0, r3
 8009778:	3720      	adds	r7, #32
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}

0800977e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800977e:	b580      	push	{r7, lr}
 8009780:	b088      	sub	sp, #32
 8009782:	af00      	add	r7, sp, #0
 8009784:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009786:	2300      	movs	r3, #0
 8009788:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0;
 800978a:	2300      	movs	r3, #0
 800978c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800978e:	2302      	movs	r3, #2
 8009790:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8009792:	23c0      	movs	r3, #192	; 0xc0
 8009794:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009796:	2300      	movs	r3, #0
 8009798:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800979a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800979e:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80097a0:	f107 0308 	add.w	r3, r7, #8
 80097a4:	4619      	mov	r1, r3
 80097a6:	6878      	ldr	r0, [r7, #4]
 80097a8:	f7ff fda2 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 f97f 	bl	8009ab0 <SDMMC_GetCmdResp2>
 80097b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80097b4:	69fb      	ldr	r3, [r7, #28]
}
 80097b6:	4618      	mov	r0, r3
 80097b8:	3720      	adds	r7, #32
 80097ba:	46bd      	mov	sp, r7
 80097bc:	bd80      	pop	{r7, pc}

080097be <SDMMC_CmdSendCSD>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80097be:	b580      	push	{r7, lr}
 80097c0:	b088      	sub	sp, #32
 80097c2:	af00      	add	r7, sp, #0
 80097c4:	6078      	str	r0, [r7, #4]
 80097c6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 80097c8:	2300      	movs	r3, #0
 80097ca:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80097d0:	2309      	movs	r3, #9
 80097d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80097d4:	23c0      	movs	r3, #192	; 0xc0
 80097d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80097d8:	2300      	movs	r3, #0
 80097da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80097dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097e0:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80097e2:	f107 0308 	add.w	r3, r7, #8
 80097e6:	4619      	mov	r1, r3
 80097e8:	6878      	ldr	r0, [r7, #4]
 80097ea:	f7ff fd81 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f000 f95e 	bl	8009ab0 <SDMMC_GetCmdResp2>
 80097f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80097f6:	69fb      	ldr	r3, [r7, #28]
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	3720      	adds	r7, #32
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}

08009800 <SDMMC_CmdSetRelAdd>:
  * @brief  Send the Send CSD command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b088      	sub	sp, #32
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 800980a:	2300      	movs	r3, #0
 800980c:	61fb      	str	r3, [r7, #28]
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0;
 800980e:	2300      	movs	r3, #0
 8009810:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009812:	2303      	movs	r3, #3
 8009814:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8009816:	2340      	movs	r3, #64	; 0x40
 8009818:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800981a:	2300      	movs	r3, #0
 800981c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800981e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009822:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8009824:	f107 0308 	add.w	r3, r7, #8
 8009828:	4619      	mov	r1, r3
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	f7ff fd60 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009830:	683a      	ldr	r2, [r7, #0]
 8009832:	2103      	movs	r1, #3
 8009834:	6878      	ldr	r0, [r7, #4]
 8009836:	f000 f9af 	bl	8009b98 <SDMMC_GetCmdResp6>
 800983a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800983c:	69fb      	ldr	r3, [r7, #28]
}
 800983e:	4618      	mov	r0, r3
 8009840:	3720      	adds	r7, #32
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}

08009846 <SDMMC_CmdSendStatus>:
  * @brief  Send the Status command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8009846:	b580      	push	{r7, lr}
 8009848:	b088      	sub	sp, #32
 800984a:	af00      	add	r7, sp, #0
 800984c:	6078      	str	r0, [r7, #4]
 800984e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate = SDMMC_ERROR_NONE;
 8009850:	2300      	movs	r3, #0
 8009852:	61fb      	str	r3, [r7, #28]
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8009858:	230d      	movs	r3, #13
 800985a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800985c:	2340      	movs	r3, #64	; 0x40
 800985e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8009860:	2300      	movs	r3, #0
 8009862:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8009864:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009868:	61bb      	str	r3, [r7, #24]
  SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800986a:	f107 0308 	add.w	r3, r7, #8
 800986e:	4619      	mov	r1, r3
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f7ff fd3d 	bl	80092f0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8009876:	f241 3288 	movw	r2, #5000	; 0x1388
 800987a:	210d      	movs	r1, #13
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f000 f831 	bl	80098e4 <SDMMC_GetCmdResp1>
 8009882:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009884:	69fb      	ldr	r3, [r7, #28]
}
 8009886:	4618      	mov	r0, r3
 8009888:	3720      	adds	r7, #32
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}
	...

08009890 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8009890:	b490      	push	{r4, r7}
 8009892:	b082      	sub	sp, #8
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 8009898:	4b10      	ldr	r3, [pc, #64]	; (80098dc <SDMMC_GetCmdError+0x4c>)
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	4a10      	ldr	r2, [pc, #64]	; (80098e0 <SDMMC_GetCmdError+0x50>)
 800989e:	fba2 2303 	umull	r2, r3, r2, r3
 80098a2:	0a5b      	lsrs	r3, r3, #9
 80098a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80098a8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 80098ac:	4623      	mov	r3, r4
 80098ae:	1e5c      	subs	r4, r3, #1
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d102      	bne.n	80098ba <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80098b4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80098b8:	e00a      	b.n	80098d0 <SDMMC_GetCmdError+0x40>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d0f2      	beq.n	80098ac <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f240 52ff 	movw	r2, #1535	; 0x5ff
 80098cc:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 80098ce:	2300      	movs	r3, #0
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	3708      	adds	r7, #8
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bc90      	pop	{r4, r7}
 80098d8:	4770      	bx	lr
 80098da:	bf00      	nop
 80098dc:	20000060 	.word	0x20000060
 80098e0:	10624dd3 	.word	0x10624dd3

080098e4 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80098e4:	b590      	push	{r4, r7, lr}
 80098e6:	b087      	sub	sp, #28
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	60f8      	str	r0, [r7, #12]
 80098ec:	460b      	mov	r3, r1
 80098ee:	607a      	str	r2, [r7, #4]
 80098f0:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8 /1000);
 80098f2:	4b6c      	ldr	r3, [pc, #432]	; (8009aa4 <SDMMC_GetCmdResp1+0x1c0>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	4a6c      	ldr	r2, [pc, #432]	; (8009aa8 <SDMMC_GetCmdResp1+0x1c4>)
 80098f8:	fba2 2303 	umull	r2, r3, r2, r3
 80098fc:	0a5b      	lsrs	r3, r3, #9
 80098fe:	687a      	ldr	r2, [r7, #4]
 8009900:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 8009904:	4623      	mov	r3, r4
 8009906:	1e5c      	subs	r4, r3, #1
 8009908:	2b00      	cmp	r3, #0
 800990a:	d102      	bne.n	8009912 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800990c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009910:	e0c3      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009916:	f003 0345 	and.w	r3, r3, #69	; 0x45
 800991a:	2b00      	cmp	r3, #0
 800991c:	d0f2      	beq.n	8009904 <SDMMC_GetCmdResp1+0x20>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009922:	f003 0304 	and.w	r3, r3, #4
 8009926:	2b00      	cmp	r3, #0
 8009928:	d004      	beq.n	8009934 <SDMMC_GetCmdResp1+0x50>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2204      	movs	r2, #4
 800992e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009930:	2304      	movs	r3, #4
 8009932:	e0b2      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009938:	f003 0301 	and.w	r3, r3, #1
 800993c:	2b00      	cmp	r3, #0
 800993e:	d004      	beq.n	800994a <SDMMC_GetCmdResp1+0x66>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	2201      	movs	r2, #1
 8009944:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009946:	2301      	movs	r3, #1
 8009948:	e0a7      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800994a:	68f8      	ldr	r0, [r7, #12]
 800994c:	f7ff fcfa 	bl	8009344 <SDMMC_GetCommandResponse>
 8009950:	4603      	mov	r3, r0
 8009952:	461a      	mov	r2, r3
 8009954:	7afb      	ldrb	r3, [r7, #11]
 8009956:	4293      	cmp	r3, r2
 8009958:	d001      	beq.n	800995e <SDMMC_GetCmdResp1+0x7a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800995a:	2301      	movs	r3, #1
 800995c:	e09d      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8009964:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8009966:	2100      	movs	r1, #0
 8009968:	68f8      	ldr	r0, [r7, #12]
 800996a:	f7ff fcf8 	bl	800935e <SDMMC_GetResponse>
 800996e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009970:	697a      	ldr	r2, [r7, #20]
 8009972:	4b4e      	ldr	r3, [pc, #312]	; (8009aac <SDMMC_GetCmdResp1+0x1c8>)
 8009974:	4013      	ands	r3, r2
 8009976:	2b00      	cmp	r3, #0
 8009978:	d101      	bne.n	800997e <SDMMC_GetCmdResp1+0x9a>
  {
    return SDMMC_ERROR_NONE;
 800997a:	2300      	movs	r3, #0
 800997c:	e08d      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800997e:	697b      	ldr	r3, [r7, #20]
 8009980:	2b00      	cmp	r3, #0
 8009982:	da02      	bge.n	800998a <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009984:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009988:	e087      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009990:	2b00      	cmp	r3, #0
 8009992:	d001      	beq.n	8009998 <SDMMC_GetCmdResp1+0xb4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009994:	2340      	movs	r3, #64	; 0x40
 8009996:	e080      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d001      	beq.n	80099a6 <SDMMC_GetCmdResp1+0xc2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80099a2:	2380      	movs	r3, #128	; 0x80
 80099a4:	e079      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80099a6:	697b      	ldr	r3, [r7, #20]
 80099a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d002      	beq.n	80099b6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80099b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80099b4:	e071      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d002      	beq.n	80099c6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80099c0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80099c4:	e069      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d002      	beq.n	80099d6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80099d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099d4:	e061      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80099d6:	697b      	ldr	r3, [r7, #20]
 80099d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d002      	beq.n	80099e6 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80099e0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80099e4:	e059      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80099e6:	697b      	ldr	r3, [r7, #20]
 80099e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d002      	beq.n	80099f6 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80099f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80099f4:	e051      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d002      	beq.n	8009a06 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009a00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009a04:	e049      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009a06:	697b      	ldr	r3, [r7, #20]
 8009a08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d002      	beq.n	8009a16 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009a10:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009a14:	e041      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d002      	beq.n	8009a26 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CC_ERR;
 8009a20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a24:	e039      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d002      	beq.n	8009a36 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009a30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009a34:	e031      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d002      	beq.n	8009a46 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009a40:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009a44:	e029      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d002      	beq.n	8009a56 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009a50:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009a54:	e021      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009a56:	697b      	ldr	r3, [r7, #20]
 8009a58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d002      	beq.n	8009a66 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009a60:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009a64:	e019      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d002      	beq.n	8009a76 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009a70:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009a74:	e011      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009a76:	697b      	ldr	r3, [r7, #20]
 8009a78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d002      	beq.n	8009a86 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009a80:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009a84:	e009      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	f003 0308 	and.w	r3, r3, #8
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d002      	beq.n	8009a96 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009a90:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009a94:	e001      	b.n	8009a9a <SDMMC_GetCmdResp1+0x1b6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009a96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	371c      	adds	r7, #28
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd90      	pop	{r4, r7, pc}
 8009aa2:	bf00      	nop
 8009aa4:	20000060 	.word	0x20000060
 8009aa8:	10624dd3 	.word	0x10624dd3
 8009aac:	fdffe008 	.word	0xfdffe008

08009ab0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8009ab0:	b490      	push	{r4, r7}
 8009ab2:	b082      	sub	sp, #8
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 8009ab8:	4b1b      	ldr	r3, [pc, #108]	; (8009b28 <SDMMC_GetCmdResp2+0x78>)
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4a1b      	ldr	r2, [pc, #108]	; (8009b2c <SDMMC_GetCmdResp2+0x7c>)
 8009abe:	fba2 2303 	umull	r2, r3, r2, r3
 8009ac2:	0a5b      	lsrs	r3, r3, #9
 8009ac4:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ac8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 8009acc:	4623      	mov	r3, r4
 8009ace:	1e5c      	subs	r4, r3, #1
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d102      	bne.n	8009ada <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009ad4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009ad8:	e020      	b.n	8009b1c <SDMMC_GetCmdResp2+0x6c>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ade:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d0f2      	beq.n	8009acc <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009aea:	f003 0304 	and.w	r3, r3, #4
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d004      	beq.n	8009afc <SDMMC_GetCmdResp2+0x4c>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2204      	movs	r2, #4
 8009af6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009af8:	2304      	movs	r3, #4
 8009afa:	e00f      	b.n	8009b1c <SDMMC_GetCmdResp2+0x6c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b00:	f003 0301 	and.w	r3, r3, #1
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d004      	beq.n	8009b12 <SDMMC_GetCmdResp2+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	2201      	movs	r2, #1
 8009b0c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009b0e:	2301      	movs	r3, #1
 8009b10:	e004      	b.n	8009b1c <SDMMC_GetCmdResp2+0x6c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8009b18:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009b1a:	2300      	movs	r3, #0
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3708      	adds	r7, #8
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bc90      	pop	{r4, r7}
 8009b24:	4770      	bx	lr
 8009b26:	bf00      	nop
 8009b28:	20000060 	.word	0x20000060
 8009b2c:	10624dd3 	.word	0x10624dd3

08009b30 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8009b30:	b490      	push	{r4, r7}
 8009b32:	b082      	sub	sp, #8
 8009b34:	af00      	add	r7, sp, #0
 8009b36:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 8009b38:	4b15      	ldr	r3, [pc, #84]	; (8009b90 <SDMMC_GetCmdResp3+0x60>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	4a15      	ldr	r2, [pc, #84]	; (8009b94 <SDMMC_GetCmdResp3+0x64>)
 8009b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8009b42:	0a5b      	lsrs	r3, r3, #9
 8009b44:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b48:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 8009b4c:	4623      	mov	r3, r4
 8009b4e:	1e5c      	subs	r4, r3, #1
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d102      	bne.n	8009b5a <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009b54:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009b58:	e015      	b.n	8009b86 <SDMMC_GetCmdResp3+0x56>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b5e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d0f2      	beq.n	8009b4c <SDMMC_GetCmdResp3+0x1c>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b6a:	f003 0304 	and.w	r3, r3, #4
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d004      	beq.n	8009b7c <SDMMC_GetCmdResp3+0x4c>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	2204      	movs	r2, #4
 8009b76:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009b78:	2304      	movs	r3, #4
 8009b7a:	e004      	b.n	8009b86 <SDMMC_GetCmdResp3+0x56>
  }
  else
 
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8009b82:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009b84:	2300      	movs	r3, #0
}
 8009b86:	4618      	mov	r0, r3
 8009b88:	3708      	adds	r7, #8
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	bc90      	pop	{r4, r7}
 8009b8e:	4770      	bx	lr
 8009b90:	20000060 	.word	0x20000060
 8009b94:	10624dd3 	.word	0x10624dd3

08009b98 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009b98:	b590      	push	{r4, r7, lr}
 8009b9a:	b087      	sub	sp, #28
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	60f8      	str	r0, [r7, #12]
 8009ba0:	460b      	mov	r3, r1
 8009ba2:	607a      	str	r2, [r7, #4]
 8009ba4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 8009ba6:	4b31      	ldr	r3, [pc, #196]	; (8009c6c <SDMMC_GetCmdResp6+0xd4>)
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	4a31      	ldr	r2, [pc, #196]	; (8009c70 <SDMMC_GetCmdResp6+0xd8>)
 8009bac:	fba2 2303 	umull	r2, r3, r2, r3
 8009bb0:	0a5b      	lsrs	r3, r3, #9
 8009bb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bb6:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 8009bba:	4623      	mov	r3, r4
 8009bbc:	1e5c      	subs	r4, r3, #1
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d102      	bne.n	8009bc8 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009bc2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009bc6:	e04c      	b.n	8009c62 <SDMMC_GetCmdResp6+0xca>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bcc:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d0f2      	beq.n	8009bba <SDMMC_GetCmdResp6+0x22>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bd8:	f003 0304 	and.w	r3, r3, #4
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d004      	beq.n	8009bea <SDMMC_GetCmdResp6+0x52>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	2204      	movs	r2, #4
 8009be4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009be6:	2304      	movs	r3, #4
 8009be8:	e03b      	b.n	8009c62 <SDMMC_GetCmdResp6+0xca>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bee:	f003 0301 	and.w	r3, r3, #1
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d004      	beq.n	8009c00 <SDMMC_GetCmdResp6+0x68>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2201      	movs	r2, #1
 8009bfa:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	e030      	b.n	8009c62 <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8009c00:	68f8      	ldr	r0, [r7, #12]
 8009c02:	f7ff fb9f 	bl	8009344 <SDMMC_GetCommandResponse>
 8009c06:	4603      	mov	r3, r0
 8009c08:	461a      	mov	r2, r3
 8009c0a:	7afb      	ldrb	r3, [r7, #11]
 8009c0c:	4293      	cmp	r3, r2
 8009c0e:	d001      	beq.n	8009c14 <SDMMC_GetCmdResp6+0x7c>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009c10:	2301      	movs	r3, #1
 8009c12:	e026      	b.n	8009c62 <SDMMC_GetCmdResp6+0xca>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_FLAGS);
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f240 52ff 	movw	r2, #1535	; 0x5ff
 8009c1a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8009c1c:	2100      	movs	r1, #0
 8009c1e:	68f8      	ldr	r0, [r7, #12]
 8009c20:	f7ff fb9d 	bl	800935e <SDMMC_GetResponse>
 8009c24:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8009c26:	697b      	ldr	r3, [r7, #20]
 8009c28:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d106      	bne.n	8009c3e <SDMMC_GetCmdResp6+0xa6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009c30:	697b      	ldr	r3, [r7, #20]
 8009c32:	0c1b      	lsrs	r3, r3, #16
 8009c34:	b29a      	uxth	r2, r3
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	e011      	b.n	8009c62 <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d002      	beq.n	8009c4e <SDMMC_GetCmdResp6+0xb6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009c48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009c4c:	e009      	b.n	8009c62 <SDMMC_GetCmdResp6+0xca>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d002      	beq.n	8009c5e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009c58:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009c5c:	e001      	b.n	8009c62 <SDMMC_GetCmdResp6+0xca>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009c5e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	371c      	adds	r7, #28
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd90      	pop	{r4, r7, pc}
 8009c6a:	bf00      	nop
 8009c6c:	20000060 	.word	0x20000060
 8009c70:	10624dd3 	.word	0x10624dd3

08009c74 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8009c74:	b490      	push	{r4, r7}
 8009c76:	b082      	sub	sp, #8
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8 /1000);
 8009c7c:	4b18      	ldr	r3, [pc, #96]	; (8009ce0 <SDMMC_GetCmdResp7+0x6c>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a18      	ldr	r2, [pc, #96]	; (8009ce4 <SDMMC_GetCmdResp7+0x70>)
 8009c82:	fba2 2303 	umull	r2, r3, r2, r3
 8009c86:	0a5b      	lsrs	r3, r3, #9
 8009c88:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c8c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0)
 8009c90:	4623      	mov	r3, r4
 8009c92:	1e5c      	subs	r4, r3, #1
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d102      	bne.n	8009c9e <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009c98:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009c9c:	e01a      	b.n	8009cd4 <SDMMC_GetCmdResp7+0x60>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ca2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d0f2      	beq.n	8009c90 <SDMMC_GetCmdResp7+0x1c>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cae:	f003 0304 	and.w	r3, r3, #4
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d004      	beq.n	8009cc0 <SDMMC_GetCmdResp7+0x4c>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2240      	movs	r2, #64	; 0x40
 8009cba:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009cbc:	2304      	movs	r3, #4
 8009cbe:	e009      	b.n	8009cd4 <SDMMC_GetCmdResp7+0x60>
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d002      	beq.n	8009cd2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2240      	movs	r2, #64	; 0x40
 8009cd0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009cd2:	2300      	movs	r3, #0
  
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	3708      	adds	r7, #8
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bc90      	pop	{r4, r7}
 8009cdc:	4770      	bx	lr
 8009cde:	bf00      	nop
 8009ce0:	20000060 	.word	0x20000060
 8009ce4:	10624dd3 	.word	0x10624dd3

08009ce8 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b084      	sub	sp, #16
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	4603      	mov	r3, r0
 8009cf0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8009cf2:	79fb      	ldrb	r3, [r7, #7]
 8009cf4:	4a08      	ldr	r2, [pc, #32]	; (8009d18 <disk_status+0x30>)
 8009cf6:	009b      	lsls	r3, r3, #2
 8009cf8:	4413      	add	r3, r2
 8009cfa:	685b      	ldr	r3, [r3, #4]
 8009cfc:	685b      	ldr	r3, [r3, #4]
 8009cfe:	79fa      	ldrb	r2, [r7, #7]
 8009d00:	4905      	ldr	r1, [pc, #20]	; (8009d18 <disk_status+0x30>)
 8009d02:	440a      	add	r2, r1
 8009d04:	7a12      	ldrb	r2, [r2, #8]
 8009d06:	4610      	mov	r0, r2
 8009d08:	4798      	blx	r3
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	73fb      	strb	r3, [r7, #15]
  return stat;
 8009d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	3710      	adds	r7, #16
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}
 8009d18:	2000031c 	.word	0x2000031c

08009d1c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b084      	sub	sp, #16
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	4603      	mov	r3, r0
 8009d24:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8009d26:	2300      	movs	r3, #0
 8009d28:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8009d2a:	79fb      	ldrb	r3, [r7, #7]
 8009d2c:	4a0d      	ldr	r2, [pc, #52]	; (8009d64 <disk_initialize+0x48>)
 8009d2e:	5cd3      	ldrb	r3, [r2, r3]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d111      	bne.n	8009d58 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8009d34:	79fb      	ldrb	r3, [r7, #7]
 8009d36:	4a0b      	ldr	r2, [pc, #44]	; (8009d64 <disk_initialize+0x48>)
 8009d38:	2101      	movs	r1, #1
 8009d3a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009d3c:	79fb      	ldrb	r3, [r7, #7]
 8009d3e:	4a09      	ldr	r2, [pc, #36]	; (8009d64 <disk_initialize+0x48>)
 8009d40:	009b      	lsls	r3, r3, #2
 8009d42:	4413      	add	r3, r2
 8009d44:	685b      	ldr	r3, [r3, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	79fa      	ldrb	r2, [r7, #7]
 8009d4a:	4906      	ldr	r1, [pc, #24]	; (8009d64 <disk_initialize+0x48>)
 8009d4c:	440a      	add	r2, r1
 8009d4e:	7a12      	ldrb	r2, [r2, #8]
 8009d50:	4610      	mov	r0, r2
 8009d52:	4798      	blx	r3
 8009d54:	4603      	mov	r3, r0
 8009d56:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8009d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	3710      	adds	r7, #16
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}
 8009d62:	bf00      	nop
 8009d64:	2000031c 	.word	0x2000031c

08009d68 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009d68:	b590      	push	{r4, r7, lr}
 8009d6a:	b087      	sub	sp, #28
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	60b9      	str	r1, [r7, #8]
 8009d70:	607a      	str	r2, [r7, #4]
 8009d72:	603b      	str	r3, [r7, #0]
 8009d74:	4603      	mov	r3, r0
 8009d76:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009d78:	7bfb      	ldrb	r3, [r7, #15]
 8009d7a:	4a0a      	ldr	r2, [pc, #40]	; (8009da4 <disk_read+0x3c>)
 8009d7c:	009b      	lsls	r3, r3, #2
 8009d7e:	4413      	add	r3, r2
 8009d80:	685b      	ldr	r3, [r3, #4]
 8009d82:	689c      	ldr	r4, [r3, #8]
 8009d84:	7bfb      	ldrb	r3, [r7, #15]
 8009d86:	4a07      	ldr	r2, [pc, #28]	; (8009da4 <disk_read+0x3c>)
 8009d88:	4413      	add	r3, r2
 8009d8a:	7a18      	ldrb	r0, [r3, #8]
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	687a      	ldr	r2, [r7, #4]
 8009d90:	68b9      	ldr	r1, [r7, #8]
 8009d92:	47a0      	blx	r4
 8009d94:	4603      	mov	r3, r0
 8009d96:	75fb      	strb	r3, [r7, #23]
  return res;
 8009d98:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	371c      	adds	r7, #28
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	bd90      	pop	{r4, r7, pc}
 8009da2:	bf00      	nop
 8009da4:	2000031c 	.word	0x2000031c

08009da8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009da8:	b590      	push	{r4, r7, lr}
 8009daa:	b087      	sub	sp, #28
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	60b9      	str	r1, [r7, #8]
 8009db0:	607a      	str	r2, [r7, #4]
 8009db2:	603b      	str	r3, [r7, #0]
 8009db4:	4603      	mov	r3, r0
 8009db6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009db8:	7bfb      	ldrb	r3, [r7, #15]
 8009dba:	4a0a      	ldr	r2, [pc, #40]	; (8009de4 <disk_write+0x3c>)
 8009dbc:	009b      	lsls	r3, r3, #2
 8009dbe:	4413      	add	r3, r2
 8009dc0:	685b      	ldr	r3, [r3, #4]
 8009dc2:	68dc      	ldr	r4, [r3, #12]
 8009dc4:	7bfb      	ldrb	r3, [r7, #15]
 8009dc6:	4a07      	ldr	r2, [pc, #28]	; (8009de4 <disk_write+0x3c>)
 8009dc8:	4413      	add	r3, r2
 8009dca:	7a18      	ldrb	r0, [r3, #8]
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	687a      	ldr	r2, [r7, #4]
 8009dd0:	68b9      	ldr	r1, [r7, #8]
 8009dd2:	47a0      	blx	r4
 8009dd4:	4603      	mov	r3, r0
 8009dd6:	75fb      	strb	r3, [r7, #23]
  return res;
 8009dd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8009dda:	4618      	mov	r0, r3
 8009ddc:	371c      	adds	r7, #28
 8009dde:	46bd      	mov	sp, r7
 8009de0:	bd90      	pop	{r4, r7, pc}
 8009de2:	bf00      	nop
 8009de4:	2000031c 	.word	0x2000031c

08009de8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b084      	sub	sp, #16
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	4603      	mov	r3, r0
 8009df0:	603a      	str	r2, [r7, #0]
 8009df2:	71fb      	strb	r3, [r7, #7]
 8009df4:	460b      	mov	r3, r1
 8009df6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009df8:	79fb      	ldrb	r3, [r7, #7]
 8009dfa:	4a09      	ldr	r2, [pc, #36]	; (8009e20 <disk_ioctl+0x38>)
 8009dfc:	009b      	lsls	r3, r3, #2
 8009dfe:	4413      	add	r3, r2
 8009e00:	685b      	ldr	r3, [r3, #4]
 8009e02:	691b      	ldr	r3, [r3, #16]
 8009e04:	79fa      	ldrb	r2, [r7, #7]
 8009e06:	4906      	ldr	r1, [pc, #24]	; (8009e20 <disk_ioctl+0x38>)
 8009e08:	440a      	add	r2, r1
 8009e0a:	7a10      	ldrb	r0, [r2, #8]
 8009e0c:	79b9      	ldrb	r1, [r7, #6]
 8009e0e:	683a      	ldr	r2, [r7, #0]
 8009e10:	4798      	blx	r3
 8009e12:	4603      	mov	r3, r0
 8009e14:	73fb      	strb	r3, [r7, #15]
  return res;
 8009e16:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	3710      	adds	r7, #16
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}
 8009e20:	2000031c 	.word	0x2000031c

08009e24 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009e24:	b480      	push	{r7}
 8009e26:	b085      	sub	sp, #20
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	3301      	adds	r3, #1
 8009e30:	781b      	ldrb	r3, [r3, #0]
 8009e32:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009e34:	89fb      	ldrh	r3, [r7, #14]
 8009e36:	021b      	lsls	r3, r3, #8
 8009e38:	b21a      	sxth	r2, r3
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	781b      	ldrb	r3, [r3, #0]
 8009e3e:	b21b      	sxth	r3, r3
 8009e40:	4313      	orrs	r3, r2
 8009e42:	b21b      	sxth	r3, r3
 8009e44:	81fb      	strh	r3, [r7, #14]
	return rv;
 8009e46:	89fb      	ldrh	r3, [r7, #14]
}
 8009e48:	4618      	mov	r0, r3
 8009e4a:	3714      	adds	r7, #20
 8009e4c:	46bd      	mov	sp, r7
 8009e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e52:	4770      	bx	lr

08009e54 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8009e54:	b480      	push	{r7}
 8009e56:	b085      	sub	sp, #20
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	3303      	adds	r3, #3
 8009e60:	781b      	ldrb	r3, [r3, #0]
 8009e62:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	021b      	lsls	r3, r3, #8
 8009e68:	687a      	ldr	r2, [r7, #4]
 8009e6a:	3202      	adds	r2, #2
 8009e6c:	7812      	ldrb	r2, [r2, #0]
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	021b      	lsls	r3, r3, #8
 8009e76:	687a      	ldr	r2, [r7, #4]
 8009e78:	3201      	adds	r2, #1
 8009e7a:	7812      	ldrb	r2, [r2, #0]
 8009e7c:	4313      	orrs	r3, r2
 8009e7e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	021b      	lsls	r3, r3, #8
 8009e84:	687a      	ldr	r2, [r7, #4]
 8009e86:	7812      	ldrb	r2, [r2, #0]
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	60fb      	str	r3, [r7, #12]
	return rv;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	3714      	adds	r7, #20
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr

08009e9a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8009e9a:	b480      	push	{r7}
 8009e9c:	b083      	sub	sp, #12
 8009e9e:	af00      	add	r7, sp, #0
 8009ea0:	6078      	str	r0, [r7, #4]
 8009ea2:	460b      	mov	r3, r1
 8009ea4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	1c5a      	adds	r2, r3, #1
 8009eaa:	607a      	str	r2, [r7, #4]
 8009eac:	887a      	ldrh	r2, [r7, #2]
 8009eae:	b2d2      	uxtb	r2, r2
 8009eb0:	701a      	strb	r2, [r3, #0]
 8009eb2:	887b      	ldrh	r3, [r7, #2]
 8009eb4:	0a1b      	lsrs	r3, r3, #8
 8009eb6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	1c5a      	adds	r2, r3, #1
 8009ebc:	607a      	str	r2, [r7, #4]
 8009ebe:	887a      	ldrh	r2, [r7, #2]
 8009ec0:	b2d2      	uxtb	r2, r2
 8009ec2:	701a      	strb	r2, [r3, #0]
}
 8009ec4:	bf00      	nop
 8009ec6:	370c      	adds	r7, #12
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ece:	4770      	bx	lr

08009ed0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8009ed0:	b480      	push	{r7}
 8009ed2:	b083      	sub	sp, #12
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
 8009ed8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	1c5a      	adds	r2, r3, #1
 8009ede:	607a      	str	r2, [r7, #4]
 8009ee0:	683a      	ldr	r2, [r7, #0]
 8009ee2:	b2d2      	uxtb	r2, r2
 8009ee4:	701a      	strb	r2, [r3, #0]
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	0a1b      	lsrs	r3, r3, #8
 8009eea:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	1c5a      	adds	r2, r3, #1
 8009ef0:	607a      	str	r2, [r7, #4]
 8009ef2:	683a      	ldr	r2, [r7, #0]
 8009ef4:	b2d2      	uxtb	r2, r2
 8009ef6:	701a      	strb	r2, [r3, #0]
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	0a1b      	lsrs	r3, r3, #8
 8009efc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	1c5a      	adds	r2, r3, #1
 8009f02:	607a      	str	r2, [r7, #4]
 8009f04:	683a      	ldr	r2, [r7, #0]
 8009f06:	b2d2      	uxtb	r2, r2
 8009f08:	701a      	strb	r2, [r3, #0]
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	0a1b      	lsrs	r3, r3, #8
 8009f0e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	1c5a      	adds	r2, r3, #1
 8009f14:	607a      	str	r2, [r7, #4]
 8009f16:	683a      	ldr	r2, [r7, #0]
 8009f18:	b2d2      	uxtb	r2, r2
 8009f1a:	701a      	strb	r2, [r3, #0]
}
 8009f1c:	bf00      	nop
 8009f1e:	370c      	adds	r7, #12
 8009f20:	46bd      	mov	sp, r7
 8009f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f26:	4770      	bx	lr

08009f28 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8009f28:	b480      	push	{r7}
 8009f2a:	b087      	sub	sp, #28
 8009f2c:	af00      	add	r7, sp, #0
 8009f2e:	60f8      	str	r0, [r7, #12]
 8009f30:	60b9      	str	r1, [r7, #8]
 8009f32:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8009f38:	68bb      	ldr	r3, [r7, #8]
 8009f3a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d00d      	beq.n	8009f5e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8009f42:	693a      	ldr	r2, [r7, #16]
 8009f44:	1c53      	adds	r3, r2, #1
 8009f46:	613b      	str	r3, [r7, #16]
 8009f48:	697b      	ldr	r3, [r7, #20]
 8009f4a:	1c59      	adds	r1, r3, #1
 8009f4c:	6179      	str	r1, [r7, #20]
 8009f4e:	7812      	ldrb	r2, [r2, #0]
 8009f50:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	3b01      	subs	r3, #1
 8009f56:	607b      	str	r3, [r7, #4]
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d1f1      	bne.n	8009f42 <mem_cpy+0x1a>
	}
}
 8009f5e:	bf00      	nop
 8009f60:	371c      	adds	r7, #28
 8009f62:	46bd      	mov	sp, r7
 8009f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f68:	4770      	bx	lr

08009f6a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8009f6a:	b480      	push	{r7}
 8009f6c:	b087      	sub	sp, #28
 8009f6e:	af00      	add	r7, sp, #0
 8009f70:	60f8      	str	r0, [r7, #12]
 8009f72:	60b9      	str	r1, [r7, #8]
 8009f74:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8009f7a:	697b      	ldr	r3, [r7, #20]
 8009f7c:	1c5a      	adds	r2, r3, #1
 8009f7e:	617a      	str	r2, [r7, #20]
 8009f80:	68ba      	ldr	r2, [r7, #8]
 8009f82:	b2d2      	uxtb	r2, r2
 8009f84:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	3b01      	subs	r3, #1
 8009f8a:	607b      	str	r3, [r7, #4]
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d1f3      	bne.n	8009f7a <mem_set+0x10>
}
 8009f92:	bf00      	nop
 8009f94:	371c      	adds	r7, #28
 8009f96:	46bd      	mov	sp, r7
 8009f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9c:	4770      	bx	lr

08009f9e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8009f9e:	b480      	push	{r7}
 8009fa0:	b089      	sub	sp, #36	; 0x24
 8009fa2:	af00      	add	r7, sp, #0
 8009fa4:	60f8      	str	r0, [r7, #12]
 8009fa6:	60b9      	str	r1, [r7, #8]
 8009fa8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	61fb      	str	r3, [r7, #28]
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8009fb6:	69fb      	ldr	r3, [r7, #28]
 8009fb8:	1c5a      	adds	r2, r3, #1
 8009fba:	61fa      	str	r2, [r7, #28]
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	4619      	mov	r1, r3
 8009fc0:	69bb      	ldr	r3, [r7, #24]
 8009fc2:	1c5a      	adds	r2, r3, #1
 8009fc4:	61ba      	str	r2, [r7, #24]
 8009fc6:	781b      	ldrb	r3, [r3, #0]
 8009fc8:	1acb      	subs	r3, r1, r3
 8009fca:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	3b01      	subs	r3, #1
 8009fd0:	607b      	str	r3, [r7, #4]
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d002      	beq.n	8009fde <mem_cmp+0x40>
 8009fd8:	697b      	ldr	r3, [r7, #20]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d0eb      	beq.n	8009fb6 <mem_cmp+0x18>

	return r;
 8009fde:	697b      	ldr	r3, [r7, #20]
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3724      	adds	r7, #36	; 0x24
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fea:	4770      	bx	lr

08009fec <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8009fec:	b480      	push	{r7}
 8009fee:	b083      	sub	sp, #12
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
 8009ff4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8009ff6:	e002      	b.n	8009ffe <chk_chr+0x12>
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	3301      	adds	r3, #1
 8009ffc:	607b      	str	r3, [r7, #4]
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	781b      	ldrb	r3, [r3, #0]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d005      	beq.n	800a012 <chk_chr+0x26>
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	781b      	ldrb	r3, [r3, #0]
 800a00a:	461a      	mov	r2, r3
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	4293      	cmp	r3, r2
 800a010:	d1f2      	bne.n	8009ff8 <chk_chr+0xc>
	return *str;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	781b      	ldrb	r3, [r3, #0]
}
 800a016:	4618      	mov	r0, r3
 800a018:	370c      	adds	r7, #12
 800a01a:	46bd      	mov	sp, r7
 800a01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a020:	4770      	bx	lr
	...

0800a024 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a024:	b480      	push	{r7}
 800a026:	b085      	sub	sp, #20
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
 800a02c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a02e:	2300      	movs	r3, #0
 800a030:	60bb      	str	r3, [r7, #8]
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	60fb      	str	r3, [r7, #12]
 800a036:	e029      	b.n	800a08c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800a038:	4a27      	ldr	r2, [pc, #156]	; (800a0d8 <chk_lock+0xb4>)
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	011b      	lsls	r3, r3, #4
 800a03e:	4413      	add	r3, r2
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d01d      	beq.n	800a082 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a046:	4a24      	ldr	r2, [pc, #144]	; (800a0d8 <chk_lock+0xb4>)
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	011b      	lsls	r3, r3, #4
 800a04c:	4413      	add	r3, r2
 800a04e:	681a      	ldr	r2, [r3, #0]
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	429a      	cmp	r2, r3
 800a056:	d116      	bne.n	800a086 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800a058:	4a1f      	ldr	r2, [pc, #124]	; (800a0d8 <chk_lock+0xb4>)
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	011b      	lsls	r3, r3, #4
 800a05e:	4413      	add	r3, r2
 800a060:	3304      	adds	r3, #4
 800a062:	681a      	ldr	r2, [r3, #0]
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a068:	429a      	cmp	r2, r3
 800a06a:	d10c      	bne.n	800a086 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a06c:	4a1a      	ldr	r2, [pc, #104]	; (800a0d8 <chk_lock+0xb4>)
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	011b      	lsls	r3, r3, #4
 800a072:	4413      	add	r3, r2
 800a074:	3308      	adds	r3, #8
 800a076:	681a      	ldr	r2, [r3, #0]
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800a07c:	429a      	cmp	r2, r3
 800a07e:	d102      	bne.n	800a086 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a080:	e007      	b.n	800a092 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800a082:	2301      	movs	r3, #1
 800a084:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	3301      	adds	r3, #1
 800a08a:	60fb      	str	r3, [r7, #12]
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	2b01      	cmp	r3, #1
 800a090:	d9d2      	bls.n	800a038 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	2b02      	cmp	r3, #2
 800a096:	d109      	bne.n	800a0ac <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d102      	bne.n	800a0a4 <chk_lock+0x80>
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	2b02      	cmp	r3, #2
 800a0a2:	d101      	bne.n	800a0a8 <chk_lock+0x84>
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	e010      	b.n	800a0ca <chk_lock+0xa6>
 800a0a8:	2312      	movs	r3, #18
 800a0aa:	e00e      	b.n	800a0ca <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d108      	bne.n	800a0c4 <chk_lock+0xa0>
 800a0b2:	4a09      	ldr	r2, [pc, #36]	; (800a0d8 <chk_lock+0xb4>)
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	011b      	lsls	r3, r3, #4
 800a0b8:	4413      	add	r3, r2
 800a0ba:	330c      	adds	r3, #12
 800a0bc:	881b      	ldrh	r3, [r3, #0]
 800a0be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a0c2:	d101      	bne.n	800a0c8 <chk_lock+0xa4>
 800a0c4:	2310      	movs	r3, #16
 800a0c6:	e000      	b.n	800a0ca <chk_lock+0xa6>
 800a0c8:	2300      	movs	r3, #0
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3714      	adds	r7, #20
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d4:	4770      	bx	lr
 800a0d6:	bf00      	nop
 800a0d8:	200002fc 	.word	0x200002fc

0800a0dc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800a0dc:	b480      	push	{r7}
 800a0de:	b083      	sub	sp, #12
 800a0e0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	607b      	str	r3, [r7, #4]
 800a0e6:	e002      	b.n	800a0ee <enq_lock+0x12>
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	3301      	adds	r3, #1
 800a0ec:	607b      	str	r3, [r7, #4]
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2b01      	cmp	r3, #1
 800a0f2:	d806      	bhi.n	800a102 <enq_lock+0x26>
 800a0f4:	4a09      	ldr	r2, [pc, #36]	; (800a11c <enq_lock+0x40>)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	011b      	lsls	r3, r3, #4
 800a0fa:	4413      	add	r3, r2
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d1f2      	bne.n	800a0e8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2b02      	cmp	r3, #2
 800a106:	bf14      	ite	ne
 800a108:	2301      	movne	r3, #1
 800a10a:	2300      	moveq	r3, #0
 800a10c:	b2db      	uxtb	r3, r3
}
 800a10e:	4618      	mov	r0, r3
 800a110:	370c      	adds	r7, #12
 800a112:	46bd      	mov	sp, r7
 800a114:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a118:	4770      	bx	lr
 800a11a:	bf00      	nop
 800a11c:	200002fc 	.word	0x200002fc

0800a120 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a120:	b480      	push	{r7}
 800a122:	b085      	sub	sp, #20
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
 800a128:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a12a:	2300      	movs	r3, #0
 800a12c:	60fb      	str	r3, [r7, #12]
 800a12e:	e01f      	b.n	800a170 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800a130:	4a41      	ldr	r2, [pc, #260]	; (800a238 <inc_lock+0x118>)
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	011b      	lsls	r3, r3, #4
 800a136:	4413      	add	r3, r2
 800a138:	681a      	ldr	r2, [r3, #0]
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	429a      	cmp	r2, r3
 800a140:	d113      	bne.n	800a16a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800a142:	4a3d      	ldr	r2, [pc, #244]	; (800a238 <inc_lock+0x118>)
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	011b      	lsls	r3, r3, #4
 800a148:	4413      	add	r3, r2
 800a14a:	3304      	adds	r3, #4
 800a14c:	681a      	ldr	r2, [r3, #0]
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800a152:	429a      	cmp	r2, r3
 800a154:	d109      	bne.n	800a16a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800a156:	4a38      	ldr	r2, [pc, #224]	; (800a238 <inc_lock+0x118>)
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	011b      	lsls	r3, r3, #4
 800a15c:	4413      	add	r3, r2
 800a15e:	3308      	adds	r3, #8
 800a160:	681a      	ldr	r2, [r3, #0]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800a166:	429a      	cmp	r2, r3
 800a168:	d006      	beq.n	800a178 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	3301      	adds	r3, #1
 800a16e:	60fb      	str	r3, [r7, #12]
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	2b01      	cmp	r3, #1
 800a174:	d9dc      	bls.n	800a130 <inc_lock+0x10>
 800a176:	e000      	b.n	800a17a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800a178:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	2b02      	cmp	r3, #2
 800a17e:	d132      	bne.n	800a1e6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a180:	2300      	movs	r3, #0
 800a182:	60fb      	str	r3, [r7, #12]
 800a184:	e002      	b.n	800a18c <inc_lock+0x6c>
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	3301      	adds	r3, #1
 800a18a:	60fb      	str	r3, [r7, #12]
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	2b01      	cmp	r3, #1
 800a190:	d806      	bhi.n	800a1a0 <inc_lock+0x80>
 800a192:	4a29      	ldr	r2, [pc, #164]	; (800a238 <inc_lock+0x118>)
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	011b      	lsls	r3, r3, #4
 800a198:	4413      	add	r3, r2
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d1f2      	bne.n	800a186 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2b02      	cmp	r3, #2
 800a1a4:	d101      	bne.n	800a1aa <inc_lock+0x8a>
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	e040      	b.n	800a22c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681a      	ldr	r2, [r3, #0]
 800a1ae:	4922      	ldr	r1, [pc, #136]	; (800a238 <inc_lock+0x118>)
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	011b      	lsls	r3, r3, #4
 800a1b4:	440b      	add	r3, r1
 800a1b6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	689a      	ldr	r2, [r3, #8]
 800a1bc:	491e      	ldr	r1, [pc, #120]	; (800a238 <inc_lock+0x118>)
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	011b      	lsls	r3, r3, #4
 800a1c2:	440b      	add	r3, r1
 800a1c4:	3304      	adds	r3, #4
 800a1c6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	695a      	ldr	r2, [r3, #20]
 800a1cc:	491a      	ldr	r1, [pc, #104]	; (800a238 <inc_lock+0x118>)
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	011b      	lsls	r3, r3, #4
 800a1d2:	440b      	add	r3, r1
 800a1d4:	3308      	adds	r3, #8
 800a1d6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800a1d8:	4a17      	ldr	r2, [pc, #92]	; (800a238 <inc_lock+0x118>)
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	011b      	lsls	r3, r3, #4
 800a1de:	4413      	add	r3, r2
 800a1e0:	330c      	adds	r3, #12
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d009      	beq.n	800a200 <inc_lock+0xe0>
 800a1ec:	4a12      	ldr	r2, [pc, #72]	; (800a238 <inc_lock+0x118>)
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	011b      	lsls	r3, r3, #4
 800a1f2:	4413      	add	r3, r2
 800a1f4:	330c      	adds	r3, #12
 800a1f6:	881b      	ldrh	r3, [r3, #0]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d001      	beq.n	800a200 <inc_lock+0xe0>
 800a1fc:	2300      	movs	r3, #0
 800a1fe:	e015      	b.n	800a22c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800a200:	683b      	ldr	r3, [r7, #0]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d108      	bne.n	800a218 <inc_lock+0xf8>
 800a206:	4a0c      	ldr	r2, [pc, #48]	; (800a238 <inc_lock+0x118>)
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	011b      	lsls	r3, r3, #4
 800a20c:	4413      	add	r3, r2
 800a20e:	330c      	adds	r3, #12
 800a210:	881b      	ldrh	r3, [r3, #0]
 800a212:	3301      	adds	r3, #1
 800a214:	b29a      	uxth	r2, r3
 800a216:	e001      	b.n	800a21c <inc_lock+0xfc>
 800a218:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a21c:	4906      	ldr	r1, [pc, #24]	; (800a238 <inc_lock+0x118>)
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	011b      	lsls	r3, r3, #4
 800a222:	440b      	add	r3, r1
 800a224:	330c      	adds	r3, #12
 800a226:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	3301      	adds	r3, #1
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	3714      	adds	r7, #20
 800a230:	46bd      	mov	sp, r7
 800a232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a236:	4770      	bx	lr
 800a238:	200002fc 	.word	0x200002fc

0800a23c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800a23c:	b480      	push	{r7}
 800a23e:	b085      	sub	sp, #20
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	3b01      	subs	r3, #1
 800a248:	607b      	str	r3, [r7, #4]
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2b01      	cmp	r3, #1
 800a24e:	d825      	bhi.n	800a29c <dec_lock+0x60>
		n = Files[i].ctr;
 800a250:	4a17      	ldr	r2, [pc, #92]	; (800a2b0 <dec_lock+0x74>)
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	011b      	lsls	r3, r3, #4
 800a256:	4413      	add	r3, r2
 800a258:	330c      	adds	r3, #12
 800a25a:	881b      	ldrh	r3, [r3, #0]
 800a25c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800a25e:	89fb      	ldrh	r3, [r7, #14]
 800a260:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a264:	d101      	bne.n	800a26a <dec_lock+0x2e>
 800a266:	2300      	movs	r3, #0
 800a268:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800a26a:	89fb      	ldrh	r3, [r7, #14]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d002      	beq.n	800a276 <dec_lock+0x3a>
 800a270:	89fb      	ldrh	r3, [r7, #14]
 800a272:	3b01      	subs	r3, #1
 800a274:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800a276:	4a0e      	ldr	r2, [pc, #56]	; (800a2b0 <dec_lock+0x74>)
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	011b      	lsls	r3, r3, #4
 800a27c:	4413      	add	r3, r2
 800a27e:	330c      	adds	r3, #12
 800a280:	89fa      	ldrh	r2, [r7, #14]
 800a282:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800a284:	89fb      	ldrh	r3, [r7, #14]
 800a286:	2b00      	cmp	r3, #0
 800a288:	d105      	bne.n	800a296 <dec_lock+0x5a>
 800a28a:	4a09      	ldr	r2, [pc, #36]	; (800a2b0 <dec_lock+0x74>)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	011b      	lsls	r3, r3, #4
 800a290:	4413      	add	r3, r2
 800a292:	2200      	movs	r2, #0
 800a294:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800a296:	2300      	movs	r3, #0
 800a298:	737b      	strb	r3, [r7, #13]
 800a29a:	e001      	b.n	800a2a0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800a29c:	2302      	movs	r3, #2
 800a29e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800a2a0:	7b7b      	ldrb	r3, [r7, #13]
}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	3714      	adds	r7, #20
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ac:	4770      	bx	lr
 800a2ae:	bf00      	nop
 800a2b0:	200002fc 	.word	0x200002fc

0800a2b4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b085      	sub	sp, #20
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800a2bc:	2300      	movs	r3, #0
 800a2be:	60fb      	str	r3, [r7, #12]
 800a2c0:	e010      	b.n	800a2e4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a2c2:	4a0d      	ldr	r2, [pc, #52]	; (800a2f8 <clear_lock+0x44>)
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	011b      	lsls	r3, r3, #4
 800a2c8:	4413      	add	r3, r2
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	687a      	ldr	r2, [r7, #4]
 800a2ce:	429a      	cmp	r2, r3
 800a2d0:	d105      	bne.n	800a2de <clear_lock+0x2a>
 800a2d2:	4a09      	ldr	r2, [pc, #36]	; (800a2f8 <clear_lock+0x44>)
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	011b      	lsls	r3, r3, #4
 800a2d8:	4413      	add	r3, r2
 800a2da:	2200      	movs	r2, #0
 800a2dc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	3301      	adds	r3, #1
 800a2e2:	60fb      	str	r3, [r7, #12]
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	2b01      	cmp	r3, #1
 800a2e8:	d9eb      	bls.n	800a2c2 <clear_lock+0xe>
	}
}
 800a2ea:	bf00      	nop
 800a2ec:	3714      	adds	r7, #20
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr
 800a2f6:	bf00      	nop
 800a2f8:	200002fc 	.word	0x200002fc

0800a2fc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b086      	sub	sp, #24
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800a304:	2300      	movs	r3, #0
 800a306:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	78db      	ldrb	r3, [r3, #3]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d034      	beq.n	800a37a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a314:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	7858      	ldrb	r0, [r3, #1]
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a320:	2301      	movs	r3, #1
 800a322:	697a      	ldr	r2, [r7, #20]
 800a324:	f7ff fd40 	bl	8009da8 <disk_write>
 800a328:	4603      	mov	r3, r0
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d002      	beq.n	800a334 <sync_window+0x38>
			res = FR_DISK_ERR;
 800a32e:	2301      	movs	r3, #1
 800a330:	73fb      	strb	r3, [r7, #15]
 800a332:	e022      	b.n	800a37a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2200      	movs	r2, #0
 800a338:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	6a1b      	ldr	r3, [r3, #32]
 800a33e:	697a      	ldr	r2, [r7, #20]
 800a340:	1ad2      	subs	r2, r2, r3
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	699b      	ldr	r3, [r3, #24]
 800a346:	429a      	cmp	r2, r3
 800a348:	d217      	bcs.n	800a37a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	789b      	ldrb	r3, [r3, #2]
 800a34e:	613b      	str	r3, [r7, #16]
 800a350:	e010      	b.n	800a374 <sync_window+0x78>
					wsect += fs->fsize;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	699b      	ldr	r3, [r3, #24]
 800a356:	697a      	ldr	r2, [r7, #20]
 800a358:	4413      	add	r3, r2
 800a35a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	7858      	ldrb	r0, [r3, #1]
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a366:	2301      	movs	r3, #1
 800a368:	697a      	ldr	r2, [r7, #20]
 800a36a:	f7ff fd1d 	bl	8009da8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a36e:	693b      	ldr	r3, [r7, #16]
 800a370:	3b01      	subs	r3, #1
 800a372:	613b      	str	r3, [r7, #16]
 800a374:	693b      	ldr	r3, [r7, #16]
 800a376:	2b01      	cmp	r3, #1
 800a378:	d8eb      	bhi.n	800a352 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800a37a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a37c:	4618      	mov	r0, r3
 800a37e:	3718      	adds	r7, #24
 800a380:	46bd      	mov	sp, r7
 800a382:	bd80      	pop	{r7, pc}

0800a384 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b084      	sub	sp, #16
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
 800a38c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800a38e:	2300      	movs	r3, #0
 800a390:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a396:	683a      	ldr	r2, [r7, #0]
 800a398:	429a      	cmp	r2, r3
 800a39a:	d01b      	beq.n	800a3d4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800a39c:	6878      	ldr	r0, [r7, #4]
 800a39e:	f7ff ffad 	bl	800a2fc <sync_window>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800a3a6:	7bfb      	ldrb	r3, [r7, #15]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d113      	bne.n	800a3d4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	7858      	ldrb	r0, [r3, #1]
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a3b6:	2301      	movs	r3, #1
 800a3b8:	683a      	ldr	r2, [r7, #0]
 800a3ba:	f7ff fcd5 	bl	8009d68 <disk_read>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d004      	beq.n	800a3ce <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800a3c4:	f04f 33ff 	mov.w	r3, #4294967295
 800a3c8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800a3ca:	2301      	movs	r3, #1
 800a3cc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	683a      	ldr	r2, [r7, #0]
 800a3d2:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800a3d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	3710      	adds	r7, #16
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}
	...

0800a3e0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b084      	sub	sp, #16
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800a3e8:	6878      	ldr	r0, [r7, #4]
 800a3ea:	f7ff ff87 	bl	800a2fc <sync_window>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a3f2:	7bfb      	ldrb	r3, [r7, #15]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d158      	bne.n	800a4aa <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	781b      	ldrb	r3, [r3, #0]
 800a3fc:	2b03      	cmp	r3, #3
 800a3fe:	d148      	bne.n	800a492 <sync_fs+0xb2>
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	791b      	ldrb	r3, [r3, #4]
 800a404:	2b01      	cmp	r3, #1
 800a406:	d144      	bne.n	800a492 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	3330      	adds	r3, #48	; 0x30
 800a40c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a410:	2100      	movs	r1, #0
 800a412:	4618      	mov	r0, r3
 800a414:	f7ff fda9 	bl	8009f6a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	3330      	adds	r3, #48	; 0x30
 800a41c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a420:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800a424:	4618      	mov	r0, r3
 800a426:	f7ff fd38 	bl	8009e9a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	3330      	adds	r3, #48	; 0x30
 800a42e:	4921      	ldr	r1, [pc, #132]	; (800a4b4 <sync_fs+0xd4>)
 800a430:	4618      	mov	r0, r3
 800a432:	f7ff fd4d 	bl	8009ed0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	3330      	adds	r3, #48	; 0x30
 800a43a:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800a43e:	491e      	ldr	r1, [pc, #120]	; (800a4b8 <sync_fs+0xd8>)
 800a440:	4618      	mov	r0, r3
 800a442:	f7ff fd45 	bl	8009ed0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	3330      	adds	r3, #48	; 0x30
 800a44a:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	691b      	ldr	r3, [r3, #16]
 800a452:	4619      	mov	r1, r3
 800a454:	4610      	mov	r0, r2
 800a456:	f7ff fd3b 	bl	8009ed0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	3330      	adds	r3, #48	; 0x30
 800a45e:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	68db      	ldr	r3, [r3, #12]
 800a466:	4619      	mov	r1, r3
 800a468:	4610      	mov	r0, r2
 800a46a:	f7ff fd31 	bl	8009ed0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	69db      	ldr	r3, [r3, #28]
 800a472:	1c5a      	adds	r2, r3, #1
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	7858      	ldrb	r0, [r3, #1]
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a486:	2301      	movs	r3, #1
 800a488:	f7ff fc8e 	bl	8009da8 <disk_write>
			fs->fsi_flag = 0;
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	2200      	movs	r2, #0
 800a490:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	785b      	ldrb	r3, [r3, #1]
 800a496:	2200      	movs	r2, #0
 800a498:	2100      	movs	r1, #0
 800a49a:	4618      	mov	r0, r3
 800a49c:	f7ff fca4 	bl	8009de8 <disk_ioctl>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d001      	beq.n	800a4aa <sync_fs+0xca>
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800a4aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	3710      	adds	r7, #16
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	bd80      	pop	{r7, pc}
 800a4b4:	41615252 	.word	0x41615252
 800a4b8:	61417272 	.word	0x61417272

0800a4bc <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800a4bc:	b480      	push	{r7}
 800a4be:	b083      	sub	sp, #12
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
 800a4c4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800a4c6:	683b      	ldr	r3, [r7, #0]
 800a4c8:	3b02      	subs	r3, #2
 800a4ca:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	695b      	ldr	r3, [r3, #20]
 800a4d0:	3b02      	subs	r3, #2
 800a4d2:	683a      	ldr	r2, [r7, #0]
 800a4d4:	429a      	cmp	r2, r3
 800a4d6:	d301      	bcc.n	800a4dc <clust2sect+0x20>
 800a4d8:	2300      	movs	r3, #0
 800a4da:	e008      	b.n	800a4ee <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	895b      	ldrh	r3, [r3, #10]
 800a4e0:	461a      	mov	r2, r3
 800a4e2:	683b      	ldr	r3, [r7, #0]
 800a4e4:	fb03 f202 	mul.w	r2, r3, r2
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a4ec:	4413      	add	r3, r2
}
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	370c      	adds	r7, #12
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f8:	4770      	bx	lr

0800a4fa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800a4fa:	b580      	push	{r7, lr}
 800a4fc:	b086      	sub	sp, #24
 800a4fe:	af00      	add	r7, sp, #0
 800a500:	6078      	str	r0, [r7, #4]
 800a502:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	2b01      	cmp	r3, #1
 800a50e:	d904      	bls.n	800a51a <get_fat+0x20>
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	695b      	ldr	r3, [r3, #20]
 800a514:	683a      	ldr	r2, [r7, #0]
 800a516:	429a      	cmp	r2, r3
 800a518:	d302      	bcc.n	800a520 <get_fat+0x26>
		val = 1;	/* Internal error */
 800a51a:	2301      	movs	r3, #1
 800a51c:	617b      	str	r3, [r7, #20]
 800a51e:	e08c      	b.n	800a63a <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a520:	f04f 33ff 	mov.w	r3, #4294967295
 800a524:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	781b      	ldrb	r3, [r3, #0]
 800a52a:	2b02      	cmp	r3, #2
 800a52c:	d045      	beq.n	800a5ba <get_fat+0xc0>
 800a52e:	2b03      	cmp	r3, #3
 800a530:	d05d      	beq.n	800a5ee <get_fat+0xf4>
 800a532:	2b01      	cmp	r3, #1
 800a534:	d177      	bne.n	800a626 <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a536:	683b      	ldr	r3, [r7, #0]
 800a538:	60fb      	str	r3, [r7, #12]
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	085b      	lsrs	r3, r3, #1
 800a53e:	68fa      	ldr	r2, [r7, #12]
 800a540:	4413      	add	r3, r2
 800a542:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a544:	693b      	ldr	r3, [r7, #16]
 800a546:	6a1a      	ldr	r2, [r3, #32]
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	0a5b      	lsrs	r3, r3, #9
 800a54c:	4413      	add	r3, r2
 800a54e:	4619      	mov	r1, r3
 800a550:	6938      	ldr	r0, [r7, #16]
 800a552:	f7ff ff17 	bl	800a384 <move_window>
 800a556:	4603      	mov	r3, r0
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d167      	bne.n	800a62c <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	1c5a      	adds	r2, r3, #1
 800a560:	60fa      	str	r2, [r7, #12]
 800a562:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a566:	693a      	ldr	r2, [r7, #16]
 800a568:	4413      	add	r3, r2
 800a56a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a56e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a570:	693b      	ldr	r3, [r7, #16]
 800a572:	6a1a      	ldr	r2, [r3, #32]
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	0a5b      	lsrs	r3, r3, #9
 800a578:	4413      	add	r3, r2
 800a57a:	4619      	mov	r1, r3
 800a57c:	6938      	ldr	r0, [r7, #16]
 800a57e:	f7ff ff01 	bl	800a384 <move_window>
 800a582:	4603      	mov	r3, r0
 800a584:	2b00      	cmp	r3, #0
 800a586:	d153      	bne.n	800a630 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a58e:	693a      	ldr	r2, [r7, #16]
 800a590:	4413      	add	r3, r2
 800a592:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800a596:	021b      	lsls	r3, r3, #8
 800a598:	461a      	mov	r2, r3
 800a59a:	68bb      	ldr	r3, [r7, #8]
 800a59c:	4313      	orrs	r3, r2
 800a59e:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	f003 0301 	and.w	r3, r3, #1
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d002      	beq.n	800a5b0 <get_fat+0xb6>
 800a5aa:	68bb      	ldr	r3, [r7, #8]
 800a5ac:	091b      	lsrs	r3, r3, #4
 800a5ae:	e002      	b.n	800a5b6 <get_fat+0xbc>
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a5b6:	617b      	str	r3, [r7, #20]
			break;
 800a5b8:	e03f      	b.n	800a63a <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a5ba:	693b      	ldr	r3, [r7, #16]
 800a5bc:	6a1a      	ldr	r2, [r3, #32]
 800a5be:	683b      	ldr	r3, [r7, #0]
 800a5c0:	0a1b      	lsrs	r3, r3, #8
 800a5c2:	4413      	add	r3, r2
 800a5c4:	4619      	mov	r1, r3
 800a5c6:	6938      	ldr	r0, [r7, #16]
 800a5c8:	f7ff fedc 	bl	800a384 <move_window>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d130      	bne.n	800a634 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a5d2:	693b      	ldr	r3, [r7, #16]
 800a5d4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	005b      	lsls	r3, r3, #1
 800a5dc:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800a5e0:	4413      	add	r3, r2
 800a5e2:	4618      	mov	r0, r3
 800a5e4:	f7ff fc1e 	bl	8009e24 <ld_word>
 800a5e8:	4603      	mov	r3, r0
 800a5ea:	617b      	str	r3, [r7, #20]
			break;
 800a5ec:	e025      	b.n	800a63a <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a5ee:	693b      	ldr	r3, [r7, #16]
 800a5f0:	6a1a      	ldr	r2, [r3, #32]
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	09db      	lsrs	r3, r3, #7
 800a5f6:	4413      	add	r3, r2
 800a5f8:	4619      	mov	r1, r3
 800a5fa:	6938      	ldr	r0, [r7, #16]
 800a5fc:	f7ff fec2 	bl	800a384 <move_window>
 800a600:	4603      	mov	r3, r0
 800a602:	2b00      	cmp	r3, #0
 800a604:	d118      	bne.n	800a638 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a606:	693b      	ldr	r3, [r7, #16]
 800a608:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	009b      	lsls	r3, r3, #2
 800a610:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a614:	4413      	add	r3, r2
 800a616:	4618      	mov	r0, r3
 800a618:	f7ff fc1c 	bl	8009e54 <ld_dword>
 800a61c:	4603      	mov	r3, r0
 800a61e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a622:	617b      	str	r3, [r7, #20]
			break;
 800a624:	e009      	b.n	800a63a <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800a626:	2301      	movs	r3, #1
 800a628:	617b      	str	r3, [r7, #20]
 800a62a:	e006      	b.n	800a63a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a62c:	bf00      	nop
 800a62e:	e004      	b.n	800a63a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a630:	bf00      	nop
 800a632:	e002      	b.n	800a63a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a634:	bf00      	nop
 800a636:	e000      	b.n	800a63a <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a638:	bf00      	nop
		}
	}

	return val;
 800a63a:	697b      	ldr	r3, [r7, #20]
}
 800a63c:	4618      	mov	r0, r3
 800a63e:	3718      	adds	r7, #24
 800a640:	46bd      	mov	sp, r7
 800a642:	bd80      	pop	{r7, pc}

0800a644 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800a644:	b590      	push	{r4, r7, lr}
 800a646:	b089      	sub	sp, #36	; 0x24
 800a648:	af00      	add	r7, sp, #0
 800a64a:	60f8      	str	r0, [r7, #12]
 800a64c:	60b9      	str	r1, [r7, #8]
 800a64e:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800a650:	2302      	movs	r3, #2
 800a652:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800a654:	68bb      	ldr	r3, [r7, #8]
 800a656:	2b01      	cmp	r3, #1
 800a658:	f240 80d6 	bls.w	800a808 <put_fat+0x1c4>
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	695b      	ldr	r3, [r3, #20]
 800a660:	68ba      	ldr	r2, [r7, #8]
 800a662:	429a      	cmp	r2, r3
 800a664:	f080 80d0 	bcs.w	800a808 <put_fat+0x1c4>
		switch (fs->fs_type) {
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	781b      	ldrb	r3, [r3, #0]
 800a66c:	2b02      	cmp	r3, #2
 800a66e:	d073      	beq.n	800a758 <put_fat+0x114>
 800a670:	2b03      	cmp	r3, #3
 800a672:	f000 8091 	beq.w	800a798 <put_fat+0x154>
 800a676:	2b01      	cmp	r3, #1
 800a678:	f040 80c6 	bne.w	800a808 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	61bb      	str	r3, [r7, #24]
 800a680:	69bb      	ldr	r3, [r7, #24]
 800a682:	085b      	lsrs	r3, r3, #1
 800a684:	69ba      	ldr	r2, [r7, #24]
 800a686:	4413      	add	r3, r2
 800a688:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	6a1a      	ldr	r2, [r3, #32]
 800a68e:	69bb      	ldr	r3, [r7, #24]
 800a690:	0a5b      	lsrs	r3, r3, #9
 800a692:	4413      	add	r3, r2
 800a694:	4619      	mov	r1, r3
 800a696:	68f8      	ldr	r0, [r7, #12]
 800a698:	f7ff fe74 	bl	800a384 <move_window>
 800a69c:	4603      	mov	r3, r0
 800a69e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a6a0:	7ffb      	ldrb	r3, [r7, #31]
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	f040 80a9 	bne.w	800a7fa <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a6ae:	69bb      	ldr	r3, [r7, #24]
 800a6b0:	1c59      	adds	r1, r3, #1
 800a6b2:	61b9      	str	r1, [r7, #24]
 800a6b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6b8:	4413      	add	r3, r2
 800a6ba:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	f003 0301 	and.w	r3, r3, #1
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d00d      	beq.n	800a6e2 <put_fat+0x9e>
 800a6c6:	697b      	ldr	r3, [r7, #20]
 800a6c8:	781b      	ldrb	r3, [r3, #0]
 800a6ca:	b25b      	sxtb	r3, r3
 800a6cc:	f003 030f 	and.w	r3, r3, #15
 800a6d0:	b25a      	sxtb	r2, r3
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	b2db      	uxtb	r3, r3
 800a6d6:	011b      	lsls	r3, r3, #4
 800a6d8:	b25b      	sxtb	r3, r3
 800a6da:	4313      	orrs	r3, r2
 800a6dc:	b25b      	sxtb	r3, r3
 800a6de:	b2db      	uxtb	r3, r3
 800a6e0:	e001      	b.n	800a6e6 <put_fat+0xa2>
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	b2db      	uxtb	r3, r3
 800a6e6:	697a      	ldr	r2, [r7, #20]
 800a6e8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2201      	movs	r2, #1
 800a6ee:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	6a1a      	ldr	r2, [r3, #32]
 800a6f4:	69bb      	ldr	r3, [r7, #24]
 800a6f6:	0a5b      	lsrs	r3, r3, #9
 800a6f8:	4413      	add	r3, r2
 800a6fa:	4619      	mov	r1, r3
 800a6fc:	68f8      	ldr	r0, [r7, #12]
 800a6fe:	f7ff fe41 	bl	800a384 <move_window>
 800a702:	4603      	mov	r3, r0
 800a704:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a706:	7ffb      	ldrb	r3, [r7, #31]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d178      	bne.n	800a7fe <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a712:	69bb      	ldr	r3, [r7, #24]
 800a714:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a718:	4413      	add	r3, r2
 800a71a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800a71c:	68bb      	ldr	r3, [r7, #8]
 800a71e:	f003 0301 	and.w	r3, r3, #1
 800a722:	2b00      	cmp	r3, #0
 800a724:	d003      	beq.n	800a72e <put_fat+0xea>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	091b      	lsrs	r3, r3, #4
 800a72a:	b2db      	uxtb	r3, r3
 800a72c:	e00e      	b.n	800a74c <put_fat+0x108>
 800a72e:	697b      	ldr	r3, [r7, #20]
 800a730:	781b      	ldrb	r3, [r3, #0]
 800a732:	b25b      	sxtb	r3, r3
 800a734:	f023 030f 	bic.w	r3, r3, #15
 800a738:	b25a      	sxtb	r2, r3
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	0a1b      	lsrs	r3, r3, #8
 800a73e:	b25b      	sxtb	r3, r3
 800a740:	f003 030f 	and.w	r3, r3, #15
 800a744:	b25b      	sxtb	r3, r3
 800a746:	4313      	orrs	r3, r2
 800a748:	b25b      	sxtb	r3, r3
 800a74a:	b2db      	uxtb	r3, r3
 800a74c:	697a      	ldr	r2, [r7, #20]
 800a74e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	2201      	movs	r2, #1
 800a754:	70da      	strb	r2, [r3, #3]
			break;
 800a756:	e057      	b.n	800a808 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	6a1a      	ldr	r2, [r3, #32]
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	0a1b      	lsrs	r3, r3, #8
 800a760:	4413      	add	r3, r2
 800a762:	4619      	mov	r1, r3
 800a764:	68f8      	ldr	r0, [r7, #12]
 800a766:	f7ff fe0d 	bl	800a384 <move_window>
 800a76a:	4603      	mov	r3, r0
 800a76c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a76e:	7ffb      	ldrb	r3, [r7, #31]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d146      	bne.n	800a802 <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a77a:	68bb      	ldr	r3, [r7, #8]
 800a77c:	005b      	lsls	r3, r3, #1
 800a77e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800a782:	4413      	add	r3, r2
 800a784:	687a      	ldr	r2, [r7, #4]
 800a786:	b292      	uxth	r2, r2
 800a788:	4611      	mov	r1, r2
 800a78a:	4618      	mov	r0, r3
 800a78c:	f7ff fb85 	bl	8009e9a <st_word>
			fs->wflag = 1;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	2201      	movs	r2, #1
 800a794:	70da      	strb	r2, [r3, #3]
			break;
 800a796:	e037      	b.n	800a808 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	6a1a      	ldr	r2, [r3, #32]
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	09db      	lsrs	r3, r3, #7
 800a7a0:	4413      	add	r3, r2
 800a7a2:	4619      	mov	r1, r3
 800a7a4:	68f8      	ldr	r0, [r7, #12]
 800a7a6:	f7ff fded 	bl	800a384 <move_window>
 800a7aa:	4603      	mov	r3, r0
 800a7ac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800a7ae:	7ffb      	ldrb	r3, [r7, #31]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d128      	bne.n	800a806 <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a7c0:	68bb      	ldr	r3, [r7, #8]
 800a7c2:	009b      	lsls	r3, r3, #2
 800a7c4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a7c8:	4413      	add	r3, r2
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f7ff fb42 	bl	8009e54 <ld_dword>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800a7d6:	4323      	orrs	r3, r4
 800a7d8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a7e0:	68bb      	ldr	r3, [r7, #8]
 800a7e2:	009b      	lsls	r3, r3, #2
 800a7e4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800a7e8:	4413      	add	r3, r2
 800a7ea:	6879      	ldr	r1, [r7, #4]
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	f7ff fb6f 	bl	8009ed0 <st_dword>
			fs->wflag = 1;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	2201      	movs	r2, #1
 800a7f6:	70da      	strb	r2, [r3, #3]
			break;
 800a7f8:	e006      	b.n	800a808 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800a7fa:	bf00      	nop
 800a7fc:	e004      	b.n	800a808 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800a7fe:	bf00      	nop
 800a800:	e002      	b.n	800a808 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800a802:	bf00      	nop
 800a804:	e000      	b.n	800a808 <put_fat+0x1c4>
			if (res != FR_OK) break;
 800a806:	bf00      	nop
		}
	}
	return res;
 800a808:	7ffb      	ldrb	r3, [r7, #31]
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	3724      	adds	r7, #36	; 0x24
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd90      	pop	{r4, r7, pc}

0800a812 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800a812:	b580      	push	{r7, lr}
 800a814:	b088      	sub	sp, #32
 800a816:	af00      	add	r7, sp, #0
 800a818:	60f8      	str	r0, [r7, #12]
 800a81a:	60b9      	str	r1, [r7, #8]
 800a81c:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800a81e:	2300      	movs	r3, #0
 800a820:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	2b01      	cmp	r3, #1
 800a82c:	d904      	bls.n	800a838 <remove_chain+0x26>
 800a82e:	69bb      	ldr	r3, [r7, #24]
 800a830:	695b      	ldr	r3, [r3, #20]
 800a832:	68ba      	ldr	r2, [r7, #8]
 800a834:	429a      	cmp	r2, r3
 800a836:	d301      	bcc.n	800a83c <remove_chain+0x2a>
 800a838:	2302      	movs	r3, #2
 800a83a:	e04b      	b.n	800a8d4 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d00c      	beq.n	800a85c <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800a842:	f04f 32ff 	mov.w	r2, #4294967295
 800a846:	6879      	ldr	r1, [r7, #4]
 800a848:	69b8      	ldr	r0, [r7, #24]
 800a84a:	f7ff fefb 	bl	800a644 <put_fat>
 800a84e:	4603      	mov	r3, r0
 800a850:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800a852:	7ffb      	ldrb	r3, [r7, #31]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d001      	beq.n	800a85c <remove_chain+0x4a>
 800a858:	7ffb      	ldrb	r3, [r7, #31]
 800a85a:	e03b      	b.n	800a8d4 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800a85c:	68b9      	ldr	r1, [r7, #8]
 800a85e:	68f8      	ldr	r0, [r7, #12]
 800a860:	f7ff fe4b 	bl	800a4fa <get_fat>
 800a864:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800a866:	697b      	ldr	r3, [r7, #20]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d031      	beq.n	800a8d0 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800a86c:	697b      	ldr	r3, [r7, #20]
 800a86e:	2b01      	cmp	r3, #1
 800a870:	d101      	bne.n	800a876 <remove_chain+0x64>
 800a872:	2302      	movs	r3, #2
 800a874:	e02e      	b.n	800a8d4 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a87c:	d101      	bne.n	800a882 <remove_chain+0x70>
 800a87e:	2301      	movs	r3, #1
 800a880:	e028      	b.n	800a8d4 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800a882:	2200      	movs	r2, #0
 800a884:	68b9      	ldr	r1, [r7, #8]
 800a886:	69b8      	ldr	r0, [r7, #24]
 800a888:	f7ff fedc 	bl	800a644 <put_fat>
 800a88c:	4603      	mov	r3, r0
 800a88e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800a890:	7ffb      	ldrb	r3, [r7, #31]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d001      	beq.n	800a89a <remove_chain+0x88>
 800a896:	7ffb      	ldrb	r3, [r7, #31]
 800a898:	e01c      	b.n	800a8d4 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800a89a:	69bb      	ldr	r3, [r7, #24]
 800a89c:	691a      	ldr	r2, [r3, #16]
 800a89e:	69bb      	ldr	r3, [r7, #24]
 800a8a0:	695b      	ldr	r3, [r3, #20]
 800a8a2:	3b02      	subs	r3, #2
 800a8a4:	429a      	cmp	r2, r3
 800a8a6:	d20b      	bcs.n	800a8c0 <remove_chain+0xae>
			fs->free_clst++;
 800a8a8:	69bb      	ldr	r3, [r7, #24]
 800a8aa:	691b      	ldr	r3, [r3, #16]
 800a8ac:	1c5a      	adds	r2, r3, #1
 800a8ae:	69bb      	ldr	r3, [r7, #24]
 800a8b0:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800a8b2:	69bb      	ldr	r3, [r7, #24]
 800a8b4:	791b      	ldrb	r3, [r3, #4]
 800a8b6:	f043 0301 	orr.w	r3, r3, #1
 800a8ba:	b2da      	uxtb	r2, r3
 800a8bc:	69bb      	ldr	r3, [r7, #24]
 800a8be:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800a8c0:	697b      	ldr	r3, [r7, #20]
 800a8c2:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800a8c4:	69bb      	ldr	r3, [r7, #24]
 800a8c6:	695b      	ldr	r3, [r3, #20]
 800a8c8:	68ba      	ldr	r2, [r7, #8]
 800a8ca:	429a      	cmp	r2, r3
 800a8cc:	d3c6      	bcc.n	800a85c <remove_chain+0x4a>
 800a8ce:	e000      	b.n	800a8d2 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800a8d0:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800a8d2:	2300      	movs	r3, #0
}
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	3720      	adds	r7, #32
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bd80      	pop	{r7, pc}

0800a8dc <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b088      	sub	sp, #32
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
 800a8e4:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d10d      	bne.n	800a90e <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800a8f2:	693b      	ldr	r3, [r7, #16]
 800a8f4:	68db      	ldr	r3, [r3, #12]
 800a8f6:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800a8f8:	69bb      	ldr	r3, [r7, #24]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d004      	beq.n	800a908 <create_chain+0x2c>
 800a8fe:	693b      	ldr	r3, [r7, #16]
 800a900:	695b      	ldr	r3, [r3, #20]
 800a902:	69ba      	ldr	r2, [r7, #24]
 800a904:	429a      	cmp	r2, r3
 800a906:	d31b      	bcc.n	800a940 <create_chain+0x64>
 800a908:	2301      	movs	r3, #1
 800a90a:	61bb      	str	r3, [r7, #24]
 800a90c:	e018      	b.n	800a940 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800a90e:	6839      	ldr	r1, [r7, #0]
 800a910:	6878      	ldr	r0, [r7, #4]
 800a912:	f7ff fdf2 	bl	800a4fa <get_fat>
 800a916:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	2b01      	cmp	r3, #1
 800a91c:	d801      	bhi.n	800a922 <create_chain+0x46>
 800a91e:	2301      	movs	r3, #1
 800a920:	e070      	b.n	800aa04 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a928:	d101      	bne.n	800a92e <create_chain+0x52>
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	e06a      	b.n	800aa04 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800a92e:	693b      	ldr	r3, [r7, #16]
 800a930:	695b      	ldr	r3, [r3, #20]
 800a932:	68fa      	ldr	r2, [r7, #12]
 800a934:	429a      	cmp	r2, r3
 800a936:	d201      	bcs.n	800a93c <create_chain+0x60>
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	e063      	b.n	800aa04 <create_chain+0x128>
		scl = clst;
 800a93c:	683b      	ldr	r3, [r7, #0]
 800a93e:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800a940:	69bb      	ldr	r3, [r7, #24]
 800a942:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800a944:	69fb      	ldr	r3, [r7, #28]
 800a946:	3301      	adds	r3, #1
 800a948:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800a94a:	693b      	ldr	r3, [r7, #16]
 800a94c:	695b      	ldr	r3, [r3, #20]
 800a94e:	69fa      	ldr	r2, [r7, #28]
 800a950:	429a      	cmp	r2, r3
 800a952:	d307      	bcc.n	800a964 <create_chain+0x88>
				ncl = 2;
 800a954:	2302      	movs	r3, #2
 800a956:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800a958:	69fa      	ldr	r2, [r7, #28]
 800a95a:	69bb      	ldr	r3, [r7, #24]
 800a95c:	429a      	cmp	r2, r3
 800a95e:	d901      	bls.n	800a964 <create_chain+0x88>
 800a960:	2300      	movs	r3, #0
 800a962:	e04f      	b.n	800aa04 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800a964:	69f9      	ldr	r1, [r7, #28]
 800a966:	6878      	ldr	r0, [r7, #4]
 800a968:	f7ff fdc7 	bl	800a4fa <get_fat>
 800a96c:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d00e      	beq.n	800a992 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	2b01      	cmp	r3, #1
 800a978:	d003      	beq.n	800a982 <create_chain+0xa6>
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a980:	d101      	bne.n	800a986 <create_chain+0xaa>
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	e03e      	b.n	800aa04 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800a986:	69fa      	ldr	r2, [r7, #28]
 800a988:	69bb      	ldr	r3, [r7, #24]
 800a98a:	429a      	cmp	r2, r3
 800a98c:	d1da      	bne.n	800a944 <create_chain+0x68>
 800a98e:	2300      	movs	r3, #0
 800a990:	e038      	b.n	800aa04 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800a992:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800a994:	f04f 32ff 	mov.w	r2, #4294967295
 800a998:	69f9      	ldr	r1, [r7, #28]
 800a99a:	6938      	ldr	r0, [r7, #16]
 800a99c:	f7ff fe52 	bl	800a644 <put_fat>
 800a9a0:	4603      	mov	r3, r0
 800a9a2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800a9a4:	7dfb      	ldrb	r3, [r7, #23]
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d109      	bne.n	800a9be <create_chain+0xe2>
 800a9aa:	683b      	ldr	r3, [r7, #0]
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d006      	beq.n	800a9be <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800a9b0:	69fa      	ldr	r2, [r7, #28]
 800a9b2:	6839      	ldr	r1, [r7, #0]
 800a9b4:	6938      	ldr	r0, [r7, #16]
 800a9b6:	f7ff fe45 	bl	800a644 <put_fat>
 800a9ba:	4603      	mov	r3, r0
 800a9bc:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800a9be:	7dfb      	ldrb	r3, [r7, #23]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d116      	bne.n	800a9f2 <create_chain+0x116>
		fs->last_clst = ncl;
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	69fa      	ldr	r2, [r7, #28]
 800a9c8:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800a9ca:	693b      	ldr	r3, [r7, #16]
 800a9cc:	691a      	ldr	r2, [r3, #16]
 800a9ce:	693b      	ldr	r3, [r7, #16]
 800a9d0:	695b      	ldr	r3, [r3, #20]
 800a9d2:	3b02      	subs	r3, #2
 800a9d4:	429a      	cmp	r2, r3
 800a9d6:	d804      	bhi.n	800a9e2 <create_chain+0x106>
 800a9d8:	693b      	ldr	r3, [r7, #16]
 800a9da:	691b      	ldr	r3, [r3, #16]
 800a9dc:	1e5a      	subs	r2, r3, #1
 800a9de:	693b      	ldr	r3, [r7, #16]
 800a9e0:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800a9e2:	693b      	ldr	r3, [r7, #16]
 800a9e4:	791b      	ldrb	r3, [r3, #4]
 800a9e6:	f043 0301 	orr.w	r3, r3, #1
 800a9ea:	b2da      	uxtb	r2, r3
 800a9ec:	693b      	ldr	r3, [r7, #16]
 800a9ee:	711a      	strb	r2, [r3, #4]
 800a9f0:	e007      	b.n	800aa02 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800a9f2:	7dfb      	ldrb	r3, [r7, #23]
 800a9f4:	2b01      	cmp	r3, #1
 800a9f6:	d102      	bne.n	800a9fe <create_chain+0x122>
 800a9f8:	f04f 33ff 	mov.w	r3, #4294967295
 800a9fc:	e000      	b.n	800aa00 <create_chain+0x124>
 800a9fe:	2301      	movs	r3, #1
 800aa00:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800aa02:	69fb      	ldr	r3, [r7, #28]
}
 800aa04:	4618      	mov	r0, r3
 800aa06:	3720      	adds	r7, #32
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	bd80      	pop	{r7, pc}

0800aa0c <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800aa0c:	b480      	push	{r7}
 800aa0e:	b087      	sub	sp, #28
 800aa10:	af00      	add	r7, sp, #0
 800aa12:	6078      	str	r0, [r7, #4]
 800aa14:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa20:	3304      	adds	r3, #4
 800aa22:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800aa24:	683b      	ldr	r3, [r7, #0]
 800aa26:	0a5b      	lsrs	r3, r3, #9
 800aa28:	68fa      	ldr	r2, [r7, #12]
 800aa2a:	8952      	ldrh	r2, [r2, #10]
 800aa2c:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa30:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800aa32:	693b      	ldr	r3, [r7, #16]
 800aa34:	1d1a      	adds	r2, r3, #4
 800aa36:	613a      	str	r2, [r7, #16]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d101      	bne.n	800aa46 <clmt_clust+0x3a>
 800aa42:	2300      	movs	r3, #0
 800aa44:	e010      	b.n	800aa68 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800aa46:	697a      	ldr	r2, [r7, #20]
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d307      	bcc.n	800aa5e <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800aa4e:	697a      	ldr	r2, [r7, #20]
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	1ad3      	subs	r3, r2, r3
 800aa54:	617b      	str	r3, [r7, #20]
 800aa56:	693b      	ldr	r3, [r7, #16]
 800aa58:	3304      	adds	r3, #4
 800aa5a:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800aa5c:	e7e9      	b.n	800aa32 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800aa5e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800aa60:	693b      	ldr	r3, [r7, #16]
 800aa62:	681a      	ldr	r2, [r3, #0]
 800aa64:	697b      	ldr	r3, [r7, #20]
 800aa66:	4413      	add	r3, r2
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	371c      	adds	r7, #28
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa72:	4770      	bx	lr

0800aa74 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b086      	sub	sp, #24
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
 800aa7c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aa8a:	d204      	bcs.n	800aa96 <dir_sdi+0x22>
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	f003 031f 	and.w	r3, r3, #31
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d001      	beq.n	800aa9a <dir_sdi+0x26>
		return FR_INT_ERR;
 800aa96:	2302      	movs	r3, #2
 800aa98:	e063      	b.n	800ab62 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	683a      	ldr	r2, [r7, #0]
 800aa9e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	689b      	ldr	r3, [r3, #8]
 800aaa4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800aaa6:	697b      	ldr	r3, [r7, #20]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	d106      	bne.n	800aaba <dir_sdi+0x46>
 800aaac:	693b      	ldr	r3, [r7, #16]
 800aaae:	781b      	ldrb	r3, [r3, #0]
 800aab0:	2b02      	cmp	r3, #2
 800aab2:	d902      	bls.n	800aaba <dir_sdi+0x46>
		clst = fs->dirbase;
 800aab4:	693b      	ldr	r3, [r7, #16]
 800aab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aab8:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800aaba:	697b      	ldr	r3, [r7, #20]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d10c      	bne.n	800aada <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	095b      	lsrs	r3, r3, #5
 800aac4:	693a      	ldr	r2, [r7, #16]
 800aac6:	8912      	ldrh	r2, [r2, #8]
 800aac8:	4293      	cmp	r3, r2
 800aaca:	d301      	bcc.n	800aad0 <dir_sdi+0x5c>
 800aacc:	2302      	movs	r3, #2
 800aace:	e048      	b.n	800ab62 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800aad0:	693b      	ldr	r3, [r7, #16]
 800aad2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	61da      	str	r2, [r3, #28]
 800aad8:	e029      	b.n	800ab2e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800aada:	693b      	ldr	r3, [r7, #16]
 800aadc:	895b      	ldrh	r3, [r3, #10]
 800aade:	025b      	lsls	r3, r3, #9
 800aae0:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800aae2:	e019      	b.n	800ab18 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	6979      	ldr	r1, [r7, #20]
 800aae8:	4618      	mov	r0, r3
 800aaea:	f7ff fd06 	bl	800a4fa <get_fat>
 800aaee:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800aaf0:	697b      	ldr	r3, [r7, #20]
 800aaf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaf6:	d101      	bne.n	800aafc <dir_sdi+0x88>
 800aaf8:	2301      	movs	r3, #1
 800aafa:	e032      	b.n	800ab62 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800aafc:	697b      	ldr	r3, [r7, #20]
 800aafe:	2b01      	cmp	r3, #1
 800ab00:	d904      	bls.n	800ab0c <dir_sdi+0x98>
 800ab02:	693b      	ldr	r3, [r7, #16]
 800ab04:	695b      	ldr	r3, [r3, #20]
 800ab06:	697a      	ldr	r2, [r7, #20]
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d301      	bcc.n	800ab10 <dir_sdi+0x9c>
 800ab0c:	2302      	movs	r3, #2
 800ab0e:	e028      	b.n	800ab62 <dir_sdi+0xee>
			ofs -= csz;
 800ab10:	683a      	ldr	r2, [r7, #0]
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	1ad3      	subs	r3, r2, r3
 800ab16:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ab18:	683a      	ldr	r2, [r7, #0]
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	d2e1      	bcs.n	800aae4 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800ab20:	6979      	ldr	r1, [r7, #20]
 800ab22:	6938      	ldr	r0, [r7, #16]
 800ab24:	f7ff fcca 	bl	800a4bc <clust2sect>
 800ab28:	4602      	mov	r2, r0
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	697a      	ldr	r2, [r7, #20]
 800ab32:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	69db      	ldr	r3, [r3, #28]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d101      	bne.n	800ab40 <dir_sdi+0xcc>
 800ab3c:	2302      	movs	r3, #2
 800ab3e:	e010      	b.n	800ab62 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	69da      	ldr	r2, [r3, #28]
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	0a5b      	lsrs	r3, r3, #9
 800ab48:	441a      	add	r2, r3
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800ab4e:	693b      	ldr	r3, [r7, #16]
 800ab50:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab5a:	441a      	add	r2, r3
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ab60:	2300      	movs	r3, #0
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	3718      	adds	r7, #24
 800ab66:	46bd      	mov	sp, r7
 800ab68:	bd80      	pop	{r7, pc}

0800ab6a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800ab6a:	b580      	push	{r7, lr}
 800ab6c:	b086      	sub	sp, #24
 800ab6e:	af00      	add	r7, sp, #0
 800ab70:	6078      	str	r0, [r7, #4]
 800ab72:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	695b      	ldr	r3, [r3, #20]
 800ab7e:	3320      	adds	r3, #32
 800ab80:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	69db      	ldr	r3, [r3, #28]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d003      	beq.n	800ab92 <dir_next+0x28>
 800ab8a:	68bb      	ldr	r3, [r7, #8]
 800ab8c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ab90:	d301      	bcc.n	800ab96 <dir_next+0x2c>
 800ab92:	2304      	movs	r3, #4
 800ab94:	e0aa      	b.n	800acec <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800ab96:	68bb      	ldr	r3, [r7, #8]
 800ab98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	f040 8098 	bne.w	800acd2 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	69db      	ldr	r3, [r3, #28]
 800aba6:	1c5a      	adds	r2, r3, #1
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	699b      	ldr	r3, [r3, #24]
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d10b      	bne.n	800abcc <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	095b      	lsrs	r3, r3, #5
 800abb8:	68fa      	ldr	r2, [r7, #12]
 800abba:	8912      	ldrh	r2, [r2, #8]
 800abbc:	4293      	cmp	r3, r2
 800abbe:	f0c0 8088 	bcc.w	800acd2 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2200      	movs	r2, #0
 800abc6:	61da      	str	r2, [r3, #28]
 800abc8:	2304      	movs	r3, #4
 800abca:	e08f      	b.n	800acec <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800abcc:	68bb      	ldr	r3, [r7, #8]
 800abce:	0a5b      	lsrs	r3, r3, #9
 800abd0:	68fa      	ldr	r2, [r7, #12]
 800abd2:	8952      	ldrh	r2, [r2, #10]
 800abd4:	3a01      	subs	r2, #1
 800abd6:	4013      	ands	r3, r2
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d17a      	bne.n	800acd2 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800abdc:	687a      	ldr	r2, [r7, #4]
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	699b      	ldr	r3, [r3, #24]
 800abe2:	4619      	mov	r1, r3
 800abe4:	4610      	mov	r0, r2
 800abe6:	f7ff fc88 	bl	800a4fa <get_fat>
 800abea:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800abec:	697b      	ldr	r3, [r7, #20]
 800abee:	2b01      	cmp	r3, #1
 800abf0:	d801      	bhi.n	800abf6 <dir_next+0x8c>
 800abf2:	2302      	movs	r3, #2
 800abf4:	e07a      	b.n	800acec <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800abf6:	697b      	ldr	r3, [r7, #20]
 800abf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abfc:	d101      	bne.n	800ac02 <dir_next+0x98>
 800abfe:	2301      	movs	r3, #1
 800ac00:	e074      	b.n	800acec <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	695b      	ldr	r3, [r3, #20]
 800ac06:	697a      	ldr	r2, [r7, #20]
 800ac08:	429a      	cmp	r2, r3
 800ac0a:	d358      	bcc.n	800acbe <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d104      	bne.n	800ac1c <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	2200      	movs	r2, #0
 800ac16:	61da      	str	r2, [r3, #28]
 800ac18:	2304      	movs	r3, #4
 800ac1a:	e067      	b.n	800acec <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ac1c:	687a      	ldr	r2, [r7, #4]
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	699b      	ldr	r3, [r3, #24]
 800ac22:	4619      	mov	r1, r3
 800ac24:	4610      	mov	r0, r2
 800ac26:	f7ff fe59 	bl	800a8dc <create_chain>
 800ac2a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ac2c:	697b      	ldr	r3, [r7, #20]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d101      	bne.n	800ac36 <dir_next+0xcc>
 800ac32:	2307      	movs	r3, #7
 800ac34:	e05a      	b.n	800acec <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ac36:	697b      	ldr	r3, [r7, #20]
 800ac38:	2b01      	cmp	r3, #1
 800ac3a:	d101      	bne.n	800ac40 <dir_next+0xd6>
 800ac3c:	2302      	movs	r3, #2
 800ac3e:	e055      	b.n	800acec <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ac40:	697b      	ldr	r3, [r7, #20]
 800ac42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac46:	d101      	bne.n	800ac4c <dir_next+0xe2>
 800ac48:	2301      	movs	r3, #1
 800ac4a:	e04f      	b.n	800acec <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ac4c:	68f8      	ldr	r0, [r7, #12]
 800ac4e:	f7ff fb55 	bl	800a2fc <sync_window>
 800ac52:	4603      	mov	r3, r0
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d001      	beq.n	800ac5c <dir_next+0xf2>
 800ac58:	2301      	movs	r3, #1
 800ac5a:	e047      	b.n	800acec <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	3330      	adds	r3, #48	; 0x30
 800ac60:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ac64:	2100      	movs	r1, #0
 800ac66:	4618      	mov	r0, r3
 800ac68:	f7ff f97f 	bl	8009f6a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	613b      	str	r3, [r7, #16]
 800ac70:	6979      	ldr	r1, [r7, #20]
 800ac72:	68f8      	ldr	r0, [r7, #12]
 800ac74:	f7ff fc22 	bl	800a4bc <clust2sect>
 800ac78:	4602      	mov	r2, r0
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	62da      	str	r2, [r3, #44]	; 0x2c
 800ac7e:	e012      	b.n	800aca6 <dir_next+0x13c>
						fs->wflag = 1;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	2201      	movs	r2, #1
 800ac84:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ac86:	68f8      	ldr	r0, [r7, #12]
 800ac88:	f7ff fb38 	bl	800a2fc <sync_window>
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d001      	beq.n	800ac96 <dir_next+0x12c>
 800ac92:	2301      	movs	r3, #1
 800ac94:	e02a      	b.n	800acec <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ac96:	693b      	ldr	r3, [r7, #16]
 800ac98:	3301      	adds	r3, #1
 800ac9a:	613b      	str	r3, [r7, #16]
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aca0:	1c5a      	adds	r2, r3, #1
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	62da      	str	r2, [r3, #44]	; 0x2c
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	895b      	ldrh	r3, [r3, #10]
 800acaa:	461a      	mov	r2, r3
 800acac:	693b      	ldr	r3, [r7, #16]
 800acae:	4293      	cmp	r3, r2
 800acb0:	d3e6      	bcc.n	800ac80 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800acb6:	693b      	ldr	r3, [r7, #16]
 800acb8:	1ad2      	subs	r2, r2, r3
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	697a      	ldr	r2, [r7, #20]
 800acc2:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800acc4:	6979      	ldr	r1, [r7, #20]
 800acc6:	68f8      	ldr	r0, [r7, #12]
 800acc8:	f7ff fbf8 	bl	800a4bc <clust2sect>
 800accc:	4602      	mov	r2, r0
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	68ba      	ldr	r2, [r7, #8]
 800acd6:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800acde:	68bb      	ldr	r3, [r7, #8]
 800ace0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ace4:	441a      	add	r2, r3
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800acea:	2300      	movs	r3, #0
}
 800acec:	4618      	mov	r0, r3
 800acee:	3718      	adds	r7, #24
 800acf0:	46bd      	mov	sp, r7
 800acf2:	bd80      	pop	{r7, pc}

0800acf4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800acf4:	b580      	push	{r7, lr}
 800acf6:	b086      	sub	sp, #24
 800acf8:	af00      	add	r7, sp, #0
 800acfa:	6078      	str	r0, [r7, #4]
 800acfc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800ad04:	2100      	movs	r1, #0
 800ad06:	6878      	ldr	r0, [r7, #4]
 800ad08:	f7ff feb4 	bl	800aa74 <dir_sdi>
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ad10:	7dfb      	ldrb	r3, [r7, #23]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d12b      	bne.n	800ad6e <dir_alloc+0x7a>
		n = 0;
 800ad16:	2300      	movs	r3, #0
 800ad18:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	69db      	ldr	r3, [r3, #28]
 800ad1e:	4619      	mov	r1, r3
 800ad20:	68f8      	ldr	r0, [r7, #12]
 800ad22:	f7ff fb2f 	bl	800a384 <move_window>
 800ad26:	4603      	mov	r3, r0
 800ad28:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ad2a:	7dfb      	ldrb	r3, [r7, #23]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d11d      	bne.n	800ad6c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	6a1b      	ldr	r3, [r3, #32]
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	2be5      	cmp	r3, #229	; 0xe5
 800ad38:	d004      	beq.n	800ad44 <dir_alloc+0x50>
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	6a1b      	ldr	r3, [r3, #32]
 800ad3e:	781b      	ldrb	r3, [r3, #0]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d107      	bne.n	800ad54 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800ad44:	693b      	ldr	r3, [r7, #16]
 800ad46:	3301      	adds	r3, #1
 800ad48:	613b      	str	r3, [r7, #16]
 800ad4a:	693a      	ldr	r2, [r7, #16]
 800ad4c:	683b      	ldr	r3, [r7, #0]
 800ad4e:	429a      	cmp	r2, r3
 800ad50:	d102      	bne.n	800ad58 <dir_alloc+0x64>
 800ad52:	e00c      	b.n	800ad6e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800ad54:	2300      	movs	r3, #0
 800ad56:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800ad58:	2101      	movs	r1, #1
 800ad5a:	6878      	ldr	r0, [r7, #4]
 800ad5c:	f7ff ff05 	bl	800ab6a <dir_next>
 800ad60:	4603      	mov	r3, r0
 800ad62:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800ad64:	7dfb      	ldrb	r3, [r7, #23]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d0d7      	beq.n	800ad1a <dir_alloc+0x26>
 800ad6a:	e000      	b.n	800ad6e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800ad6c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800ad6e:	7dfb      	ldrb	r3, [r7, #23]
 800ad70:	2b04      	cmp	r3, #4
 800ad72:	d101      	bne.n	800ad78 <dir_alloc+0x84>
 800ad74:	2307      	movs	r3, #7
 800ad76:	75fb      	strb	r3, [r7, #23]
	return res;
 800ad78:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	3718      	adds	r7, #24
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	bd80      	pop	{r7, pc}

0800ad82 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800ad82:	b580      	push	{r7, lr}
 800ad84:	b084      	sub	sp, #16
 800ad86:	af00      	add	r7, sp, #0
 800ad88:	6078      	str	r0, [r7, #4]
 800ad8a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	331a      	adds	r3, #26
 800ad90:	4618      	mov	r0, r3
 800ad92:	f7ff f847 	bl	8009e24 <ld_word>
 800ad96:	4603      	mov	r3, r0
 800ad98:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	781b      	ldrb	r3, [r3, #0]
 800ad9e:	2b03      	cmp	r3, #3
 800ada0:	d109      	bne.n	800adb6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	3314      	adds	r3, #20
 800ada6:	4618      	mov	r0, r3
 800ada8:	f7ff f83c 	bl	8009e24 <ld_word>
 800adac:	4603      	mov	r3, r0
 800adae:	041b      	lsls	r3, r3, #16
 800adb0:	68fa      	ldr	r2, [r7, #12]
 800adb2:	4313      	orrs	r3, r2
 800adb4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800adb6:	68fb      	ldr	r3, [r7, #12]
}
 800adb8:	4618      	mov	r0, r3
 800adba:	3710      	adds	r7, #16
 800adbc:	46bd      	mov	sp, r7
 800adbe:	bd80      	pop	{r7, pc}

0800adc0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b084      	sub	sp, #16
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	60f8      	str	r0, [r7, #12]
 800adc8:	60b9      	str	r1, [r7, #8]
 800adca:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	331a      	adds	r3, #26
 800add0:	687a      	ldr	r2, [r7, #4]
 800add2:	b292      	uxth	r2, r2
 800add4:	4611      	mov	r1, r2
 800add6:	4618      	mov	r0, r3
 800add8:	f7ff f85f 	bl	8009e9a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	781b      	ldrb	r3, [r3, #0]
 800ade0:	2b03      	cmp	r3, #3
 800ade2:	d109      	bne.n	800adf8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	f103 0214 	add.w	r2, r3, #20
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	0c1b      	lsrs	r3, r3, #16
 800adee:	b29b      	uxth	r3, r3
 800adf0:	4619      	mov	r1, r3
 800adf2:	4610      	mov	r0, r2
 800adf4:	f7ff f851 	bl	8009e9a <st_word>
	}
}
 800adf8:	bf00      	nop
 800adfa:	3710      	adds	r7, #16
 800adfc:	46bd      	mov	sp, r7
 800adfe:	bd80      	pop	{r7, pc}

0800ae00 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ae00:	b580      	push	{r7, lr}
 800ae02:	b086      	sub	sp, #24
 800ae04:	af00      	add	r7, sp, #0
 800ae06:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ae0e:	2100      	movs	r1, #0
 800ae10:	6878      	ldr	r0, [r7, #4]
 800ae12:	f7ff fe2f 	bl	800aa74 <dir_sdi>
 800ae16:	4603      	mov	r3, r0
 800ae18:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ae1a:	7dfb      	ldrb	r3, [r7, #23]
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d001      	beq.n	800ae24 <dir_find+0x24>
 800ae20:	7dfb      	ldrb	r3, [r7, #23]
 800ae22:	e03e      	b.n	800aea2 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	69db      	ldr	r3, [r3, #28]
 800ae28:	4619      	mov	r1, r3
 800ae2a:	6938      	ldr	r0, [r7, #16]
 800ae2c:	f7ff faaa 	bl	800a384 <move_window>
 800ae30:	4603      	mov	r3, r0
 800ae32:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800ae34:	7dfb      	ldrb	r3, [r7, #23]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d12f      	bne.n	800ae9a <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	6a1b      	ldr	r3, [r3, #32]
 800ae3e:	781b      	ldrb	r3, [r3, #0]
 800ae40:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800ae42:	7bfb      	ldrb	r3, [r7, #15]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d102      	bne.n	800ae4e <dir_find+0x4e>
 800ae48:	2304      	movs	r3, #4
 800ae4a:	75fb      	strb	r3, [r7, #23]
 800ae4c:	e028      	b.n	800aea0 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	6a1b      	ldr	r3, [r3, #32]
 800ae52:	330b      	adds	r3, #11
 800ae54:	781b      	ldrb	r3, [r3, #0]
 800ae56:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ae5a:	b2da      	uxtb	r2, r3
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	6a1b      	ldr	r3, [r3, #32]
 800ae64:	330b      	adds	r3, #11
 800ae66:	781b      	ldrb	r3, [r3, #0]
 800ae68:	f003 0308 	and.w	r3, r3, #8
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d10a      	bne.n	800ae86 <dir_find+0x86>
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	6a18      	ldr	r0, [r3, #32]
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	3324      	adds	r3, #36	; 0x24
 800ae78:	220b      	movs	r2, #11
 800ae7a:	4619      	mov	r1, r3
 800ae7c:	f7ff f88f 	bl	8009f9e <mem_cmp>
 800ae80:	4603      	mov	r3, r0
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d00b      	beq.n	800ae9e <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800ae86:	2100      	movs	r1, #0
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	f7ff fe6e 	bl	800ab6a <dir_next>
 800ae8e:	4603      	mov	r3, r0
 800ae90:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800ae92:	7dfb      	ldrb	r3, [r7, #23]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d0c5      	beq.n	800ae24 <dir_find+0x24>
 800ae98:	e002      	b.n	800aea0 <dir_find+0xa0>
		if (res != FR_OK) break;
 800ae9a:	bf00      	nop
 800ae9c:	e000      	b.n	800aea0 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800ae9e:	bf00      	nop

	return res;
 800aea0:	7dfb      	ldrb	r3, [r7, #23]
}
 800aea2:	4618      	mov	r0, r3
 800aea4:	3718      	adds	r7, #24
 800aea6:	46bd      	mov	sp, r7
 800aea8:	bd80      	pop	{r7, pc}

0800aeaa <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800aeaa:	b580      	push	{r7, lr}
 800aeac:	b084      	sub	sp, #16
 800aeae:	af00      	add	r7, sp, #0
 800aeb0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800aeb8:	2101      	movs	r1, #1
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f7ff ff1a 	bl	800acf4 <dir_alloc>
 800aec0:	4603      	mov	r3, r0
 800aec2:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800aec4:	7bfb      	ldrb	r3, [r7, #15]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d11c      	bne.n	800af04 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	69db      	ldr	r3, [r3, #28]
 800aece:	4619      	mov	r1, r3
 800aed0:	68b8      	ldr	r0, [r7, #8]
 800aed2:	f7ff fa57 	bl	800a384 <move_window>
 800aed6:	4603      	mov	r3, r0
 800aed8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800aeda:	7bfb      	ldrb	r3, [r7, #15]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d111      	bne.n	800af04 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	6a1b      	ldr	r3, [r3, #32]
 800aee4:	2220      	movs	r2, #32
 800aee6:	2100      	movs	r1, #0
 800aee8:	4618      	mov	r0, r3
 800aeea:	f7ff f83e 	bl	8009f6a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	6a18      	ldr	r0, [r3, #32]
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	3324      	adds	r3, #36	; 0x24
 800aef6:	220b      	movs	r2, #11
 800aef8:	4619      	mov	r1, r3
 800aefa:	f7ff f815 	bl	8009f28 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800aefe:	68bb      	ldr	r3, [r7, #8]
 800af00:	2201      	movs	r2, #1
 800af02:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800af04:	7bfb      	ldrb	r3, [r7, #15]
}
 800af06:	4618      	mov	r0, r3
 800af08:	3710      	adds	r7, #16
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}
	...

0800af10 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800af10:	b580      	push	{r7, lr}
 800af12:	b088      	sub	sp, #32
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
 800af18:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	60fb      	str	r3, [r7, #12]
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	3324      	adds	r3, #36	; 0x24
 800af24:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800af26:	220b      	movs	r2, #11
 800af28:	2120      	movs	r1, #32
 800af2a:	68b8      	ldr	r0, [r7, #8]
 800af2c:	f7ff f81d 	bl	8009f6a <mem_set>
	si = i = 0; ni = 8;
 800af30:	2300      	movs	r3, #0
 800af32:	613b      	str	r3, [r7, #16]
 800af34:	693b      	ldr	r3, [r7, #16]
 800af36:	617b      	str	r3, [r7, #20]
 800af38:	2308      	movs	r3, #8
 800af3a:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800af3c:	697b      	ldr	r3, [r7, #20]
 800af3e:	1c5a      	adds	r2, r3, #1
 800af40:	617a      	str	r2, [r7, #20]
 800af42:	68fa      	ldr	r2, [r7, #12]
 800af44:	4413      	add	r3, r2
 800af46:	781b      	ldrb	r3, [r3, #0]
 800af48:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800af4a:	7ffb      	ldrb	r3, [r7, #31]
 800af4c:	2b20      	cmp	r3, #32
 800af4e:	d94e      	bls.n	800afee <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800af50:	7ffb      	ldrb	r3, [r7, #31]
 800af52:	2b2f      	cmp	r3, #47	; 0x2f
 800af54:	d006      	beq.n	800af64 <create_name+0x54>
 800af56:	7ffb      	ldrb	r3, [r7, #31]
 800af58:	2b5c      	cmp	r3, #92	; 0x5c
 800af5a:	d110      	bne.n	800af7e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800af5c:	e002      	b.n	800af64 <create_name+0x54>
 800af5e:	697b      	ldr	r3, [r7, #20]
 800af60:	3301      	adds	r3, #1
 800af62:	617b      	str	r3, [r7, #20]
 800af64:	68fa      	ldr	r2, [r7, #12]
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	4413      	add	r3, r2
 800af6a:	781b      	ldrb	r3, [r3, #0]
 800af6c:	2b2f      	cmp	r3, #47	; 0x2f
 800af6e:	d0f6      	beq.n	800af5e <create_name+0x4e>
 800af70:	68fa      	ldr	r2, [r7, #12]
 800af72:	697b      	ldr	r3, [r7, #20]
 800af74:	4413      	add	r3, r2
 800af76:	781b      	ldrb	r3, [r3, #0]
 800af78:	2b5c      	cmp	r3, #92	; 0x5c
 800af7a:	d0f0      	beq.n	800af5e <create_name+0x4e>
			break;
 800af7c:	e038      	b.n	800aff0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800af7e:	7ffb      	ldrb	r3, [r7, #31]
 800af80:	2b2e      	cmp	r3, #46	; 0x2e
 800af82:	d003      	beq.n	800af8c <create_name+0x7c>
 800af84:	693a      	ldr	r2, [r7, #16]
 800af86:	69bb      	ldr	r3, [r7, #24]
 800af88:	429a      	cmp	r2, r3
 800af8a:	d30c      	bcc.n	800afa6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800af8c:	69bb      	ldr	r3, [r7, #24]
 800af8e:	2b0b      	cmp	r3, #11
 800af90:	d002      	beq.n	800af98 <create_name+0x88>
 800af92:	7ffb      	ldrb	r3, [r7, #31]
 800af94:	2b2e      	cmp	r3, #46	; 0x2e
 800af96:	d001      	beq.n	800af9c <create_name+0x8c>
 800af98:	2306      	movs	r3, #6
 800af9a:	e044      	b.n	800b026 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800af9c:	2308      	movs	r3, #8
 800af9e:	613b      	str	r3, [r7, #16]
 800afa0:	230b      	movs	r3, #11
 800afa2:	61bb      	str	r3, [r7, #24]
			continue;
 800afa4:	e022      	b.n	800afec <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800afa6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800afaa:	2b00      	cmp	r3, #0
 800afac:	da04      	bge.n	800afb8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800afae:	7ffb      	ldrb	r3, [r7, #31]
 800afb0:	3b80      	subs	r3, #128	; 0x80
 800afb2:	4a1f      	ldr	r2, [pc, #124]	; (800b030 <create_name+0x120>)
 800afb4:	5cd3      	ldrb	r3, [r2, r3]
 800afb6:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800afb8:	7ffb      	ldrb	r3, [r7, #31]
 800afba:	4619      	mov	r1, r3
 800afbc:	481d      	ldr	r0, [pc, #116]	; (800b034 <create_name+0x124>)
 800afbe:	f7ff f815 	bl	8009fec <chk_chr>
 800afc2:	4603      	mov	r3, r0
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d001      	beq.n	800afcc <create_name+0xbc>
 800afc8:	2306      	movs	r3, #6
 800afca:	e02c      	b.n	800b026 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800afcc:	7ffb      	ldrb	r3, [r7, #31]
 800afce:	2b60      	cmp	r3, #96	; 0x60
 800afd0:	d905      	bls.n	800afde <create_name+0xce>
 800afd2:	7ffb      	ldrb	r3, [r7, #31]
 800afd4:	2b7a      	cmp	r3, #122	; 0x7a
 800afd6:	d802      	bhi.n	800afde <create_name+0xce>
 800afd8:	7ffb      	ldrb	r3, [r7, #31]
 800afda:	3b20      	subs	r3, #32
 800afdc:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 800afde:	693b      	ldr	r3, [r7, #16]
 800afe0:	1c5a      	adds	r2, r3, #1
 800afe2:	613a      	str	r2, [r7, #16]
 800afe4:	68ba      	ldr	r2, [r7, #8]
 800afe6:	4413      	add	r3, r2
 800afe8:	7ffa      	ldrb	r2, [r7, #31]
 800afea:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800afec:	e7a6      	b.n	800af3c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800afee:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800aff0:	68fa      	ldr	r2, [r7, #12]
 800aff2:	697b      	ldr	r3, [r7, #20]
 800aff4:	441a      	add	r2, r3
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800affa:	693b      	ldr	r3, [r7, #16]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d101      	bne.n	800b004 <create_name+0xf4>
 800b000:	2306      	movs	r3, #6
 800b002:	e010      	b.n	800b026 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b004:	68bb      	ldr	r3, [r7, #8]
 800b006:	781b      	ldrb	r3, [r3, #0]
 800b008:	2be5      	cmp	r3, #229	; 0xe5
 800b00a:	d102      	bne.n	800b012 <create_name+0x102>
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	2205      	movs	r2, #5
 800b010:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b012:	7ffb      	ldrb	r3, [r7, #31]
 800b014:	2b20      	cmp	r3, #32
 800b016:	d801      	bhi.n	800b01c <create_name+0x10c>
 800b018:	2204      	movs	r2, #4
 800b01a:	e000      	b.n	800b01e <create_name+0x10e>
 800b01c:	2200      	movs	r2, #0
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	330b      	adds	r3, #11
 800b022:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800b024:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800b026:	4618      	mov	r0, r3
 800b028:	3720      	adds	r7, #32
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}
 800b02e:	bf00      	nop
 800b030:	08011e50 	.word	0x08011e50
 800b034:	0800fe64 	.word	0x0800fe64

0800b038 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b086      	sub	sp, #24
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
 800b040:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b046:	693b      	ldr	r3, [r7, #16]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b04c:	e002      	b.n	800b054 <follow_path+0x1c>
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	3301      	adds	r3, #1
 800b052:	603b      	str	r3, [r7, #0]
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	781b      	ldrb	r3, [r3, #0]
 800b058:	2b2f      	cmp	r3, #47	; 0x2f
 800b05a:	d0f8      	beq.n	800b04e <follow_path+0x16>
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	781b      	ldrb	r3, [r3, #0]
 800b060:	2b5c      	cmp	r3, #92	; 0x5c
 800b062:	d0f4      	beq.n	800b04e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b064:	693b      	ldr	r3, [r7, #16]
 800b066:	2200      	movs	r2, #0
 800b068:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	781b      	ldrb	r3, [r3, #0]
 800b06e:	2b1f      	cmp	r3, #31
 800b070:	d80a      	bhi.n	800b088 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	2280      	movs	r2, #128	; 0x80
 800b076:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800b07a:	2100      	movs	r1, #0
 800b07c:	6878      	ldr	r0, [r7, #4]
 800b07e:	f7ff fcf9 	bl	800aa74 <dir_sdi>
 800b082:	4603      	mov	r3, r0
 800b084:	75fb      	strb	r3, [r7, #23]
 800b086:	e043      	b.n	800b110 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b088:	463b      	mov	r3, r7
 800b08a:	4619      	mov	r1, r3
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f7ff ff3f 	bl	800af10 <create_name>
 800b092:	4603      	mov	r3, r0
 800b094:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b096:	7dfb      	ldrb	r3, [r7, #23]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d134      	bne.n	800b106 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b09c:	6878      	ldr	r0, [r7, #4]
 800b09e:	f7ff feaf 	bl	800ae00 <dir_find>
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b0ac:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b0ae:	7dfb      	ldrb	r3, [r7, #23]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d00a      	beq.n	800b0ca <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b0b4:	7dfb      	ldrb	r3, [r7, #23]
 800b0b6:	2b04      	cmp	r3, #4
 800b0b8:	d127      	bne.n	800b10a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b0ba:	7afb      	ldrb	r3, [r7, #11]
 800b0bc:	f003 0304 	and.w	r3, r3, #4
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d122      	bne.n	800b10a <follow_path+0xd2>
 800b0c4:	2305      	movs	r3, #5
 800b0c6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b0c8:	e01f      	b.n	800b10a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b0ca:	7afb      	ldrb	r3, [r7, #11]
 800b0cc:	f003 0304 	and.w	r3, r3, #4
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d11c      	bne.n	800b10e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b0d4:	693b      	ldr	r3, [r7, #16]
 800b0d6:	799b      	ldrb	r3, [r3, #6]
 800b0d8:	f003 0310 	and.w	r3, r3, #16
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d102      	bne.n	800b0e6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800b0e0:	2305      	movs	r3, #5
 800b0e2:	75fb      	strb	r3, [r7, #23]
 800b0e4:	e014      	b.n	800b110 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	695b      	ldr	r3, [r3, #20]
 800b0f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0f4:	4413      	add	r3, r2
 800b0f6:	4619      	mov	r1, r3
 800b0f8:	68f8      	ldr	r0, [r7, #12]
 800b0fa:	f7ff fe42 	bl	800ad82 <ld_clust>
 800b0fe:	4602      	mov	r2, r0
 800b100:	693b      	ldr	r3, [r7, #16]
 800b102:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b104:	e7c0      	b.n	800b088 <follow_path+0x50>
			if (res != FR_OK) break;
 800b106:	bf00      	nop
 800b108:	e002      	b.n	800b110 <follow_path+0xd8>
				break;
 800b10a:	bf00      	nop
 800b10c:	e000      	b.n	800b110 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b10e:	bf00      	nop
			}
		}
	}

	return res;
 800b110:	7dfb      	ldrb	r3, [r7, #23]
}
 800b112:	4618      	mov	r0, r3
 800b114:	3718      	adds	r7, #24
 800b116:	46bd      	mov	sp, r7
 800b118:	bd80      	pop	{r7, pc}

0800b11a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b11a:	b480      	push	{r7}
 800b11c:	b087      	sub	sp, #28
 800b11e:	af00      	add	r7, sp, #0
 800b120:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b122:	f04f 33ff 	mov.w	r3, #4294967295
 800b126:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d031      	beq.n	800b194 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	617b      	str	r3, [r7, #20]
 800b136:	e002      	b.n	800b13e <get_ldnumber+0x24>
 800b138:	697b      	ldr	r3, [r7, #20]
 800b13a:	3301      	adds	r3, #1
 800b13c:	617b      	str	r3, [r7, #20]
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	781b      	ldrb	r3, [r3, #0]
 800b142:	2b20      	cmp	r3, #32
 800b144:	d903      	bls.n	800b14e <get_ldnumber+0x34>
 800b146:	697b      	ldr	r3, [r7, #20]
 800b148:	781b      	ldrb	r3, [r3, #0]
 800b14a:	2b3a      	cmp	r3, #58	; 0x3a
 800b14c:	d1f4      	bne.n	800b138 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b14e:	697b      	ldr	r3, [r7, #20]
 800b150:	781b      	ldrb	r3, [r3, #0]
 800b152:	2b3a      	cmp	r3, #58	; 0x3a
 800b154:	d11c      	bne.n	800b190 <get_ldnumber+0x76>
			tp = *path;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	1c5a      	adds	r2, r3, #1
 800b160:	60fa      	str	r2, [r7, #12]
 800b162:	781b      	ldrb	r3, [r3, #0]
 800b164:	3b30      	subs	r3, #48	; 0x30
 800b166:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	2b09      	cmp	r3, #9
 800b16c:	d80e      	bhi.n	800b18c <get_ldnumber+0x72>
 800b16e:	68fa      	ldr	r2, [r7, #12]
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	429a      	cmp	r2, r3
 800b174:	d10a      	bne.n	800b18c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b176:	68bb      	ldr	r3, [r7, #8]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d107      	bne.n	800b18c <get_ldnumber+0x72>
					vol = (int)i;
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b180:	697b      	ldr	r3, [r7, #20]
 800b182:	3301      	adds	r3, #1
 800b184:	617b      	str	r3, [r7, #20]
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	697a      	ldr	r2, [r7, #20]
 800b18a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b18c:	693b      	ldr	r3, [r7, #16]
 800b18e:	e002      	b.n	800b196 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b190:	2300      	movs	r3, #0
 800b192:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b194:	693b      	ldr	r3, [r7, #16]
}
 800b196:	4618      	mov	r0, r3
 800b198:	371c      	adds	r7, #28
 800b19a:	46bd      	mov	sp, r7
 800b19c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a0:	4770      	bx	lr
	...

0800b1a4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b082      	sub	sp, #8
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
 800b1ac:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	70da      	strb	r2, [r3, #3]
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f04f 32ff 	mov.w	r2, #4294967295
 800b1ba:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b1bc:	6839      	ldr	r1, [r7, #0]
 800b1be:	6878      	ldr	r0, [r7, #4]
 800b1c0:	f7ff f8e0 	bl	800a384 <move_window>
 800b1c4:	4603      	mov	r3, r0
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d001      	beq.n	800b1ce <check_fs+0x2a>
 800b1ca:	2304      	movs	r3, #4
 800b1cc:	e038      	b.n	800b240 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	3330      	adds	r3, #48	; 0x30
 800b1d2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f7fe fe24 	bl	8009e24 <ld_word>
 800b1dc:	4603      	mov	r3, r0
 800b1de:	461a      	mov	r2, r3
 800b1e0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800b1e4:	429a      	cmp	r2, r3
 800b1e6:	d001      	beq.n	800b1ec <check_fs+0x48>
 800b1e8:	2303      	movs	r3, #3
 800b1ea:	e029      	b.n	800b240 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b1f2:	2be9      	cmp	r3, #233	; 0xe9
 800b1f4:	d009      	beq.n	800b20a <check_fs+0x66>
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b1fc:	2beb      	cmp	r3, #235	; 0xeb
 800b1fe:	d11e      	bne.n	800b23e <check_fs+0x9a>
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800b206:	2b90      	cmp	r3, #144	; 0x90
 800b208:	d119      	bne.n	800b23e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	3330      	adds	r3, #48	; 0x30
 800b20e:	3336      	adds	r3, #54	; 0x36
 800b210:	4618      	mov	r0, r3
 800b212:	f7fe fe1f 	bl	8009e54 <ld_dword>
 800b216:	4603      	mov	r3, r0
 800b218:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b21c:	4a0a      	ldr	r2, [pc, #40]	; (800b248 <check_fs+0xa4>)
 800b21e:	4293      	cmp	r3, r2
 800b220:	d101      	bne.n	800b226 <check_fs+0x82>
 800b222:	2300      	movs	r3, #0
 800b224:	e00c      	b.n	800b240 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	3330      	adds	r3, #48	; 0x30
 800b22a:	3352      	adds	r3, #82	; 0x52
 800b22c:	4618      	mov	r0, r3
 800b22e:	f7fe fe11 	bl	8009e54 <ld_dword>
 800b232:	4602      	mov	r2, r0
 800b234:	4b05      	ldr	r3, [pc, #20]	; (800b24c <check_fs+0xa8>)
 800b236:	429a      	cmp	r2, r3
 800b238:	d101      	bne.n	800b23e <check_fs+0x9a>
 800b23a:	2300      	movs	r3, #0
 800b23c:	e000      	b.n	800b240 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800b23e:	2302      	movs	r3, #2
}
 800b240:	4618      	mov	r0, r3
 800b242:	3708      	adds	r7, #8
 800b244:	46bd      	mov	sp, r7
 800b246:	bd80      	pop	{r7, pc}
 800b248:	00544146 	.word	0x00544146
 800b24c:	33544146 	.word	0x33544146

0800b250 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800b250:	b580      	push	{r7, lr}
 800b252:	b096      	sub	sp, #88	; 0x58
 800b254:	af00      	add	r7, sp, #0
 800b256:	60f8      	str	r0, [r7, #12]
 800b258:	60b9      	str	r1, [r7, #8]
 800b25a:	4613      	mov	r3, r2
 800b25c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800b25e:	68bb      	ldr	r3, [r7, #8]
 800b260:	2200      	movs	r2, #0
 800b262:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b264:	68f8      	ldr	r0, [r7, #12]
 800b266:	f7ff ff58 	bl	800b11a <get_ldnumber>
 800b26a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b26c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b26e:	2b00      	cmp	r3, #0
 800b270:	da01      	bge.n	800b276 <find_volume+0x26>
 800b272:	230b      	movs	r3, #11
 800b274:	e22e      	b.n	800b6d4 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800b276:	4aa8      	ldr	r2, [pc, #672]	; (800b518 <find_volume+0x2c8>)
 800b278:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b27a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b27e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800b280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b282:	2b00      	cmp	r3, #0
 800b284:	d101      	bne.n	800b28a <find_volume+0x3a>
 800b286:	230c      	movs	r3, #12
 800b288:	e224      	b.n	800b6d4 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800b28a:	68bb      	ldr	r3, [r7, #8]
 800b28c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b28e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b290:	79fb      	ldrb	r3, [r7, #7]
 800b292:	f023 0301 	bic.w	r3, r3, #1
 800b296:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800b298:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b29a:	781b      	ldrb	r3, [r3, #0]
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d01a      	beq.n	800b2d6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800b2a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2a2:	785b      	ldrb	r3, [r3, #1]
 800b2a4:	4618      	mov	r0, r3
 800b2a6:	f7fe fd1f 	bl	8009ce8 <disk_status>
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b2b0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b2b4:	f003 0301 	and.w	r3, r3, #1
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d10c      	bne.n	800b2d6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800b2bc:	79fb      	ldrb	r3, [r7, #7]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d007      	beq.n	800b2d2 <find_volume+0x82>
 800b2c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b2c6:	f003 0304 	and.w	r3, r3, #4
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d001      	beq.n	800b2d2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800b2ce:	230a      	movs	r3, #10
 800b2d0:	e200      	b.n	800b6d4 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 800b2d2:	2300      	movs	r3, #0
 800b2d4:	e1fe      	b.n	800b6d4 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800b2d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2d8:	2200      	movs	r2, #0
 800b2da:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800b2dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b2de:	b2da      	uxtb	r2, r3
 800b2e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2e2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800b2e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2e6:	785b      	ldrb	r3, [r3, #1]
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	f7fe fd17 	bl	8009d1c <disk_initialize>
 800b2ee:	4603      	mov	r3, r0
 800b2f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b2f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b2f8:	f003 0301 	and.w	r3, r3, #1
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d001      	beq.n	800b304 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b300:	2303      	movs	r3, #3
 800b302:	e1e7      	b.n	800b6d4 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800b304:	79fb      	ldrb	r3, [r7, #7]
 800b306:	2b00      	cmp	r3, #0
 800b308:	d007      	beq.n	800b31a <find_volume+0xca>
 800b30a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800b30e:	f003 0304 	and.w	r3, r3, #4
 800b312:	2b00      	cmp	r3, #0
 800b314:	d001      	beq.n	800b31a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800b316:	230a      	movs	r3, #10
 800b318:	e1dc      	b.n	800b6d4 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800b31a:	2300      	movs	r3, #0
 800b31c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800b31e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b320:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b322:	f7ff ff3f 	bl	800b1a4 <check_fs>
 800b326:	4603      	mov	r3, r0
 800b328:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800b32c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b330:	2b02      	cmp	r3, #2
 800b332:	d14b      	bne.n	800b3cc <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b334:	2300      	movs	r3, #0
 800b336:	643b      	str	r3, [r7, #64]	; 0x40
 800b338:	e01f      	b.n	800b37a <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800b33a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b33c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800b340:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b342:	011b      	lsls	r3, r3, #4
 800b344:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800b348:	4413      	add	r3, r2
 800b34a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800b34c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b34e:	3304      	adds	r3, #4
 800b350:	781b      	ldrb	r3, [r3, #0]
 800b352:	2b00      	cmp	r3, #0
 800b354:	d006      	beq.n	800b364 <find_volume+0x114>
 800b356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b358:	3308      	adds	r3, #8
 800b35a:	4618      	mov	r0, r3
 800b35c:	f7fe fd7a 	bl	8009e54 <ld_dword>
 800b360:	4602      	mov	r2, r0
 800b362:	e000      	b.n	800b366 <find_volume+0x116>
 800b364:	2200      	movs	r2, #0
 800b366:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b368:	009b      	lsls	r3, r3, #2
 800b36a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800b36e:	440b      	add	r3, r1
 800b370:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800b374:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b376:	3301      	adds	r3, #1
 800b378:	643b      	str	r3, [r7, #64]	; 0x40
 800b37a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b37c:	2b03      	cmp	r3, #3
 800b37e:	d9dc      	bls.n	800b33a <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800b380:	2300      	movs	r3, #0
 800b382:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800b384:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b386:	2b00      	cmp	r3, #0
 800b388:	d002      	beq.n	800b390 <find_volume+0x140>
 800b38a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b38c:	3b01      	subs	r3, #1
 800b38e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800b390:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b392:	009b      	lsls	r3, r3, #2
 800b394:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800b398:	4413      	add	r3, r2
 800b39a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800b39e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800b3a0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d005      	beq.n	800b3b2 <find_volume+0x162>
 800b3a6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b3a8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b3aa:	f7ff fefb 	bl	800b1a4 <check_fs>
 800b3ae:	4603      	mov	r3, r0
 800b3b0:	e000      	b.n	800b3b4 <find_volume+0x164>
 800b3b2:	2303      	movs	r3, #3
 800b3b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800b3b8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b3bc:	2b01      	cmp	r3, #1
 800b3be:	d905      	bls.n	800b3cc <find_volume+0x17c>
 800b3c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b3c2:	3301      	adds	r3, #1
 800b3c4:	643b      	str	r3, [r7, #64]	; 0x40
 800b3c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b3c8:	2b03      	cmp	r3, #3
 800b3ca:	d9e1      	bls.n	800b390 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800b3cc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b3d0:	2b04      	cmp	r3, #4
 800b3d2:	d101      	bne.n	800b3d8 <find_volume+0x188>
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	e17d      	b.n	800b6d4 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b3d8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b3dc:	2b01      	cmp	r3, #1
 800b3de:	d901      	bls.n	800b3e4 <find_volume+0x194>
 800b3e0:	230d      	movs	r3, #13
 800b3e2:	e177      	b.n	800b6d4 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b3e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3e6:	3330      	adds	r3, #48	; 0x30
 800b3e8:	330b      	adds	r3, #11
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	f7fe fd1a 	bl	8009e24 <ld_word>
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b3f6:	d001      	beq.n	800b3fc <find_volume+0x1ac>
 800b3f8:	230d      	movs	r3, #13
 800b3fa:	e16b      	b.n	800b6d4 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b3fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3fe:	3330      	adds	r3, #48	; 0x30
 800b400:	3316      	adds	r3, #22
 800b402:	4618      	mov	r0, r3
 800b404:	f7fe fd0e 	bl	8009e24 <ld_word>
 800b408:	4603      	mov	r3, r0
 800b40a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800b40c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d106      	bne.n	800b420 <find_volume+0x1d0>
 800b412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b414:	3330      	adds	r3, #48	; 0x30
 800b416:	3324      	adds	r3, #36	; 0x24
 800b418:	4618      	mov	r0, r3
 800b41a:	f7fe fd1b 	bl	8009e54 <ld_dword>
 800b41e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800b420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b422:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b424:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b428:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800b42c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b42e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b432:	789b      	ldrb	r3, [r3, #2]
 800b434:	2b01      	cmp	r3, #1
 800b436:	d005      	beq.n	800b444 <find_volume+0x1f4>
 800b438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b43a:	789b      	ldrb	r3, [r3, #2]
 800b43c:	2b02      	cmp	r3, #2
 800b43e:	d001      	beq.n	800b444 <find_volume+0x1f4>
 800b440:	230d      	movs	r3, #13
 800b442:	e147      	b.n	800b6d4 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b446:	789b      	ldrb	r3, [r3, #2]
 800b448:	461a      	mov	r2, r3
 800b44a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b44c:	fb02 f303 	mul.w	r3, r2, r3
 800b450:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b454:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b458:	b29a      	uxth	r2, r3
 800b45a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b45c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b45e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b460:	895b      	ldrh	r3, [r3, #10]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d008      	beq.n	800b478 <find_volume+0x228>
 800b466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b468:	895b      	ldrh	r3, [r3, #10]
 800b46a:	461a      	mov	r2, r3
 800b46c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b46e:	895b      	ldrh	r3, [r3, #10]
 800b470:	3b01      	subs	r3, #1
 800b472:	4013      	ands	r3, r2
 800b474:	2b00      	cmp	r3, #0
 800b476:	d001      	beq.n	800b47c <find_volume+0x22c>
 800b478:	230d      	movs	r3, #13
 800b47a:	e12b      	b.n	800b6d4 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b47c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b47e:	3330      	adds	r3, #48	; 0x30
 800b480:	3311      	adds	r3, #17
 800b482:	4618      	mov	r0, r3
 800b484:	f7fe fcce 	bl	8009e24 <ld_word>
 800b488:	4603      	mov	r3, r0
 800b48a:	461a      	mov	r2, r3
 800b48c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b48e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b490:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b492:	891b      	ldrh	r3, [r3, #8]
 800b494:	f003 030f 	and.w	r3, r3, #15
 800b498:	b29b      	uxth	r3, r3
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d001      	beq.n	800b4a2 <find_volume+0x252>
 800b49e:	230d      	movs	r3, #13
 800b4a0:	e118      	b.n	800b6d4 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800b4a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4a4:	3330      	adds	r3, #48	; 0x30
 800b4a6:	3313      	adds	r3, #19
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	f7fe fcbb 	bl	8009e24 <ld_word>
 800b4ae:	4603      	mov	r3, r0
 800b4b0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800b4b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d106      	bne.n	800b4c6 <find_volume+0x276>
 800b4b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4ba:	3330      	adds	r3, #48	; 0x30
 800b4bc:	3320      	adds	r3, #32
 800b4be:	4618      	mov	r0, r3
 800b4c0:	f7fe fcc8 	bl	8009e54 <ld_dword>
 800b4c4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800b4c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4c8:	3330      	adds	r3, #48	; 0x30
 800b4ca:	330e      	adds	r3, #14
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	f7fe fca9 	bl	8009e24 <ld_word>
 800b4d2:	4603      	mov	r3, r0
 800b4d4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b4d6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d101      	bne.n	800b4e0 <find_volume+0x290>
 800b4dc:	230d      	movs	r3, #13
 800b4de:	e0f9      	b.n	800b6d4 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b4e0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b4e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4e4:	4413      	add	r3, r2
 800b4e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b4e8:	8912      	ldrh	r2, [r2, #8]
 800b4ea:	0912      	lsrs	r2, r2, #4
 800b4ec:	b292      	uxth	r2, r2
 800b4ee:	4413      	add	r3, r2
 800b4f0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b4f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b4f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4f6:	429a      	cmp	r2, r3
 800b4f8:	d201      	bcs.n	800b4fe <find_volume+0x2ae>
 800b4fa:	230d      	movs	r3, #13
 800b4fc:	e0ea      	b.n	800b6d4 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b4fe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b502:	1ad3      	subs	r3, r2, r3
 800b504:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b506:	8952      	ldrh	r2, [r2, #10]
 800b508:	fbb3 f3f2 	udiv	r3, r3, r2
 800b50c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b50e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b510:	2b00      	cmp	r3, #0
 800b512:	d103      	bne.n	800b51c <find_volume+0x2cc>
 800b514:	230d      	movs	r3, #13
 800b516:	e0dd      	b.n	800b6d4 <find_volume+0x484>
 800b518:	200002f4 	.word	0x200002f4
		fmt = FS_FAT32;
 800b51c:	2303      	movs	r3, #3
 800b51e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800b522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b524:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800b528:	4293      	cmp	r3, r2
 800b52a:	d802      	bhi.n	800b532 <find_volume+0x2e2>
 800b52c:	2302      	movs	r3, #2
 800b52e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800b532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b534:	f640 72f5 	movw	r2, #4085	; 0xff5
 800b538:	4293      	cmp	r3, r2
 800b53a:	d802      	bhi.n	800b542 <find_volume+0x2f2>
 800b53c:	2301      	movs	r3, #1
 800b53e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b544:	1c9a      	adds	r2, r3, #2
 800b546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b548:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800b54a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b54c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b54e:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b550:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800b552:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b554:	441a      	add	r2, r3
 800b556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b558:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800b55a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b55c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b55e:	441a      	add	r2, r3
 800b560:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b562:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800b564:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b568:	2b03      	cmp	r3, #3
 800b56a:	d11e      	bne.n	800b5aa <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800b56c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b56e:	3330      	adds	r3, #48	; 0x30
 800b570:	332a      	adds	r3, #42	; 0x2a
 800b572:	4618      	mov	r0, r3
 800b574:	f7fe fc56 	bl	8009e24 <ld_word>
 800b578:	4603      	mov	r3, r0
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d001      	beq.n	800b582 <find_volume+0x332>
 800b57e:	230d      	movs	r3, #13
 800b580:	e0a8      	b.n	800b6d4 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800b582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b584:	891b      	ldrh	r3, [r3, #8]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d001      	beq.n	800b58e <find_volume+0x33e>
 800b58a:	230d      	movs	r3, #13
 800b58c:	e0a2      	b.n	800b6d4 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b58e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b590:	3330      	adds	r3, #48	; 0x30
 800b592:	332c      	adds	r3, #44	; 0x2c
 800b594:	4618      	mov	r0, r3
 800b596:	f7fe fc5d 	bl	8009e54 <ld_dword>
 800b59a:	4602      	mov	r2, r0
 800b59c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b59e:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800b5a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5a2:	695b      	ldr	r3, [r3, #20]
 800b5a4:	009b      	lsls	r3, r3, #2
 800b5a6:	647b      	str	r3, [r7, #68]	; 0x44
 800b5a8:	e01f      	b.n	800b5ea <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800b5aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5ac:	891b      	ldrh	r3, [r3, #8]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d101      	bne.n	800b5b6 <find_volume+0x366>
 800b5b2:	230d      	movs	r3, #13
 800b5b4:	e08e      	b.n	800b6d4 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800b5b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5b8:	6a1a      	ldr	r2, [r3, #32]
 800b5ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b5bc:	441a      	add	r2, r3
 800b5be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5c0:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b5c2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b5c6:	2b02      	cmp	r3, #2
 800b5c8:	d103      	bne.n	800b5d2 <find_volume+0x382>
 800b5ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5cc:	695b      	ldr	r3, [r3, #20]
 800b5ce:	005b      	lsls	r3, r3, #1
 800b5d0:	e00a      	b.n	800b5e8 <find_volume+0x398>
 800b5d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5d4:	695a      	ldr	r2, [r3, #20]
 800b5d6:	4613      	mov	r3, r2
 800b5d8:	005b      	lsls	r3, r3, #1
 800b5da:	4413      	add	r3, r2
 800b5dc:	085a      	lsrs	r2, r3, #1
 800b5de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5e0:	695b      	ldr	r3, [r3, #20]
 800b5e2:	f003 0301 	and.w	r3, r3, #1
 800b5e6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800b5e8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800b5ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b5ec:	699a      	ldr	r2, [r3, #24]
 800b5ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b5f0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800b5f4:	0a5b      	lsrs	r3, r3, #9
 800b5f6:	429a      	cmp	r2, r3
 800b5f8:	d201      	bcs.n	800b5fe <find_volume+0x3ae>
 800b5fa:	230d      	movs	r3, #13
 800b5fc:	e06a      	b.n	800b6d4 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800b5fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b600:	f04f 32ff 	mov.w	r2, #4294967295
 800b604:	611a      	str	r2, [r3, #16]
 800b606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b608:	691a      	ldr	r2, [r3, #16]
 800b60a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b60c:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800b60e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b610:	2280      	movs	r2, #128	; 0x80
 800b612:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800b614:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b618:	2b03      	cmp	r3, #3
 800b61a:	d149      	bne.n	800b6b0 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800b61c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b61e:	3330      	adds	r3, #48	; 0x30
 800b620:	3330      	adds	r3, #48	; 0x30
 800b622:	4618      	mov	r0, r3
 800b624:	f7fe fbfe 	bl	8009e24 <ld_word>
 800b628:	4603      	mov	r3, r0
 800b62a:	2b01      	cmp	r3, #1
 800b62c:	d140      	bne.n	800b6b0 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 800b62e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b630:	3301      	adds	r3, #1
 800b632:	4619      	mov	r1, r3
 800b634:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b636:	f7fe fea5 	bl	800a384 <move_window>
 800b63a:	4603      	mov	r3, r0
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d137      	bne.n	800b6b0 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 800b640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b642:	2200      	movs	r2, #0
 800b644:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800b646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b648:	3330      	adds	r3, #48	; 0x30
 800b64a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b64e:	4618      	mov	r0, r3
 800b650:	f7fe fbe8 	bl	8009e24 <ld_word>
 800b654:	4603      	mov	r3, r0
 800b656:	461a      	mov	r2, r3
 800b658:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800b65c:	429a      	cmp	r2, r3
 800b65e:	d127      	bne.n	800b6b0 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800b660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b662:	3330      	adds	r3, #48	; 0x30
 800b664:	4618      	mov	r0, r3
 800b666:	f7fe fbf5 	bl	8009e54 <ld_dword>
 800b66a:	4602      	mov	r2, r0
 800b66c:	4b1b      	ldr	r3, [pc, #108]	; (800b6dc <find_volume+0x48c>)
 800b66e:	429a      	cmp	r2, r3
 800b670:	d11e      	bne.n	800b6b0 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800b672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b674:	3330      	adds	r3, #48	; 0x30
 800b676:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800b67a:	4618      	mov	r0, r3
 800b67c:	f7fe fbea 	bl	8009e54 <ld_dword>
 800b680:	4602      	mov	r2, r0
 800b682:	4b17      	ldr	r3, [pc, #92]	; (800b6e0 <find_volume+0x490>)
 800b684:	429a      	cmp	r2, r3
 800b686:	d113      	bne.n	800b6b0 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800b688:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b68a:	3330      	adds	r3, #48	; 0x30
 800b68c:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800b690:	4618      	mov	r0, r3
 800b692:	f7fe fbdf 	bl	8009e54 <ld_dword>
 800b696:	4602      	mov	r2, r0
 800b698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b69a:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800b69c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b69e:	3330      	adds	r3, #48	; 0x30
 800b6a0:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	f7fe fbd5 	bl	8009e54 <ld_dword>
 800b6aa:	4602      	mov	r2, r0
 800b6ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6ae:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800b6b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6b2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800b6b6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800b6b8:	4b0a      	ldr	r3, [pc, #40]	; (800b6e4 <find_volume+0x494>)
 800b6ba:	881b      	ldrh	r3, [r3, #0]
 800b6bc:	3301      	adds	r3, #1
 800b6be:	b29a      	uxth	r2, r3
 800b6c0:	4b08      	ldr	r3, [pc, #32]	; (800b6e4 <find_volume+0x494>)
 800b6c2:	801a      	strh	r2, [r3, #0]
 800b6c4:	4b07      	ldr	r3, [pc, #28]	; (800b6e4 <find_volume+0x494>)
 800b6c6:	881a      	ldrh	r2, [r3, #0]
 800b6c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b6ca:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800b6cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b6ce:	f7fe fdf1 	bl	800a2b4 <clear_lock>
#endif
	return FR_OK;
 800b6d2:	2300      	movs	r3, #0
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	3758      	adds	r7, #88	; 0x58
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}
 800b6dc:	41615252 	.word	0x41615252
 800b6e0:	61417272 	.word	0x61417272
 800b6e4:	200002f8 	.word	0x200002f8

0800b6e8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800b6e8:	b580      	push	{r7, lr}
 800b6ea:	b084      	sub	sp, #16
 800b6ec:	af00      	add	r7, sp, #0
 800b6ee:	6078      	str	r0, [r7, #4]
 800b6f0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800b6f2:	2309      	movs	r3, #9
 800b6f4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d01c      	beq.n	800b736 <validate+0x4e>
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d018      	beq.n	800b736 <validate+0x4e>
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	781b      	ldrb	r3, [r3, #0]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d013      	beq.n	800b736 <validate+0x4e>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	889a      	ldrh	r2, [r3, #4]
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	88db      	ldrh	r3, [r3, #6]
 800b718:	429a      	cmp	r2, r3
 800b71a:	d10c      	bne.n	800b736 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	785b      	ldrb	r3, [r3, #1]
 800b722:	4618      	mov	r0, r3
 800b724:	f7fe fae0 	bl	8009ce8 <disk_status>
 800b728:	4603      	mov	r3, r0
 800b72a:	f003 0301 	and.w	r3, r3, #1
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d101      	bne.n	800b736 <validate+0x4e>
			res = FR_OK;
 800b732:	2300      	movs	r3, #0
 800b734:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800b736:	7bfb      	ldrb	r3, [r7, #15]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d102      	bne.n	800b742 <validate+0x5a>
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	e000      	b.n	800b744 <validate+0x5c>
 800b742:	2300      	movs	r3, #0
 800b744:	683a      	ldr	r2, [r7, #0]
 800b746:	6013      	str	r3, [r2, #0]
	return res;
 800b748:	7bfb      	ldrb	r3, [r7, #15]
}
 800b74a:	4618      	mov	r0, r3
 800b74c:	3710      	adds	r7, #16
 800b74e:	46bd      	mov	sp, r7
 800b750:	bd80      	pop	{r7, pc}
	...

0800b754 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800b754:	b580      	push	{r7, lr}
 800b756:	b088      	sub	sp, #32
 800b758:	af00      	add	r7, sp, #0
 800b75a:	60f8      	str	r0, [r7, #12]
 800b75c:	60b9      	str	r1, [r7, #8]
 800b75e:	4613      	mov	r3, r2
 800b760:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800b762:	68bb      	ldr	r3, [r7, #8]
 800b764:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800b766:	f107 0310 	add.w	r3, r7, #16
 800b76a:	4618      	mov	r0, r3
 800b76c:	f7ff fcd5 	bl	800b11a <get_ldnumber>
 800b770:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800b772:	69fb      	ldr	r3, [r7, #28]
 800b774:	2b00      	cmp	r3, #0
 800b776:	da01      	bge.n	800b77c <f_mount+0x28>
 800b778:	230b      	movs	r3, #11
 800b77a:	e02b      	b.n	800b7d4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800b77c:	4a17      	ldr	r2, [pc, #92]	; (800b7dc <f_mount+0x88>)
 800b77e:	69fb      	ldr	r3, [r7, #28]
 800b780:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b784:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800b786:	69bb      	ldr	r3, [r7, #24]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d005      	beq.n	800b798 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800b78c:	69b8      	ldr	r0, [r7, #24]
 800b78e:	f7fe fd91 	bl	800a2b4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800b792:	69bb      	ldr	r3, [r7, #24]
 800b794:	2200      	movs	r2, #0
 800b796:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d002      	beq.n	800b7a4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800b7a4:	68fa      	ldr	r2, [r7, #12]
 800b7a6:	490d      	ldr	r1, [pc, #52]	; (800b7dc <f_mount+0x88>)
 800b7a8:	69fb      	ldr	r3, [r7, #28]
 800b7aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800b7ae:	68fb      	ldr	r3, [r7, #12]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d002      	beq.n	800b7ba <f_mount+0x66>
 800b7b4:	79fb      	ldrb	r3, [r7, #7]
 800b7b6:	2b01      	cmp	r3, #1
 800b7b8:	d001      	beq.n	800b7be <f_mount+0x6a>
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	e00a      	b.n	800b7d4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800b7be:	f107 010c 	add.w	r1, r7, #12
 800b7c2:	f107 0308 	add.w	r3, r7, #8
 800b7c6:	2200      	movs	r2, #0
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	f7ff fd41 	bl	800b250 <find_volume>
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800b7d2:	7dfb      	ldrb	r3, [r7, #23]
}
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	3720      	adds	r7, #32
 800b7d8:	46bd      	mov	sp, r7
 800b7da:	bd80      	pop	{r7, pc}
 800b7dc:	200002f4 	.word	0x200002f4

0800b7e0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800b7e0:	b580      	push	{r7, lr}
 800b7e2:	b098      	sub	sp, #96	; 0x60
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	60f8      	str	r0, [r7, #12]
 800b7e8:	60b9      	str	r1, [r7, #8]
 800b7ea:	4613      	mov	r3, r2
 800b7ec:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d101      	bne.n	800b7f8 <f_open+0x18>
 800b7f4:	2309      	movs	r3, #9
 800b7f6:	e1ad      	b.n	800bb54 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800b7f8:	79fb      	ldrb	r3, [r7, #7]
 800b7fa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b7fe:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800b800:	79fa      	ldrb	r2, [r7, #7]
 800b802:	f107 0110 	add.w	r1, r7, #16
 800b806:	f107 0308 	add.w	r3, r7, #8
 800b80a:	4618      	mov	r0, r3
 800b80c:	f7ff fd20 	bl	800b250 <find_volume>
 800b810:	4603      	mov	r3, r0
 800b812:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800b816:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	f040 8191 	bne.w	800bb42 <f_open+0x362>
		dj.obj.fs = fs;
 800b820:	693b      	ldr	r3, [r7, #16]
 800b822:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800b824:	68ba      	ldr	r2, [r7, #8]
 800b826:	f107 0314 	add.w	r3, r7, #20
 800b82a:	4611      	mov	r1, r2
 800b82c:	4618      	mov	r0, r3
 800b82e:	f7ff fc03 	bl	800b038 <follow_path>
 800b832:	4603      	mov	r3, r0
 800b834:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800b838:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d11a      	bne.n	800b876 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800b840:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800b844:	b25b      	sxtb	r3, r3
 800b846:	2b00      	cmp	r3, #0
 800b848:	da03      	bge.n	800b852 <f_open+0x72>
				res = FR_INVALID_NAME;
 800b84a:	2306      	movs	r3, #6
 800b84c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b850:	e011      	b.n	800b876 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b852:	79fb      	ldrb	r3, [r7, #7]
 800b854:	f023 0301 	bic.w	r3, r3, #1
 800b858:	2b00      	cmp	r3, #0
 800b85a:	bf14      	ite	ne
 800b85c:	2301      	movne	r3, #1
 800b85e:	2300      	moveq	r3, #0
 800b860:	b2db      	uxtb	r3, r3
 800b862:	461a      	mov	r2, r3
 800b864:	f107 0314 	add.w	r3, r7, #20
 800b868:	4611      	mov	r1, r2
 800b86a:	4618      	mov	r0, r3
 800b86c:	f7fe fbda 	bl	800a024 <chk_lock>
 800b870:	4603      	mov	r3, r0
 800b872:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800b876:	79fb      	ldrb	r3, [r7, #7]
 800b878:	f003 031c 	and.w	r3, r3, #28
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d07f      	beq.n	800b980 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800b880:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b884:	2b00      	cmp	r3, #0
 800b886:	d017      	beq.n	800b8b8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800b888:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b88c:	2b04      	cmp	r3, #4
 800b88e:	d10e      	bne.n	800b8ae <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800b890:	f7fe fc24 	bl	800a0dc <enq_lock>
 800b894:	4603      	mov	r3, r0
 800b896:	2b00      	cmp	r3, #0
 800b898:	d006      	beq.n	800b8a8 <f_open+0xc8>
 800b89a:	f107 0314 	add.w	r3, r7, #20
 800b89e:	4618      	mov	r0, r3
 800b8a0:	f7ff fb03 	bl	800aeaa <dir_register>
 800b8a4:	4603      	mov	r3, r0
 800b8a6:	e000      	b.n	800b8aa <f_open+0xca>
 800b8a8:	2312      	movs	r3, #18
 800b8aa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800b8ae:	79fb      	ldrb	r3, [r7, #7]
 800b8b0:	f043 0308 	orr.w	r3, r3, #8
 800b8b4:	71fb      	strb	r3, [r7, #7]
 800b8b6:	e010      	b.n	800b8da <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800b8b8:	7ebb      	ldrb	r3, [r7, #26]
 800b8ba:	f003 0311 	and.w	r3, r3, #17
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d003      	beq.n	800b8ca <f_open+0xea>
					res = FR_DENIED;
 800b8c2:	2307      	movs	r3, #7
 800b8c4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b8c8:	e007      	b.n	800b8da <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800b8ca:	79fb      	ldrb	r3, [r7, #7]
 800b8cc:	f003 0304 	and.w	r3, r3, #4
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d002      	beq.n	800b8da <f_open+0xfa>
 800b8d4:	2308      	movs	r3, #8
 800b8d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800b8da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d168      	bne.n	800b9b4 <f_open+0x1d4>
 800b8e2:	79fb      	ldrb	r3, [r7, #7]
 800b8e4:	f003 0308 	and.w	r3, r3, #8
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d063      	beq.n	800b9b4 <f_open+0x1d4>
				dw = GET_FATTIME();
 800b8ec:	f000 fc54 	bl	800c198 <get_fattime>
 800b8f0:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800b8f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8f4:	330e      	adds	r3, #14
 800b8f6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	f7fe fae9 	bl	8009ed0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800b8fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b900:	3316      	adds	r3, #22
 800b902:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b904:	4618      	mov	r0, r3
 800b906:	f7fe fae3 	bl	8009ed0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800b90a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b90c:	330b      	adds	r3, #11
 800b90e:	2220      	movs	r2, #32
 800b910:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800b912:	693b      	ldr	r3, [r7, #16]
 800b914:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b916:	4611      	mov	r1, r2
 800b918:	4618      	mov	r0, r3
 800b91a:	f7ff fa32 	bl	800ad82 <ld_clust>
 800b91e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800b920:	693b      	ldr	r3, [r7, #16]
 800b922:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b924:	2200      	movs	r2, #0
 800b926:	4618      	mov	r0, r3
 800b928:	f7ff fa4a 	bl	800adc0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800b92c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b92e:	331c      	adds	r3, #28
 800b930:	2100      	movs	r1, #0
 800b932:	4618      	mov	r0, r3
 800b934:	f7fe facc 	bl	8009ed0 <st_dword>
					fs->wflag = 1;
 800b938:	693b      	ldr	r3, [r7, #16]
 800b93a:	2201      	movs	r2, #1
 800b93c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800b93e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b940:	2b00      	cmp	r3, #0
 800b942:	d037      	beq.n	800b9b4 <f_open+0x1d4>
						dw = fs->winsect;
 800b944:	693b      	ldr	r3, [r7, #16]
 800b946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b948:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800b94a:	f107 0314 	add.w	r3, r7, #20
 800b94e:	2200      	movs	r2, #0
 800b950:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b952:	4618      	mov	r0, r3
 800b954:	f7fe ff5d 	bl	800a812 <remove_chain>
 800b958:	4603      	mov	r3, r0
 800b95a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800b95e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b962:	2b00      	cmp	r3, #0
 800b964:	d126      	bne.n	800b9b4 <f_open+0x1d4>
							res = move_window(fs, dw);
 800b966:	693b      	ldr	r3, [r7, #16]
 800b968:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b96a:	4618      	mov	r0, r3
 800b96c:	f7fe fd0a 	bl	800a384 <move_window>
 800b970:	4603      	mov	r3, r0
 800b972:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800b976:	693b      	ldr	r3, [r7, #16]
 800b978:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b97a:	3a01      	subs	r2, #1
 800b97c:	60da      	str	r2, [r3, #12]
 800b97e:	e019      	b.n	800b9b4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800b980:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b984:	2b00      	cmp	r3, #0
 800b986:	d115      	bne.n	800b9b4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800b988:	7ebb      	ldrb	r3, [r7, #26]
 800b98a:	f003 0310 	and.w	r3, r3, #16
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d003      	beq.n	800b99a <f_open+0x1ba>
					res = FR_NO_FILE;
 800b992:	2304      	movs	r3, #4
 800b994:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800b998:	e00c      	b.n	800b9b4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800b99a:	79fb      	ldrb	r3, [r7, #7]
 800b99c:	f003 0302 	and.w	r3, r3, #2
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d007      	beq.n	800b9b4 <f_open+0x1d4>
 800b9a4:	7ebb      	ldrb	r3, [r7, #26]
 800b9a6:	f003 0301 	and.w	r3, r3, #1
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d002      	beq.n	800b9b4 <f_open+0x1d4>
						res = FR_DENIED;
 800b9ae:	2307      	movs	r3, #7
 800b9b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800b9b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d128      	bne.n	800ba0e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800b9bc:	79fb      	ldrb	r3, [r7, #7]
 800b9be:	f003 0308 	and.w	r3, r3, #8
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d003      	beq.n	800b9ce <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800b9c6:	79fb      	ldrb	r3, [r7, #7]
 800b9c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9cc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800b9ce:	693b      	ldr	r3, [r7, #16]
 800b9d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b9d2:	68fb      	ldr	r3, [r7, #12]
 800b9d4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800b9d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800b9dc:	79fb      	ldrb	r3, [r7, #7]
 800b9de:	f023 0301 	bic.w	r3, r3, #1
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	bf14      	ite	ne
 800b9e6:	2301      	movne	r3, #1
 800b9e8:	2300      	moveq	r3, #0
 800b9ea:	b2db      	uxtb	r3, r3
 800b9ec:	461a      	mov	r2, r3
 800b9ee:	f107 0314 	add.w	r3, r7, #20
 800b9f2:	4611      	mov	r1, r2
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	f7fe fb93 	bl	800a120 <inc_lock>
 800b9fa:	4602      	mov	r2, r0
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	691b      	ldr	r3, [r3, #16]
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d102      	bne.n	800ba0e <f_open+0x22e>
 800ba08:	2302      	movs	r3, #2
 800ba0a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ba0e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	f040 8095 	bne.w	800bb42 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ba18:	693b      	ldr	r3, [r7, #16]
 800ba1a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ba1c:	4611      	mov	r1, r2
 800ba1e:	4618      	mov	r0, r3
 800ba20:	f7ff f9af 	bl	800ad82 <ld_clust>
 800ba24:	4602      	mov	r2, r0
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ba2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba2c:	331c      	adds	r3, #28
 800ba2e:	4618      	mov	r0, r3
 800ba30:	f7fe fa10 	bl	8009e54 <ld_dword>
 800ba34:	4602      	mov	r2, r0
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800ba40:	693a      	ldr	r2, [r7, #16]
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ba46:	693b      	ldr	r3, [r7, #16]
 800ba48:	88da      	ldrh	r2, [r3, #6]
 800ba4a:	68fb      	ldr	r3, [r7, #12]
 800ba4c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	79fa      	ldrb	r2, [r7, #7]
 800ba52:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	2200      	movs	r2, #0
 800ba58:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	2200      	movs	r2, #0
 800ba64:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	3330      	adds	r3, #48	; 0x30
 800ba6a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ba6e:	2100      	movs	r1, #0
 800ba70:	4618      	mov	r0, r3
 800ba72:	f7fe fa7a 	bl	8009f6a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ba76:	79fb      	ldrb	r3, [r7, #7]
 800ba78:	f003 0320 	and.w	r3, r3, #32
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d060      	beq.n	800bb42 <f_open+0x362>
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	68db      	ldr	r3, [r3, #12]
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d05c      	beq.n	800bb42 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	68da      	ldr	r2, [r3, #12]
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ba90:	693b      	ldr	r3, [r7, #16]
 800ba92:	895b      	ldrh	r3, [r3, #10]
 800ba94:	025b      	lsls	r3, r3, #9
 800ba96:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	689b      	ldr	r3, [r3, #8]
 800ba9c:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	68db      	ldr	r3, [r3, #12]
 800baa2:	657b      	str	r3, [r7, #84]	; 0x54
 800baa4:	e016      	b.n	800bad4 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800baaa:	4618      	mov	r0, r3
 800baac:	f7fe fd25 	bl	800a4fa <get_fat>
 800bab0:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800bab2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bab4:	2b01      	cmp	r3, #1
 800bab6:	d802      	bhi.n	800babe <f_open+0x2de>
 800bab8:	2302      	movs	r3, #2
 800baba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800babe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bac4:	d102      	bne.n	800bacc <f_open+0x2ec>
 800bac6:	2301      	movs	r3, #1
 800bac8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800bacc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bace:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bad0:	1ad3      	subs	r3, r2, r3
 800bad2:	657b      	str	r3, [r7, #84]	; 0x54
 800bad4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d103      	bne.n	800bae4 <f_open+0x304>
 800badc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bade:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bae0:	429a      	cmp	r2, r3
 800bae2:	d8e0      	bhi.n	800baa6 <f_open+0x2c6>
				}
				fp->clust = clst;
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800bae8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800baea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d127      	bne.n	800bb42 <f_open+0x362>
 800baf2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800baf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d022      	beq.n	800bb42 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800bafc:	693b      	ldr	r3, [r7, #16]
 800bafe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bb00:	4618      	mov	r0, r3
 800bb02:	f7fe fcdb 	bl	800a4bc <clust2sect>
 800bb06:	6478      	str	r0, [r7, #68]	; 0x44
 800bb08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bb0a:	2b00      	cmp	r3, #0
 800bb0c:	d103      	bne.n	800bb16 <f_open+0x336>
						res = FR_INT_ERR;
 800bb0e:	2302      	movs	r3, #2
 800bb10:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800bb14:	e015      	b.n	800bb42 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800bb16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800bb18:	0a5a      	lsrs	r2, r3, #9
 800bb1a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bb1c:	441a      	add	r2, r3
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800bb22:	693b      	ldr	r3, [r7, #16]
 800bb24:	7858      	ldrb	r0, [r3, #1]
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	6a1a      	ldr	r2, [r3, #32]
 800bb30:	2301      	movs	r3, #1
 800bb32:	f7fe f919 	bl	8009d68 <disk_read>
 800bb36:	4603      	mov	r3, r0
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	d002      	beq.n	800bb42 <f_open+0x362>
 800bb3c:	2301      	movs	r3, #1
 800bb3e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800bb42:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d002      	beq.n	800bb50 <f_open+0x370>
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800bb50:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800bb54:	4618      	mov	r0, r3
 800bb56:	3760      	adds	r7, #96	; 0x60
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	bd80      	pop	{r7, pc}

0800bb5c <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b08c      	sub	sp, #48	; 0x30
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	60f8      	str	r0, [r7, #12]
 800bb64:	60b9      	str	r1, [r7, #8]
 800bb66:	607a      	str	r2, [r7, #4]
 800bb68:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800bb6a:	68bb      	ldr	r3, [r7, #8]
 800bb6c:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800bb6e:	683b      	ldr	r3, [r7, #0]
 800bb70:	2200      	movs	r2, #0
 800bb72:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	f107 0210 	add.w	r2, r7, #16
 800bb7a:	4611      	mov	r1, r2
 800bb7c:	4618      	mov	r0, r3
 800bb7e:	f7ff fdb3 	bl	800b6e8 <validate>
 800bb82:	4603      	mov	r3, r0
 800bb84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800bb88:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d107      	bne.n	800bba0 <f_write+0x44>
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	7d5b      	ldrb	r3, [r3, #21]
 800bb94:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800bb98:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d002      	beq.n	800bba6 <f_write+0x4a>
 800bba0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800bba4:	e14b      	b.n	800be3e <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	7d1b      	ldrb	r3, [r3, #20]
 800bbaa:	f003 0302 	and.w	r3, r3, #2
 800bbae:	2b00      	cmp	r3, #0
 800bbb0:	d101      	bne.n	800bbb6 <f_write+0x5a>
 800bbb2:	2307      	movs	r3, #7
 800bbb4:	e143      	b.n	800be3e <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	699a      	ldr	r2, [r3, #24]
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	441a      	add	r2, r3
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	699b      	ldr	r3, [r3, #24]
 800bbc2:	429a      	cmp	r2, r3
 800bbc4:	f080 812d 	bcs.w	800be22 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	699b      	ldr	r3, [r3, #24]
 800bbcc:	43db      	mvns	r3, r3
 800bbce:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800bbd0:	e127      	b.n	800be22 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	699b      	ldr	r3, [r3, #24]
 800bbd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	f040 80e3 	bne.w	800bda6 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	699b      	ldr	r3, [r3, #24]
 800bbe4:	0a5b      	lsrs	r3, r3, #9
 800bbe6:	693a      	ldr	r2, [r7, #16]
 800bbe8:	8952      	ldrh	r2, [r2, #10]
 800bbea:	3a01      	subs	r2, #1
 800bbec:	4013      	ands	r3, r2
 800bbee:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800bbf0:	69bb      	ldr	r3, [r7, #24]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d143      	bne.n	800bc7e <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	699b      	ldr	r3, [r3, #24]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d10c      	bne.n	800bc18 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	689b      	ldr	r3, [r3, #8]
 800bc02:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800bc04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d11a      	bne.n	800bc40 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	2100      	movs	r1, #0
 800bc0e:	4618      	mov	r0, r3
 800bc10:	f7fe fe64 	bl	800a8dc <create_chain>
 800bc14:	62b8      	str	r0, [r7, #40]	; 0x28
 800bc16:	e013      	b.n	800bc40 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d007      	beq.n	800bc30 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	699b      	ldr	r3, [r3, #24]
 800bc24:	4619      	mov	r1, r3
 800bc26:	68f8      	ldr	r0, [r7, #12]
 800bc28:	f7fe fef0 	bl	800aa0c <clmt_clust>
 800bc2c:	62b8      	str	r0, [r7, #40]	; 0x28
 800bc2e:	e007      	b.n	800bc40 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800bc30:	68fa      	ldr	r2, [r7, #12]
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	69db      	ldr	r3, [r3, #28]
 800bc36:	4619      	mov	r1, r3
 800bc38:	4610      	mov	r0, r2
 800bc3a:	f7fe fe4f 	bl	800a8dc <create_chain>
 800bc3e:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800bc40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	f000 80f2 	beq.w	800be2c <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800bc48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc4a:	2b01      	cmp	r3, #1
 800bc4c:	d104      	bne.n	800bc58 <f_write+0xfc>
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	2202      	movs	r2, #2
 800bc52:	755a      	strb	r2, [r3, #21]
 800bc54:	2302      	movs	r3, #2
 800bc56:	e0f2      	b.n	800be3e <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800bc58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc5e:	d104      	bne.n	800bc6a <f_write+0x10e>
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	2201      	movs	r2, #1
 800bc64:	755a      	strb	r2, [r3, #21]
 800bc66:	2301      	movs	r3, #1
 800bc68:	e0e9      	b.n	800be3e <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bc6e:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	689b      	ldr	r3, [r3, #8]
 800bc74:	2b00      	cmp	r3, #0
 800bc76:	d102      	bne.n	800bc7e <f_write+0x122>
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bc7c:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	7d1b      	ldrb	r3, [r3, #20]
 800bc82:	b25b      	sxtb	r3, r3
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	da18      	bge.n	800bcba <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800bc88:	693b      	ldr	r3, [r7, #16]
 800bc8a:	7858      	ldrb	r0, [r3, #1]
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	6a1a      	ldr	r2, [r3, #32]
 800bc96:	2301      	movs	r3, #1
 800bc98:	f7fe f886 	bl	8009da8 <disk_write>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d004      	beq.n	800bcac <f_write+0x150>
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	2201      	movs	r2, #1
 800bca6:	755a      	strb	r2, [r3, #21]
 800bca8:	2301      	movs	r3, #1
 800bcaa:	e0c8      	b.n	800be3e <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	7d1b      	ldrb	r3, [r3, #20]
 800bcb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bcb4:	b2da      	uxtb	r2, r3
 800bcb6:	68fb      	ldr	r3, [r7, #12]
 800bcb8:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800bcba:	693a      	ldr	r2, [r7, #16]
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	69db      	ldr	r3, [r3, #28]
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	4610      	mov	r0, r2
 800bcc4:	f7fe fbfa 	bl	800a4bc <clust2sect>
 800bcc8:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800bcca:	697b      	ldr	r3, [r7, #20]
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d104      	bne.n	800bcda <f_write+0x17e>
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	2202      	movs	r2, #2
 800bcd4:	755a      	strb	r2, [r3, #21]
 800bcd6:	2302      	movs	r3, #2
 800bcd8:	e0b1      	b.n	800be3e <f_write+0x2e2>
			sect += csect;
 800bcda:	697a      	ldr	r2, [r7, #20]
 800bcdc:	69bb      	ldr	r3, [r7, #24]
 800bcde:	4413      	add	r3, r2
 800bce0:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	0a5b      	lsrs	r3, r3, #9
 800bce6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800bce8:	6a3b      	ldr	r3, [r7, #32]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d03c      	beq.n	800bd68 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800bcee:	69ba      	ldr	r2, [r7, #24]
 800bcf0:	6a3b      	ldr	r3, [r7, #32]
 800bcf2:	4413      	add	r3, r2
 800bcf4:	693a      	ldr	r2, [r7, #16]
 800bcf6:	8952      	ldrh	r2, [r2, #10]
 800bcf8:	4293      	cmp	r3, r2
 800bcfa:	d905      	bls.n	800bd08 <f_write+0x1ac>
					cc = fs->csize - csect;
 800bcfc:	693b      	ldr	r3, [r7, #16]
 800bcfe:	895b      	ldrh	r3, [r3, #10]
 800bd00:	461a      	mov	r2, r3
 800bd02:	69bb      	ldr	r3, [r7, #24]
 800bd04:	1ad3      	subs	r3, r2, r3
 800bd06:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800bd08:	693b      	ldr	r3, [r7, #16]
 800bd0a:	7858      	ldrb	r0, [r3, #1]
 800bd0c:	6a3b      	ldr	r3, [r7, #32]
 800bd0e:	697a      	ldr	r2, [r7, #20]
 800bd10:	69f9      	ldr	r1, [r7, #28]
 800bd12:	f7fe f849 	bl	8009da8 <disk_write>
 800bd16:	4603      	mov	r3, r0
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d004      	beq.n	800bd26 <f_write+0x1ca>
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	2201      	movs	r2, #1
 800bd20:	755a      	strb	r2, [r3, #21]
 800bd22:	2301      	movs	r3, #1
 800bd24:	e08b      	b.n	800be3e <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	6a1a      	ldr	r2, [r3, #32]
 800bd2a:	697b      	ldr	r3, [r7, #20]
 800bd2c:	1ad3      	subs	r3, r2, r3
 800bd2e:	6a3a      	ldr	r2, [r7, #32]
 800bd30:	429a      	cmp	r2, r3
 800bd32:	d915      	bls.n	800bd60 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	6a1a      	ldr	r2, [r3, #32]
 800bd3e:	697b      	ldr	r3, [r7, #20]
 800bd40:	1ad3      	subs	r3, r2, r3
 800bd42:	025b      	lsls	r3, r3, #9
 800bd44:	69fa      	ldr	r2, [r7, #28]
 800bd46:	4413      	add	r3, r2
 800bd48:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bd4c:	4619      	mov	r1, r3
 800bd4e:	f7fe f8eb 	bl	8009f28 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	7d1b      	ldrb	r3, [r3, #20]
 800bd56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bd5a:	b2da      	uxtb	r2, r3
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800bd60:	6a3b      	ldr	r3, [r7, #32]
 800bd62:	025b      	lsls	r3, r3, #9
 800bd64:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800bd66:	e03f      	b.n	800bde8 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	6a1b      	ldr	r3, [r3, #32]
 800bd6c:	697a      	ldr	r2, [r7, #20]
 800bd6e:	429a      	cmp	r2, r3
 800bd70:	d016      	beq.n	800bda0 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	699a      	ldr	r2, [r3, #24]
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800bd7a:	429a      	cmp	r2, r3
 800bd7c:	d210      	bcs.n	800bda0 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800bd7e:	693b      	ldr	r3, [r7, #16]
 800bd80:	7858      	ldrb	r0, [r3, #1]
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800bd88:	2301      	movs	r3, #1
 800bd8a:	697a      	ldr	r2, [r7, #20]
 800bd8c:	f7fd ffec 	bl	8009d68 <disk_read>
 800bd90:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d004      	beq.n	800bda0 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	2201      	movs	r2, #1
 800bd9a:	755a      	strb	r2, [r3, #21]
 800bd9c:	2301      	movs	r3, #1
 800bd9e:	e04e      	b.n	800be3e <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	697a      	ldr	r2, [r7, #20]
 800bda4:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	699b      	ldr	r3, [r3, #24]
 800bdaa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdae:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800bdb2:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800bdb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	d901      	bls.n	800bdc0 <f_write+0x264>
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	699b      	ldr	r3, [r3, #24]
 800bdca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bdce:	4413      	add	r3, r2
 800bdd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bdd2:	69f9      	ldr	r1, [r7, #28]
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	f7fe f8a7 	bl	8009f28 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	7d1b      	ldrb	r3, [r3, #20]
 800bdde:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800bde2:	b2da      	uxtb	r2, r3
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800bde8:	69fa      	ldr	r2, [r7, #28]
 800bdea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdec:	4413      	add	r3, r2
 800bdee:	61fb      	str	r3, [r7, #28]
 800bdf0:	68fb      	ldr	r3, [r7, #12]
 800bdf2:	699a      	ldr	r2, [r3, #24]
 800bdf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bdf6:	441a      	add	r2, r3
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	619a      	str	r2, [r3, #24]
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	68da      	ldr	r2, [r3, #12]
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	699b      	ldr	r3, [r3, #24]
 800be04:	429a      	cmp	r2, r3
 800be06:	bf38      	it	cc
 800be08:	461a      	movcc	r2, r3
 800be0a:	68fb      	ldr	r3, [r7, #12]
 800be0c:	60da      	str	r2, [r3, #12]
 800be0e:	683b      	ldr	r3, [r7, #0]
 800be10:	681a      	ldr	r2, [r3, #0]
 800be12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be14:	441a      	add	r2, r3
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	601a      	str	r2, [r3, #0]
 800be1a:	687a      	ldr	r2, [r7, #4]
 800be1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be1e:	1ad3      	subs	r3, r2, r3
 800be20:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	2b00      	cmp	r3, #0
 800be26:	f47f aed4 	bne.w	800bbd2 <f_write+0x76>
 800be2a:	e000      	b.n	800be2e <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800be2c:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	7d1b      	ldrb	r3, [r3, #20]
 800be32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800be36:	b2da      	uxtb	r2, r3
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800be3c:	2300      	movs	r3, #0
}
 800be3e:	4618      	mov	r0, r3
 800be40:	3730      	adds	r7, #48	; 0x30
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}

0800be46 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800be46:	b580      	push	{r7, lr}
 800be48:	b086      	sub	sp, #24
 800be4a:	af00      	add	r7, sp, #0
 800be4c:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	f107 0208 	add.w	r2, r7, #8
 800be54:	4611      	mov	r1, r2
 800be56:	4618      	mov	r0, r3
 800be58:	f7ff fc46 	bl	800b6e8 <validate>
 800be5c:	4603      	mov	r3, r0
 800be5e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800be60:	7dfb      	ldrb	r3, [r7, #23]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d168      	bne.n	800bf38 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	7d1b      	ldrb	r3, [r3, #20]
 800be6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d062      	beq.n	800bf38 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	7d1b      	ldrb	r3, [r3, #20]
 800be76:	b25b      	sxtb	r3, r3
 800be78:	2b00      	cmp	r3, #0
 800be7a:	da15      	bge.n	800bea8 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800be7c:	68bb      	ldr	r3, [r7, #8]
 800be7e:	7858      	ldrb	r0, [r3, #1]
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	6a1a      	ldr	r2, [r3, #32]
 800be8a:	2301      	movs	r3, #1
 800be8c:	f7fd ff8c 	bl	8009da8 <disk_write>
 800be90:	4603      	mov	r3, r0
 800be92:	2b00      	cmp	r3, #0
 800be94:	d001      	beq.n	800be9a <f_sync+0x54>
 800be96:	2301      	movs	r3, #1
 800be98:	e04f      	b.n	800bf3a <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	7d1b      	ldrb	r3, [r3, #20]
 800be9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bea2:	b2da      	uxtb	r2, r3
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800bea8:	f000 f976 	bl	800c198 <get_fattime>
 800beac:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800beae:	68ba      	ldr	r2, [r7, #8]
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800beb4:	4619      	mov	r1, r3
 800beb6:	4610      	mov	r0, r2
 800beb8:	f7fe fa64 	bl	800a384 <move_window>
 800bebc:	4603      	mov	r3, r0
 800bebe:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800bec0:	7dfb      	ldrb	r3, [r7, #23]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d138      	bne.n	800bf38 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800beca:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	330b      	adds	r3, #11
 800bed0:	781a      	ldrb	r2, [r3, #0]
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	330b      	adds	r3, #11
 800bed6:	f042 0220 	orr.w	r2, r2, #32
 800beda:	b2d2      	uxtb	r2, r2
 800bedc:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	6818      	ldr	r0, [r3, #0]
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	689b      	ldr	r3, [r3, #8]
 800bee6:	461a      	mov	r2, r3
 800bee8:	68f9      	ldr	r1, [r7, #12]
 800beea:	f7fe ff69 	bl	800adc0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	f103 021c 	add.w	r2, r3, #28
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	68db      	ldr	r3, [r3, #12]
 800bef8:	4619      	mov	r1, r3
 800befa:	4610      	mov	r0, r2
 800befc:	f7fd ffe8 	bl	8009ed0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	3316      	adds	r3, #22
 800bf04:	6939      	ldr	r1, [r7, #16]
 800bf06:	4618      	mov	r0, r3
 800bf08:	f7fd ffe2 	bl	8009ed0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	3312      	adds	r3, #18
 800bf10:	2100      	movs	r1, #0
 800bf12:	4618      	mov	r0, r3
 800bf14:	f7fd ffc1 	bl	8009e9a <st_word>
					fs->wflag = 1;
 800bf18:	68bb      	ldr	r3, [r7, #8]
 800bf1a:	2201      	movs	r2, #1
 800bf1c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800bf1e:	68bb      	ldr	r3, [r7, #8]
 800bf20:	4618      	mov	r0, r3
 800bf22:	f7fe fa5d 	bl	800a3e0 <sync_fs>
 800bf26:	4603      	mov	r3, r0
 800bf28:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	7d1b      	ldrb	r3, [r3, #20]
 800bf2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bf32:	b2da      	uxtb	r2, r3
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800bf38:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	3718      	adds	r7, #24
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	bd80      	pop	{r7, pc}

0800bf42 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800bf42:	b580      	push	{r7, lr}
 800bf44:	b084      	sub	sp, #16
 800bf46:	af00      	add	r7, sp, #0
 800bf48:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800bf4a:	6878      	ldr	r0, [r7, #4]
 800bf4c:	f7ff ff7b 	bl	800be46 <f_sync>
 800bf50:	4603      	mov	r3, r0
 800bf52:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800bf54:	7bfb      	ldrb	r3, [r7, #15]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d118      	bne.n	800bf8c <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	f107 0208 	add.w	r2, r7, #8
 800bf60:	4611      	mov	r1, r2
 800bf62:	4618      	mov	r0, r3
 800bf64:	f7ff fbc0 	bl	800b6e8 <validate>
 800bf68:	4603      	mov	r3, r0
 800bf6a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800bf6c:	7bfb      	ldrb	r3, [r7, #15]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d10c      	bne.n	800bf8c <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	691b      	ldr	r3, [r3, #16]
 800bf76:	4618      	mov	r0, r3
 800bf78:	f7fe f960 	bl	800a23c <dec_lock>
 800bf7c:	4603      	mov	r3, r0
 800bf7e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800bf80:	7bfb      	ldrb	r3, [r7, #15]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d102      	bne.n	800bf8c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2200      	movs	r2, #0
 800bf8a:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800bf8c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf8e:	4618      	mov	r0, r3
 800bf90:	3710      	adds	r7, #16
 800bf92:	46bd      	mov	sp, r7
 800bf94:	bd80      	pop	{r7, pc}
	...

0800bf98 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800bf98:	b480      	push	{r7}
 800bf9a:	b087      	sub	sp, #28
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	60f8      	str	r0, [r7, #12]
 800bfa0:	60b9      	str	r1, [r7, #8]
 800bfa2:	4613      	mov	r3, r2
 800bfa4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800bfa6:	2301      	movs	r3, #1
 800bfa8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800bfaa:	2300      	movs	r3, #0
 800bfac:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800bfae:	4b1f      	ldr	r3, [pc, #124]	; (800c02c <FATFS_LinkDriverEx+0x94>)
 800bfb0:	7a5b      	ldrb	r3, [r3, #9]
 800bfb2:	b2db      	uxtb	r3, r3
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d131      	bne.n	800c01c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800bfb8:	4b1c      	ldr	r3, [pc, #112]	; (800c02c <FATFS_LinkDriverEx+0x94>)
 800bfba:	7a5b      	ldrb	r3, [r3, #9]
 800bfbc:	b2db      	uxtb	r3, r3
 800bfbe:	461a      	mov	r2, r3
 800bfc0:	4b1a      	ldr	r3, [pc, #104]	; (800c02c <FATFS_LinkDriverEx+0x94>)
 800bfc2:	2100      	movs	r1, #0
 800bfc4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800bfc6:	4b19      	ldr	r3, [pc, #100]	; (800c02c <FATFS_LinkDriverEx+0x94>)
 800bfc8:	7a5b      	ldrb	r3, [r3, #9]
 800bfca:	b2db      	uxtb	r3, r3
 800bfcc:	4a17      	ldr	r2, [pc, #92]	; (800c02c <FATFS_LinkDriverEx+0x94>)
 800bfce:	009b      	lsls	r3, r3, #2
 800bfd0:	4413      	add	r3, r2
 800bfd2:	68fa      	ldr	r2, [r7, #12]
 800bfd4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800bfd6:	4b15      	ldr	r3, [pc, #84]	; (800c02c <FATFS_LinkDriverEx+0x94>)
 800bfd8:	7a5b      	ldrb	r3, [r3, #9]
 800bfda:	b2db      	uxtb	r3, r3
 800bfdc:	461a      	mov	r2, r3
 800bfde:	4b13      	ldr	r3, [pc, #76]	; (800c02c <FATFS_LinkDriverEx+0x94>)
 800bfe0:	4413      	add	r3, r2
 800bfe2:	79fa      	ldrb	r2, [r7, #7]
 800bfe4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800bfe6:	4b11      	ldr	r3, [pc, #68]	; (800c02c <FATFS_LinkDriverEx+0x94>)
 800bfe8:	7a5b      	ldrb	r3, [r3, #9]
 800bfea:	b2db      	uxtb	r3, r3
 800bfec:	1c5a      	adds	r2, r3, #1
 800bfee:	b2d1      	uxtb	r1, r2
 800bff0:	4a0e      	ldr	r2, [pc, #56]	; (800c02c <FATFS_LinkDriverEx+0x94>)
 800bff2:	7251      	strb	r1, [r2, #9]
 800bff4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800bff6:	7dbb      	ldrb	r3, [r7, #22]
 800bff8:	3330      	adds	r3, #48	; 0x30
 800bffa:	b2da      	uxtb	r2, r3
 800bffc:	68bb      	ldr	r3, [r7, #8]
 800bffe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	3301      	adds	r3, #1
 800c004:	223a      	movs	r2, #58	; 0x3a
 800c006:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800c008:	68bb      	ldr	r3, [r7, #8]
 800c00a:	3302      	adds	r3, #2
 800c00c:	222f      	movs	r2, #47	; 0x2f
 800c00e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800c010:	68bb      	ldr	r3, [r7, #8]
 800c012:	3303      	adds	r3, #3
 800c014:	2200      	movs	r2, #0
 800c016:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800c018:	2300      	movs	r3, #0
 800c01a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800c01c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c01e:	4618      	mov	r0, r3
 800c020:	371c      	adds	r7, #28
 800c022:	46bd      	mov	sp, r7
 800c024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c028:	4770      	bx	lr
 800c02a:	bf00      	nop
 800c02c:	2000031c 	.word	0x2000031c

0800c030 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b082      	sub	sp, #8
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
 800c038:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800c03a:	2200      	movs	r2, #0
 800c03c:	6839      	ldr	r1, [r7, #0]
 800c03e:	6878      	ldr	r0, [r7, #4]
 800c040:	f7ff ffaa 	bl	800bf98 <FATFS_LinkDriverEx>
 800c044:	4603      	mov	r3, r0
}
 800c046:	4618      	mov	r0, r3
 800c048:	3708      	adds	r7, #8
 800c04a:	46bd      	mov	sp, r7
 800c04c:	bd80      	pop	{r7, pc}
	...

0800c050 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 800c050:	b580      	push	{r7, lr}
 800c052:	b082      	sub	sp, #8
 800c054:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800c056:	2300      	movs	r3, #0
 800c058:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c05a:	f000 f879 	bl	800c150 <BSP_SD_IsDetected>
 800c05e:	4603      	mov	r3, r0
 800c060:	2b01      	cmp	r3, #1
 800c062:	d001      	beq.n	800c068 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800c064:	2302      	movs	r3, #2
 800c066:	e012      	b.n	800c08e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd2);
 800c068:	480b      	ldr	r0, [pc, #44]	; (800c098 <BSP_SD_Init+0x48>)
 800c06a:	f7fb f9ab 	bl	80073c4 <HAL_SD_Init>
 800c06e:	4603      	mov	r3, r0
 800c070:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800c072:	79fb      	ldrb	r3, [r7, #7]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d109      	bne.n	800c08c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd2, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800c078:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800c07c:	4806      	ldr	r0, [pc, #24]	; (800c098 <BSP_SD_Init+0x48>)
 800c07e:	f7fb ff81 	bl	8007f84 <HAL_SD_ConfigWideBusOperation>
 800c082:	4603      	mov	r3, r0
 800c084:	2b00      	cmp	r3, #0
 800c086:	d001      	beq.n	800c08c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800c088:	2301      	movs	r3, #1
 800c08a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800c08c:	79fb      	ldrb	r3, [r7, #7]
}
 800c08e:	4618      	mov	r0, r3
 800c090:	3708      	adds	r7, #8
 800c092:	46bd      	mov	sp, r7
 800c094:	bd80      	pop	{r7, pc}
 800c096:	bf00      	nop
 800c098:	20000990 	.word	0x20000990

0800c09c <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	b088      	sub	sp, #32
 800c0a0:	af02      	add	r7, sp, #8
 800c0a2:	60f8      	str	r0, [r7, #12]
 800c0a4:	60b9      	str	r1, [r7, #8]
 800c0a6:	607a      	str	r2, [r7, #4]
 800c0a8:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd2, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800c0ae:	683b      	ldr	r3, [r7, #0]
 800c0b0:	9300      	str	r3, [sp, #0]
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	68ba      	ldr	r2, [r7, #8]
 800c0b6:	68f9      	ldr	r1, [r7, #12]
 800c0b8:	4806      	ldr	r0, [pc, #24]	; (800c0d4 <BSP_SD_ReadBlocks+0x38>)
 800c0ba:	f7fb fa12 	bl	80074e2 <HAL_SD_ReadBlocks>
 800c0be:	4603      	mov	r3, r0
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d001      	beq.n	800c0c8 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800c0c4:	2301      	movs	r3, #1
 800c0c6:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 800c0c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	3718      	adds	r7, #24
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	bd80      	pop	{r7, pc}
 800c0d2:	bf00      	nop
 800c0d4:	20000990 	.word	0x20000990

0800c0d8 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c0d8:	b580      	push	{r7, lr}
 800c0da:	b088      	sub	sp, #32
 800c0dc:	af02      	add	r7, sp, #8
 800c0de:	60f8      	str	r0, [r7, #12]
 800c0e0:	60b9      	str	r1, [r7, #8]
 800c0e2:	607a      	str	r2, [r7, #4]
 800c0e4:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd2, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	9300      	str	r3, [sp, #0]
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	68ba      	ldr	r2, [r7, #8]
 800c0f2:	68f9      	ldr	r1, [r7, #12]
 800c0f4:	4806      	ldr	r0, [pc, #24]	; (800c110 <BSP_SD_WriteBlocks+0x38>)
 800c0f6:	f7fb fb8a 	bl	800780e <HAL_SD_WriteBlocks>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d001      	beq.n	800c104 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800c100:	2301      	movs	r3, #1
 800c102:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 800c104:	7dfb      	ldrb	r3, [r7, #23]
}
 800c106:	4618      	mov	r0, r3
 800c108:	3718      	adds	r7, #24
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}
 800c10e:	bf00      	nop
 800c110:	20000990 	.word	0x20000990

0800c114 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
uint8_t BSP_SD_GetCardState(void)
{
 800c114:	b580      	push	{r7, lr}
 800c116:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd2) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c118:	4805      	ldr	r0, [pc, #20]	; (800c130 <BSP_SD_GetCardState+0x1c>)
 800c11a:	f7fb ffaf 	bl	800807c <HAL_SD_GetCardState>
 800c11e:	4603      	mov	r3, r0
 800c120:	2b04      	cmp	r3, #4
 800c122:	bf14      	ite	ne
 800c124:	2301      	movne	r3, #1
 800c126:	2300      	moveq	r3, #0
 800c128:	b2db      	uxtb	r3, r3
}
 800c12a:	4618      	mov	r0, r3
 800c12c:	bd80      	pop	{r7, pc}
 800c12e:	bf00      	nop
 800c130:	20000990 	.word	0x20000990

0800c134 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b082      	sub	sp, #8
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd2, CardInfo);
 800c13c:	6879      	ldr	r1, [r7, #4]
 800c13e:	4803      	ldr	r0, [pc, #12]	; (800c14c <BSP_SD_GetCardInfo+0x18>)
 800c140:	f7fb fef4 	bl	8007f2c <HAL_SD_GetCardInfo>
}
 800c144:	bf00      	nop
 800c146:	3708      	adds	r7, #8
 800c148:	46bd      	mov	sp, r7
 800c14a:	bd80      	pop	{r7, pc}
 800c14c:	20000990 	.word	0x20000990

0800c150 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b082      	sub	sp, #8
 800c154:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800c156:	2301      	movs	r3, #1
 800c158:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 800c15a:	f000 f825 	bl	800c1a8 <BSP_PlatformIsDetected>
 800c15e:	4603      	mov	r3, r0
 800c160:	2b00      	cmp	r3, #0
 800c162:	d101      	bne.n	800c168 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800c164:	2300      	movs	r3, #0
 800c166:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800c168:	79fb      	ldrb	r3, [r7, #7]
 800c16a:	b2db      	uxtb	r3, r3
}
 800c16c:	4618      	mov	r0, r3
 800c16e:	3708      	adds	r7, #8
 800c170:	46bd      	mov	sp, r7
 800c172:	bd80      	pop	{r7, pc}

0800c174 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800c174:	b580      	push	{r7, lr}
 800c176:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800c178:	4904      	ldr	r1, [pc, #16]	; (800c18c <MX_FATFS_Init+0x18>)
 800c17a:	4805      	ldr	r0, [pc, #20]	; (800c190 <MX_FATFS_Init+0x1c>)
 800c17c:	f7ff ff58 	bl	800c030 <FATFS_LinkDriver>
 800c180:	4603      	mov	r3, r0
 800c182:	461a      	mov	r2, r3
 800c184:	4b03      	ldr	r3, [pc, #12]	; (800c194 <MX_FATFS_Init+0x20>)
 800c186:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800c188:	bf00      	nop
 800c18a:	bd80      	pop	{r7, pc}
 800c18c:	200004d0 	.word	0x200004d0
 800c190:	08011ed0 	.word	0x08011ed0
 800c194:	200004cc 	.word	0x200004cc

0800c198 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800c198:	b480      	push	{r7}
 800c19a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800c19c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800c19e:	4618      	mov	r0, r3
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a6:	4770      	bx	lr

0800c1a8 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b082      	sub	sp, #8
 800c1ac:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800c1ae:	2301      	movs	r3, #1
 800c1b0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800c1b2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800c1b6:	4806      	ldr	r0, [pc, #24]	; (800c1d0 <BSP_PlatformIsDetected+0x28>)
 800c1b8:	f7f9 f814 	bl	80051e4 <HAL_GPIO_ReadPin>
 800c1bc:	4603      	mov	r3, r0
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d001      	beq.n	800c1c6 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
 800c1c6:	79fb      	ldrb	r3, [r7, #7]
}  
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	3708      	adds	r7, #8
 800c1cc:	46bd      	mov	sp, r7
 800c1ce:	bd80      	pop	{r7, pc}
 800c1d0:	40022000 	.word	0x40022000

0800c1d4 <addJogada>:





pfnode addJogada(bool validat,int posicao,int posicaox,int posicaoy,pfnode lista){
 800c1d4:	b5b0      	push	{r4, r5, r7, lr}
 800c1d6:	b0a0      	sub	sp, #128	; 0x80
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	60b9      	str	r1, [r7, #8]
 800c1dc:	607a      	str	r2, [r7, #4]
 800c1de:	603b      	str	r3, [r7, #0]
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	73fb      	strb	r3, [r7, #15]

	char erro[SIZE];
	pfnode auxLista=lista;
 800c1e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c1e8:	67fb      	str	r3, [r7, #124]	; 0x7c

	pfnode aux = malloc(sizeof(fnode));
 800c1ea:	2018      	movs	r0, #24
 800c1ec:	f003 fa00 	bl	800f5f0 <malloc>
 800c1f0:	4603      	mov	r3, r0
 800c1f2:	67bb      	str	r3, [r7, #120]	; 0x78

	if(aux==NULL){
 800c1f4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d11e      	bne.n	800c238 <addJogada+0x64>
		sprintf(erro, "ERROR ALOCATING MEMORY");
 800c1fa:	f107 0314 	add.w	r3, r7, #20
 800c1fe:	4a27      	ldr	r2, [pc, #156]	; (800c29c <addJogada+0xc8>)
 800c200:	461c      	mov	r4, r3
 800c202:	4615      	mov	r5, r2
 800c204:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c206:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c208:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c20c:	6020      	str	r0, [r4, #0]
 800c20e:	3404      	adds	r4, #4
 800c210:	8021      	strh	r1, [r4, #0]
 800c212:	3402      	adds	r4, #2
 800c214:	0c0b      	lsrs	r3, r1, #16
 800c216:	7023      	strb	r3, [r4, #0]

		BSP_LCD_DisplayStringAt(BSP_LCD_GetXSize()/2, BSP_LCD_GetYSize()/2, (uint8_t *) erro, LEFT_MODE);
 800c218:	f7f5 f8cc 	bl	80013b4 <BSP_LCD_GetXSize>
 800c21c:	4603      	mov	r3, r0
 800c21e:	085b      	lsrs	r3, r3, #1
 800c220:	b29c      	uxth	r4, r3
 800c222:	f7f5 f8d3 	bl	80013cc <BSP_LCD_GetYSize>
 800c226:	4603      	mov	r3, r0
 800c228:	085b      	lsrs	r3, r3, #1
 800c22a:	b299      	uxth	r1, r3
 800c22c:	f107 0214 	add.w	r2, r7, #20
 800c230:	2303      	movs	r3, #3
 800c232:	4620      	mov	r0, r4
 800c234:	f7f5 fa52 	bl	80016dc <BSP_LCD_DisplayStringAt>
	}

	aux->valida=validat;
 800c238:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c23a:	7bfa      	ldrb	r2, [r7, #15]
 800c23c:	741a      	strb	r2, [r3, #16]
	aux->posicao=posicao;
 800c23e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c240:	68ba      	ldr	r2, [r7, #8]
 800c242:	601a      	str	r2, [r3, #0]
	aux->posicaoX=posicaox;
 800c244:	687a      	ldr	r2, [r7, #4]
 800c246:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c248:	605a      	str	r2, [r3, #4]
	aux->posicaoY=posicaoy;
 800c24a:	683a      	ldr	r2, [r7, #0]
 800c24c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c24e:	609a      	str	r2, [r3, #8]
	aux->jogador=0;
 800c250:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c252:	2200      	movs	r2, #0
 800c254:	60da      	str	r2, [r3, #12]
	aux->ja_jogada=false;
 800c256:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c258:	2200      	movs	r2, #0
 800c25a:	745a      	strb	r2, [r3, #17]
	aux->next=NULL;
 800c25c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c25e:	2200      	movs	r2, #0
 800c260:	615a      	str	r2, [r3, #20]

	if(lista==NULL)
 800c262:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c266:	2b00      	cmp	r3, #0
 800c268:	d10e      	bne.n	800c288 <addJogada+0xb4>
		return aux;
 800c26a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c26c:	e011      	b.n	800c292 <addJogada+0xbe>
	else{
		while(auxLista!=NULL){

			if(auxLista->next==NULL){
 800c26e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c270:	695b      	ldr	r3, [r3, #20]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d105      	bne.n	800c282 <addJogada+0xae>
				auxLista->next=aux;
 800c276:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c278:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c27a:	615a      	str	r2, [r3, #20]
				return lista;
 800c27c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c280:	e007      	b.n	800c292 <addJogada+0xbe>
			}

			auxLista=auxLista->next;
 800c282:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c284:	695b      	ldr	r3, [r3, #20]
 800c286:	67fb      	str	r3, [r7, #124]	; 0x7c
		while(auxLista!=NULL){
 800c288:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d1ef      	bne.n	800c26e <addJogada+0x9a>
		}
	}
 return lista;//está aqui só para não dar warning
 800c28e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 800c292:	4618      	mov	r0, r3
 800c294:	3780      	adds	r7, #128	; 0x80
 800c296:	46bd      	mov	sp, r7
 800c298:	bdb0      	pop	{r4, r5, r7, pc}
 800c29a:	bf00      	nop
 800c29c:	0800fea8 	.word	0x0800fea8

0800c2a0 <insereAs4inic>:


void insereAs4inic(pfnode list,int player){
 800c2a0:	b580      	push	{r7, lr}
 800c2a2:	b084      	sub	sp, #16
 800c2a4:	af00      	add	r7, sp, #0
 800c2a6:	6078      	str	r0, [r7, #4]
 800c2a8:	6039      	str	r1, [r7, #0]

	pfnode auxlist=list;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	60fb      	str	r3, [r7, #12]

	while(auxlist!=NULL){
 800c2ae:	e030      	b.n	800c312 <insereAs4inic+0x72>
		if(auxlist->posicao==28 || auxlist->posicao==37){
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	2b1c      	cmp	r3, #28
 800c2b6:	d003      	beq.n	800c2c0 <insereAs4inic+0x20>
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	2b25      	cmp	r3, #37	; 0x25
 800c2be:	d10e      	bne.n	800c2de <insereAs4inic+0x3e>

			inserePeca(auxlist->posicaoX,auxlist->posicaoY,1);
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	685b      	ldr	r3, [r3, #4]
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	689b      	ldr	r3, [r3, #8]
 800c2ca:	2201      	movs	r2, #1
 800c2cc:	4619      	mov	r1, r3
 800c2ce:	f000 f827 	bl	800c320 <inserePeca>
			auxlist->ja_jogada=true;
 800c2d2:	68fb      	ldr	r3, [r7, #12]
 800c2d4:	2201      	movs	r2, #1
 800c2d6:	745a      	strb	r2, [r3, #17]
			auxlist->jogador=1;
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	2201      	movs	r2, #1
 800c2dc:	60da      	str	r2, [r3, #12]
		}
		if(auxlist->posicao==29 || auxlist->posicao==36){
 800c2de:	68fb      	ldr	r3, [r7, #12]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	2b1d      	cmp	r3, #29
 800c2e4:	d003      	beq.n	800c2ee <insereAs4inic+0x4e>
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	2b24      	cmp	r3, #36	; 0x24
 800c2ec:	d10e      	bne.n	800c30c <insereAs4inic+0x6c>

			inserePeca(auxlist->posicaoX,auxlist->posicaoY,2);
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	685b      	ldr	r3, [r3, #4]
 800c2f2:	4618      	mov	r0, r3
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	689b      	ldr	r3, [r3, #8]
 800c2f8:	2202      	movs	r2, #2
 800c2fa:	4619      	mov	r1, r3
 800c2fc:	f000 f810 	bl	800c320 <inserePeca>
			auxlist->ja_jogada=true;
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	2201      	movs	r2, #1
 800c304:	745a      	strb	r2, [r3, #17]
			auxlist->jogador=2;
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	2202      	movs	r2, #2
 800c30a:	60da      	str	r2, [r3, #12]
		}
		auxlist=auxlist->next;
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	695b      	ldr	r3, [r3, #20]
 800c310:	60fb      	str	r3, [r7, #12]
	while(auxlist!=NULL){
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	2b00      	cmp	r3, #0
 800c316:	d1cb      	bne.n	800c2b0 <insereAs4inic+0x10>
	}
}
 800c318:	bf00      	nop
 800c31a:	3710      	adds	r7, #16
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}

0800c320 <inserePeca>:


void inserePeca(int a,int b,int jogador){
 800c320:	b5b0      	push	{r4, r5, r7, lr}
 800c322:	b084      	sub	sp, #16
 800c324:	af00      	add	r7, sp, #0
 800c326:	60f8      	str	r0, [r7, #12]
 800c328:	60b9      	str	r1, [r7, #8]
 800c32a:	607a      	str	r2, [r7, #4]

	a=a+QUADRADO/2;
 800c32c:	f7f5 f84e 	bl	80013cc <BSP_LCD_GetYSize>
 800c330:	4602      	mov	r2, r0
 800c332:	4b3e      	ldr	r3, [pc, #248]	; (800c42c <inserePeca+0x10c>)
 800c334:	fba3 2302 	umull	r2, r3, r3, r2
 800c338:	091a      	lsrs	r2, r3, #4
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	4413      	add	r3, r2
 800c33e:	60fb      	str	r3, [r7, #12]
	b=b+QUADRADO/2;
 800c340:	f7f5 f844 	bl	80013cc <BSP_LCD_GetYSize>
 800c344:	4602      	mov	r2, r0
 800c346:	4b39      	ldr	r3, [pc, #228]	; (800c42c <inserePeca+0x10c>)
 800c348:	fba3 2302 	umull	r2, r3, r3, r2
 800c34c:	091a      	lsrs	r2, r3, #4
 800c34e:	68bb      	ldr	r3, [r7, #8]
 800c350:	4413      	add	r3, r2
 800c352:	60bb      	str	r3, [r7, #8]

	if(jogador==1){
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2b01      	cmp	r3, #1
 800c358:	d132      	bne.n	800c3c0 <inserePeca+0xa0>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800c35a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800c35e:	f7f5 f8a1 	bl	80014a4 <BSP_LCD_SetTextColor>
	BSP_LCD_DrawCircle(a,b, QUADRADO/2-TAMMATRIZ );
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	b29c      	uxth	r4, r3
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	b29d      	uxth	r5, r3
 800c36a:	f7f5 f82f 	bl	80013cc <BSP_LCD_GetYSize>
 800c36e:	4602      	mov	r2, r0
 800c370:	4b2e      	ldr	r3, [pc, #184]	; (800c42c <inserePeca+0x10c>)
 800c372:	fba3 2302 	umull	r2, r3, r3, r2
 800c376:	091b      	lsrs	r3, r3, #4
 800c378:	b29b      	uxth	r3, r3
 800c37a:	3b08      	subs	r3, #8
 800c37c:	b29b      	uxth	r3, r3
 800c37e:	461a      	mov	r2, r3
 800c380:	4629      	mov	r1, r5
 800c382:	4620      	mov	r0, r4
 800c384:	f7f5 fb20 	bl	80019c8 <BSP_LCD_DrawCircle>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800c388:	f04f 30ff 	mov.w	r0, #4294967295
 800c38c:	f7f5 f88a 	bl	80014a4 <BSP_LCD_SetTextColor>
	BSP_LCD_FillCircle(a,b, QUADRADO/2-9);
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	b29c      	uxth	r4, r3
 800c394:	68bb      	ldr	r3, [r7, #8]
 800c396:	b29d      	uxth	r5, r3
 800c398:	f7f5 f818 	bl	80013cc <BSP_LCD_GetYSize>
 800c39c:	4602      	mov	r2, r0
 800c39e:	4b23      	ldr	r3, [pc, #140]	; (800c42c <inserePeca+0x10c>)
 800c3a0:	fba3 2302 	umull	r2, r3, r3, r2
 800c3a4:	091b      	lsrs	r3, r3, #4
 800c3a6:	b29b      	uxth	r3, r3
 800c3a8:	3b09      	subs	r3, #9
 800c3aa:	b29b      	uxth	r3, r3
 800c3ac:	461a      	mov	r2, r3
 800c3ae:	4629      	mov	r1, r5
 800c3b0:	4620      	mov	r0, r4
 800c3b2:	f7f5 fc53 	bl	8001c5c <BSP_LCD_FillCircle>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK); //para garantir que a estrita está a preto
 800c3b6:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800c3ba:	f7f5 f873 	bl	80014a4 <BSP_LCD_SetTextColor>
		BSP_LCD_DrawCircle(a,b, QUADRADO/2-TAMMATRIZ );
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
		BSP_LCD_FillCircle(a,b, QUADRADO/2-9);
	}

}
 800c3be:	e030      	b.n	800c422 <inserePeca+0x102>
	}else if(jogador==2){
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	2b02      	cmp	r3, #2
 800c3c4:	d12d      	bne.n	800c422 <inserePeca+0x102>
		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800c3c6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3ca:	f7f5 f86b 	bl	80014a4 <BSP_LCD_SetTextColor>
		BSP_LCD_DrawCircle(a,b, QUADRADO/2-TAMMATRIZ );
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	b29c      	uxth	r4, r3
 800c3d2:	68bb      	ldr	r3, [r7, #8]
 800c3d4:	b29d      	uxth	r5, r3
 800c3d6:	f7f4 fff9 	bl	80013cc <BSP_LCD_GetYSize>
 800c3da:	4602      	mov	r2, r0
 800c3dc:	4b13      	ldr	r3, [pc, #76]	; (800c42c <inserePeca+0x10c>)
 800c3de:	fba3 2302 	umull	r2, r3, r3, r2
 800c3e2:	091b      	lsrs	r3, r3, #4
 800c3e4:	b29b      	uxth	r3, r3
 800c3e6:	3b08      	subs	r3, #8
 800c3e8:	b29b      	uxth	r3, r3
 800c3ea:	461a      	mov	r2, r3
 800c3ec:	4629      	mov	r1, r5
 800c3ee:	4620      	mov	r0, r4
 800c3f0:	f7f5 faea 	bl	80019c8 <BSP_LCD_DrawCircle>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800c3f4:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800c3f8:	f7f5 f854 	bl	80014a4 <BSP_LCD_SetTextColor>
		BSP_LCD_FillCircle(a,b, QUADRADO/2-9);
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	b29c      	uxth	r4, r3
 800c400:	68bb      	ldr	r3, [r7, #8]
 800c402:	b29d      	uxth	r5, r3
 800c404:	f7f4 ffe2 	bl	80013cc <BSP_LCD_GetYSize>
 800c408:	4602      	mov	r2, r0
 800c40a:	4b08      	ldr	r3, [pc, #32]	; (800c42c <inserePeca+0x10c>)
 800c40c:	fba3 2302 	umull	r2, r3, r3, r2
 800c410:	091b      	lsrs	r3, r3, #4
 800c412:	b29b      	uxth	r3, r3
 800c414:	3b09      	subs	r3, #9
 800c416:	b29b      	uxth	r3, r3
 800c418:	461a      	mov	r2, r3
 800c41a:	4629      	mov	r1, r5
 800c41c:	4620      	mov	r0, r4
 800c41e:	f7f5 fc1d 	bl	8001c5c <BSP_LCD_FillCircle>
}
 800c422:	bf00      	nop
 800c424:	3710      	adds	r7, #16
 800c426:	46bd      	mov	sp, r7
 800c428:	bdb0      	pop	{r4, r5, r7, pc}
 800c42a:	bf00      	nop
 800c42c:	cccccccd 	.word	0xcccccccd

0800c430 <seraValida>:

bool seraValida(pfnode list,pfnode posicao,int player){//vai ver em todas as direções se a jogada é valida
 800c430:	b580      	push	{r7, lr}
 800c432:	b088      	sub	sp, #32
 800c434:	af00      	add	r7, sp, #0
 800c436:	60f8      	str	r0, [r7, #12]
 800c438:	60b9      	str	r1, [r7, #8]
 800c43a:	607a      	str	r2, [r7, #4]

	pfnode auxlist=list;
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	617b      	str	r3, [r7, #20]

	int enemy=0;
 800c440:	2300      	movs	r3, #0
 800c442:	61fb      	str	r3, [r7, #28]
	int validacoes=0;
 800c444:	2300      	movs	r3, #0
 800c446:	613b      	str	r3, [r7, #16]
	bool valida=false;
 800c448:	2300      	movs	r3, #0
 800c44a:	76fb      	strb	r3, [r7, #27]

	if(player==1)
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	2b01      	cmp	r3, #1
 800c450:	d102      	bne.n	800c458 <seraValida+0x28>
		enemy=1;
 800c452:	2301      	movs	r3, #1
 800c454:	61fb      	str	r3, [r7, #28]
 800c456:	e004      	b.n	800c462 <seraValida+0x32>
	else if(player==2)
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	2b02      	cmp	r3, #2
 800c45c:	d101      	bne.n	800c462 <seraValida+0x32>
		enemy=2;
 800c45e:	2302      	movs	r3, #2
 800c460:	61fb      	str	r3, [r7, #28]
	validacoes+=verSeValidaHorizontal(auxlist,posicao,enemy);
 800c462:	69fa      	ldr	r2, [r7, #28]
 800c464:	68b9      	ldr	r1, [r7, #8]
 800c466:	6978      	ldr	r0, [r7, #20]
 800c468:	f000 f8e4 	bl	800c634 <verSeValidaHorizontal>
 800c46c:	4602      	mov	r2, r0
 800c46e:	693b      	ldr	r3, [r7, #16]
 800c470:	4413      	add	r3, r2
 800c472:	613b      	str	r3, [r7, #16]
	auxlist=list;
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	617b      	str	r3, [r7, #20]
	validacoes+=verSeValidaVertical(auxlist,posicao,enemy);
 800c478:	69fa      	ldr	r2, [r7, #28]
 800c47a:	68b9      	ldr	r1, [r7, #8]
 800c47c:	6978      	ldr	r0, [r7, #20]
 800c47e:	f000 f86b 	bl	800c558 <verSeValidaVertical>
 800c482:	4602      	mov	r2, r0
 800c484:	693b      	ldr	r3, [r7, #16]
 800c486:	4413      	add	r3, r2
 800c488:	613b      	str	r3, [r7, #16]
	auxlist=list;
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	617b      	str	r3, [r7, #20]
	validacoes+=verSeValidaDiagonalSubir(auxlist,posicao,enemy);
 800c48e:	69fa      	ldr	r2, [r7, #28]
 800c490:	68b9      	ldr	r1, [r7, #8]
 800c492:	6978      	ldr	r0, [r7, #20]
 800c494:	f000 f934 	bl	800c700 <verSeValidaDiagonalSubir>
 800c498:	4602      	mov	r2, r0
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	4413      	add	r3, r2
 800c49e:	613b      	str	r3, [r7, #16]
	auxlist=list;
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	617b      	str	r3, [r7, #20]
	validacoes+=verSeValidaDiagonalDesc(auxlist,posicao,enemy);
 800c4a4:	69fa      	ldr	r2, [r7, #28]
 800c4a6:	68b9      	ldr	r1, [r7, #8]
 800c4a8:	6978      	ldr	r0, [r7, #20]
 800c4aa:	f000 f993 	bl	800c7d4 <verSeValidaDiagonalDesc>
 800c4ae:	4602      	mov	r2, r0
 800c4b0:	693b      	ldr	r3, [r7, #16]
 800c4b2:	4413      	add	r3, r2
 800c4b4:	613b      	str	r3, [r7, #16]

	if(validacoes!=0)//comentado apenas para testes
 800c4b6:	693b      	ldr	r3, [r7, #16]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d001      	beq.n	800c4c0 <seraValida+0x90>
		valida=true;
 800c4bc:	2301      	movs	r3, #1
 800c4be:	76fb      	strb	r3, [r7, #27]




return valida;
 800c4c0:	7efb      	ldrb	r3, [r7, #27]
}
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	3720      	adds	r7, #32
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	bd80      	pop	{r7, pc}
	...

0800c4cc <getPosicao>:


pfnode getPosicao(pfnode list,int x, int y){ // @suppress("No return")
 800c4cc:	b590      	push	{r4, r7, lr}
 800c4ce:	b087      	sub	sp, #28
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	60f8      	str	r0, [r7, #12]
 800c4d4:	60b9      	str	r1, [r7, #8]
 800c4d6:	607a      	str	r2, [r7, #4]



	pfnode auxlist=list;
 800c4d8:	68fb      	ldr	r3, [r7, #12]
 800c4da:	617b      	str	r3, [r7, #20]

	while(auxlist!=NULL){
 800c4dc:	e032      	b.n	800c544 <getPosicao+0x78>
		if (x<auxlist->posicaoX+QUADRADO && x>LIMITE_ESQUERDO && y<auxlist->posicaoY+QUADRADO && y>LIMITE_SUPERIOR){
 800c4de:	697b      	ldr	r3, [r7, #20]
 800c4e0:	685c      	ldr	r4, [r3, #4]
 800c4e2:	f7f4 ff73 	bl	80013cc <BSP_LCD_GetYSize>
 800c4e6:	4602      	mov	r2, r0
 800c4e8:	4b1a      	ldr	r3, [pc, #104]	; (800c554 <getPosicao+0x88>)
 800c4ea:	fba3 2302 	umull	r2, r3, r3, r2
 800c4ee:	08db      	lsrs	r3, r3, #3
 800c4f0:	18e2      	adds	r2, r4, r3
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	429a      	cmp	r2, r3
 800c4f6:	d922      	bls.n	800c53e <getPosicao+0x72>
 800c4f8:	f7f4 ff5c 	bl	80013b4 <BSP_LCD_GetXSize>
 800c4fc:	4602      	mov	r2, r0
 800c4fe:	4b15      	ldr	r3, [pc, #84]	; (800c554 <getPosicao+0x88>)
 800c500:	fba3 2302 	umull	r2, r3, r3, r2
 800c504:	08da      	lsrs	r2, r3, #3
 800c506:	68bb      	ldr	r3, [r7, #8]
 800c508:	429a      	cmp	r2, r3
 800c50a:	d218      	bcs.n	800c53e <getPosicao+0x72>
 800c50c:	697b      	ldr	r3, [r7, #20]
 800c50e:	689c      	ldr	r4, [r3, #8]
 800c510:	f7f4 ff5c 	bl	80013cc <BSP_LCD_GetYSize>
 800c514:	4602      	mov	r2, r0
 800c516:	4b0f      	ldr	r3, [pc, #60]	; (800c554 <getPosicao+0x88>)
 800c518:	fba3 2302 	umull	r2, r3, r3, r2
 800c51c:	08db      	lsrs	r3, r3, #3
 800c51e:	18e2      	adds	r2, r4, r3
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	429a      	cmp	r2, r3
 800c524:	d90b      	bls.n	800c53e <getPosicao+0x72>
 800c526:	f7f4 ff51 	bl	80013cc <BSP_LCD_GetYSize>
 800c52a:	4602      	mov	r2, r0
 800c52c:	4b09      	ldr	r3, [pc, #36]	; (800c554 <getPosicao+0x88>)
 800c52e:	fba3 2302 	umull	r2, r3, r3, r2
 800c532:	08da      	lsrs	r2, r3, #3
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	429a      	cmp	r2, r3
 800c538:	d201      	bcs.n	800c53e <getPosicao+0x72>
			return auxlist;
 800c53a:	697b      	ldr	r3, [r7, #20]
 800c53c:	e006      	b.n	800c54c <getPosicao+0x80>
		}
			auxlist=auxlist->next;
 800c53e:	697b      	ldr	r3, [r7, #20]
 800c540:	695b      	ldr	r3, [r3, #20]
 800c542:	617b      	str	r3, [r7, #20]
	while(auxlist!=NULL){
 800c544:	697b      	ldr	r3, [r7, #20]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d1c9      	bne.n	800c4de <getPosicao+0x12>
		}
	return list;//so para calar o compilador
 800c54a:	68fb      	ldr	r3, [r7, #12]
}
 800c54c:	4618      	mov	r0, r3
 800c54e:	371c      	adds	r7, #28
 800c550:	46bd      	mov	sp, r7
 800c552:	bd90      	pop	{r4, r7, pc}
 800c554:	cccccccd 	.word	0xcccccccd

0800c558 <verSeValidaVertical>:



int verSeValidaVertical(pfnode list,pfnode posicao, int enemy){
 800c558:	b5b0      	push	{r4, r5, r7, lr}
 800c55a:	b086      	sub	sp, #24
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	60f8      	str	r0, [r7, #12]
 800c560:	60b9      	str	r1, [r7, #8]
 800c562:	607a      	str	r2, [r7, #4]
	pfnode auxlist=list;
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	617b      	str	r3, [r7, #20]

	for(int i=1;i<TAMMATRIZ ;i++){
 800c568:	2301      	movs	r3, #1
 800c56a:	613b      	str	r3, [r7, #16]
 800c56c:	e057      	b.n	800c61e <verSeValidaVertical+0xc6>
		auxlist=list;
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	617b      	str	r3, [r7, #20]
		while(auxlist!=NULL){
 800c572:	e04e      	b.n	800c612 <verSeValidaVertical+0xba>
			if(auxlist->posicaoX!=posicao->posicaoX ){//se nao estiver na coluna que queremos salta
 800c574:	697b      	ldr	r3, [r7, #20]
 800c576:	685a      	ldr	r2, [r3, #4]
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	685b      	ldr	r3, [r3, #4]
 800c57c:	429a      	cmp	r2, r3
 800c57e:	d003      	beq.n	800c588 <verSeValidaVertical+0x30>
				auxlist=auxlist->next;
 800c580:	697b      	ldr	r3, [r7, #20]
 800c582:	695b      	ldr	r3, [r3, #20]
 800c584:	617b      	str	r3, [r7, #20]
				continue;
 800c586:	e044      	b.n	800c612 <verSeValidaVertical+0xba>
			}
			//se está aqui é porque está na coluna que queremos,
			//  temos agora de ver se está a sair da matriz
			if(auxlist->posicaoX+QUADRADO+1>LIMITE_INFERIOR){
 800c588:	697b      	ldr	r3, [r7, #20]
 800c58a:	685c      	ldr	r4, [r3, #4]
 800c58c:	f7f4 ff1e 	bl	80013cc <BSP_LCD_GetYSize>
 800c590:	4602      	mov	r2, r0
 800c592:	4b27      	ldr	r3, [pc, #156]	; (800c630 <verSeValidaVertical+0xd8>)
 800c594:	fba3 2302 	umull	r2, r3, r3, r2
 800c598:	08db      	lsrs	r3, r3, #3
 800c59a:	4423      	add	r3, r4
 800c59c:	1c5c      	adds	r4, r3, #1
 800c59e:	f7f4 ff15 	bl	80013cc <BSP_LCD_GetYSize>
 800c5a2:	4605      	mov	r5, r0
 800c5a4:	f7f4 ff12 	bl	80013cc <BSP_LCD_GetYSize>
 800c5a8:	4602      	mov	r2, r0
 800c5aa:	4b21      	ldr	r3, [pc, #132]	; (800c630 <verSeValidaVertical+0xd8>)
 800c5ac:	fba3 2302 	umull	r2, r3, r3, r2
 800c5b0:	08db      	lsrs	r3, r3, #3
 800c5b2:	1aeb      	subs	r3, r5, r3
 800c5b4:	429c      	cmp	r4, r3
 800c5b6:	d901      	bls.n	800c5bc <verSeValidaVertical+0x64>
				return 0;
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	e034      	b.n	800c626 <verSeValidaVertical+0xce>
			}
			if(auxlist->posicao==posicao->posicao+8*i && auxlist->ja_jogada==true && auxlist->jogador==enemy){
 800c5bc:	697b      	ldr	r3, [r7, #20]
 800c5be:	681a      	ldr	r2, [r3, #0]
 800c5c0:	68bb      	ldr	r3, [r7, #8]
 800c5c2:	6819      	ldr	r1, [r3, #0]
 800c5c4:	693b      	ldr	r3, [r7, #16]
 800c5c6:	00db      	lsls	r3, r3, #3
 800c5c8:	440b      	add	r3, r1
 800c5ca:	429a      	cmp	r2, r3
 800c5cc:	d10a      	bne.n	800c5e4 <verSeValidaVertical+0x8c>
 800c5ce:	697b      	ldr	r3, [r7, #20]
 800c5d0:	7c5b      	ldrb	r3, [r3, #17]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d006      	beq.n	800c5e4 <verSeValidaVertical+0x8c>
 800c5d6:	697b      	ldr	r3, [r7, #20]
 800c5d8:	68db      	ldr	r3, [r3, #12]
 800c5da:	687a      	ldr	r2, [r7, #4]
 800c5dc:	429a      	cmp	r2, r3
 800c5de:	d101      	bne.n	800c5e4 <verSeValidaVertical+0x8c>

				return 1;
 800c5e0:	2301      	movs	r3, #1
 800c5e2:	e020      	b.n	800c626 <verSeValidaVertical+0xce>
			}
			if(auxlist->posicao==posicao->posicao-8*i && auxlist->ja_jogada==true && auxlist->jogador==enemy){
 800c5e4:	697b      	ldr	r3, [r7, #20]
 800c5e6:	681a      	ldr	r2, [r3, #0]
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	6819      	ldr	r1, [r3, #0]
 800c5ec:	693b      	ldr	r3, [r7, #16]
 800c5ee:	00db      	lsls	r3, r3, #3
 800c5f0:	1acb      	subs	r3, r1, r3
 800c5f2:	429a      	cmp	r2, r3
 800c5f4:	d10a      	bne.n	800c60c <verSeValidaVertical+0xb4>
 800c5f6:	697b      	ldr	r3, [r7, #20]
 800c5f8:	7c5b      	ldrb	r3, [r3, #17]
 800c5fa:	2b00      	cmp	r3, #0
 800c5fc:	d006      	beq.n	800c60c <verSeValidaVertical+0xb4>
 800c5fe:	697b      	ldr	r3, [r7, #20]
 800c600:	68db      	ldr	r3, [r3, #12]
 800c602:	687a      	ldr	r2, [r7, #4]
 800c604:	429a      	cmp	r2, r3
 800c606:	d101      	bne.n	800c60c <verSeValidaVertical+0xb4>

				return 1;
 800c608:	2301      	movs	r3, #1
 800c60a:	e00c      	b.n	800c626 <verSeValidaVertical+0xce>
			}

			auxlist=auxlist->next;
 800c60c:	697b      	ldr	r3, [r7, #20]
 800c60e:	695b      	ldr	r3, [r3, #20]
 800c610:	617b      	str	r3, [r7, #20]
		while(auxlist!=NULL){
 800c612:	697b      	ldr	r3, [r7, #20]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d1ad      	bne.n	800c574 <verSeValidaVertical+0x1c>
	for(int i=1;i<TAMMATRIZ ;i++){
 800c618:	693b      	ldr	r3, [r7, #16]
 800c61a:	3301      	adds	r3, #1
 800c61c:	613b      	str	r3, [r7, #16]
 800c61e:	693b      	ldr	r3, [r7, #16]
 800c620:	2b07      	cmp	r3, #7
 800c622:	dda4      	ble.n	800c56e <verSeValidaVertical+0x16>
		}
	}

return 0;
 800c624:	2300      	movs	r3, #0
}
 800c626:	4618      	mov	r0, r3
 800c628:	3718      	adds	r7, #24
 800c62a:	46bd      	mov	sp, r7
 800c62c:	bdb0      	pop	{r4, r5, r7, pc}
 800c62e:	bf00      	nop
 800c630:	cccccccd 	.word	0xcccccccd

0800c634 <verSeValidaHorizontal>:


int verSeValidaHorizontal(pfnode list,pfnode posicao, int enemy){
 800c634:	b5b0      	push	{r4, r5, r7, lr}
 800c636:	b086      	sub	sp, #24
 800c638:	af00      	add	r7, sp, #0
 800c63a:	60f8      	str	r0, [r7, #12]
 800c63c:	60b9      	str	r1, [r7, #8]
 800c63e:	607a      	str	r2, [r7, #4]
	pfnode auxlist=list;
 800c640:	68fb      	ldr	r3, [r7, #12]
 800c642:	617b      	str	r3, [r7, #20]

	for(int i=1;i<TAMMATRIZ ;i++){
 800c644:	2301      	movs	r3, #1
 800c646:	613b      	str	r3, [r7, #16]
 800c648:	e050      	b.n	800c6ec <verSeValidaHorizontal+0xb8>
		auxlist=list;
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	617b      	str	r3, [r7, #20]
		while(auxlist!=NULL){
 800c64e:	e047      	b.n	800c6e0 <verSeValidaHorizontal+0xac>
			if(auxlist->posicaoY!=posicao->posicaoY ){//se não estiver na linha que queremos
 800c650:	697b      	ldr	r3, [r7, #20]
 800c652:	689a      	ldr	r2, [r3, #8]
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	689b      	ldr	r3, [r3, #8]
 800c658:	429a      	cmp	r2, r3
 800c65a:	d003      	beq.n	800c664 <verSeValidaHorizontal+0x30>
				auxlist=auxlist->next;
 800c65c:	697b      	ldr	r3, [r7, #20]
 800c65e:	695b      	ldr	r3, [r3, #20]
 800c660:	617b      	str	r3, [r7, #20]
				continue;
 800c662:	e03d      	b.n	800c6e0 <verSeValidaHorizontal+0xac>
			}
			if(auxlist->posicaoX+QUADRADO+1>LIMITE_DIREITO){ //se está aqui é porque está na linha
 800c664:	697b      	ldr	r3, [r7, #20]
 800c666:	685c      	ldr	r4, [r3, #4]
 800c668:	f7f4 feb0 	bl	80013cc <BSP_LCD_GetYSize>
 800c66c:	4602      	mov	r2, r0
 800c66e:	4b23      	ldr	r3, [pc, #140]	; (800c6fc <verSeValidaHorizontal+0xc8>)
 800c670:	fba3 2302 	umull	r2, r3, r3, r2
 800c674:	08db      	lsrs	r3, r3, #3
 800c676:	4423      	add	r3, r4
 800c678:	1c5c      	adds	r4, r3, #1
 800c67a:	f7f4 fe9b 	bl	80013b4 <BSP_LCD_GetXSize>
 800c67e:	4602      	mov	r2, r0
 800c680:	4b1e      	ldr	r3, [pc, #120]	; (800c6fc <verSeValidaHorizontal+0xc8>)
 800c682:	fba3 2302 	umull	r2, r3, r3, r2
 800c686:	08dd      	lsrs	r5, r3, #3
 800c688:	f7f4 fea0 	bl	80013cc <BSP_LCD_GetYSize>
 800c68c:	4603      	mov	r3, r0
 800c68e:	00db      	lsls	r3, r3, #3
 800c690:	4a1a      	ldr	r2, [pc, #104]	; (800c6fc <verSeValidaHorizontal+0xc8>)
 800c692:	fba2 2303 	umull	r2, r3, r2, r3
 800c696:	08db      	lsrs	r3, r3, #3
 800c698:	442b      	add	r3, r5
 800c69a:	429c      	cmp	r4, r3
 800c69c:	d901      	bls.n	800c6a2 <verSeValidaHorizontal+0x6e>
				// que queremos, temos agora de ver se está a sair da matriz
				return 0;
 800c69e:	2300      	movs	r3, #0
 800c6a0:	e028      	b.n	800c6f4 <verSeValidaHorizontal+0xc0>
			}
			if(auxlist->posicao==posicao->posicao+i*1 && auxlist->ja_jogada==true ){
 800c6a2:	697b      	ldr	r3, [r7, #20]
 800c6a4:	681a      	ldr	r2, [r3, #0]
 800c6a6:	68bb      	ldr	r3, [r7, #8]
 800c6a8:	6819      	ldr	r1, [r3, #0]
 800c6aa:	693b      	ldr	r3, [r7, #16]
 800c6ac:	440b      	add	r3, r1
 800c6ae:	429a      	cmp	r2, r3
 800c6b0:	d105      	bne.n	800c6be <verSeValidaHorizontal+0x8a>
 800c6b2:	697b      	ldr	r3, [r7, #20]
 800c6b4:	7c5b      	ldrb	r3, [r3, #17]
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d001      	beq.n	800c6be <verSeValidaHorizontal+0x8a>

				return 1;
 800c6ba:	2301      	movs	r3, #1
 800c6bc:	e01a      	b.n	800c6f4 <verSeValidaHorizontal+0xc0>
			}
			if(auxlist->posicao==posicao->posicao-i*1 && auxlist->ja_jogada==true ){
 800c6be:	697b      	ldr	r3, [r7, #20]
 800c6c0:	681a      	ldr	r2, [r3, #0]
 800c6c2:	68bb      	ldr	r3, [r7, #8]
 800c6c4:	6819      	ldr	r1, [r3, #0]
 800c6c6:	693b      	ldr	r3, [r7, #16]
 800c6c8:	1acb      	subs	r3, r1, r3
 800c6ca:	429a      	cmp	r2, r3
 800c6cc:	d105      	bne.n	800c6da <verSeValidaHorizontal+0xa6>
 800c6ce:	697b      	ldr	r3, [r7, #20]
 800c6d0:	7c5b      	ldrb	r3, [r3, #17]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d001      	beq.n	800c6da <verSeValidaHorizontal+0xa6>

				return 1;
 800c6d6:	2301      	movs	r3, #1
 800c6d8:	e00c      	b.n	800c6f4 <verSeValidaHorizontal+0xc0>
			}

				auxlist=auxlist->next;
 800c6da:	697b      	ldr	r3, [r7, #20]
 800c6dc:	695b      	ldr	r3, [r3, #20]
 800c6de:	617b      	str	r3, [r7, #20]
		while(auxlist!=NULL){
 800c6e0:	697b      	ldr	r3, [r7, #20]
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d1b4      	bne.n	800c650 <verSeValidaHorizontal+0x1c>
	for(int i=1;i<TAMMATRIZ ;i++){
 800c6e6:	693b      	ldr	r3, [r7, #16]
 800c6e8:	3301      	adds	r3, #1
 800c6ea:	613b      	str	r3, [r7, #16]
 800c6ec:	693b      	ldr	r3, [r7, #16]
 800c6ee:	2b07      	cmp	r3, #7
 800c6f0:	ddab      	ble.n	800c64a <verSeValidaHorizontal+0x16>
		}
	}


	return 0;
 800c6f2:	2300      	movs	r3, #0
}
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	3718      	adds	r7, #24
 800c6f8:	46bd      	mov	sp, r7
 800c6fa:	bdb0      	pop	{r4, r5, r7, pc}
 800c6fc:	cccccccd 	.word	0xcccccccd

0800c700 <verSeValidaDiagonalSubir>:

int verSeValidaDiagonalSubir(pfnode list,pfnode posicao, int enemy){
 800c700:	b5b0      	push	{r4, r5, r7, lr}
 800c702:	b086      	sub	sp, #24
 800c704:	af00      	add	r7, sp, #0
 800c706:	60f8      	str	r0, [r7, #12]
 800c708:	60b9      	str	r1, [r7, #8]
 800c70a:	607a      	str	r2, [r7, #4]
	pfnode auxlist=list;
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	617b      	str	r3, [r7, #20]

	for(int i=1;i<TAMMATRIZ ;i++){
 800c710:	2301      	movs	r3, #1
 800c712:	613b      	str	r3, [r7, #16]
 800c714:	e054      	b.n	800c7c0 <verSeValidaDiagonalSubir+0xc0>
		auxlist=list;
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	617b      	str	r3, [r7, #20]
		while(auxlist!=NULL){
 800c71a:	e04b      	b.n	800c7b4 <verSeValidaDiagonalSubir+0xb4>

			if(auxlist->posicaoY!=posicao->posicaoY && auxlist->posicaoX!=posicao->posicaoX){//se não estiver na linha que queremos
 800c71c:	697b      	ldr	r3, [r7, #20]
 800c71e:	689a      	ldr	r2, [r3, #8]
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	689b      	ldr	r3, [r3, #8]
 800c724:	429a      	cmp	r2, r3
 800c726:	d009      	beq.n	800c73c <verSeValidaDiagonalSubir+0x3c>
 800c728:	697b      	ldr	r3, [r7, #20]
 800c72a:	685a      	ldr	r2, [r3, #4]
 800c72c:	68bb      	ldr	r3, [r7, #8]
 800c72e:	685b      	ldr	r3, [r3, #4]
 800c730:	429a      	cmp	r2, r3
 800c732:	d003      	beq.n	800c73c <verSeValidaDiagonalSubir+0x3c>
				auxlist=auxlist->next;
 800c734:	697b      	ldr	r3, [r7, #20]
 800c736:	695b      	ldr	r3, [r3, #20]
 800c738:	617b      	str	r3, [r7, #20]
				continue;
 800c73a:	e03b      	b.n	800c7b4 <verSeValidaDiagonalSubir+0xb4>
			}
			if(auxlist->posicaoX+QUADRADO+1>LIMITE_DIREITO){ //se está aqui é porque está na linha
 800c73c:	697b      	ldr	r3, [r7, #20]
 800c73e:	685c      	ldr	r4, [r3, #4]
 800c740:	f7f4 fe44 	bl	80013cc <BSP_LCD_GetYSize>
 800c744:	4602      	mov	r2, r0
 800c746:	4b22      	ldr	r3, [pc, #136]	; (800c7d0 <verSeValidaDiagonalSubir+0xd0>)
 800c748:	fba3 2302 	umull	r2, r3, r3, r2
 800c74c:	08db      	lsrs	r3, r3, #3
 800c74e:	4423      	add	r3, r4
 800c750:	1c5c      	adds	r4, r3, #1
 800c752:	f7f4 fe2f 	bl	80013b4 <BSP_LCD_GetXSize>
 800c756:	4602      	mov	r2, r0
 800c758:	4b1d      	ldr	r3, [pc, #116]	; (800c7d0 <verSeValidaDiagonalSubir+0xd0>)
 800c75a:	fba3 2302 	umull	r2, r3, r3, r2
 800c75e:	08dd      	lsrs	r5, r3, #3
 800c760:	f7f4 fe34 	bl	80013cc <BSP_LCD_GetYSize>
 800c764:	4603      	mov	r3, r0
 800c766:	00db      	lsls	r3, r3, #3
 800c768:	4a19      	ldr	r2, [pc, #100]	; (800c7d0 <verSeValidaDiagonalSubir+0xd0>)
 800c76a:	fba2 2303 	umull	r2, r3, r2, r3
 800c76e:	08db      	lsrs	r3, r3, #3
 800c770:	442b      	add	r3, r5
 800c772:	429c      	cmp	r4, r3
 800c774:	d901      	bls.n	800c77a <verSeValidaDiagonalSubir+0x7a>
				// que queremos, temos agora de ver se está a sair da matriz
				return 0;
 800c776:	2300      	movs	r3, #0
 800c778:	e026      	b.n	800c7c8 <verSeValidaDiagonalSubir+0xc8>
			}
			if(auxlist->posicao==posicao->posicao+7 && auxlist->ja_jogada==true){
 800c77a:	697b      	ldr	r3, [r7, #20]
 800c77c:	681a      	ldr	r2, [r3, #0]
 800c77e:	68bb      	ldr	r3, [r7, #8]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	3307      	adds	r3, #7
 800c784:	429a      	cmp	r2, r3
 800c786:	d105      	bne.n	800c794 <verSeValidaDiagonalSubir+0x94>
 800c788:	697b      	ldr	r3, [r7, #20]
 800c78a:	7c5b      	ldrb	r3, [r3, #17]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d001      	beq.n	800c794 <verSeValidaDiagonalSubir+0x94>

				return 1;
 800c790:	2301      	movs	r3, #1
 800c792:	e019      	b.n	800c7c8 <verSeValidaDiagonalSubir+0xc8>
			}
			if(auxlist->posicao==posicao->posicao-7 && auxlist->ja_jogada==true){
 800c794:	697b      	ldr	r3, [r7, #20]
 800c796:	681a      	ldr	r2, [r3, #0]
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	3b07      	subs	r3, #7
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d105      	bne.n	800c7ae <verSeValidaDiagonalSubir+0xae>
 800c7a2:	697b      	ldr	r3, [r7, #20]
 800c7a4:	7c5b      	ldrb	r3, [r3, #17]
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d001      	beq.n	800c7ae <verSeValidaDiagonalSubir+0xae>

				return 1;
 800c7aa:	2301      	movs	r3, #1
 800c7ac:	e00c      	b.n	800c7c8 <verSeValidaDiagonalSubir+0xc8>
			}

				auxlist=auxlist->next;
 800c7ae:	697b      	ldr	r3, [r7, #20]
 800c7b0:	695b      	ldr	r3, [r3, #20]
 800c7b2:	617b      	str	r3, [r7, #20]
		while(auxlist!=NULL){
 800c7b4:	697b      	ldr	r3, [r7, #20]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d1b0      	bne.n	800c71c <verSeValidaDiagonalSubir+0x1c>
	for(int i=1;i<TAMMATRIZ ;i++){
 800c7ba:	693b      	ldr	r3, [r7, #16]
 800c7bc:	3301      	adds	r3, #1
 800c7be:	613b      	str	r3, [r7, #16]
 800c7c0:	693b      	ldr	r3, [r7, #16]
 800c7c2:	2b07      	cmp	r3, #7
 800c7c4:	dda7      	ble.n	800c716 <verSeValidaDiagonalSubir+0x16>
		}
	}
	return 0;
 800c7c6:	2300      	movs	r3, #0
}
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	3718      	adds	r7, #24
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	bdb0      	pop	{r4, r5, r7, pc}
 800c7d0:	cccccccd 	.word	0xcccccccd

0800c7d4 <verSeValidaDiagonalDesc>:

int verSeValidaDiagonalDesc(pfnode list,pfnode posicao, int enemy){
 800c7d4:	b480      	push	{r7}
 800c7d6:	b085      	sub	sp, #20
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	60f8      	str	r0, [r7, #12]
 800c7dc:	60b9      	str	r1, [r7, #8]
 800c7de:	607a      	str	r2, [r7, #4]
		}
	}
*/


	return 0;
 800c7e0:	2300      	movs	r3, #0
}
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	3714      	adds	r7, #20
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ec:	4770      	bx	lr
	...

0800c7f0 <mostraJogador>:



void mostraJogador(int jogador){
 800c7f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7f2:	b09d      	sub	sp, #116	; 0x74
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]

	char desc[SIZE]="Jogador";
 800c7f8:	4ad2      	ldr	r2, [pc, #840]	; (800cb44 <mostraJogador+0x354>)
 800c7fa:	f107 030c 	add.w	r3, r7, #12
 800c7fe:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c802:	e883 0003 	stmia.w	r3, {r0, r1}
 800c806:	f107 0314 	add.w	r3, r7, #20
 800c80a:	225c      	movs	r2, #92	; 0x5c
 800c80c:	2100      	movs	r1, #0
 800c80e:	4618      	mov	r0, r3
 800c810:	f002 fefe 	bl	800f610 <memset>

	BSP_LCD_SetTextColor(LCD_COLOR_DARKGREEN);	//colorChange
 800c814:	48cc      	ldr	r0, [pc, #816]	; (800cb48 <mostraJogador+0x358>)
 800c816:	f7f4 fe45 	bl	80014a4 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(QUADRADO*13+(QUADRADO/2), QUADRADO*3.5, QUADRADO, QUADRADO);
 800c81a:	f7f4 fdd7 	bl	80013cc <BSP_LCD_GetYSize>
 800c81e:	4602      	mov	r2, r0
 800c820:	4bca      	ldr	r3, [pc, #808]	; (800cb4c <mostraJogador+0x35c>)
 800c822:	fba3 2302 	umull	r2, r3, r3, r2
 800c826:	08db      	lsrs	r3, r3, #3
 800c828:	b29b      	uxth	r3, r3
 800c82a:	461a      	mov	r2, r3
 800c82c:	0052      	lsls	r2, r2, #1
 800c82e:	441a      	add	r2, r3
 800c830:	0092      	lsls	r2, r2, #2
 800c832:	4413      	add	r3, r2
 800c834:	b29c      	uxth	r4, r3
 800c836:	f7f4 fdc9 	bl	80013cc <BSP_LCD_GetYSize>
 800c83a:	4602      	mov	r2, r0
 800c83c:	4bc3      	ldr	r3, [pc, #780]	; (800cb4c <mostraJogador+0x35c>)
 800c83e:	fba3 2302 	umull	r2, r3, r3, r2
 800c842:	091b      	lsrs	r3, r3, #4
 800c844:	b29b      	uxth	r3, r3
 800c846:	4423      	add	r3, r4
 800c848:	b29c      	uxth	r4, r3
 800c84a:	f7f4 fdbf 	bl	80013cc <BSP_LCD_GetYSize>
 800c84e:	4602      	mov	r2, r0
 800c850:	4bbe      	ldr	r3, [pc, #760]	; (800cb4c <mostraJogador+0x35c>)
 800c852:	fba3 2302 	umull	r2, r3, r3, r2
 800c856:	08db      	lsrs	r3, r3, #3
 800c858:	ee07 3a90 	vmov	s15, r3
 800c85c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c860:	eeb0 6b0c 	vmov.f64	d6, #12	; 0x40600000  3.5
 800c864:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c868:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800c86c:	ee17 3a90 	vmov	r3, s15
 800c870:	b29d      	uxth	r5, r3
 800c872:	f7f4 fdab 	bl	80013cc <BSP_LCD_GetYSize>
 800c876:	4602      	mov	r2, r0
 800c878:	4bb4      	ldr	r3, [pc, #720]	; (800cb4c <mostraJogador+0x35c>)
 800c87a:	fba3 2302 	umull	r2, r3, r3, r2
 800c87e:	08db      	lsrs	r3, r3, #3
 800c880:	b29e      	uxth	r6, r3
 800c882:	f7f4 fda3 	bl	80013cc <BSP_LCD_GetYSize>
 800c886:	4602      	mov	r2, r0
 800c888:	4bb0      	ldr	r3, [pc, #704]	; (800cb4c <mostraJogador+0x35c>)
 800c88a:	fba3 2302 	umull	r2, r3, r3, r2
 800c88e:	08db      	lsrs	r3, r3, #3
 800c890:	b29b      	uxth	r3, r3
 800c892:	4632      	mov	r2, r6
 800c894:	4629      	mov	r1, r5
 800c896:	4620      	mov	r0, r4
 800c898:	f7f5 f986 	bl	8001ba8 <BSP_LCD_FillRect>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800c89c:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800c8a0:	f7f4 fe00 	bl	80014a4 <BSP_LCD_SetTextColor>
	BSP_LCD_DrawRect(QUADRADO*13+(QUADRADO/2), QUADRADO*3.5, QUADRADO, QUADRADO);
 800c8a4:	f7f4 fd92 	bl	80013cc <BSP_LCD_GetYSize>
 800c8a8:	4602      	mov	r2, r0
 800c8aa:	4ba8      	ldr	r3, [pc, #672]	; (800cb4c <mostraJogador+0x35c>)
 800c8ac:	fba3 2302 	umull	r2, r3, r3, r2
 800c8b0:	08db      	lsrs	r3, r3, #3
 800c8b2:	b29b      	uxth	r3, r3
 800c8b4:	461a      	mov	r2, r3
 800c8b6:	0052      	lsls	r2, r2, #1
 800c8b8:	441a      	add	r2, r3
 800c8ba:	0092      	lsls	r2, r2, #2
 800c8bc:	4413      	add	r3, r2
 800c8be:	b29c      	uxth	r4, r3
 800c8c0:	f7f4 fd84 	bl	80013cc <BSP_LCD_GetYSize>
 800c8c4:	4602      	mov	r2, r0
 800c8c6:	4ba1      	ldr	r3, [pc, #644]	; (800cb4c <mostraJogador+0x35c>)
 800c8c8:	fba3 2302 	umull	r2, r3, r3, r2
 800c8cc:	091b      	lsrs	r3, r3, #4
 800c8ce:	b29b      	uxth	r3, r3
 800c8d0:	4423      	add	r3, r4
 800c8d2:	b29c      	uxth	r4, r3
 800c8d4:	f7f4 fd7a 	bl	80013cc <BSP_LCD_GetYSize>
 800c8d8:	4602      	mov	r2, r0
 800c8da:	4b9c      	ldr	r3, [pc, #624]	; (800cb4c <mostraJogador+0x35c>)
 800c8dc:	fba3 2302 	umull	r2, r3, r3, r2
 800c8e0:	08db      	lsrs	r3, r3, #3
 800c8e2:	ee07 3a90 	vmov	s15, r3
 800c8e6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c8ea:	eeb0 6b0c 	vmov.f64	d6, #12	; 0x40600000  3.5
 800c8ee:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c8f2:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800c8f6:	ee17 3a90 	vmov	r3, s15
 800c8fa:	b29d      	uxth	r5, r3
 800c8fc:	f7f4 fd66 	bl	80013cc <BSP_LCD_GetYSize>
 800c900:	4602      	mov	r2, r0
 800c902:	4b92      	ldr	r3, [pc, #584]	; (800cb4c <mostraJogador+0x35c>)
 800c904:	fba3 2302 	umull	r2, r3, r3, r2
 800c908:	08db      	lsrs	r3, r3, #3
 800c90a:	b29e      	uxth	r6, r3
 800c90c:	f7f4 fd5e 	bl	80013cc <BSP_LCD_GetYSize>
 800c910:	4602      	mov	r2, r0
 800c912:	4b8e      	ldr	r3, [pc, #568]	; (800cb4c <mostraJogador+0x35c>)
 800c914:	fba3 2302 	umull	r2, r3, r3, r2
 800c918:	08db      	lsrs	r3, r3, #3
 800c91a:	b29b      	uxth	r3, r3
 800c91c:	4632      	mov	r2, r6
 800c91e:	4629      	mov	r1, r5
 800c920:	4620      	mov	r0, r4
 800c922:	f7f5 f81f 	bl	8001964 <BSP_LCD_DrawRect>
	BSP_LCD_DrawRect(QUADRADO*13+(QUADRADO/2), QUADRADO*3.5, QUADRADO-1, QUADRADO-1);//fazer as linhas mais gordas
 800c926:	f7f4 fd51 	bl	80013cc <BSP_LCD_GetYSize>
 800c92a:	4602      	mov	r2, r0
 800c92c:	4b87      	ldr	r3, [pc, #540]	; (800cb4c <mostraJogador+0x35c>)
 800c92e:	fba3 2302 	umull	r2, r3, r3, r2
 800c932:	08db      	lsrs	r3, r3, #3
 800c934:	b29b      	uxth	r3, r3
 800c936:	461a      	mov	r2, r3
 800c938:	0052      	lsls	r2, r2, #1
 800c93a:	441a      	add	r2, r3
 800c93c:	0092      	lsls	r2, r2, #2
 800c93e:	4413      	add	r3, r2
 800c940:	b29c      	uxth	r4, r3
 800c942:	f7f4 fd43 	bl	80013cc <BSP_LCD_GetYSize>
 800c946:	4602      	mov	r2, r0
 800c948:	4b80      	ldr	r3, [pc, #512]	; (800cb4c <mostraJogador+0x35c>)
 800c94a:	fba3 2302 	umull	r2, r3, r3, r2
 800c94e:	091b      	lsrs	r3, r3, #4
 800c950:	b29b      	uxth	r3, r3
 800c952:	4423      	add	r3, r4
 800c954:	b29c      	uxth	r4, r3
 800c956:	f7f4 fd39 	bl	80013cc <BSP_LCD_GetYSize>
 800c95a:	4602      	mov	r2, r0
 800c95c:	4b7b      	ldr	r3, [pc, #492]	; (800cb4c <mostraJogador+0x35c>)
 800c95e:	fba3 2302 	umull	r2, r3, r3, r2
 800c962:	08db      	lsrs	r3, r3, #3
 800c964:	ee07 3a90 	vmov	s15, r3
 800c968:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c96c:	eeb0 6b0c 	vmov.f64	d6, #12	; 0x40600000  3.5
 800c970:	ee27 7b06 	vmul.f64	d7, d7, d6
 800c974:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800c978:	ee17 3a90 	vmov	r3, s15
 800c97c:	b29d      	uxth	r5, r3
 800c97e:	f7f4 fd25 	bl	80013cc <BSP_LCD_GetYSize>
 800c982:	4602      	mov	r2, r0
 800c984:	4b71      	ldr	r3, [pc, #452]	; (800cb4c <mostraJogador+0x35c>)
 800c986:	fba3 2302 	umull	r2, r3, r3, r2
 800c98a:	08db      	lsrs	r3, r3, #3
 800c98c:	b29b      	uxth	r3, r3
 800c98e:	3b01      	subs	r3, #1
 800c990:	b29e      	uxth	r6, r3
 800c992:	f7f4 fd1b 	bl	80013cc <BSP_LCD_GetYSize>
 800c996:	4602      	mov	r2, r0
 800c998:	4b6c      	ldr	r3, [pc, #432]	; (800cb4c <mostraJogador+0x35c>)
 800c99a:	fba3 2302 	umull	r2, r3, r3, r2
 800c99e:	08db      	lsrs	r3, r3, #3
 800c9a0:	b29b      	uxth	r3, r3
 800c9a2:	3b01      	subs	r3, #1
 800c9a4:	b29b      	uxth	r3, r3
 800c9a6:	4632      	mov	r2, r6
 800c9a8:	4629      	mov	r1, r5
 800c9aa:	4620      	mov	r0, r4
 800c9ac:	f7f4 ffda 	bl	8001964 <BSP_LCD_DrawRect>
	BSP_LCD_DrawRect(QUADRADO*13-1+(QUADRADO/2),QUADRADO*3.5, QUADRADO, QUADRADO+1);//fazer as linhas mais gordas
 800c9b0:	f7f4 fd0c 	bl	80013cc <BSP_LCD_GetYSize>
 800c9b4:	4602      	mov	r2, r0
 800c9b6:	4b65      	ldr	r3, [pc, #404]	; (800cb4c <mostraJogador+0x35c>)
 800c9b8:	fba3 2302 	umull	r2, r3, r3, r2
 800c9bc:	08db      	lsrs	r3, r3, #3
 800c9be:	b29b      	uxth	r3, r3
 800c9c0:	461a      	mov	r2, r3
 800c9c2:	0052      	lsls	r2, r2, #1
 800c9c4:	441a      	add	r2, r3
 800c9c6:	0092      	lsls	r2, r2, #2
 800c9c8:	4413      	add	r3, r2
 800c9ca:	b29c      	uxth	r4, r3
 800c9cc:	f7f4 fcfe 	bl	80013cc <BSP_LCD_GetYSize>
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	4b5e      	ldr	r3, [pc, #376]	; (800cb4c <mostraJogador+0x35c>)
 800c9d4:	fba3 2302 	umull	r2, r3, r3, r2
 800c9d8:	091b      	lsrs	r3, r3, #4
 800c9da:	b29b      	uxth	r3, r3
 800c9dc:	4423      	add	r3, r4
 800c9de:	b29b      	uxth	r3, r3
 800c9e0:	3b01      	subs	r3, #1
 800c9e2:	b29c      	uxth	r4, r3
 800c9e4:	f7f4 fcf2 	bl	80013cc <BSP_LCD_GetYSize>
 800c9e8:	4602      	mov	r2, r0
 800c9ea:	4b58      	ldr	r3, [pc, #352]	; (800cb4c <mostraJogador+0x35c>)
 800c9ec:	fba3 2302 	umull	r2, r3, r3, r2
 800c9f0:	08db      	lsrs	r3, r3, #3
 800c9f2:	ee07 3a90 	vmov	s15, r3
 800c9f6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800c9fa:	eeb0 6b0c 	vmov.f64	d6, #12	; 0x40600000  3.5
 800c9fe:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ca02:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800ca06:	ee17 3a90 	vmov	r3, s15
 800ca0a:	b29d      	uxth	r5, r3
 800ca0c:	f7f4 fcde 	bl	80013cc <BSP_LCD_GetYSize>
 800ca10:	4602      	mov	r2, r0
 800ca12:	4b4e      	ldr	r3, [pc, #312]	; (800cb4c <mostraJogador+0x35c>)
 800ca14:	fba3 2302 	umull	r2, r3, r3, r2
 800ca18:	08db      	lsrs	r3, r3, #3
 800ca1a:	b29e      	uxth	r6, r3
 800ca1c:	f7f4 fcd6 	bl	80013cc <BSP_LCD_GetYSize>
 800ca20:	4602      	mov	r2, r0
 800ca22:	4b4a      	ldr	r3, [pc, #296]	; (800cb4c <mostraJogador+0x35c>)
 800ca24:	fba3 2302 	umull	r2, r3, r3, r2
 800ca28:	08db      	lsrs	r3, r3, #3
 800ca2a:	b29b      	uxth	r3, r3
 800ca2c:	3301      	adds	r3, #1
 800ca2e:	b29b      	uxth	r3, r3
 800ca30:	4632      	mov	r2, r6
 800ca32:	4629      	mov	r1, r5
 800ca34:	4620      	mov	r0, r4
 800ca36:	f7f4 ff95 	bl	8001964 <BSP_LCD_DrawRect>


	if(jogador==1){
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	2b01      	cmp	r3, #1
 800ca3e:	f040 8087 	bne.w	800cb50 <mostraJogador+0x360>

		BSP_LCD_DisplayStringAt(QUADRADO*11,QUADRADO*3.75, (uint8_t *) desc, LEFT_MODE);
 800ca42:	f7f4 fcc3 	bl	80013cc <BSP_LCD_GetYSize>
 800ca46:	4602      	mov	r2, r0
 800ca48:	4b40      	ldr	r3, [pc, #256]	; (800cb4c <mostraJogador+0x35c>)
 800ca4a:	fba3 2302 	umull	r2, r3, r3, r2
 800ca4e:	08db      	lsrs	r3, r3, #3
 800ca50:	b29b      	uxth	r3, r3
 800ca52:	461a      	mov	r2, r3
 800ca54:	0092      	lsls	r2, r2, #2
 800ca56:	441a      	add	r2, r3
 800ca58:	0052      	lsls	r2, r2, #1
 800ca5a:	4413      	add	r3, r2
 800ca5c:	b29c      	uxth	r4, r3
 800ca5e:	f7f4 fcb5 	bl	80013cc <BSP_LCD_GetYSize>
 800ca62:	4602      	mov	r2, r0
 800ca64:	4b39      	ldr	r3, [pc, #228]	; (800cb4c <mostraJogador+0x35c>)
 800ca66:	fba3 2302 	umull	r2, r3, r3, r2
 800ca6a:	08db      	lsrs	r3, r3, #3
 800ca6c:	ee07 3a90 	vmov	s15, r3
 800ca70:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800ca74:	eeb0 6b0e 	vmov.f64	d6, #14	; 0x40700000  3.750
 800ca78:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ca7c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800ca80:	ee17 3a90 	vmov	r3, s15
 800ca84:	b299      	uxth	r1, r3
 800ca86:	f107 020c 	add.w	r2, r7, #12
 800ca8a:	2303      	movs	r3, #3
 800ca8c:	4620      	mov	r0, r4
 800ca8e:	f7f4 fe25 	bl	80016dc <BSP_LCD_DisplayStringAt>

		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800ca92:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800ca96:	f7f4 fd05 	bl	80014a4 <BSP_LCD_SetTextColor>
		BSP_LCD_DrawCircle(QUADRADO*14,QUADRADO*4, QUADRADO/2-TAMMATRIZ );
 800ca9a:	f7f4 fc97 	bl	80013cc <BSP_LCD_GetYSize>
 800ca9e:	4602      	mov	r2, r0
 800caa0:	4b2a      	ldr	r3, [pc, #168]	; (800cb4c <mostraJogador+0x35c>)
 800caa2:	fba3 2302 	umull	r2, r3, r3, r2
 800caa6:	08db      	lsrs	r3, r3, #3
 800caa8:	b29b      	uxth	r3, r3
 800caaa:	461a      	mov	r2, r3
 800caac:	00d2      	lsls	r2, r2, #3
 800caae:	1ad3      	subs	r3, r2, r3
 800cab0:	005b      	lsls	r3, r3, #1
 800cab2:	b29c      	uxth	r4, r3
 800cab4:	f7f4 fc8a 	bl	80013cc <BSP_LCD_GetYSize>
 800cab8:	4602      	mov	r2, r0
 800caba:	4b24      	ldr	r3, [pc, #144]	; (800cb4c <mostraJogador+0x35c>)
 800cabc:	fba3 2302 	umull	r2, r3, r3, r2
 800cac0:	08db      	lsrs	r3, r3, #3
 800cac2:	b29b      	uxth	r3, r3
 800cac4:	009b      	lsls	r3, r3, #2
 800cac6:	b29d      	uxth	r5, r3
 800cac8:	f7f4 fc80 	bl	80013cc <BSP_LCD_GetYSize>
 800cacc:	4602      	mov	r2, r0
 800cace:	4b1f      	ldr	r3, [pc, #124]	; (800cb4c <mostraJogador+0x35c>)
 800cad0:	fba3 2302 	umull	r2, r3, r3, r2
 800cad4:	091b      	lsrs	r3, r3, #4
 800cad6:	b29b      	uxth	r3, r3
 800cad8:	3b08      	subs	r3, #8
 800cada:	b29b      	uxth	r3, r3
 800cadc:	461a      	mov	r2, r3
 800cade:	4629      	mov	r1, r5
 800cae0:	4620      	mov	r0, r4
 800cae2:	f7f4 ff71 	bl	80019c8 <BSP_LCD_DrawCircle>
		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800cae6:	f04f 30ff 	mov.w	r0, #4294967295
 800caea:	f7f4 fcdb 	bl	80014a4 <BSP_LCD_SetTextColor>
		BSP_LCD_FillCircle(QUADRADO*14,QUADRADO*4, QUADRADO/2-9);
 800caee:	f7f4 fc6d 	bl	80013cc <BSP_LCD_GetYSize>
 800caf2:	4602      	mov	r2, r0
 800caf4:	4b15      	ldr	r3, [pc, #84]	; (800cb4c <mostraJogador+0x35c>)
 800caf6:	fba3 2302 	umull	r2, r3, r3, r2
 800cafa:	08db      	lsrs	r3, r3, #3
 800cafc:	b29b      	uxth	r3, r3
 800cafe:	461a      	mov	r2, r3
 800cb00:	00d2      	lsls	r2, r2, #3
 800cb02:	1ad3      	subs	r3, r2, r3
 800cb04:	005b      	lsls	r3, r3, #1
 800cb06:	b29c      	uxth	r4, r3
 800cb08:	f7f4 fc60 	bl	80013cc <BSP_LCD_GetYSize>
 800cb0c:	4602      	mov	r2, r0
 800cb0e:	4b0f      	ldr	r3, [pc, #60]	; (800cb4c <mostraJogador+0x35c>)
 800cb10:	fba3 2302 	umull	r2, r3, r3, r2
 800cb14:	08db      	lsrs	r3, r3, #3
 800cb16:	b29b      	uxth	r3, r3
 800cb18:	009b      	lsls	r3, r3, #2
 800cb1a:	b29d      	uxth	r5, r3
 800cb1c:	f7f4 fc56 	bl	80013cc <BSP_LCD_GetYSize>
 800cb20:	4602      	mov	r2, r0
 800cb22:	4b0a      	ldr	r3, [pc, #40]	; (800cb4c <mostraJogador+0x35c>)
 800cb24:	fba3 2302 	umull	r2, r3, r3, r2
 800cb28:	091b      	lsrs	r3, r3, #4
 800cb2a:	b29b      	uxth	r3, r3
 800cb2c:	3b09      	subs	r3, #9
 800cb2e:	b29b      	uxth	r3, r3
 800cb30:	461a      	mov	r2, r3
 800cb32:	4629      	mov	r1, r5
 800cb34:	4620      	mov	r0, r4
 800cb36:	f7f5 f891 	bl	8001c5c <BSP_LCD_FillCircle>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800cb3a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800cb3e:	f7f4 fcb1 	bl	80014a4 <BSP_LCD_SetTextColor>
 800cb42:	e005      	b.n	800cb50 <mostraJogador+0x360>
 800cb44:	0800fec0 	.word	0x0800fec0
 800cb48:	ff008000 	.word	0xff008000
 800cb4c:	cccccccd 	.word	0xcccccccd

	}
	if(jogador==2){
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	2b02      	cmp	r3, #2
 800cb54:	d17b      	bne.n	800cc4e <mostraJogador+0x45e>

		BSP_LCD_DisplayStringAt(QUADRADO*11,QUADRADO*3.75, (uint8_t *) desc, LEFT_MODE);
 800cb56:	f7f4 fc39 	bl	80013cc <BSP_LCD_GetYSize>
 800cb5a:	4602      	mov	r2, r0
 800cb5c:	4b3e      	ldr	r3, [pc, #248]	; (800cc58 <mostraJogador+0x468>)
 800cb5e:	fba3 2302 	umull	r2, r3, r3, r2
 800cb62:	08db      	lsrs	r3, r3, #3
 800cb64:	b29b      	uxth	r3, r3
 800cb66:	461a      	mov	r2, r3
 800cb68:	0092      	lsls	r2, r2, #2
 800cb6a:	441a      	add	r2, r3
 800cb6c:	0052      	lsls	r2, r2, #1
 800cb6e:	4413      	add	r3, r2
 800cb70:	b29c      	uxth	r4, r3
 800cb72:	f7f4 fc2b 	bl	80013cc <BSP_LCD_GetYSize>
 800cb76:	4602      	mov	r2, r0
 800cb78:	4b37      	ldr	r3, [pc, #220]	; (800cc58 <mostraJogador+0x468>)
 800cb7a:	fba3 2302 	umull	r2, r3, r3, r2
 800cb7e:	08db      	lsrs	r3, r3, #3
 800cb80:	ee07 3a90 	vmov	s15, r3
 800cb84:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800cb88:	eeb0 6b0e 	vmov.f64	d6, #14	; 0x40700000  3.750
 800cb8c:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cb90:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800cb94:	ee17 3a90 	vmov	r3, s15
 800cb98:	b299      	uxth	r1, r3
 800cb9a:	f107 020c 	add.w	r2, r7, #12
 800cb9e:	2303      	movs	r3, #3
 800cba0:	4620      	mov	r0, r4
 800cba2:	f7f4 fd9b 	bl	80016dc <BSP_LCD_DisplayStringAt>

		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800cba6:	f04f 30ff 	mov.w	r0, #4294967295
 800cbaa:	f7f4 fc7b 	bl	80014a4 <BSP_LCD_SetTextColor>
		BSP_LCD_DrawCircle(QUADRADO*14, QUADRADO*4, QUADRADO/2-TAMMATRIZ );
 800cbae:	f7f4 fc0d 	bl	80013cc <BSP_LCD_GetYSize>
 800cbb2:	4602      	mov	r2, r0
 800cbb4:	4b28      	ldr	r3, [pc, #160]	; (800cc58 <mostraJogador+0x468>)
 800cbb6:	fba3 2302 	umull	r2, r3, r3, r2
 800cbba:	08db      	lsrs	r3, r3, #3
 800cbbc:	b29b      	uxth	r3, r3
 800cbbe:	461a      	mov	r2, r3
 800cbc0:	00d2      	lsls	r2, r2, #3
 800cbc2:	1ad3      	subs	r3, r2, r3
 800cbc4:	005b      	lsls	r3, r3, #1
 800cbc6:	b29c      	uxth	r4, r3
 800cbc8:	f7f4 fc00 	bl	80013cc <BSP_LCD_GetYSize>
 800cbcc:	4602      	mov	r2, r0
 800cbce:	4b22      	ldr	r3, [pc, #136]	; (800cc58 <mostraJogador+0x468>)
 800cbd0:	fba3 2302 	umull	r2, r3, r3, r2
 800cbd4:	08db      	lsrs	r3, r3, #3
 800cbd6:	b29b      	uxth	r3, r3
 800cbd8:	009b      	lsls	r3, r3, #2
 800cbda:	b29d      	uxth	r5, r3
 800cbdc:	f7f4 fbf6 	bl	80013cc <BSP_LCD_GetYSize>
 800cbe0:	4602      	mov	r2, r0
 800cbe2:	4b1d      	ldr	r3, [pc, #116]	; (800cc58 <mostraJogador+0x468>)
 800cbe4:	fba3 2302 	umull	r2, r3, r3, r2
 800cbe8:	091b      	lsrs	r3, r3, #4
 800cbea:	b29b      	uxth	r3, r3
 800cbec:	3b08      	subs	r3, #8
 800cbee:	b29b      	uxth	r3, r3
 800cbf0:	461a      	mov	r2, r3
 800cbf2:	4629      	mov	r1, r5
 800cbf4:	4620      	mov	r0, r4
 800cbf6:	f7f4 fee7 	bl	80019c8 <BSP_LCD_DrawCircle>
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800cbfa:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800cbfe:	f7f4 fc51 	bl	80014a4 <BSP_LCD_SetTextColor>
		BSP_LCD_FillCircle(QUADRADO*14, QUADRADO*4, QUADRADO/2-9);
 800cc02:	f7f4 fbe3 	bl	80013cc <BSP_LCD_GetYSize>
 800cc06:	4602      	mov	r2, r0
 800cc08:	4b13      	ldr	r3, [pc, #76]	; (800cc58 <mostraJogador+0x468>)
 800cc0a:	fba3 2302 	umull	r2, r3, r3, r2
 800cc0e:	08db      	lsrs	r3, r3, #3
 800cc10:	b29b      	uxth	r3, r3
 800cc12:	461a      	mov	r2, r3
 800cc14:	00d2      	lsls	r2, r2, #3
 800cc16:	1ad3      	subs	r3, r2, r3
 800cc18:	005b      	lsls	r3, r3, #1
 800cc1a:	b29c      	uxth	r4, r3
 800cc1c:	f7f4 fbd6 	bl	80013cc <BSP_LCD_GetYSize>
 800cc20:	4602      	mov	r2, r0
 800cc22:	4b0d      	ldr	r3, [pc, #52]	; (800cc58 <mostraJogador+0x468>)
 800cc24:	fba3 2302 	umull	r2, r3, r3, r2
 800cc28:	08db      	lsrs	r3, r3, #3
 800cc2a:	b29b      	uxth	r3, r3
 800cc2c:	009b      	lsls	r3, r3, #2
 800cc2e:	b29d      	uxth	r5, r3
 800cc30:	f7f4 fbcc 	bl	80013cc <BSP_LCD_GetYSize>
 800cc34:	4602      	mov	r2, r0
 800cc36:	4b08      	ldr	r3, [pc, #32]	; (800cc58 <mostraJogador+0x468>)
 800cc38:	fba3 2302 	umull	r2, r3, r3, r2
 800cc3c:	091b      	lsrs	r3, r3, #4
 800cc3e:	b29b      	uxth	r3, r3
 800cc40:	3b09      	subs	r3, #9
 800cc42:	b29b      	uxth	r3, r3
 800cc44:	461a      	mov	r2, r3
 800cc46:	4629      	mov	r1, r5
 800cc48:	4620      	mov	r0, r4
 800cc4a:	f7f5 f807 	bl	8001c5c <BSP_LCD_FillCircle>

	}


}
 800cc4e:	bf00      	nop
 800cc50:	3774      	adds	r7, #116	; 0x74
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc56:	bf00      	nop
 800cc58:	cccccccd 	.word	0xcccccccd

0800cc5c <checkIfGameEnded>:




void checkIfGameEnded(pfnode list, char b[SIZE]){
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b086      	sub	sp, #24
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	6078      	str	r0, [r7, #4]
 800cc64:	6039      	str	r1, [r7, #0]

	pfnode auxlist=list;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	617b      	str	r3, [r7, #20]
	int count=0;
 800cc6a:	2300      	movs	r3, #0
 800cc6c:	613b      	str	r3, [r7, #16]
	int countplayer1=0;
 800cc6e:	2300      	movs	r3, #0
 800cc70:	60fb      	str	r3, [r7, #12]
	int countplayer2=0;
 800cc72:	2300      	movs	r3, #0
 800cc74:	60bb      	str	r3, [r7, #8]

	while(auxlist!=NULL){
 800cc76:	e035      	b.n	800cce4 <checkIfGameEnded+0x88>

		if(auxlist->ja_jogada==true)
 800cc78:	697b      	ldr	r3, [r7, #20]
 800cc7a:	7c5b      	ldrb	r3, [r3, #17]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d002      	beq.n	800cc86 <checkIfGameEnded+0x2a>
			count++;
 800cc80:	693b      	ldr	r3, [r7, #16]
 800cc82:	3301      	adds	r3, #1
 800cc84:	613b      	str	r3, [r7, #16]
		if(auxlist->jogador==1)
 800cc86:	697b      	ldr	r3, [r7, #20]
 800cc88:	68db      	ldr	r3, [r3, #12]
 800cc8a:	2b01      	cmp	r3, #1
 800cc8c:	d102      	bne.n	800cc94 <checkIfGameEnded+0x38>
			countplayer1++;
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	3301      	adds	r3, #1
 800cc92:	60fb      	str	r3, [r7, #12]

		if(auxlist->jogador==2)
 800cc94:	697b      	ldr	r3, [r7, #20]
 800cc96:	68db      	ldr	r3, [r3, #12]
 800cc98:	2b02      	cmp	r3, #2
 800cc9a:	d102      	bne.n	800cca2 <checkIfGameEnded+0x46>
			countplayer2++;
 800cc9c:	68bb      	ldr	r3, [r7, #8]
 800cc9e:	3301      	adds	r3, #1
 800cca0:	60bb      	str	r3, [r7, #8]

		//count=60;
		//countplayer1=10;
		//countplayer2=10;
		if(count>=60){
 800cca2:	693b      	ldr	r3, [r7, #16]
 800cca4:	2b3b      	cmp	r3, #59	; 0x3b
 800cca6:	dd1a      	ble.n	800ccde <checkIfGameEnded+0x82>

			if(countplayer2>countplayer1){
 800cca8:	68ba      	ldr	r2, [r7, #8]
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	429a      	cmp	r2, r3
 800ccae:	dd05      	ble.n	800ccbc <checkIfGameEnded+0x60>
				sendToSd(2,countplayer2,b);
 800ccb0:	683a      	ldr	r2, [r7, #0]
 800ccb2:	68b9      	ldr	r1, [r7, #8]
 800ccb4:	2002      	movs	r0, #2
 800ccb6:	f000 f81d 	bl	800ccf4 <sendToSd>
 800ccba:	e00e      	b.n	800ccda <checkIfGameEnded+0x7e>
			}else if(countplayer2<countplayer1){
 800ccbc:	68ba      	ldr	r2, [r7, #8]
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	429a      	cmp	r2, r3
 800ccc2:	da05      	bge.n	800ccd0 <checkIfGameEnded+0x74>
				sendToSd(1,countplayer1,b);
 800ccc4:	683a      	ldr	r2, [r7, #0]
 800ccc6:	68f9      	ldr	r1, [r7, #12]
 800ccc8:	2001      	movs	r0, #1
 800ccca:	f000 f813 	bl	800ccf4 <sendToSd>
 800ccce:	e004      	b.n	800ccda <checkIfGameEnded+0x7e>
			}else
				sendToSd(0,countplayer1,b);
 800ccd0:	683a      	ldr	r2, [r7, #0]
 800ccd2:	68f9      	ldr	r1, [r7, #12]
 800ccd4:	2000      	movs	r0, #0
 800ccd6:	f000 f80d 	bl	800ccf4 <sendToSd>
			fazerReset();
 800ccda:	f001 ffbd 	bl	800ec58 <fazerReset>

		}
		auxlist=auxlist->next;
 800ccde:	697b      	ldr	r3, [r7, #20]
 800cce0:	695b      	ldr	r3, [r3, #20]
 800cce2:	617b      	str	r3, [r7, #20]
	while(auxlist!=NULL){
 800cce4:	697b      	ldr	r3, [r7, #20]
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d1c6      	bne.n	800cc78 <checkIfGameEnded+0x1c>

	}
}
 800ccea:	bf00      	nop
 800ccec:	3718      	adds	r7, #24
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	bd80      	pop	{r7, pc}
	...

0800ccf4 <sendToSd>:

void sendToSd(int jog, int a ,char b[SIZE]){
 800ccf4:	b5b0      	push	{r4, r5, r7, lr}
 800ccf6:	b0a0      	sub	sp, #128	; 0x80
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	60f8      	str	r0, [r7, #12]
 800ccfc:	60b9      	str	r1, [r7, #8]
 800ccfe:	607a      	str	r2, [r7, #4]

	char strings[SIZE];
	uint n;
	if(jog==1){
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	2b01      	cmp	r3, #1
 800cd04:	d10c      	bne.n	800cd20 <sendToSd+0x2c>
	sprintf(strings,"\n player 1 ganhou com %d pontos ",a);
 800cd06:	f107 0318 	add.w	r3, r7, #24
 800cd0a:	68ba      	ldr	r2, [r7, #8]
 800cd0c:	4940      	ldr	r1, [pc, #256]	; (800ce10 <sendToSd+0x11c>)
 800cd0e:	4618      	mov	r0, r3
 800cd10:	f002 fd3e 	bl	800f790 <siprintf>
	strcat(strings,b);
 800cd14:	f107 0318 	add.w	r3, r7, #24
 800cd18:	6879      	ldr	r1, [r7, #4]
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	f002 fd58 	bl	800f7d0 <strcat>
	}
	if(jog==2){
 800cd20:	68fb      	ldr	r3, [r7, #12]
 800cd22:	2b02      	cmp	r3, #2
 800cd24:	d10c      	bne.n	800cd40 <sendToSd+0x4c>
	sprintf(strings,"\n player 2 ganhou com %d pontos ",a);
 800cd26:	f107 0318 	add.w	r3, r7, #24
 800cd2a:	68ba      	ldr	r2, [r7, #8]
 800cd2c:	4939      	ldr	r1, [pc, #228]	; (800ce14 <sendToSd+0x120>)
 800cd2e:	4618      	mov	r0, r3
 800cd30:	f002 fd2e 	bl	800f790 <siprintf>
	strcat(strings,b);
 800cd34:	f107 0318 	add.w	r3, r7, #24
 800cd38:	6879      	ldr	r1, [r7, #4]
 800cd3a:	4618      	mov	r0, r3
 800cd3c:	f002 fd48 	bl	800f7d0 <strcat>
	}
	if(jog==0){
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d10c      	bne.n	800cd60 <sendToSd+0x6c>
	sprintf(strings,"\n empate com %d pontos ",a);
 800cd46:	f107 0318 	add.w	r3, r7, #24
 800cd4a:	68ba      	ldr	r2, [r7, #8]
 800cd4c:	4932      	ldr	r1, [pc, #200]	; (800ce18 <sendToSd+0x124>)
 800cd4e:	4618      	mov	r0, r3
 800cd50:	f002 fd1e 	bl	800f790 <siprintf>
	strcat(strings,b);
 800cd54:	f107 0318 	add.w	r3, r7, #24
 800cd58:	6879      	ldr	r1, [r7, #4]
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	f002 fd38 	bl	800f7d0 <strcat>
	}
	if(jog==4){
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	2b04      	cmp	r3, #4
 800cd64:	d110      	bne.n	800cd88 <sendToSd+0x94>
	sprintf(strings,"\n player 1 ganhou por timeout");
 800cd66:	f107 0318 	add.w	r3, r7, #24
 800cd6a:	4a2c      	ldr	r2, [pc, #176]	; (800ce1c <sendToSd+0x128>)
 800cd6c:	461c      	mov	r4, r3
 800cd6e:	4615      	mov	r5, r2
 800cd70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cd72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cd74:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800cd78:	c407      	stmia	r4!, {r0, r1, r2}
 800cd7a:	8023      	strh	r3, [r4, #0]
	strcat(strings,b);
 800cd7c:	f107 0318 	add.w	r3, r7, #24
 800cd80:	6879      	ldr	r1, [r7, #4]
 800cd82:	4618      	mov	r0, r3
 800cd84:	f002 fd24 	bl	800f7d0 <strcat>
	}
	if(jog==5){
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	2b05      	cmp	r3, #5
 800cd8c:	d110      	bne.n	800cdb0 <sendToSd+0xbc>
	sprintf(strings,"\n player 1 ganhou por timeout");
 800cd8e:	f107 0318 	add.w	r3, r7, #24
 800cd92:	4a22      	ldr	r2, [pc, #136]	; (800ce1c <sendToSd+0x128>)
 800cd94:	461c      	mov	r4, r3
 800cd96:	4615      	mov	r5, r2
 800cd98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cd9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cd9c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800cda0:	c407      	stmia	r4!, {r0, r1, r2}
 800cda2:	8023      	strh	r3, [r4, #0]
	strcat(strings,b);
 800cda4:	f107 0318 	add.w	r3, r7, #24
 800cda8:	6879      	ldr	r1, [r7, #4]
 800cdaa:	4618      	mov	r0, r3
 800cdac:	f002 fd10 	bl	800f7d0 <strcat>
	}


	if (f_mount(&SDFatFS, SDPath, 0) != FR_OK){
 800cdb0:	2200      	movs	r2, #0
 800cdb2:	491b      	ldr	r1, [pc, #108]	; (800ce20 <sendToSd+0x12c>)
 800cdb4:	481b      	ldr	r0, [pc, #108]	; (800ce24 <sendToSd+0x130>)
 800cdb6:	f7fe fccd 	bl	800b754 <f_mount>
 800cdba:	4603      	mov	r3, r0
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d001      	beq.n	800cdc4 <sendToSd+0xd0>
			Error_Handler();
 800cdc0:	f001 ffb8 	bl	800ed34 <Error_Handler>
		}

		if (f_open(&SDFile, "reversi.txt", FA_OPEN_APPEND | FA_WRITE ) != FR_OK){
 800cdc4:	2232      	movs	r2, #50	; 0x32
 800cdc6:	4918      	ldr	r1, [pc, #96]	; (800ce28 <sendToSd+0x134>)
 800cdc8:	4818      	ldr	r0, [pc, #96]	; (800ce2c <sendToSd+0x138>)
 800cdca:	f7fe fd09 	bl	800b7e0 <f_open>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d001      	beq.n	800cdd8 <sendToSd+0xe4>
			Error_Handler();
 800cdd4:	f001 ffae 	bl	800ed34 <Error_Handler>
		}
		int x=strlen(strings)*sizeof(char);
 800cdd8:	f107 0318 	add.w	r3, r7, #24
 800cddc:	4618      	mov	r0, r3
 800cdde:	f7f3 fa2f 	bl	8000240 <strlen>
 800cde2:	4603      	mov	r3, r0
 800cde4:	67fb      	str	r3, [r7, #124]	; 0x7c
		if(f_write(&SDFile, strings, x, &n) != FR_OK){
 800cde6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800cde8:	f107 0314 	add.w	r3, r7, #20
 800cdec:	f107 0118 	add.w	r1, r7, #24
 800cdf0:	480e      	ldr	r0, [pc, #56]	; (800ce2c <sendToSd+0x138>)
 800cdf2:	f7fe feb3 	bl	800bb5c <f_write>
 800cdf6:	4603      	mov	r3, r0
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d001      	beq.n	800ce00 <sendToSd+0x10c>
			Error_Handler();
 800cdfc:	f001 ff9a 	bl	800ed34 <Error_Handler>
		}

		f_close(&SDFile);
 800ce00:	480a      	ldr	r0, [pc, #40]	; (800ce2c <sendToSd+0x138>)
 800ce02:	f7ff f89e 	bl	800bf42 <f_close>





}
 800ce06:	bf00      	nop
 800ce08:	3780      	adds	r7, #128	; 0x80
 800ce0a:	46bd      	mov	sp, r7
 800ce0c:	bdb0      	pop	{r4, r5, r7, pc}
 800ce0e:	bf00      	nop
 800ce10:	0800ff24 	.word	0x0800ff24
 800ce14:	0800ff48 	.word	0x0800ff48
 800ce18:	0800ff6c 	.word	0x0800ff6c
 800ce1c:	0800ff84 	.word	0x0800ff84
 800ce20:	200004d0 	.word	0x200004d0
 800ce24:	20000704 	.word	0x20000704
 800ce28:	0800ffa4 	.word	0x0800ffa4
 800ce2c:	200004d4 	.word	0x200004d4

0800ce30 <__NVIC_SystemReset>:
{
 800ce30:	b480      	push	{r7}
 800ce32:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800ce34:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800ce38:	4b05      	ldr	r3, [pc, #20]	; (800ce50 <__NVIC_SystemReset+0x20>)
 800ce3a:	68db      	ldr	r3, [r3, #12]
 800ce3c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800ce40:	4903      	ldr	r1, [pc, #12]	; (800ce50 <__NVIC_SystemReset+0x20>)
 800ce42:	4b04      	ldr	r3, [pc, #16]	; (800ce54 <__NVIC_SystemReset+0x24>)
 800ce44:	4313      	orrs	r3, r2
 800ce46:	60cb      	str	r3, [r1, #12]
 800ce48:	f3bf 8f4f 	dsb	sy
    __NOP();
 800ce4c:	bf00      	nop
 800ce4e:	e7fd      	b.n	800ce4c <__NVIC_SystemReset+0x1c>
 800ce50:	e000ed00 	.word	0xe000ed00
 800ce54:	05fa0004 	.word	0x05fa0004

0800ce58 <SCB_EnableICache>:
{
 800ce58:	b480      	push	{r7}
 800ce5a:	af00      	add	r7, sp, #0
 800ce5c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800ce60:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800ce64:	4b0b      	ldr	r3, [pc, #44]	; (800ce94 <SCB_EnableICache+0x3c>)
 800ce66:	2200      	movs	r2, #0
 800ce68:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800ce6c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800ce70:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800ce74:	4b07      	ldr	r3, [pc, #28]	; (800ce94 <SCB_EnableICache+0x3c>)
 800ce76:	695b      	ldr	r3, [r3, #20]
 800ce78:	4a06      	ldr	r2, [pc, #24]	; (800ce94 <SCB_EnableICache+0x3c>)
 800ce7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ce7e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800ce80:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800ce84:	f3bf 8f6f 	isb	sy
}
 800ce88:	bf00      	nop
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce90:	4770      	bx	lr
 800ce92:	bf00      	nop
 800ce94:	e000ed00 	.word	0xe000ed00

0800ce98 <SCB_EnableDCache>:
{
 800ce98:	b480      	push	{r7}
 800ce9a:	b085      	sub	sp, #20
 800ce9c:	af00      	add	r7, sp, #0
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800ce9e:	4b1d      	ldr	r3, [pc, #116]	; (800cf14 <SCB_EnableDCache+0x7c>)
 800cea0:	2200      	movs	r2, #0
 800cea2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800cea6:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 800ceaa:	4b1a      	ldr	r3, [pc, #104]	; (800cf14 <SCB_EnableDCache+0x7c>)
 800ceac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ceb0:	607b      	str	r3, [r7, #4]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	0b5b      	lsrs	r3, r3, #13
 800ceb6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800ceba:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	08db      	lsrs	r3, r3, #3
 800cec0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cec4:	60bb      	str	r3, [r7, #8]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	015a      	lsls	r2, r3, #5
 800ceca:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800cece:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800ced0:	68ba      	ldr	r2, [r7, #8]
 800ced2:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800ced4:	490f      	ldr	r1, [pc, #60]	; (800cf14 <SCB_EnableDCache+0x7c>)
 800ced6:	4313      	orrs	r3, r2
 800ced8:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 800cedc:	68bb      	ldr	r3, [r7, #8]
 800cede:	1e5a      	subs	r2, r3, #1
 800cee0:	60ba      	str	r2, [r7, #8]
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d1ef      	bne.n	800cec6 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	1e5a      	subs	r2, r3, #1
 800ceea:	60fa      	str	r2, [r7, #12]
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d1e5      	bne.n	800cebc <SCB_EnableDCache+0x24>
 800cef0:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800cef4:	4b07      	ldr	r3, [pc, #28]	; (800cf14 <SCB_EnableDCache+0x7c>)
 800cef6:	695b      	ldr	r3, [r3, #20]
 800cef8:	4a06      	ldr	r2, [pc, #24]	; (800cf14 <SCB_EnableDCache+0x7c>)
 800cefa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cefe:	6153      	str	r3, [r2, #20]
 800cf00:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800cf04:	f3bf 8f6f 	isb	sy
}
 800cf08:	bf00      	nop
 800cf0a:	3714      	adds	r7, #20
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf12:	4770      	bx	lr
 800cf14:	e000ed00 	.word	0xe000ed00

0800cf18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */
  

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 800cf1c:	f7ff ff9c 	bl	800ce58 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 800cf20:	f7ff ffba 	bl	800ce98 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800cf24:	f7f5 fc80 	bl	8002828 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800cf28:	f000 f880 	bl	800d02c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800cf2c:	f000 fc7e 	bl	800d82c <MX_GPIO_Init>
  MX_ADC1_Init();
 800cf30:	f000 f91e 	bl	800d170 <MX_ADC1_Init>
  MX_DMA2D_Init();
 800cf34:	f000 f970 	bl	800d218 <MX_DMA2D_Init>
  MX_DSIHOST_DSI_Init();
 800cf38:	f000 f9a6 	bl	800d288 <MX_DSIHOST_DSI_Init>
  MX_FMC_Init();
 800cf3c:	f000 fc28 	bl	800d790 <MX_FMC_Init>
  MX_LTDC_Init();
 800cf40:	f000 fa96 	bl	800d470 <MX_LTDC_Init>
  MX_SDMMC2_SD_Init();
 800cf44:	f000 fb46 	bl	800d5d4 <MX_SDMMC2_SD_Init>
  MX_TIM4_Init();
 800cf48:	f000 fb64 	bl	800d614 <MX_TIM4_Init>
  MX_TIM6_Init();
 800cf4c:	f000 fbb0 	bl	800d6b0 <MX_TIM6_Init>
  MX_TIM7_Init();
 800cf50:	f000 fbe6 	bl	800d720 <MX_TIM7_Init>
  MX_FATFS_Init();
 800cf54:	f7ff f90e 	bl	800c174 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  //lcd enable
  LCD_Config();
 800cf58:	f000 ff6a 	bl	800de30 <LCD_Config>
  //adc enable
  HAL_ADC_Start(&hadc1);
 800cf5c:	4826      	ldr	r0, [pc, #152]	; (800cff8 <main+0xe0>)
 800cf5e:	f7f5 fd27 	bl	80029b0 <HAL_ADC_Start>
  //ts enable
  touch_screen_config();
 800cf62:	f000 ff8b 	bl	800de7c <touch_screen_config>
  HAL_TIM_Base_Start_IT(&htim6);
 800cf66:	4825      	ldr	r0, [pc, #148]	; (800cffc <main+0xe4>)
 800cf68:	f7fb fc56 	bl	8008818 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim7);
 800cf6c:	4824      	ldr	r0, [pc, #144]	; (800d000 <main+0xe8>)
 800cf6e:	f7fb fc53 	bl	8008818 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

		if (flagToca == 1) {
 800cf72:	4b24      	ldr	r3, [pc, #144]	; (800d004 <main+0xec>)
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	2b01      	cmp	r3, #1
 800cf78:	d105      	bne.n	800cf86 <main+0x6e>
			HAL_Delay(200);
 800cf7a:	20c8      	movs	r0, #200	; 0xc8
 800cf7c:	f7f5 fcb2 	bl	80028e4 <HAL_Delay>
			flagToca = 0;
 800cf80:	4b20      	ldr	r3, [pc, #128]	; (800d004 <main+0xec>)
 800cf82:	2200      	movs	r2, #0
 800cf84:	601a      	str	r2, [r3, #0]
		}

		menuInicial();
 800cf86:	f001 f88d 	bl	800e0a4 <menuInicial>

		if (TEMPFLAG >= 2)
 800cf8a:	4b1f      	ldr	r3, [pc, #124]	; (800d008 <main+0xf0>)
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	2b01      	cmp	r3, #1
 800cf90:	d901      	bls.n	800cf96 <main+0x7e>
			temp();
 800cf92:	f000 fe15 	bl	800dbc0 <temp>
		if (timeFlag == 1)
 800cf96:	4b1d      	ldr	r3, [pc, #116]	; (800d00c <main+0xf4>)
 800cf98:	681b      	ldr	r3, [r3, #0]
 800cf9a:	2b01      	cmp	r3, #1
 800cf9c:	d101      	bne.n	800cfa2 <main+0x8a>
			showTime();
 800cf9e:	f000 fcff 	bl	800d9a0 <showTime>

		if (fl_gamestart == 1) {
 800cfa2:	4b1b      	ldr	r3, [pc, #108]	; (800d010 <main+0xf8>)
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	2b01      	cmp	r3, #1
 800cfa8:	d11b      	bne.n	800cfe2 <main+0xca>

			if (japassouaqui1 == 0) {
 800cfaa:	4b1a      	ldr	r3, [pc, #104]	; (800d014 <main+0xfc>)
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d115      	bne.n	800cfde <main+0xc6>
				japassouaqui1 = 1;
 800cfb2:	4b18      	ldr	r3, [pc, #96]	; (800d014 <main+0xfc>)
 800cfb4:	2201      	movs	r2, #1
 800cfb6:	601a      	str	r2, [r3, #0]
				LCD_GameOn();
 800cfb8:	f000 fe5e 	bl	800dc78 <LCD_GameOn>
				mostraJogador(jogador);
 800cfbc:	4b16      	ldr	r3, [pc, #88]	; (800d018 <main+0x100>)
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	f7ff fc15 	bl	800c7f0 <mostraJogador>
				fl_gamestart = 0;
 800cfc6:	4b12      	ldr	r3, [pc, #72]	; (800d010 <main+0xf8>)
 800cfc8:	2200      	movs	r2, #0
 800cfca:	601a      	str	r2, [r3, #0]
				fl_gamestarted = 1;
 800cfcc:	4b13      	ldr	r3, [pc, #76]	; (800d01c <main+0x104>)
 800cfce:	2201      	movs	r2, #1
 800cfd0:	601a      	str	r2, [r3, #0]
				comecarTimoeut=1;
 800cfd2:	4b13      	ldr	r3, [pc, #76]	; (800d020 <main+0x108>)
 800cfd4:	2201      	movs	r2, #1
 800cfd6:	601a      	str	r2, [r3, #0]
				timeout=20;
 800cfd8:	4b12      	ldr	r3, [pc, #72]	; (800d024 <main+0x10c>)
 800cfda:	2214      	movs	r2, #20
 800cfdc:	601a      	str	r2, [r3, #0]

			}

			meteOndeTocaste();
 800cfde:	f000 ff91 	bl	800df04 <meteOndeTocaste>

		}

		if (reset == 1) {
 800cfe2:	4b11      	ldr	r3, [pc, #68]	; (800d028 <main+0x110>)
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	2b01      	cmp	r3, #1
 800cfe8:	d1c3      	bne.n	800cf72 <main+0x5a>
			HAL_Delay(200);
 800cfea:	20c8      	movs	r0, #200	; 0xc8
 800cfec:	f7f5 fc7a 	bl	80028e4 <HAL_Delay>
			fazerReset();
 800cff0:	f001 fe32 	bl	800ec58 <fazerReset>
		if (flagToca == 1) {
 800cff4:	e7bd      	b.n	800cf72 <main+0x5a>
 800cff6:	bf00      	nop
 800cff8:	20000abc 	.word	0x20000abc
 800cffc:	20000b04 	.word	0x20000b04
 800d000:	20000c40 	.word	0x20000c40
 800d004:	20000050 	.word	0x20000050
 800d008:	20000334 	.word	0x20000334
 800d00c:	20000330 	.word	0x20000330
 800d010:	2000033c 	.word	0x2000033c
 800d014:	20000348 	.word	0x20000348
 800d018:	20000054 	.word	0x20000054
 800d01c:	20000340 	.word	0x20000340
 800d020:	20000360 	.word	0x20000360
 800d024:	20000044 	.word	0x20000044
 800d028:	2000035c 	.word	0x2000035c

0800d02c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800d02c:	b580      	push	{r7, lr}
 800d02e:	b0b8      	sub	sp, #224	; 0xe0
 800d030:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800d032:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800d036:	2234      	movs	r2, #52	; 0x34
 800d038:	2100      	movs	r1, #0
 800d03a:	4618      	mov	r0, r3
 800d03c:	f002 fae8 	bl	800f610 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800d040:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800d044:	2200      	movs	r2, #0
 800d046:	601a      	str	r2, [r3, #0]
 800d048:	605a      	str	r2, [r3, #4]
 800d04a:	609a      	str	r2, [r3, #8]
 800d04c:	60da      	str	r2, [r3, #12]
 800d04e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800d050:	f107 0308 	add.w	r3, r7, #8
 800d054:	2290      	movs	r2, #144	; 0x90
 800d056:	2100      	movs	r1, #0
 800d058:	4618      	mov	r0, r3
 800d05a:	f002 fad9 	bl	800f610 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800d05e:	4b41      	ldr	r3, [pc, #260]	; (800d164 <SystemClock_Config+0x138>)
 800d060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d062:	4a40      	ldr	r2, [pc, #256]	; (800d164 <SystemClock_Config+0x138>)
 800d064:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d068:	6413      	str	r3, [r2, #64]	; 0x40
 800d06a:	4b3e      	ldr	r3, [pc, #248]	; (800d164 <SystemClock_Config+0x138>)
 800d06c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d06e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d072:	607b      	str	r3, [r7, #4]
 800d074:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800d076:	4b3c      	ldr	r3, [pc, #240]	; (800d168 <SystemClock_Config+0x13c>)
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	4a3b      	ldr	r2, [pc, #236]	; (800d168 <SystemClock_Config+0x13c>)
 800d07c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800d080:	6013      	str	r3, [r2, #0]
 800d082:	4b39      	ldr	r3, [pc, #228]	; (800d168 <SystemClock_Config+0x13c>)
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800d08a:	603b      	str	r3, [r7, #0]
 800d08c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800d08e:	2301      	movs	r3, #1
 800d090:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800d094:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d098:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d09c:	2302      	movs	r3, #2
 800d09e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800d0a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d0a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 25;
 800d0aa:	2319      	movs	r3, #25
 800d0ac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 400;
 800d0b0:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800d0b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800d0b8:	2302      	movs	r3, #2
 800d0ba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800d0be:	2308      	movs	r3, #8
 800d0c0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d0c4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800d0c8:	4618      	mov	r0, r3
 800d0ca:	f7f9 f949 	bl	8006360 <HAL_RCC_OscConfig>
 800d0ce:	4603      	mov	r3, r0
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d001      	beq.n	800d0d8 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800d0d4:	f001 fe2e 	bl	800ed34 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800d0d8:	f7f9 f8f2 	bl	80062c0 <HAL_PWREx_EnableOverDrive>
 800d0dc:	4603      	mov	r3, r0
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d001      	beq.n	800d0e6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800d0e2:	f001 fe27 	bl	800ed34 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d0e6:	230f      	movs	r3, #15
 800d0e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d0ec:	2302      	movs	r3, #2
 800d0ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800d0f8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800d0fc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800d100:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d104:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 800d108:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800d10c:	2106      	movs	r1, #6
 800d10e:	4618      	mov	r0, r3
 800d110:	f7f9 fb98 	bl	8006844 <HAL_RCC_ClockConfig>
 800d114:	4603      	mov	r3, r0
 800d116:	2b00      	cmp	r3, #0
 800d118:	d001      	beq.n	800d11e <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800d11a:	f001 fe0b 	bl	800ed34 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SDMMC2
 800d11e:	4b13      	ldr	r3, [pc, #76]	; (800d16c <SystemClock_Config+0x140>)
 800d120:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800d122:	23c0      	movs	r3, #192	; 0xc0
 800d124:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 800d126:	2302      	movs	r3, #2
 800d128:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 800d12a:	2302      	movs	r3, #2
 800d12c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 800d12e:	2300      	movs	r3, #0
 800d130:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 800d132:	2301      	movs	r3, #1
 800d134:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 800d136:	2300      	movs	r3, #0
 800d138:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800d13a:	2300      	movs	r3, #0
 800d13c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInitStruct.Sdmmc2ClockSelection = RCC_SDMMC2CLKSOURCE_CLK48;
 800d140:	2300      	movs	r3, #0
 800d142:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800d146:	f107 0308 	add.w	r3, r7, #8
 800d14a:	4618      	mov	r0, r3
 800d14c:	f7f9 fd14 	bl	8006b78 <HAL_RCCEx_PeriphCLKConfig>
 800d150:	4603      	mov	r3, r0
 800d152:	2b00      	cmp	r3, #0
 800d154:	d001      	beq.n	800d15a <SystemClock_Config+0x12e>
  {
    Error_Handler();
 800d156:	f001 fded 	bl	800ed34 <Error_Handler>
  }
}
 800d15a:	bf00      	nop
 800d15c:	37e0      	adds	r7, #224	; 0xe0
 800d15e:	46bd      	mov	sp, r7
 800d160:	bd80      	pop	{r7, pc}
 800d162:	bf00      	nop
 800d164:	40023800 	.word	0x40023800
 800d168:	40007000 	.word	0x40007000
 800d16c:	04200008 	.word	0x04200008

0800d170 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b084      	sub	sp, #16
 800d174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800d176:	463b      	mov	r3, r7
 800d178:	2200      	movs	r2, #0
 800d17a:	601a      	str	r2, [r3, #0]
 800d17c:	605a      	str	r2, [r3, #4]
 800d17e:	609a      	str	r2, [r3, #8]
 800d180:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800d182:	4b21      	ldr	r3, [pc, #132]	; (800d208 <MX_ADC1_Init+0x98>)
 800d184:	4a21      	ldr	r2, [pc, #132]	; (800d20c <MX_ADC1_Init+0x9c>)
 800d186:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800d188:	4b1f      	ldr	r3, [pc, #124]	; (800d208 <MX_ADC1_Init+0x98>)
 800d18a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800d18e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800d190:	4b1d      	ldr	r3, [pc, #116]	; (800d208 <MX_ADC1_Init+0x98>)
 800d192:	2200      	movs	r2, #0
 800d194:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800d196:	4b1c      	ldr	r3, [pc, #112]	; (800d208 <MX_ADC1_Init+0x98>)
 800d198:	2200      	movs	r2, #0
 800d19a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800d19c:	4b1a      	ldr	r3, [pc, #104]	; (800d208 <MX_ADC1_Init+0x98>)
 800d19e:	2201      	movs	r2, #1
 800d1a0:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800d1a2:	4b19      	ldr	r3, [pc, #100]	; (800d208 <MX_ADC1_Init+0x98>)
 800d1a4:	2200      	movs	r2, #0
 800d1a6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800d1aa:	4b17      	ldr	r3, [pc, #92]	; (800d208 <MX_ADC1_Init+0x98>)
 800d1ac:	2200      	movs	r2, #0
 800d1ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800d1b0:	4b15      	ldr	r3, [pc, #84]	; (800d208 <MX_ADC1_Init+0x98>)
 800d1b2:	4a17      	ldr	r2, [pc, #92]	; (800d210 <MX_ADC1_Init+0xa0>)
 800d1b4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800d1b6:	4b14      	ldr	r3, [pc, #80]	; (800d208 <MX_ADC1_Init+0x98>)
 800d1b8:	2200      	movs	r2, #0
 800d1ba:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800d1bc:	4b12      	ldr	r3, [pc, #72]	; (800d208 <MX_ADC1_Init+0x98>)
 800d1be:	2201      	movs	r2, #1
 800d1c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800d1c2:	4b11      	ldr	r3, [pc, #68]	; (800d208 <MX_ADC1_Init+0x98>)
 800d1c4:	2200      	movs	r2, #0
 800d1c6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800d1ca:	4b0f      	ldr	r3, [pc, #60]	; (800d208 <MX_ADC1_Init+0x98>)
 800d1cc:	2200      	movs	r2, #0
 800d1ce:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800d1d0:	480d      	ldr	r0, [pc, #52]	; (800d208 <MX_ADC1_Init+0x98>)
 800d1d2:	f7f5 fba9 	bl	8002928 <HAL_ADC_Init>
 800d1d6:	4603      	mov	r3, r0
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d001      	beq.n	800d1e0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800d1dc:	f001 fdaa 	bl	800ed34 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800d1e0:	4b0c      	ldr	r3, [pc, #48]	; (800d214 <MX_ADC1_Init+0xa4>)
 800d1e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800d1e4:	2301      	movs	r3, #1
 800d1e6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 800d1e8:	2303      	movs	r3, #3
 800d1ea:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800d1ec:	463b      	mov	r3, r7
 800d1ee:	4619      	mov	r1, r3
 800d1f0:	4805      	ldr	r0, [pc, #20]	; (800d208 <MX_ADC1_Init+0x98>)
 800d1f2:	f7f5 fd2f 	bl	8002c54 <HAL_ADC_ConfigChannel>
 800d1f6:	4603      	mov	r3, r0
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d001      	beq.n	800d200 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800d1fc:	f001 fd9a 	bl	800ed34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800d200:	bf00      	nop
 800d202:	3710      	adds	r7, #16
 800d204:	46bd      	mov	sp, r7
 800d206:	bd80      	pop	{r7, pc}
 800d208:	20000abc 	.word	0x20000abc
 800d20c:	40012000 	.word	0x40012000
 800d210:	0f000001 	.word	0x0f000001
 800d214:	10000012 	.word	0x10000012

0800d218 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 800d218:	b580      	push	{r7, lr}
 800d21a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 800d21c:	4b18      	ldr	r3, [pc, #96]	; (800d280 <MX_DMA2D_Init+0x68>)
 800d21e:	4a19      	ldr	r2, [pc, #100]	; (800d284 <MX_DMA2D_Init+0x6c>)
 800d220:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800d222:	4b17      	ldr	r3, [pc, #92]	; (800d280 <MX_DMA2D_Init+0x68>)
 800d224:	2200      	movs	r2, #0
 800d226:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 800d228:	4b15      	ldr	r3, [pc, #84]	; (800d280 <MX_DMA2D_Init+0x68>)
 800d22a:	2200      	movs	r2, #0
 800d22c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800d22e:	4b14      	ldr	r3, [pc, #80]	; (800d280 <MX_DMA2D_Init+0x68>)
 800d230:	2200      	movs	r2, #0
 800d232:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 800d234:	4b12      	ldr	r3, [pc, #72]	; (800d280 <MX_DMA2D_Init+0x68>)
 800d236:	2200      	movs	r2, #0
 800d238:	639a      	str	r2, [r3, #56]	; 0x38
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800d23a:	4b11      	ldr	r3, [pc, #68]	; (800d280 <MX_DMA2D_Init+0x68>)
 800d23c:	2200      	movs	r2, #0
 800d23e:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 800d240:	4b0f      	ldr	r3, [pc, #60]	; (800d280 <MX_DMA2D_Init+0x68>)
 800d242:	2200      	movs	r2, #0
 800d244:	641a      	str	r2, [r3, #64]	; 0x40
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800d246:	4b0e      	ldr	r3, [pc, #56]	; (800d280 <MX_DMA2D_Init+0x68>)
 800d248:	2200      	movs	r2, #0
 800d24a:	645a      	str	r2, [r3, #68]	; 0x44
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 800d24c:	4b0c      	ldr	r3, [pc, #48]	; (800d280 <MX_DMA2D_Init+0x68>)
 800d24e:	2200      	movs	r2, #0
 800d250:	649a      	str	r2, [r3, #72]	; 0x48
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 800d252:	4b0b      	ldr	r3, [pc, #44]	; (800d280 <MX_DMA2D_Init+0x68>)
 800d254:	2200      	movs	r2, #0
 800d256:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800d258:	4809      	ldr	r0, [pc, #36]	; (800d280 <MX_DMA2D_Init+0x68>)
 800d25a:	f7f6 f9f7 	bl	800364c <HAL_DMA2D_Init>
 800d25e:	4603      	mov	r3, r0
 800d260:	2b00      	cmp	r3, #0
 800d262:	d001      	beq.n	800d268 <MX_DMA2D_Init+0x50>
  {
    Error_Handler();
 800d264:	f001 fd66 	bl	800ed34 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800d268:	2101      	movs	r1, #1
 800d26a:	4805      	ldr	r0, [pc, #20]	; (800d280 <MX_DMA2D_Init+0x68>)
 800d26c:	f7f6 fb5c 	bl	8003928 <HAL_DMA2D_ConfigLayer>
 800d270:	4603      	mov	r3, r0
 800d272:	2b00      	cmp	r3, #0
 800d274:	d001      	beq.n	800d27a <MX_DMA2D_Init+0x62>
  {
    Error_Handler();
 800d276:	f001 fd5d 	bl	800ed34 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800d27a:	bf00      	nop
 800d27c:	bd80      	pop	{r7, pc}
 800d27e:	bf00      	nop
 800d280:	20000b44 	.word	0x20000b44
 800d284:	4002b000 	.word	0x4002b000

0800d288 <MX_DSIHOST_DSI_Init>:
  * @brief DSIHOST Initialization Function
  * @param None
  * @retval None
  */
static void MX_DSIHOST_DSI_Init(void)
{
 800d288:	b580      	push	{r7, lr}
 800d28a:	b0aa      	sub	sp, #168	; 0xa8
 800d28c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DSIHOST_Init 0 */

  /* USER CODE END DSIHOST_Init 0 */

  DSI_PLLInitTypeDef PLLInit = {0};
 800d28e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800d292:	2200      	movs	r2, #0
 800d294:	601a      	str	r2, [r3, #0]
 800d296:	605a      	str	r2, [r3, #4]
 800d298:	609a      	str	r2, [r3, #8]
  DSI_HOST_TimeoutTypeDef HostTimeouts = {0};
 800d29a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800d29e:	2224      	movs	r2, #36	; 0x24
 800d2a0:	2100      	movs	r1, #0
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	f002 f9b4 	bl	800f610 <memset>
  DSI_PHY_TimerTypeDef PhyTimings = {0};
 800d2a8:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	601a      	str	r2, [r3, #0]
 800d2b0:	605a      	str	r2, [r3, #4]
 800d2b2:	609a      	str	r2, [r3, #8]
 800d2b4:	60da      	str	r2, [r3, #12]
 800d2b6:	611a      	str	r2, [r3, #16]
 800d2b8:	615a      	str	r2, [r3, #20]
  DSI_LPCmdTypeDef LPCmd = {0};
 800d2ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d2be:	2234      	movs	r2, #52	; 0x34
 800d2c0:	2100      	movs	r1, #0
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	f002 f9a4 	bl	800f610 <memset>
  DSI_CmdCfgTypeDef CmdCfg = {0};
 800d2c8:	463b      	mov	r3, r7
 800d2ca:	222c      	movs	r2, #44	; 0x2c
 800d2cc:	2100      	movs	r1, #0
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	f002 f99e 	bl	800f610 <memset>

  /* USER CODE BEGIN DSIHOST_Init 1 */

  /* USER CODE END DSIHOST_Init 1 */
  hdsi.Instance = DSI;
 800d2d4:	4b64      	ldr	r3, [pc, #400]	; (800d468 <MX_DSIHOST_DSI_Init+0x1e0>)
 800d2d6:	4a65      	ldr	r2, [pc, #404]	; (800d46c <MX_DSIHOST_DSI_Init+0x1e4>)
 800d2d8:	601a      	str	r2, [r3, #0]
  hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 800d2da:	4b63      	ldr	r3, [pc, #396]	; (800d468 <MX_DSIHOST_DSI_Init+0x1e0>)
 800d2dc:	2200      	movs	r2, #0
 800d2de:	605a      	str	r2, [r3, #4]
  hdsi.Init.TXEscapeCkdiv = 4;
 800d2e0:	4b61      	ldr	r3, [pc, #388]	; (800d468 <MX_DSIHOST_DSI_Init+0x1e0>)
 800d2e2:	2204      	movs	r2, #4
 800d2e4:	609a      	str	r2, [r3, #8]
  hdsi.Init.NumberOfLanes = DSI_ONE_DATA_LANE;
 800d2e6:	4b60      	ldr	r3, [pc, #384]	; (800d468 <MX_DSIHOST_DSI_Init+0x1e0>)
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	60da      	str	r2, [r3, #12]
  PLLInit.PLLNDIV = 20;
 800d2ec:	2314      	movs	r3, #20
 800d2ee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  PLLInit.PLLIDF = DSI_PLL_IN_DIV1;
 800d2f2:	2301      	movs	r3, #1
 800d2f4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 800d2f8:	2300      	movs	r3, #0
 800d2fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 800d2fe:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800d302:	4619      	mov	r1, r3
 800d304:	4858      	ldr	r0, [pc, #352]	; (800d468 <MX_DSIHOST_DSI_Init+0x1e0>)
 800d306:	f7f6 fc91 	bl	8003c2c <HAL_DSI_Init>
 800d30a:	4603      	mov	r3, r0
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d001      	beq.n	800d314 <MX_DSIHOST_DSI_Init+0x8c>
  {
    Error_Handler();
 800d310:	f001 fd10 	bl	800ed34 <Error_Handler>
  }
  HostTimeouts.TimeoutCkdiv = 1;
 800d314:	2301      	movs	r3, #1
 800d316:	67bb      	str	r3, [r7, #120]	; 0x78
  HostTimeouts.HighSpeedTransmissionTimeout = 0;
 800d318:	2300      	movs	r3, #0
 800d31a:	67fb      	str	r3, [r7, #124]	; 0x7c
  HostTimeouts.LowPowerReceptionTimeout = 0;
 800d31c:	2300      	movs	r3, #0
 800d31e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  HostTimeouts.HighSpeedReadTimeout = 0;
 800d322:	2300      	movs	r3, #0
 800d324:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  HostTimeouts.LowPowerReadTimeout = 0;
 800d328:	2300      	movs	r3, #0
 800d32a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  HostTimeouts.HighSpeedWriteTimeout = 0;
 800d32e:	2300      	movs	r3, #0
 800d330:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  HostTimeouts.HighSpeedWritePrespMode = DSI_HS_PM_DISABLE;
 800d334:	2300      	movs	r3, #0
 800d336:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  HostTimeouts.LowPowerWriteTimeout = 0;
 800d33a:	2300      	movs	r3, #0
 800d33c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  HostTimeouts.BTATimeout = 0;
 800d340:	2300      	movs	r3, #0
 800d342:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
 800d346:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800d34a:	4619      	mov	r1, r3
 800d34c:	4846      	ldr	r0, [pc, #280]	; (800d468 <MX_DSIHOST_DSI_Init+0x1e0>)
 800d34e:	f7f7 faa9 	bl	80048a4 <HAL_DSI_ConfigHostTimeouts>
 800d352:	4603      	mov	r3, r0
 800d354:	2b00      	cmp	r3, #0
 800d356:	d001      	beq.n	800d35c <MX_DSIHOST_DSI_Init+0xd4>
  {
    Error_Handler();
 800d358:	f001 fcec 	bl	800ed34 <Error_Handler>
  }
  PhyTimings.ClockLaneHS2LPTime = 28;
 800d35c:	231c      	movs	r3, #28
 800d35e:	663b      	str	r3, [r7, #96]	; 0x60
  PhyTimings.ClockLaneLP2HSTime = 33;
 800d360:	2321      	movs	r3, #33	; 0x21
 800d362:	667b      	str	r3, [r7, #100]	; 0x64
  PhyTimings.DataLaneHS2LPTime = 15;
 800d364:	230f      	movs	r3, #15
 800d366:	66bb      	str	r3, [r7, #104]	; 0x68
  PhyTimings.DataLaneLP2HSTime = 25;
 800d368:	2319      	movs	r3, #25
 800d36a:	66fb      	str	r3, [r7, #108]	; 0x6c
  PhyTimings.DataLaneMaxReadTime = 0;
 800d36c:	2300      	movs	r3, #0
 800d36e:	673b      	str	r3, [r7, #112]	; 0x70
  PhyTimings.StopWaitTime = 0;
 800d370:	2300      	movs	r3, #0
 800d372:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 800d374:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800d378:	4619      	mov	r1, r3
 800d37a:	483b      	ldr	r0, [pc, #236]	; (800d468 <MX_DSIHOST_DSI_Init+0x1e0>)
 800d37c:	f7f7 fa28 	bl	80047d0 <HAL_DSI_ConfigPhyTimer>
 800d380:	4603      	mov	r3, r0
 800d382:	2b00      	cmp	r3, #0
 800d384:	d001      	beq.n	800d38a <MX_DSIHOST_DSI_Init+0x102>
  {
    Error_Handler();
 800d386:	f001 fcd5 	bl	800ed34 <Error_Handler>
  }
  if (HAL_DSI_ConfigFlowControl(&hdsi, DSI_FLOW_CONTROL_BTA) != HAL_OK)
 800d38a:	2104      	movs	r1, #4
 800d38c:	4836      	ldr	r0, [pc, #216]	; (800d468 <MX_DSIHOST_DSI_Init+0x1e0>)
 800d38e:	f7f7 f9f7 	bl	8004780 <HAL_DSI_ConfigFlowControl>
 800d392:	4603      	mov	r3, r0
 800d394:	2b00      	cmp	r3, #0
 800d396:	d001      	beq.n	800d39c <MX_DSIHOST_DSI_Init+0x114>
  {
    Error_Handler();
 800d398:	f001 fccc 	bl	800ed34 <Error_Handler>
  }
  if (HAL_DSI_SetLowPowerRXFilter(&hdsi, 10000) != HAL_OK)
 800d39c:	f242 7110 	movw	r1, #10000	; 0x2710
 800d3a0:	4831      	ldr	r0, [pc, #196]	; (800d468 <MX_DSIHOST_DSI_Init+0x1e0>)
 800d3a2:	f7f7 fc3d 	bl	8004c20 <HAL_DSI_SetLowPowerRXFilter>
 800d3a6:	4603      	mov	r3, r0
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d001      	beq.n	800d3b0 <MX_DSIHOST_DSI_Init+0x128>
  {
    Error_Handler();
 800d3ac:	f001 fcc2 	bl	800ed34 <Error_Handler>
  }
  if (HAL_DSI_ConfigErrorMonitor(&hdsi, HAL_DSI_ERROR_NONE) != HAL_OK)
 800d3b0:	2100      	movs	r1, #0
 800d3b2:	482d      	ldr	r0, [pc, #180]	; (800d468 <MX_DSIHOST_DSI_Init+0x1e0>)
 800d3b4:	f7f6 fdc8 	bl	8003f48 <HAL_DSI_ConfigErrorMonitor>
 800d3b8:	4603      	mov	r3, r0
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d001      	beq.n	800d3c2 <MX_DSIHOST_DSI_Init+0x13a>
  {
    Error_Handler();
 800d3be:	f001 fcb9 	bl	800ed34 <Error_Handler>
  }
  LPCmd.LPGenShortWriteNoP = DSI_LP_GSW0P_DISABLE;
 800d3c2:	2300      	movs	r3, #0
 800d3c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  LPCmd.LPGenShortWriteOneP = DSI_LP_GSW1P_DISABLE;
 800d3c6:	2300      	movs	r3, #0
 800d3c8:	633b      	str	r3, [r7, #48]	; 0x30
  LPCmd.LPGenShortWriteTwoP = DSI_LP_GSW2P_DISABLE;
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	637b      	str	r3, [r7, #52]	; 0x34
  LPCmd.LPGenShortReadNoP = DSI_LP_GSR0P_DISABLE;
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	63bb      	str	r3, [r7, #56]	; 0x38
  LPCmd.LPGenShortReadOneP = DSI_LP_GSR1P_DISABLE;
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	63fb      	str	r3, [r7, #60]	; 0x3c
  LPCmd.LPGenShortReadTwoP = DSI_LP_GSR2P_DISABLE;
 800d3d6:	2300      	movs	r3, #0
 800d3d8:	643b      	str	r3, [r7, #64]	; 0x40
  LPCmd.LPGenLongWrite = DSI_LP_GLW_DISABLE;
 800d3da:	2300      	movs	r3, #0
 800d3dc:	647b      	str	r3, [r7, #68]	; 0x44
  LPCmd.LPDcsShortWriteNoP = DSI_LP_DSW0P_DISABLE;
 800d3de:	2300      	movs	r3, #0
 800d3e0:	64bb      	str	r3, [r7, #72]	; 0x48
  LPCmd.LPDcsShortWriteOneP = DSI_LP_DSW1P_DISABLE;
 800d3e2:	2300      	movs	r3, #0
 800d3e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  LPCmd.LPDcsShortReadNoP = DSI_LP_DSR0P_DISABLE;
 800d3e6:	2300      	movs	r3, #0
 800d3e8:	653b      	str	r3, [r7, #80]	; 0x50
  LPCmd.LPDcsLongWrite = DSI_LP_DLW_DISABLE;
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	657b      	str	r3, [r7, #84]	; 0x54
  LPCmd.LPMaxReadPacket = DSI_LP_MRDP_DISABLE;
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	65bb      	str	r3, [r7, #88]	; 0x58
  LPCmd.AcknowledgeRequest = DSI_ACKNOWLEDGE_DISABLE;
 800d3f2:	2300      	movs	r3, #0
 800d3f4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_DSI_ConfigCommand(&hdsi, &LPCmd) != HAL_OK)
 800d3f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800d3fa:	4619      	mov	r1, r3
 800d3fc:	481a      	ldr	r0, [pc, #104]	; (800d468 <MX_DSIHOST_DSI_Init+0x1e0>)
 800d3fe:	f7f7 f961 	bl	80046c4 <HAL_DSI_ConfigCommand>
 800d402:	4603      	mov	r3, r0
 800d404:	2b00      	cmp	r3, #0
 800d406:	d001      	beq.n	800d40c <MX_DSIHOST_DSI_Init+0x184>
  {
    Error_Handler();
 800d408:	f001 fc94 	bl	800ed34 <Error_Handler>
  }
  CmdCfg.VirtualChannelID = 0;
 800d40c:	2300      	movs	r3, #0
 800d40e:	603b      	str	r3, [r7, #0]
  CmdCfg.ColorCoding = DSI_RGB888;
 800d410:	2305      	movs	r3, #5
 800d412:	607b      	str	r3, [r7, #4]
  CmdCfg.CommandSize = 640;
 800d414:	f44f 7320 	mov.w	r3, #640	; 0x280
 800d418:	60bb      	str	r3, [r7, #8]
  CmdCfg.TearingEffectSource = DSI_TE_EXTERNAL;
 800d41a:	2310      	movs	r3, #16
 800d41c:	60fb      	str	r3, [r7, #12]
  CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 800d41e:	2300      	movs	r3, #0
 800d420:	613b      	str	r3, [r7, #16]
  CmdCfg.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 800d422:	2304      	movs	r3, #4
 800d424:	617b      	str	r3, [r7, #20]
  CmdCfg.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 800d426:	2302      	movs	r3, #2
 800d428:	61bb      	str	r3, [r7, #24]
  CmdCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 800d42a:	2300      	movs	r3, #0
 800d42c:	61fb      	str	r3, [r7, #28]
  CmdCfg.VSyncPol = DSI_VSYNC_FALLING;
 800d42e:	2300      	movs	r3, #0
 800d430:	623b      	str	r3, [r7, #32]
  CmdCfg.AutomaticRefresh = DSI_AR_ENABLE;
 800d432:	2340      	movs	r3, #64	; 0x40
 800d434:	627b      	str	r3, [r7, #36]	; 0x24
  CmdCfg.TEAcknowledgeRequest = DSI_TE_ACKNOWLEDGE_DISABLE;
 800d436:	2300      	movs	r3, #0
 800d438:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_DSI_ConfigAdaptedCommandMode(&hdsi, &CmdCfg) != HAL_OK)
 800d43a:	463b      	mov	r3, r7
 800d43c:	4619      	mov	r1, r3
 800d43e:	480a      	ldr	r0, [pc, #40]	; (800d468 <MX_DSIHOST_DSI_Init+0x1e0>)
 800d440:	f7f7 f866 	bl	8004510 <HAL_DSI_ConfigAdaptedCommandMode>
 800d444:	4603      	mov	r3, r0
 800d446:	2b00      	cmp	r3, #0
 800d448:	d001      	beq.n	800d44e <MX_DSIHOST_DSI_Init+0x1c6>
  {
    Error_Handler();
 800d44a:	f001 fc73 	bl	800ed34 <Error_Handler>
  }
  if (HAL_DSI_SetGenericVCID(&hdsi, 0) != HAL_OK)
 800d44e:	2100      	movs	r1, #0
 800d450:	4805      	ldr	r0, [pc, #20]	; (800d468 <MX_DSIHOST_DSI_Init+0x1e0>)
 800d452:	f7f6 fe35 	bl	80040c0 <HAL_DSI_SetGenericVCID>
 800d456:	4603      	mov	r3, r0
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d001      	beq.n	800d460 <MX_DSIHOST_DSI_Init+0x1d8>
  {
    Error_Handler();
 800d45c:	f001 fc6a 	bl	800ed34 <Error_Handler>
  }
  /* USER CODE BEGIN DSIHOST_Init 2 */

  /* USER CODE END DSIHOST_Init 2 */

}
 800d460:	bf00      	nop
 800d462:	37a8      	adds	r7, #168	; 0xa8
 800d464:	46bd      	mov	sp, r7
 800d466:	bd80      	pop	{r7, pc}
 800d468:	20000974 	.word	0x20000974
 800d46c:	40016c00 	.word	0x40016c00

0800d470 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 800d470:	b580      	push	{r7, lr}
 800d472:	b09a      	sub	sp, #104	; 0x68
 800d474:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 800d476:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800d47a:	2234      	movs	r2, #52	; 0x34
 800d47c:	2100      	movs	r1, #0
 800d47e:	4618      	mov	r0, r3
 800d480:	f002 f8c6 	bl	800f610 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 800d484:	463b      	mov	r3, r7
 800d486:	2234      	movs	r2, #52	; 0x34
 800d488:	2100      	movs	r1, #0
 800d48a:	4618      	mov	r0, r3
 800d48c:	f002 f8c0 	bl	800f610 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 800d490:	4b4e      	ldr	r3, [pc, #312]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d492:	4a4f      	ldr	r2, [pc, #316]	; (800d5d0 <MX_LTDC_Init+0x160>)
 800d494:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800d496:	4b4d      	ldr	r3, [pc, #308]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d498:	2200      	movs	r2, #0
 800d49a:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800d49c:	4b4b      	ldr	r3, [pc, #300]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d49e:	2200      	movs	r2, #0
 800d4a0:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800d4a2:	4b4a      	ldr	r3, [pc, #296]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800d4a8:	4b48      	ldr	r3, [pc, #288]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 800d4ae:	4b47      	ldr	r3, [pc, #284]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d4b0:	2207      	movs	r2, #7
 800d4b2:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 800d4b4:	4b45      	ldr	r3, [pc, #276]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d4b6:	2203      	movs	r2, #3
 800d4b8:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 800d4ba:	4b44      	ldr	r3, [pc, #272]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d4bc:	220e      	movs	r2, #14
 800d4be:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 800d4c0:	4b42      	ldr	r3, [pc, #264]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d4c2:	2205      	movs	r2, #5
 800d4c4:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 800d4c6:	4b41      	ldr	r3, [pc, #260]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d4c8:	f240 228e 	movw	r2, #654	; 0x28e
 800d4cc:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 800d4ce:	4b3f      	ldr	r3, [pc, #252]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d4d0:	f240 12e5 	movw	r2, #485	; 0x1e5
 800d4d4:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 800d4d6:	4b3d      	ldr	r3, [pc, #244]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d4d8:	f44f 7225 	mov.w	r2, #660	; 0x294
 800d4dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 800d4de:	4b3b      	ldr	r3, [pc, #236]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d4e0:	f240 12e7 	movw	r2, #487	; 0x1e7
 800d4e4:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 800d4e6:	4b39      	ldr	r3, [pc, #228]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d4e8:	2200      	movs	r2, #0
 800d4ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800d4ee:	4b37      	ldr	r3, [pc, #220]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d4f0:	2200      	movs	r2, #0
 800d4f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 800d4f6:	4b35      	ldr	r3, [pc, #212]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d4f8:	2200      	movs	r2, #0
 800d4fa:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800d4fe:	4833      	ldr	r0, [pc, #204]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d500:	f7f8 fbe6 	bl	8005cd0 <HAL_LTDC_Init>
 800d504:	4603      	mov	r3, r0
 800d506:	2b00      	cmp	r3, #0
 800d508:	d001      	beq.n	800d50e <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 800d50a:	f001 fc13 	bl	800ed34 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800d50e:	2300      	movs	r3, #0
 800d510:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 800d512:	2300      	movs	r3, #0
 800d514:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 800d516:	2300      	movs	r3, #0
 800d518:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 800d51a:	2300      	movs	r3, #0
 800d51c:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800d51e:	2300      	movs	r3, #0
 800d520:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 800d522:	2300      	movs	r3, #0
 800d524:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 800d526:	2300      	movs	r3, #0
 800d528:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800d52a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d52e:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800d530:	2305      	movs	r3, #5
 800d532:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 800d534:	2300      	movs	r3, #0
 800d536:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 800d538:	2300      	movs	r3, #0
 800d53a:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 800d53c:	2300      	movs	r3, #0
 800d53e:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 800d540:	2300      	movs	r3, #0
 800d542:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 800d546:	2300      	movs	r3, #0
 800d548:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 800d54c:	2300      	movs	r3, #0
 800d54e:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800d552:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800d556:	2200      	movs	r2, #0
 800d558:	4619      	mov	r1, r3
 800d55a:	481c      	ldr	r0, [pc, #112]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d55c:	f7f8 fc88 	bl	8005e70 <HAL_LTDC_ConfigLayer>
 800d560:	4603      	mov	r3, r0
 800d562:	2b00      	cmp	r3, #0
 800d564:	d001      	beq.n	800d56a <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 800d566:	f001 fbe5 	bl	800ed34 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 800d56a:	2300      	movs	r3, #0
 800d56c:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 800d56e:	2300      	movs	r3, #0
 800d570:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 800d572:	2300      	movs	r3, #0
 800d574:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 800d576:	2300      	movs	r3, #0
 800d578:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800d57a:	2300      	movs	r3, #0
 800d57c:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 800d57e:	2300      	movs	r3, #0
 800d580:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 800d582:	2300      	movs	r3, #0
 800d584:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800d586:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d58a:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800d58c:	2305      	movs	r3, #5
 800d58e:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 800d590:	2300      	movs	r3, #0
 800d592:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 800d594:	2300      	movs	r3, #0
 800d596:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 800d598:	2300      	movs	r3, #0
 800d59a:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 800d59c:	2300      	movs	r3, #0
 800d59e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 800d5ae:	463b      	mov	r3, r7
 800d5b0:	2201      	movs	r2, #1
 800d5b2:	4619      	mov	r1, r3
 800d5b4:	4805      	ldr	r0, [pc, #20]	; (800d5cc <MX_LTDC_Init+0x15c>)
 800d5b6:	f7f8 fc5b 	bl	8005e70 <HAL_LTDC_ConfigLayer>
 800d5ba:	4603      	mov	r3, r0
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d001      	beq.n	800d5c4 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 800d5c0:	f001 fbb8 	bl	800ed34 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 800d5c4:	bf00      	nop
 800d5c6:	3768      	adds	r7, #104	; 0x68
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	bd80      	pop	{r7, pc}
 800d5cc:	20000a14 	.word	0x20000a14
 800d5d0:	40016800 	.word	0x40016800

0800d5d4 <MX_SDMMC2_SD_Init>:
  * @brief SDMMC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC2_SD_Init(void)
{
 800d5d4:	b480      	push	{r7}
 800d5d6:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC2_Init 0 */

  /* USER CODE BEGIN SDMMC2_Init 1 */

  /* USER CODE END SDMMC2_Init 1 */
  hsd2.Instance = SDMMC2;
 800d5d8:	4b0c      	ldr	r3, [pc, #48]	; (800d60c <MX_SDMMC2_SD_Init+0x38>)
 800d5da:	4a0d      	ldr	r2, [pc, #52]	; (800d610 <MX_SDMMC2_SD_Init+0x3c>)
 800d5dc:	601a      	str	r2, [r3, #0]
  hsd2.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800d5de:	4b0b      	ldr	r3, [pc, #44]	; (800d60c <MX_SDMMC2_SD_Init+0x38>)
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	605a      	str	r2, [r3, #4]
  hsd2.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 800d5e4:	4b09      	ldr	r3, [pc, #36]	; (800d60c <MX_SDMMC2_SD_Init+0x38>)
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	609a      	str	r2, [r3, #8]
  hsd2.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800d5ea:	4b08      	ldr	r3, [pc, #32]	; (800d60c <MX_SDMMC2_SD_Init+0x38>)
 800d5ec:	2200      	movs	r2, #0
 800d5ee:	60da      	str	r2, [r3, #12]
  hsd2.Init.BusWide = SDMMC_BUS_WIDE_1B;
 800d5f0:	4b06      	ldr	r3, [pc, #24]	; (800d60c <MX_SDMMC2_SD_Init+0x38>)
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	611a      	str	r2, [r3, #16]
  hsd2.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800d5f6:	4b05      	ldr	r3, [pc, #20]	; (800d60c <MX_SDMMC2_SD_Init+0x38>)
 800d5f8:	2200      	movs	r2, #0
 800d5fa:	615a      	str	r2, [r3, #20]
  hsd2.Init.ClockDiv = 0;
 800d5fc:	4b03      	ldr	r3, [pc, #12]	; (800d60c <MX_SDMMC2_SD_Init+0x38>)
 800d5fe:	2200      	movs	r2, #0
 800d600:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC2_Init 2 */

  /* USER CODE END SDMMC2_Init 2 */

}
 800d602:	bf00      	nop
 800d604:	46bd      	mov	sp, r7
 800d606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60a:	4770      	bx	lr
 800d60c:	20000990 	.word	0x20000990
 800d610:	40011c00 	.word	0x40011c00

0800d614 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800d614:	b580      	push	{r7, lr}
 800d616:	b088      	sub	sp, #32
 800d618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800d61a:	f107 0310 	add.w	r3, r7, #16
 800d61e:	2200      	movs	r2, #0
 800d620:	601a      	str	r2, [r3, #0]
 800d622:	605a      	str	r2, [r3, #4]
 800d624:	609a      	str	r2, [r3, #8]
 800d626:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d628:	1d3b      	adds	r3, r7, #4
 800d62a:	2200      	movs	r2, #0
 800d62c:	601a      	str	r2, [r3, #0]
 800d62e:	605a      	str	r2, [r3, #4]
 800d630:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800d632:	4b1d      	ldr	r3, [pc, #116]	; (800d6a8 <MX_TIM4_Init+0x94>)
 800d634:	4a1d      	ldr	r2, [pc, #116]	; (800d6ac <MX_TIM4_Init+0x98>)
 800d636:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800d638:	4b1b      	ldr	r3, [pc, #108]	; (800d6a8 <MX_TIM4_Init+0x94>)
 800d63a:	2200      	movs	r2, #0
 800d63c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d63e:	4b1a      	ldr	r3, [pc, #104]	; (800d6a8 <MX_TIM4_Init+0x94>)
 800d640:	2200      	movs	r2, #0
 800d642:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 800d644:	4b18      	ldr	r3, [pc, #96]	; (800d6a8 <MX_TIM4_Init+0x94>)
 800d646:	2200      	movs	r2, #0
 800d648:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800d64a:	4b17      	ldr	r3, [pc, #92]	; (800d6a8 <MX_TIM4_Init+0x94>)
 800d64c:	2200      	movs	r2, #0
 800d64e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d650:	4b15      	ldr	r3, [pc, #84]	; (800d6a8 <MX_TIM4_Init+0x94>)
 800d652:	2200      	movs	r2, #0
 800d654:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800d656:	4814      	ldr	r0, [pc, #80]	; (800d6a8 <MX_TIM4_Init+0x94>)
 800d658:	f7fb f8b2 	bl	80087c0 <HAL_TIM_Base_Init>
 800d65c:	4603      	mov	r3, r0
 800d65e:	2b00      	cmp	r3, #0
 800d660:	d001      	beq.n	800d666 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800d662:	f001 fb67 	bl	800ed34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800d666:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d66a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800d66c:	f107 0310 	add.w	r3, r7, #16
 800d670:	4619      	mov	r1, r3
 800d672:	480d      	ldr	r0, [pc, #52]	; (800d6a8 <MX_TIM4_Init+0x94>)
 800d674:	f7fb fa1a 	bl	8008aac <HAL_TIM_ConfigClockSource>
 800d678:	4603      	mov	r3, r0
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d001      	beq.n	800d682 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800d67e:	f001 fb59 	bl	800ed34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d682:	2300      	movs	r3, #0
 800d684:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d686:	2300      	movs	r3, #0
 800d688:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800d68a:	1d3b      	adds	r3, r7, #4
 800d68c:	4619      	mov	r1, r3
 800d68e:	4806      	ldr	r0, [pc, #24]	; (800d6a8 <MX_TIM4_Init+0x94>)
 800d690:	f7fb fc28 	bl	8008ee4 <HAL_TIMEx_MasterConfigSynchronization>
 800d694:	4603      	mov	r3, r0
 800d696:	2b00      	cmp	r3, #0
 800d698:	d001      	beq.n	800d69e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800d69a:	f001 fb4b 	bl	800ed34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800d69e:	bf00      	nop
 800d6a0:	3720      	adds	r7, #32
 800d6a2:	46bd      	mov	sp, r7
 800d6a4:	bd80      	pop	{r7, pc}
 800d6a6:	bf00      	nop
 800d6a8:	20000934 	.word	0x20000934
 800d6ac:	40000800 	.word	0x40000800

0800d6b0 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b084      	sub	sp, #16
 800d6b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d6b6:	1d3b      	adds	r3, r7, #4
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	601a      	str	r2, [r3, #0]
 800d6bc:	605a      	str	r2, [r3, #4]
 800d6be:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800d6c0:	4b15      	ldr	r3, [pc, #84]	; (800d718 <MX_TIM6_Init+0x68>)
 800d6c2:	4a16      	ldr	r2, [pc, #88]	; (800d71c <MX_TIM6_Init+0x6c>)
 800d6c4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9999;
 800d6c6:	4b14      	ldr	r3, [pc, #80]	; (800d718 <MX_TIM6_Init+0x68>)
 800d6c8:	f242 720f 	movw	r2, #9999	; 0x270f
 800d6cc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d6ce:	4b12      	ldr	r3, [pc, #72]	; (800d718 <MX_TIM6_Init+0x68>)
 800d6d0:	2200      	movs	r2, #0
 800d6d2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 800d6d4:	4b10      	ldr	r3, [pc, #64]	; (800d718 <MX_TIM6_Init+0x68>)
 800d6d6:	f242 720f 	movw	r2, #9999	; 0x270f
 800d6da:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d6dc:	4b0e      	ldr	r3, [pc, #56]	; (800d718 <MX_TIM6_Init+0x68>)
 800d6de:	2200      	movs	r2, #0
 800d6e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800d6e2:	480d      	ldr	r0, [pc, #52]	; (800d718 <MX_TIM6_Init+0x68>)
 800d6e4:	f7fb f86c 	bl	80087c0 <HAL_TIM_Base_Init>
 800d6e8:	4603      	mov	r3, r0
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	d001      	beq.n	800d6f2 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800d6ee:	f001 fb21 	bl	800ed34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800d6fa:	1d3b      	adds	r3, r7, #4
 800d6fc:	4619      	mov	r1, r3
 800d6fe:	4806      	ldr	r0, [pc, #24]	; (800d718 <MX_TIM6_Init+0x68>)
 800d700:	f7fb fbf0 	bl	8008ee4 <HAL_TIMEx_MasterConfigSynchronization>
 800d704:	4603      	mov	r3, r0
 800d706:	2b00      	cmp	r3, #0
 800d708:	d001      	beq.n	800d70e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800d70a:	f001 fb13 	bl	800ed34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800d70e:	bf00      	nop
 800d710:	3710      	adds	r7, #16
 800d712:	46bd      	mov	sp, r7
 800d714:	bd80      	pop	{r7, pc}
 800d716:	bf00      	nop
 800d718:	20000b04 	.word	0x20000b04
 800d71c:	40001000 	.word	0x40001000

0800d720 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800d720:	b580      	push	{r7, lr}
 800d722:	b084      	sub	sp, #16
 800d724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800d726:	1d3b      	adds	r3, r7, #4
 800d728:	2200      	movs	r2, #0
 800d72a:	601a      	str	r2, [r3, #0]
 800d72c:	605a      	str	r2, [r3, #4]
 800d72e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800d730:	4b15      	ldr	r3, [pc, #84]	; (800d788 <MX_TIM7_Init+0x68>)
 800d732:	4a16      	ldr	r2, [pc, #88]	; (800d78c <MX_TIM7_Init+0x6c>)
 800d734:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 9999;
 800d736:	4b14      	ldr	r3, [pc, #80]	; (800d788 <MX_TIM7_Init+0x68>)
 800d738:	f242 720f 	movw	r2, #9999	; 0x270f
 800d73c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800d73e:	4b12      	ldr	r3, [pc, #72]	; (800d788 <MX_TIM7_Init+0x68>)
 800d740:	2200      	movs	r2, #0
 800d742:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 800d744:	4b10      	ldr	r3, [pc, #64]	; (800d788 <MX_TIM7_Init+0x68>)
 800d746:	f242 720f 	movw	r2, #9999	; 0x270f
 800d74a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800d74c:	4b0e      	ldr	r3, [pc, #56]	; (800d788 <MX_TIM7_Init+0x68>)
 800d74e:	2200      	movs	r2, #0
 800d750:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800d752:	480d      	ldr	r0, [pc, #52]	; (800d788 <MX_TIM7_Init+0x68>)
 800d754:	f7fb f834 	bl	80087c0 <HAL_TIM_Base_Init>
 800d758:	4603      	mov	r3, r0
 800d75a:	2b00      	cmp	r3, #0
 800d75c:	d001      	beq.n	800d762 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 800d75e:	f001 fae9 	bl	800ed34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800d762:	2300      	movs	r3, #0
 800d764:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800d766:	2300      	movs	r3, #0
 800d768:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800d76a:	1d3b      	adds	r3, r7, #4
 800d76c:	4619      	mov	r1, r3
 800d76e:	4806      	ldr	r0, [pc, #24]	; (800d788 <MX_TIM7_Init+0x68>)
 800d770:	f7fb fbb8 	bl	8008ee4 <HAL_TIMEx_MasterConfigSynchronization>
 800d774:	4603      	mov	r3, r0
 800d776:	2b00      	cmp	r3, #0
 800d778:	d001      	beq.n	800d77e <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800d77a:	f001 fadb 	bl	800ed34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800d77e:	bf00      	nop
 800d780:	3710      	adds	r7, #16
 800d782:	46bd      	mov	sp, r7
 800d784:	bd80      	pop	{r7, pc}
 800d786:	bf00      	nop
 800d788:	20000c40 	.word	0x20000c40
 800d78c:	40001400 	.word	0x40001400

0800d790 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 800d790:	b580      	push	{r7, lr}
 800d792:	b088      	sub	sp, #32
 800d794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 800d796:	1d3b      	adds	r3, r7, #4
 800d798:	2200      	movs	r2, #0
 800d79a:	601a      	str	r2, [r3, #0]
 800d79c:	605a      	str	r2, [r3, #4]
 800d79e:	609a      	str	r2, [r3, #8]
 800d7a0:	60da      	str	r2, [r3, #12]
 800d7a2:	611a      	str	r2, [r3, #16]
 800d7a4:	615a      	str	r2, [r3, #20]
 800d7a6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 800d7a8:	4b1e      	ldr	r3, [pc, #120]	; (800d824 <MX_FMC_Init+0x94>)
 800d7aa:	4a1f      	ldr	r2, [pc, #124]	; (800d828 <MX_FMC_Init+0x98>)
 800d7ac:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 800d7ae:	4b1d      	ldr	r3, [pc, #116]	; (800d824 <MX_FMC_Init+0x94>)
 800d7b0:	2201      	movs	r2, #1
 800d7b2:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800d7b4:	4b1b      	ldr	r3, [pc, #108]	; (800d824 <MX_FMC_Init+0x94>)
 800d7b6:	2200      	movs	r2, #0
 800d7b8:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 800d7ba:	4b1a      	ldr	r3, [pc, #104]	; (800d824 <MX_FMC_Init+0x94>)
 800d7bc:	2208      	movs	r2, #8
 800d7be:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 800d7c0:	4b18      	ldr	r3, [pc, #96]	; (800d824 <MX_FMC_Init+0x94>)
 800d7c2:	2220      	movs	r2, #32
 800d7c4:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800d7c6:	4b17      	ldr	r3, [pc, #92]	; (800d824 <MX_FMC_Init+0x94>)
 800d7c8:	2240      	movs	r2, #64	; 0x40
 800d7ca:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 800d7cc:	4b15      	ldr	r3, [pc, #84]	; (800d824 <MX_FMC_Init+0x94>)
 800d7ce:	2280      	movs	r2, #128	; 0x80
 800d7d0:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800d7d2:	4b14      	ldr	r3, [pc, #80]	; (800d824 <MX_FMC_Init+0x94>)
 800d7d4:	2200      	movs	r2, #0
 800d7d6:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 800d7d8:	4b12      	ldr	r3, [pc, #72]	; (800d824 <MX_FMC_Init+0x94>)
 800d7da:	2200      	movs	r2, #0
 800d7dc:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 800d7de:	4b11      	ldr	r3, [pc, #68]	; (800d824 <MX_FMC_Init+0x94>)
 800d7e0:	2200      	movs	r2, #0
 800d7e2:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800d7e4:	4b0f      	ldr	r3, [pc, #60]	; (800d824 <MX_FMC_Init+0x94>)
 800d7e6:	2200      	movs	r2, #0
 800d7e8:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 800d7ea:	2310      	movs	r3, #16
 800d7ec:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 800d7ee:	2310      	movs	r3, #16
 800d7f0:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 800d7f2:	2310      	movs	r3, #16
 800d7f4:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 800d7f6:	2310      	movs	r3, #16
 800d7f8:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 800d7fa:	2310      	movs	r3, #16
 800d7fc:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 800d7fe:	2310      	movs	r3, #16
 800d800:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 800d802:	2310      	movs	r3, #16
 800d804:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800d806:	1d3b      	adds	r3, r7, #4
 800d808:	4619      	mov	r1, r3
 800d80a:	4806      	ldr	r0, [pc, #24]	; (800d824 <MX_FMC_Init+0x94>)
 800d80c:	f7fa ff59 	bl	80086c2 <HAL_SDRAM_Init>
 800d810:	4603      	mov	r3, r0
 800d812:	2b00      	cmp	r3, #0
 800d814:	d001      	beq.n	800d81a <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 800d816:	f001 fa8d 	bl	800ed34 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 800d81a:	bf00      	nop
 800d81c:	3720      	adds	r7, #32
 800d81e:	46bd      	mov	sp, r7
 800d820:	bd80      	pop	{r7, pc}
 800d822:	bf00      	nop
 800d824:	20000c0c 	.word	0x20000c0c
 800d828:	a0000140 	.word	0xa0000140

0800d82c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800d82c:	b580      	push	{r7, lr}
 800d82e:	b08e      	sub	sp, #56	; 0x38
 800d830:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d832:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d836:	2200      	movs	r2, #0
 800d838:	601a      	str	r2, [r3, #0]
 800d83a:	605a      	str	r2, [r3, #4]
 800d83c:	609a      	str	r2, [r3, #8]
 800d83e:	60da      	str	r2, [r3, #12]
 800d840:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800d842:	4b53      	ldr	r3, [pc, #332]	; (800d990 <MX_GPIO_Init+0x164>)
 800d844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d846:	4a52      	ldr	r2, [pc, #328]	; (800d990 <MX_GPIO_Init+0x164>)
 800d848:	f043 0310 	orr.w	r3, r3, #16
 800d84c:	6313      	str	r3, [r2, #48]	; 0x30
 800d84e:	4b50      	ldr	r3, [pc, #320]	; (800d990 <MX_GPIO_Init+0x164>)
 800d850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d852:	f003 0310 	and.w	r3, r3, #16
 800d856:	623b      	str	r3, [r7, #32]
 800d858:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800d85a:	4b4d      	ldr	r3, [pc, #308]	; (800d990 <MX_GPIO_Init+0x164>)
 800d85c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d85e:	4a4c      	ldr	r2, [pc, #304]	; (800d990 <MX_GPIO_Init+0x164>)
 800d860:	f043 0302 	orr.w	r3, r3, #2
 800d864:	6313      	str	r3, [r2, #48]	; 0x30
 800d866:	4b4a      	ldr	r3, [pc, #296]	; (800d990 <MX_GPIO_Init+0x164>)
 800d868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d86a:	f003 0302 	and.w	r3, r3, #2
 800d86e:	61fb      	str	r3, [r7, #28]
 800d870:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800d872:	4b47      	ldr	r3, [pc, #284]	; (800d990 <MX_GPIO_Init+0x164>)
 800d874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d876:	4a46      	ldr	r2, [pc, #280]	; (800d990 <MX_GPIO_Init+0x164>)
 800d878:	f043 0308 	orr.w	r3, r3, #8
 800d87c:	6313      	str	r3, [r2, #48]	; 0x30
 800d87e:	4b44      	ldr	r3, [pc, #272]	; (800d990 <MX_GPIO_Init+0x164>)
 800d880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d882:	f003 0308 	and.w	r3, r3, #8
 800d886:	61bb      	str	r3, [r7, #24]
 800d888:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800d88a:	4b41      	ldr	r3, [pc, #260]	; (800d990 <MX_GPIO_Init+0x164>)
 800d88c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d88e:	4a40      	ldr	r2, [pc, #256]	; (800d990 <MX_GPIO_Init+0x164>)
 800d890:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d894:	6313      	str	r3, [r2, #48]	; 0x30
 800d896:	4b3e      	ldr	r3, [pc, #248]	; (800d990 <MX_GPIO_Init+0x164>)
 800d898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d89a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d89e:	617b      	str	r3, [r7, #20]
 800d8a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800d8a2:	4b3b      	ldr	r3, [pc, #236]	; (800d990 <MX_GPIO_Init+0x164>)
 800d8a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8a6:	4a3a      	ldr	r2, [pc, #232]	; (800d990 <MX_GPIO_Init+0x164>)
 800d8a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d8ac:	6313      	str	r3, [r2, #48]	; 0x30
 800d8ae:	4b38      	ldr	r3, [pc, #224]	; (800d990 <MX_GPIO_Init+0x164>)
 800d8b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d8b6:	613b      	str	r3, [r7, #16]
 800d8b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800d8ba:	4b35      	ldr	r3, [pc, #212]	; (800d990 <MX_GPIO_Init+0x164>)
 800d8bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8be:	4a34      	ldr	r2, [pc, #208]	; (800d990 <MX_GPIO_Init+0x164>)
 800d8c0:	f043 0320 	orr.w	r3, r3, #32
 800d8c4:	6313      	str	r3, [r2, #48]	; 0x30
 800d8c6:	4b32      	ldr	r3, [pc, #200]	; (800d990 <MX_GPIO_Init+0x164>)
 800d8c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8ca:	f003 0320 	and.w	r3, r3, #32
 800d8ce:	60fb      	str	r3, [r7, #12]
 800d8d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800d8d2:	4b2f      	ldr	r3, [pc, #188]	; (800d990 <MX_GPIO_Init+0x164>)
 800d8d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8d6:	4a2e      	ldr	r2, [pc, #184]	; (800d990 <MX_GPIO_Init+0x164>)
 800d8d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d8dc:	6313      	str	r3, [r2, #48]	; 0x30
 800d8de:	4b2c      	ldr	r3, [pc, #176]	; (800d990 <MX_GPIO_Init+0x164>)
 800d8e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d8e6:	60bb      	str	r3, [r7, #8]
 800d8e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800d8ea:	4b29      	ldr	r3, [pc, #164]	; (800d990 <MX_GPIO_Init+0x164>)
 800d8ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8ee:	4a28      	ldr	r2, [pc, #160]	; (800d990 <MX_GPIO_Init+0x164>)
 800d8f0:	f043 0301 	orr.w	r3, r3, #1
 800d8f4:	6313      	str	r3, [r2, #48]	; 0x30
 800d8f6:	4b26      	ldr	r3, [pc, #152]	; (800d990 <MX_GPIO_Init+0x164>)
 800d8f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d8fa:	f003 0301 	and.w	r3, r3, #1
 800d8fe:	607b      	str	r3, [r7, #4]
 800d900:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800d902:	4b23      	ldr	r3, [pc, #140]	; (800d990 <MX_GPIO_Init+0x164>)
 800d904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d906:	4a22      	ldr	r2, [pc, #136]	; (800d990 <MX_GPIO_Init+0x164>)
 800d908:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d90c:	6313      	str	r3, [r2, #48]	; 0x30
 800d90e:	4b20      	ldr	r3, [pc, #128]	; (800d990 <MX_GPIO_Init+0x164>)
 800d910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d912:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d916:	603b      	str	r3, [r7, #0]
 800d918:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : PI13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800d91a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d91e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800d920:	4b1c      	ldr	r3, [pc, #112]	; (800d994 <MX_GPIO_Init+0x168>)
 800d922:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d924:	2300      	movs	r3, #0
 800d926:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800d928:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d92c:	4619      	mov	r1, r3
 800d92e:	481a      	ldr	r0, [pc, #104]	; (800d998 <MX_GPIO_Init+0x16c>)
 800d930:	f7f7 f9a4 	bl	8004c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PI15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800d934:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d938:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800d93a:	2300      	movs	r3, #0
 800d93c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d93e:	2300      	movs	r3, #0
 800d940:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800d942:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d946:	4619      	mov	r1, r3
 800d948:	4813      	ldr	r0, [pc, #76]	; (800d998 <MX_GPIO_Init+0x16c>)
 800d94a:	f7f7 f997 	bl	8004c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800d94e:	2301      	movs	r3, #1
 800d950:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800d952:	4b10      	ldr	r3, [pc, #64]	; (800d994 <MX_GPIO_Init+0x168>)
 800d954:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d956:	2300      	movs	r3, #0
 800d958:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d95a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d95e:	4619      	mov	r1, r3
 800d960:	480e      	ldr	r0, [pc, #56]	; (800d99c <MX_GPIO_Init+0x170>)
 800d962:	f7f7 f98b 	bl	8004c7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800d966:	2200      	movs	r2, #0
 800d968:	2100      	movs	r1, #0
 800d96a:	2006      	movs	r0, #6
 800d96c:	f7f5 fc7b 	bl	8003266 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800d970:	2006      	movs	r0, #6
 800d972:	f7f5 fc94 	bl	800329e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800d976:	2200      	movs	r2, #0
 800d978:	2100      	movs	r1, #0
 800d97a:	2028      	movs	r0, #40	; 0x28
 800d97c:	f7f5 fc73 	bl	8003266 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800d980:	2028      	movs	r0, #40	; 0x28
 800d982:	f7f5 fc8c 	bl	800329e <HAL_NVIC_EnableIRQ>

}
 800d986:	bf00      	nop
 800d988:	3738      	adds	r7, #56	; 0x38
 800d98a:	46bd      	mov	sp, r7
 800d98c:	bd80      	pop	{r7, pc}
 800d98e:	bf00      	nop
 800d990:	40023800 	.word	0x40023800
 800d994:	10110000 	.word	0x10110000
 800d998:	40022000 	.word	0x40022000
 800d99c:	40020000 	.word	0x40020000

0800d9a0 <showTime>:

/* USER CODE BEGIN 4 */
void showTime(void){
 800d9a0:	b590      	push	{r4, r7, lr}
 800d9a2:	b0b3      	sub	sp, #204	; 0xcc
 800d9a4:	af00      	add	r7, sp, #0

char c[SIZE];
char d[SIZE];
	sprintf(a,"Time:%02d:%02d",min,segundos);
 800d9a6:	4b79      	ldr	r3, [pc, #484]	; (800db8c <showTime+0x1ec>)
 800d9a8:	681a      	ldr	r2, [r3, #0]
 800d9aa:	4b79      	ldr	r3, [pc, #484]	; (800db90 <showTime+0x1f0>)
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	4979      	ldr	r1, [pc, #484]	; (800db94 <showTime+0x1f4>)
 800d9b0:	4879      	ldr	r0, [pc, #484]	; (800db98 <showTime+0x1f8>)
 800d9b2:	f001 feed 	bl	800f790 <siprintf>


if(segundos>60){
 800d9b6:	4b76      	ldr	r3, [pc, #472]	; (800db90 <showTime+0x1f0>)
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	2b3c      	cmp	r3, #60	; 0x3c
 800d9bc:	d907      	bls.n	800d9ce <showTime+0x2e>
	min++;
 800d9be:	4b73      	ldr	r3, [pc, #460]	; (800db8c <showTime+0x1ec>)
 800d9c0:	681b      	ldr	r3, [r3, #0]
 800d9c2:	3301      	adds	r3, #1
 800d9c4:	4a71      	ldr	r2, [pc, #452]	; (800db8c <showTime+0x1ec>)
 800d9c6:	6013      	str	r3, [r2, #0]
	segundos=0;
 800d9c8:	4b71      	ldr	r3, [pc, #452]	; (800db90 <showTime+0x1f0>)
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	601a      	str	r2, [r3, #0]
}

	BSP_LCD_DisplayStringAt(TAMLCDX-QUADRADO*4,(uint16_t)Font24.Height ,(uint8_t *)a, LEFT_MODE);
 800d9ce:	f7f3 fcf1 	bl	80013b4 <BSP_LCD_GetXSize>
 800d9d2:	4603      	mov	r3, r0
 800d9d4:	b29c      	uxth	r4, r3
 800d9d6:	f7f3 fcf9 	bl	80013cc <BSP_LCD_GetYSize>
 800d9da:	4602      	mov	r2, r0
 800d9dc:	4b6f      	ldr	r3, [pc, #444]	; (800db9c <showTime+0x1fc>)
 800d9de:	fba3 2302 	umull	r2, r3, r3, r2
 800d9e2:	08db      	lsrs	r3, r3, #3
 800d9e4:	b29b      	uxth	r3, r3
 800d9e6:	009b      	lsls	r3, r3, #2
 800d9e8:	b29b      	uxth	r3, r3
 800d9ea:	1ae3      	subs	r3, r4, r3
 800d9ec:	b298      	uxth	r0, r3
 800d9ee:	4b6c      	ldr	r3, [pc, #432]	; (800dba0 <showTime+0x200>)
 800d9f0:	88d9      	ldrh	r1, [r3, #6]
 800d9f2:	2303      	movs	r3, #3
 800d9f4:	4a68      	ldr	r2, [pc, #416]	; (800db98 <showTime+0x1f8>)
 800d9f6:	f7f3 fe71 	bl	80016dc <BSP_LCD_DisplayStringAt>


	if(comecarTimoeut==1){
 800d9fa:	4b6a      	ldr	r3, [pc, #424]	; (800dba4 <showTime+0x204>)
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	2b01      	cmp	r3, #1
 800da00:	f040 80bf 	bne.w	800db82 <showTime+0x1e2>
		sprintf(d,"Timeout:%02d",timeout);
 800da04:	4b68      	ldr	r3, [pc, #416]	; (800dba8 <showTime+0x208>)
 800da06:	681a      	ldr	r2, [r3, #0]
 800da08:	463b      	mov	r3, r7
 800da0a:	4968      	ldr	r1, [pc, #416]	; (800dbac <showTime+0x20c>)
 800da0c:	4618      	mov	r0, r3
 800da0e:	f001 febf 	bl	800f790 <siprintf>
		BSP_LCD_DisplayStringAt(TAMLCDX-QUADRADO*4,(uint16_t)Font24.Height*2 ,(uint8_t *)d, LEFT_MODE);
 800da12:	f7f3 fccf 	bl	80013b4 <BSP_LCD_GetXSize>
 800da16:	4603      	mov	r3, r0
 800da18:	b29c      	uxth	r4, r3
 800da1a:	f7f3 fcd7 	bl	80013cc <BSP_LCD_GetYSize>
 800da1e:	4602      	mov	r2, r0
 800da20:	4b5e      	ldr	r3, [pc, #376]	; (800db9c <showTime+0x1fc>)
 800da22:	fba3 2302 	umull	r2, r3, r3, r2
 800da26:	08db      	lsrs	r3, r3, #3
 800da28:	b29b      	uxth	r3, r3
 800da2a:	009b      	lsls	r3, r3, #2
 800da2c:	b29b      	uxth	r3, r3
 800da2e:	1ae3      	subs	r3, r4, r3
 800da30:	b298      	uxth	r0, r3
 800da32:	4b5b      	ldr	r3, [pc, #364]	; (800dba0 <showTime+0x200>)
 800da34:	88db      	ldrh	r3, [r3, #6]
 800da36:	005b      	lsls	r3, r3, #1
 800da38:	b299      	uxth	r1, r3
 800da3a:	463a      	mov	r2, r7
 800da3c:	2303      	movs	r3, #3
 800da3e:	f7f3 fe4d 	bl	80016dc <BSP_LCD_DisplayStringAt>

		if (timeout == 0) {
 800da42:	4b59      	ldr	r3, [pc, #356]	; (800dba8 <showTime+0x208>)
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	2b00      	cmp	r3, #0
 800da48:	d11b      	bne.n	800da82 <showTime+0xe2>
			timeout = 20;
 800da4a:	4b57      	ldr	r3, [pc, #348]	; (800dba8 <showTime+0x208>)
 800da4c:	2214      	movs	r2, #20
 800da4e:	601a      	str	r2, [r3, #0]
			if (jogador == 1) {
 800da50:	4b57      	ldr	r3, [pc, #348]	; (800dbb0 <showTime+0x210>)
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	2b01      	cmp	r3, #1
 800da56:	d108      	bne.n	800da6a <showTime+0xca>
				timeoutCountPlayer1--;
 800da58:	4b56      	ldr	r3, [pc, #344]	; (800dbb4 <showTime+0x214>)
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	3b01      	subs	r3, #1
 800da5e:	4a55      	ldr	r2, [pc, #340]	; (800dbb4 <showTime+0x214>)
 800da60:	6013      	str	r3, [r2, #0]
				jogador = 2;
 800da62:	4b53      	ldr	r3, [pc, #332]	; (800dbb0 <showTime+0x210>)
 800da64:	2202      	movs	r2, #2
 800da66:	601a      	str	r2, [r3, #0]
 800da68:	e00b      	b.n	800da82 <showTime+0xe2>
			} else if (jogador == 2) {
 800da6a:	4b51      	ldr	r3, [pc, #324]	; (800dbb0 <showTime+0x210>)
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	2b02      	cmp	r3, #2
 800da70:	d107      	bne.n	800da82 <showTime+0xe2>
				timeoutCountPlayer2--;
 800da72:	4b51      	ldr	r3, [pc, #324]	; (800dbb8 <showTime+0x218>)
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	3b01      	subs	r3, #1
 800da78:	4a4f      	ldr	r2, [pc, #316]	; (800dbb8 <showTime+0x218>)
 800da7a:	6013      	str	r3, [r2, #0]
				jogador = 1;
 800da7c:	4b4c      	ldr	r3, [pc, #304]	; (800dbb0 <showTime+0x210>)
 800da7e:	2201      	movs	r2, #1
 800da80:	601a      	str	r2, [r3, #0]
			}

		}

		if (jogador == 1) {
 800da82:	4b4b      	ldr	r3, [pc, #300]	; (800dbb0 <showTime+0x210>)
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	2b01      	cmp	r3, #1
 800da88:	d130      	bne.n	800daec <showTime+0x14c>
			sprintf(c,"Timeout's: %d",timeoutCountPlayer1);
 800da8a:	4b4a      	ldr	r3, [pc, #296]	; (800dbb4 <showTime+0x214>)
 800da8c:	681a      	ldr	r2, [r3, #0]
 800da8e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800da92:	494a      	ldr	r1, [pc, #296]	; (800dbbc <showTime+0x21c>)
 800da94:	4618      	mov	r0, r3
 800da96:	f001 fe7b 	bl	800f790 <siprintf>
			BSP_LCD_DisplayStringAt(QUADRADO * 11, QUADRADO * 4.75,(uint8_t *) c, LEFT_MODE);
 800da9a:	f7f3 fc97 	bl	80013cc <BSP_LCD_GetYSize>
 800da9e:	4602      	mov	r2, r0
 800daa0:	4b3e      	ldr	r3, [pc, #248]	; (800db9c <showTime+0x1fc>)
 800daa2:	fba3 2302 	umull	r2, r3, r3, r2
 800daa6:	08db      	lsrs	r3, r3, #3
 800daa8:	b29b      	uxth	r3, r3
 800daaa:	461a      	mov	r2, r3
 800daac:	0092      	lsls	r2, r2, #2
 800daae:	441a      	add	r2, r3
 800dab0:	0052      	lsls	r2, r2, #1
 800dab2:	4413      	add	r3, r2
 800dab4:	b29c      	uxth	r4, r3
 800dab6:	f7f3 fc89 	bl	80013cc <BSP_LCD_GetYSize>
 800daba:	4602      	mov	r2, r0
 800dabc:	4b37      	ldr	r3, [pc, #220]	; (800db9c <showTime+0x1fc>)
 800dabe:	fba3 2302 	umull	r2, r3, r3, r2
 800dac2:	08db      	lsrs	r3, r3, #3
 800dac4:	ee07 3a90 	vmov	s15, r3
 800dac8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800dacc:	eeb1 6b03 	vmov.f64	d6, #19	; 0x40980000  4.750
 800dad0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800dad4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800dad8:	ee17 3a90 	vmov	r3, s15
 800dadc:	b299      	uxth	r1, r3
 800dade:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800dae2:	2303      	movs	r3, #3
 800dae4:	4620      	mov	r0, r4
 800dae6:	f7f3 fdf9 	bl	80016dc <BSP_LCD_DisplayStringAt>
 800daea:	e033      	b.n	800db54 <showTime+0x1b4>
		} else if (jogador == 2) {
 800daec:	4b30      	ldr	r3, [pc, #192]	; (800dbb0 <showTime+0x210>)
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	2b02      	cmp	r3, #2
 800daf2:	d12f      	bne.n	800db54 <showTime+0x1b4>
			sprintf(c,"Timeout's: %d",timeoutCountPlayer1);
 800daf4:	4b2f      	ldr	r3, [pc, #188]	; (800dbb4 <showTime+0x214>)
 800daf6:	681a      	ldr	r2, [r3, #0]
 800daf8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800dafc:	492f      	ldr	r1, [pc, #188]	; (800dbbc <showTime+0x21c>)
 800dafe:	4618      	mov	r0, r3
 800db00:	f001 fe46 	bl	800f790 <siprintf>
			BSP_LCD_DisplayStringAt(QUADRADO * 11, QUADRADO * 4.75,(uint8_t *) c, LEFT_MODE);
 800db04:	f7f3 fc62 	bl	80013cc <BSP_LCD_GetYSize>
 800db08:	4602      	mov	r2, r0
 800db0a:	4b24      	ldr	r3, [pc, #144]	; (800db9c <showTime+0x1fc>)
 800db0c:	fba3 2302 	umull	r2, r3, r3, r2
 800db10:	08db      	lsrs	r3, r3, #3
 800db12:	b29b      	uxth	r3, r3
 800db14:	461a      	mov	r2, r3
 800db16:	0092      	lsls	r2, r2, #2
 800db18:	441a      	add	r2, r3
 800db1a:	0052      	lsls	r2, r2, #1
 800db1c:	4413      	add	r3, r2
 800db1e:	b29c      	uxth	r4, r3
 800db20:	f7f3 fc54 	bl	80013cc <BSP_LCD_GetYSize>
 800db24:	4602      	mov	r2, r0
 800db26:	4b1d      	ldr	r3, [pc, #116]	; (800db9c <showTime+0x1fc>)
 800db28:	fba3 2302 	umull	r2, r3, r3, r2
 800db2c:	08db      	lsrs	r3, r3, #3
 800db2e:	ee07 3a90 	vmov	s15, r3
 800db32:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800db36:	eeb1 6b03 	vmov.f64	d6, #19	; 0x40980000  4.750
 800db3a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800db3e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800db42:	ee17 3a90 	vmov	r3, s15
 800db46:	b299      	uxth	r1, r3
 800db48:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800db4c:	2303      	movs	r3, #3
 800db4e:	4620      	mov	r0, r4
 800db50:	f7f3 fdc4 	bl	80016dc <BSP_LCD_DisplayStringAt>
		}

		if(timeoutCountPlayer1<=0){
 800db54:	4b17      	ldr	r3, [pc, #92]	; (800dbb4 <showTime+0x214>)
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	dc07      	bgt.n	800db6c <showTime+0x1cc>
			sendToSd(4,0,a);
 800db5c:	4a0e      	ldr	r2, [pc, #56]	; (800db98 <showTime+0x1f8>)
 800db5e:	2100      	movs	r1, #0
 800db60:	2004      	movs	r0, #4
 800db62:	f7ff f8c7 	bl	800ccf4 <sendToSd>
			fazerReset();
 800db66:	f001 f877 	bl	800ec58 <fazerReset>
			sendToSd(5,0,a);
			fazerReset();
		}
	}

}
 800db6a:	e00a      	b.n	800db82 <showTime+0x1e2>
		if(timeoutCountPlayer2<=0){
 800db6c:	4b12      	ldr	r3, [pc, #72]	; (800dbb8 <showTime+0x218>)
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	2b00      	cmp	r3, #0
 800db72:	dc06      	bgt.n	800db82 <showTime+0x1e2>
			sendToSd(5,0,a);
 800db74:	4a08      	ldr	r2, [pc, #32]	; (800db98 <showTime+0x1f8>)
 800db76:	2100      	movs	r1, #0
 800db78:	2005      	movs	r0, #5
 800db7a:	f7ff f8bb 	bl	800ccf4 <sendToSd>
			fazerReset();
 800db7e:	f001 f86b 	bl	800ec58 <fazerReset>
}
 800db82:	bf00      	nop
 800db84:	37cc      	adds	r7, #204	; 0xcc
 800db86:	46bd      	mov	sp, r7
 800db88:	bd90      	pop	{r4, r7, pc}
 800db8a:	bf00      	nop
 800db8c:	20000358 	.word	0x20000358
 800db90:	2000032c 	.word	0x2000032c
 800db94:	0800ffb0 	.word	0x0800ffb0
 800db98:	20000ba8 	.word	0x20000ba8
 800db9c:	cccccccd 	.word	0xcccccccd
 800dba0:	20000028 	.word	0x20000028
 800dba4:	20000360 	.word	0x20000360
 800dba8:	20000044 	.word	0x20000044
 800dbac:	0800ffc0 	.word	0x0800ffc0
 800dbb0:	20000054 	.word	0x20000054
 800dbb4:	20000048 	.word	0x20000048
 800dbb8:	2000004c 	.word	0x2000004c
 800dbbc:	0800ffd0 	.word	0x0800ffd0

0800dbc0 <temp>:

void temp(void) {
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b09c      	sub	sp, #112	; 0x70
 800dbc4:	af00      	add	r7, sp, #0

	long int JTemp;
	char desc[SIZE];


	HAL_StatusTypeDef status = HAL_ADC_PollForConversion(&hadc1, TEMP_REFRESH_PERIOD);
 800dbc6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800dbca:	4824      	ldr	r0, [pc, #144]	; (800dc5c <temp+0x9c>)
 800dbcc:	f7f4 ffb0 	bl	8002b30 <HAL_ADC_PollForConversion>
 800dbd0:	4603      	mov	r3, r0
 800dbd2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if (status == HAL_OK) {
 800dbd6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d137      	bne.n	800dc4e <temp+0x8e>
		ConvertedValue = HAL_ADC_GetValue(&hadc1); //get value
 800dbde:	481f      	ldr	r0, [pc, #124]	; (800dc5c <temp+0x9c>)
 800dbe0:	f7f5 f82a 	bl	8002c38 <HAL_ADC_GetValue>
 800dbe4:	4602      	mov	r2, r0
 800dbe6:	4b1e      	ldr	r3, [pc, #120]	; (800dc60 <temp+0xa0>)
 800dbe8:	601a      	str	r2, [r3, #0]
		JTemp = ((((ConvertedValue * VREF) / MAX_CONVERTED_VALUE)- VSENS_AT_AMBIENT_TEMP) * 10 / AVG_SLOPE) + AMBIENT_TEMP;
 800dbea:	4b1d      	ldr	r3, [pc, #116]	; (800dc60 <temp+0xa0>)
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	f640 42e4 	movw	r2, #3300	; 0xce4
 800dbf2:	fb02 f203 	mul.w	r2, r2, r3
 800dbf6:	4b1b      	ldr	r3, [pc, #108]	; (800dc64 <temp+0xa4>)
 800dbf8:	fba3 1302 	umull	r1, r3, r3, r2
 800dbfc:	1ad2      	subs	r2, r2, r3
 800dbfe:	0852      	lsrs	r2, r2, #1
 800dc00:	4413      	add	r3, r2
 800dc02:	0ada      	lsrs	r2, r3, #11
 800dc04:	4613      	mov	r3, r2
 800dc06:	009b      	lsls	r3, r3, #2
 800dc08:	4413      	add	r3, r2
 800dc0a:	005b      	lsls	r3, r3, #1
 800dc0c:	461a      	mov	r2, r3
 800dc0e:	4b16      	ldr	r3, [pc, #88]	; (800dc68 <temp+0xa8>)
 800dc10:	4413      	add	r3, r2
 800dc12:	4a16      	ldr	r2, [pc, #88]	; (800dc6c <temp+0xac>)
 800dc14:	fba2 2303 	umull	r2, r3, r2, r3
 800dc18:	08db      	lsrs	r3, r3, #3
 800dc1a:	3319      	adds	r3, #25
 800dc1c:	66bb      	str	r3, [r7, #104]	; 0x68

		/* Display the Temperature Value on the LCD */
		sprintf(desc, "Temp: %ld C", JTemp);
 800dc1e:	1d3b      	adds	r3, r7, #4
 800dc20:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800dc22:	4913      	ldr	r1, [pc, #76]	; (800dc70 <temp+0xb0>)
 800dc24:	4618      	mov	r0, r3
 800dc26:	f001 fdb3 	bl	800f790 <siprintf>
		BSP_LCD_DisplayStringAt(BSP_LCD_GetXSize()-170, 0, (uint8_t *) desc, LEFT_MODE);
 800dc2a:	f7f3 fbc3 	bl	80013b4 <BSP_LCD_GetXSize>
 800dc2e:	4603      	mov	r3, r0
 800dc30:	b29b      	uxth	r3, r3
 800dc32:	3baa      	subs	r3, #170	; 0xaa
 800dc34:	b298      	uxth	r0, r3
 800dc36:	1d3a      	adds	r2, r7, #4
 800dc38:	2303      	movs	r3, #3
 800dc3a:	2100      	movs	r1, #0
 800dc3c:	f7f3 fd4e 	bl	80016dc <BSP_LCD_DisplayStringAt>
		BSP_LCD_ClearStringLine(BSP_LCD_GetXSize()-170);
 800dc40:	f7f3 fbb8 	bl	80013b4 <BSP_LCD_GetXSize>
 800dc44:	4603      	mov	r3, r0
 800dc46:	3baa      	subs	r3, #170	; 0xaa
 800dc48:	4618      	mov	r0, r3
 800dc4a:	f7f3 fc9f 	bl	800158c <BSP_LCD_ClearStringLine>
	}
	TEMPFLAG=0;
 800dc4e:	4b09      	ldr	r3, [pc, #36]	; (800dc74 <temp+0xb4>)
 800dc50:	2200      	movs	r2, #0
 800dc52:	601a      	str	r2, [r3, #0]
}
 800dc54:	bf00      	nop
 800dc56:	3770      	adds	r7, #112	; 0x70
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	bd80      	pop	{r7, pc}
 800dc5c:	20000abc 	.word	0x20000abc
 800dc60:	20000328 	.word	0x20000328
 800dc64:	00100101 	.word	0x00100101
 800dc68:	ffffe250 	.word	0xffffe250
 800dc6c:	51eb851f 	.word	0x51eb851f
 800dc70:	0800ffe0 	.word	0x0800ffe0
 800dc74:	20000334 	.word	0x20000334

0800dc78 <LCD_GameOn>:

void LCD_GameOn(void){
 800dc78:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc7a:	b089      	sub	sp, #36	; 0x24
 800dc7c:	af02      	add	r7, sp, #8

	int posicao=0;
 800dc7e:	2300      	movs	r3, #0
 800dc80:	617b      	str	r3, [r7, #20]

	BSP_LCD_Clear(LCD_COLOR_BLUE);
 800dc82:	4866      	ldr	r0, [pc, #408]	; (800de1c <LCD_GameOn+0x1a4>)
 800dc84:	f7f3 fc5a 	bl	800153c <BSP_LCD_Clear>

	  for(int i=0;i<TAMMATRIZ ;i++){
 800dc88:	2300      	movs	r3, #0
 800dc8a:	613b      	str	r3, [r7, #16]
 800dc8c:	e0b6      	b.n	800ddfc <LCD_GameOn+0x184>
		int y=QUADRADO+i*QUADRADO;//
 800dc8e:	f7f3 fb9d 	bl	80013cc <BSP_LCD_GetYSize>
 800dc92:	4602      	mov	r2, r0
 800dc94:	4b62      	ldr	r3, [pc, #392]	; (800de20 <LCD_GameOn+0x1a8>)
 800dc96:	fba3 2302 	umull	r2, r3, r3, r2
 800dc9a:	08dc      	lsrs	r4, r3, #3
 800dc9c:	f7f3 fb96 	bl	80013cc <BSP_LCD_GetYSize>
 800dca0:	4602      	mov	r2, r0
 800dca2:	693b      	ldr	r3, [r7, #16]
 800dca4:	fb03 f302 	mul.w	r3, r3, r2
 800dca8:	4a5d      	ldr	r2, [pc, #372]	; (800de20 <LCD_GameOn+0x1a8>)
 800dcaa:	fba2 2303 	umull	r2, r3, r2, r3
 800dcae:	08db      	lsrs	r3, r3, #3
 800dcb0:	4423      	add	r3, r4
 800dcb2:	60bb      	str	r3, [r7, #8]
		for(int j=0;j<TAMMATRIZ ;j++){
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	60fb      	str	r3, [r7, #12]
 800dcb8:	e099      	b.n	800ddee <LCD_GameOn+0x176>
			int x=(BSP_LCD_GetXSize()/10)+j*QUADRADO;
 800dcba:	f7f3 fb7b 	bl	80013b4 <BSP_LCD_GetXSize>
 800dcbe:	4602      	mov	r2, r0
 800dcc0:	4b57      	ldr	r3, [pc, #348]	; (800de20 <LCD_GameOn+0x1a8>)
 800dcc2:	fba3 2302 	umull	r2, r3, r3, r2
 800dcc6:	08dc      	lsrs	r4, r3, #3
 800dcc8:	f7f3 fb80 	bl	80013cc <BSP_LCD_GetYSize>
 800dccc:	4602      	mov	r2, r0
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	fb03 f302 	mul.w	r3, r3, r2
 800dcd4:	4a52      	ldr	r2, [pc, #328]	; (800de20 <LCD_GameOn+0x1a8>)
 800dcd6:	fba2 2303 	umull	r2, r3, r2, r3
 800dcda:	08db      	lsrs	r3, r3, #3
 800dcdc:	4423      	add	r3, r4
 800dcde:	607b      	str	r3, [r7, #4]
			posicao++;
 800dce0:	697b      	ldr	r3, [r7, #20]
 800dce2:	3301      	adds	r3, #1
 800dce4:	617b      	str	r3, [r7, #20]
			list=addJogada(false,posicao,x,y,list);
 800dce6:	4b4f      	ldr	r3, [pc, #316]	; (800de24 <LCD_GameOn+0x1ac>)
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	9300      	str	r3, [sp, #0]
 800dcec:	68bb      	ldr	r3, [r7, #8]
 800dcee:	687a      	ldr	r2, [r7, #4]
 800dcf0:	6979      	ldr	r1, [r7, #20]
 800dcf2:	2000      	movs	r0, #0
 800dcf4:	f7fe fa6e 	bl	800c1d4 <addJogada>
 800dcf8:	4602      	mov	r2, r0
 800dcfa:	4b4a      	ldr	r3, [pc, #296]	; (800de24 <LCD_GameOn+0x1ac>)
 800dcfc:	601a      	str	r2, [r3, #0]

			BSP_LCD_SetTextColor(LCD_COLOR_DARKGREEN);	//colorChange
 800dcfe:	484a      	ldr	r0, [pc, #296]	; (800de28 <LCD_GameOn+0x1b0>)
 800dd00:	f7f3 fbd0 	bl	80014a4 <BSP_LCD_SetTextColor>
			BSP_LCD_FillRect(x, y, QUADRADO, QUADRADO);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	b29c      	uxth	r4, r3
 800dd08:	68bb      	ldr	r3, [r7, #8]
 800dd0a:	b29d      	uxth	r5, r3
 800dd0c:	f7f3 fb5e 	bl	80013cc <BSP_LCD_GetYSize>
 800dd10:	4602      	mov	r2, r0
 800dd12:	4b43      	ldr	r3, [pc, #268]	; (800de20 <LCD_GameOn+0x1a8>)
 800dd14:	fba3 2302 	umull	r2, r3, r3, r2
 800dd18:	08db      	lsrs	r3, r3, #3
 800dd1a:	b29e      	uxth	r6, r3
 800dd1c:	f7f3 fb56 	bl	80013cc <BSP_LCD_GetYSize>
 800dd20:	4602      	mov	r2, r0
 800dd22:	4b3f      	ldr	r3, [pc, #252]	; (800de20 <LCD_GameOn+0x1a8>)
 800dd24:	fba3 2302 	umull	r2, r3, r3, r2
 800dd28:	08db      	lsrs	r3, r3, #3
 800dd2a:	b29b      	uxth	r3, r3
 800dd2c:	4632      	mov	r2, r6
 800dd2e:	4629      	mov	r1, r5
 800dd30:	4620      	mov	r0, r4
 800dd32:	f7f3 ff39 	bl	8001ba8 <BSP_LCD_FillRect>
			BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800dd36:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800dd3a:	f7f3 fbb3 	bl	80014a4 <BSP_LCD_SetTextColor>
			BSP_LCD_DrawRect(x, y, QUADRADO, QUADRADO);
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	b29c      	uxth	r4, r3
 800dd42:	68bb      	ldr	r3, [r7, #8]
 800dd44:	b29d      	uxth	r5, r3
 800dd46:	f7f3 fb41 	bl	80013cc <BSP_LCD_GetYSize>
 800dd4a:	4602      	mov	r2, r0
 800dd4c:	4b34      	ldr	r3, [pc, #208]	; (800de20 <LCD_GameOn+0x1a8>)
 800dd4e:	fba3 2302 	umull	r2, r3, r3, r2
 800dd52:	08db      	lsrs	r3, r3, #3
 800dd54:	b29e      	uxth	r6, r3
 800dd56:	f7f3 fb39 	bl	80013cc <BSP_LCD_GetYSize>
 800dd5a:	4602      	mov	r2, r0
 800dd5c:	4b30      	ldr	r3, [pc, #192]	; (800de20 <LCD_GameOn+0x1a8>)
 800dd5e:	fba3 2302 	umull	r2, r3, r3, r2
 800dd62:	08db      	lsrs	r3, r3, #3
 800dd64:	b29b      	uxth	r3, r3
 800dd66:	4632      	mov	r2, r6
 800dd68:	4629      	mov	r1, r5
 800dd6a:	4620      	mov	r0, r4
 800dd6c:	f7f3 fdfa 	bl	8001964 <BSP_LCD_DrawRect>
			BSP_LCD_DrawRect(x, y, QUADRADO-1, QUADRADO-1);//fazer as linhas mais gordas
 800dd70:	687b      	ldr	r3, [r7, #4]
 800dd72:	b29c      	uxth	r4, r3
 800dd74:	68bb      	ldr	r3, [r7, #8]
 800dd76:	b29d      	uxth	r5, r3
 800dd78:	f7f3 fb28 	bl	80013cc <BSP_LCD_GetYSize>
 800dd7c:	4602      	mov	r2, r0
 800dd7e:	4b28      	ldr	r3, [pc, #160]	; (800de20 <LCD_GameOn+0x1a8>)
 800dd80:	fba3 2302 	umull	r2, r3, r3, r2
 800dd84:	08db      	lsrs	r3, r3, #3
 800dd86:	b29b      	uxth	r3, r3
 800dd88:	3b01      	subs	r3, #1
 800dd8a:	b29e      	uxth	r6, r3
 800dd8c:	f7f3 fb1e 	bl	80013cc <BSP_LCD_GetYSize>
 800dd90:	4602      	mov	r2, r0
 800dd92:	4b23      	ldr	r3, [pc, #140]	; (800de20 <LCD_GameOn+0x1a8>)
 800dd94:	fba3 2302 	umull	r2, r3, r3, r2
 800dd98:	08db      	lsrs	r3, r3, #3
 800dd9a:	b29b      	uxth	r3, r3
 800dd9c:	3b01      	subs	r3, #1
 800dd9e:	b29b      	uxth	r3, r3
 800dda0:	4632      	mov	r2, r6
 800dda2:	4629      	mov	r1, r5
 800dda4:	4620      	mov	r0, r4
 800dda6:	f7f3 fddd 	bl	8001964 <BSP_LCD_DrawRect>
			BSP_LCD_DrawRect(x-1, y-1, QUADRADO, QUADRADO+1);//fazer as linhas mais gordas
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	b29b      	uxth	r3, r3
 800ddae:	3b01      	subs	r3, #1
 800ddb0:	b29c      	uxth	r4, r3
 800ddb2:	68bb      	ldr	r3, [r7, #8]
 800ddb4:	b29b      	uxth	r3, r3
 800ddb6:	3b01      	subs	r3, #1
 800ddb8:	b29d      	uxth	r5, r3
 800ddba:	f7f3 fb07 	bl	80013cc <BSP_LCD_GetYSize>
 800ddbe:	4602      	mov	r2, r0
 800ddc0:	4b17      	ldr	r3, [pc, #92]	; (800de20 <LCD_GameOn+0x1a8>)
 800ddc2:	fba3 2302 	umull	r2, r3, r3, r2
 800ddc6:	08db      	lsrs	r3, r3, #3
 800ddc8:	b29e      	uxth	r6, r3
 800ddca:	f7f3 faff 	bl	80013cc <BSP_LCD_GetYSize>
 800ddce:	4602      	mov	r2, r0
 800ddd0:	4b13      	ldr	r3, [pc, #76]	; (800de20 <LCD_GameOn+0x1a8>)
 800ddd2:	fba3 2302 	umull	r2, r3, r3, r2
 800ddd6:	08db      	lsrs	r3, r3, #3
 800ddd8:	b29b      	uxth	r3, r3
 800ddda:	3301      	adds	r3, #1
 800dddc:	b29b      	uxth	r3, r3
 800ddde:	4632      	mov	r2, r6
 800dde0:	4629      	mov	r1, r5
 800dde2:	4620      	mov	r0, r4
 800dde4:	f7f3 fdbe 	bl	8001964 <BSP_LCD_DrawRect>
		for(int j=0;j<TAMMATRIZ ;j++){
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	3301      	adds	r3, #1
 800ddec:	60fb      	str	r3, [r7, #12]
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	2b07      	cmp	r3, #7
 800ddf2:	f77f af62 	ble.w	800dcba <LCD_GameOn+0x42>
	  for(int i=0;i<TAMMATRIZ ;i++){
 800ddf6:	693b      	ldr	r3, [r7, #16]
 800ddf8:	3301      	adds	r3, #1
 800ddfa:	613b      	str	r3, [r7, #16]
 800ddfc:	693b      	ldr	r3, [r7, #16]
 800ddfe:	2b07      	cmp	r3, #7
 800de00:	f77f af45 	ble.w	800dc8e <LCD_GameOn+0x16>
			sprintf(a,"%d",posicao);
			BSP_LCD_DisplayStringAt(x+QUADRADO/3, y+QUADRADO/3, (uint8_t *)a, LEFT_MODE);*/
		}
	  }

	  insereAs4inic(list,jogador);
 800de04:	4b07      	ldr	r3, [pc, #28]	; (800de24 <LCD_GameOn+0x1ac>)
 800de06:	681a      	ldr	r2, [r3, #0]
 800de08:	4b08      	ldr	r3, [pc, #32]	; (800de2c <LCD_GameOn+0x1b4>)
 800de0a:	681b      	ldr	r3, [r3, #0]
 800de0c:	4619      	mov	r1, r3
 800de0e:	4610      	mov	r0, r2
 800de10:	f7fe fa46 	bl	800c2a0 <insereAs4inic>
}
 800de14:	bf00      	nop
 800de16:	371c      	adds	r7, #28
 800de18:	46bd      	mov	sp, r7
 800de1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de1c:	ff0000ff 	.word	0xff0000ff
 800de20:	cccccccd 	.word	0xcccccccd
 800de24:	20000364 	.word	0x20000364
 800de28:	ff008000 	.word	0xff008000
 800de2c:	20000054 	.word	0x20000054

0800de30 <LCD_Config>:

void LCD_Config(void)
{
 800de30:	b580      	push	{r7, lr}
 800de32:	b082      	sub	sp, #8
 800de34:	af00      	add	r7, sp, #0
  uint32_t  lcd_status = LCD_OK;
 800de36:	2300      	movs	r3, #0
 800de38:	607b      	str	r3, [r7, #4]

  /* Initialize the LCD */
  lcd_status = BSP_LCD_Init();
 800de3a:	f7f3 f936 	bl	80010aa <BSP_LCD_Init>
 800de3e:	4603      	mov	r3, r0
 800de40:	607b      	str	r3, [r7, #4]
  while(lcd_status != LCD_OK);
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d1fc      	bne.n	800de42 <LCD_Config+0x12>

  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 800de48:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800de4c:	2000      	movs	r0, #0
 800de4e:	f7f3 fac9 	bl	80013e4 <BSP_LCD_LayerDefaultInit>

  /* Clear the LCD */
  BSP_LCD_Clear(LCD_COLOR_WHITE);
 800de52:	f04f 30ff 	mov.w	r0, #4294967295
 800de56:	f7f3 fb71 	bl	800153c <BSP_LCD_Clear>

  /* Set LCD Example description */

  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800de5a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800de5e:	f7f3 fb21 	bl	80014a4 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 800de62:	f04f 30ff 	mov.w	r0, #4294967295
 800de66:	f7f3 fb35 	bl	80014d4 <BSP_LCD_SetBackColor>
  BSP_LCD_SetFont(&Font24);
 800de6a:	4803      	ldr	r0, [pc, #12]	; (800de78 <LCD_Config+0x48>)
 800de6c:	f7f3 fb4c 	bl	8001508 <BSP_LCD_SetFont>

}
 800de70:	bf00      	nop
 800de72:	3708      	adds	r7, #8
 800de74:	46bd      	mov	sp, r7
 800de76:	bd80      	pop	{r7, pc}
 800de78:	20000028 	.word	0x20000028

0800de7c <touch_screen_config>:

void touch_screen_config(void){
 800de7c:	b598      	push	{r3, r4, r7, lr}
 800de7e:	af00      	add	r7, sp, #0

	  BSP_TS_Init((uint16_t)BSP_LCD_GetXSize(),(uint16_t)BSP_LCD_GetYSize());
 800de80:	f7f3 fa98 	bl	80013b4 <BSP_LCD_GetXSize>
 800de84:	4603      	mov	r3, r0
 800de86:	b29c      	uxth	r4, r3
 800de88:	f7f3 faa0 	bl	80013cc <BSP_LCD_GetYSize>
 800de8c:	4603      	mov	r3, r0
 800de8e:	b29b      	uxth	r3, r3
 800de90:	4619      	mov	r1, r3
 800de92:	4620      	mov	r0, r4
 800de94:	f7f4 faec 	bl	8002470 <BSP_TS_Init>
	  BSP_TS_ITConfig();
 800de98:	f7f4 fb4a 	bl	8002530 <BSP_TS_ITConfig>
}
 800de9c:	bf00      	nop
 800de9e:	bd98      	pop	{r3, r4, r7, pc}

0800dea0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) { //comum para todos os timers
 800dea0:	b480      	push	{r7}
 800dea2:	b083      	sub	sp, #12
 800dea4:	af00      	add	r7, sp, #0
 800dea6:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM6){
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	681b      	ldr	r3, [r3, #0]
 800deac:	4a0f      	ldr	r2, [pc, #60]	; (800deec <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800deae:	4293      	cmp	r3, r2
 800deb0:	d10c      	bne.n	800decc <HAL_TIM_PeriodElapsedCallback+0x2c>
		TEMPFLAG++;
 800deb2:	4b0f      	ldr	r3, [pc, #60]	; (800def0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800deb4:	681b      	ldr	r3, [r3, #0]
 800deb6:	3301      	adds	r3, #1
 800deb8:	4a0d      	ldr	r2, [pc, #52]	; (800def0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800deba:	6013      	str	r3, [r2, #0]
		segundos++;
 800debc:	4b0d      	ldr	r3, [pc, #52]	; (800def4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	3301      	adds	r3, #1
 800dec2:	4a0c      	ldr	r2, [pc, #48]	; (800def4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800dec4:	6013      	str	r3, [r2, #0]
		timeFlag=1;
 800dec6:	4b0c      	ldr	r3, [pc, #48]	; (800def8 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800dec8:	2201      	movs	r2, #1
 800deca:	601a      	str	r2, [r3, #0]
	}

	if (htim->Instance == TIM7){
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	4a0a      	ldr	r2, [pc, #40]	; (800defc <HAL_TIM_PeriodElapsedCallback+0x5c>)
 800ded2:	4293      	cmp	r3, r2
 800ded4:	d104      	bne.n	800dee0 <HAL_TIM_PeriodElapsedCallback+0x40>
		timeout--;
 800ded6:	4b0a      	ldr	r3, [pc, #40]	; (800df00 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	3b01      	subs	r3, #1
 800dedc:	4a08      	ldr	r2, [pc, #32]	; (800df00 <HAL_TIM_PeriodElapsedCallback+0x60>)
 800dede:	6013      	str	r3, [r2, #0]
	}

}
 800dee0:	bf00      	nop
 800dee2:	370c      	adds	r7, #12
 800dee4:	46bd      	mov	sp, r7
 800dee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deea:	4770      	bx	lr
 800deec:	40001000 	.word	0x40001000
 800def0:	20000334 	.word	0x20000334
 800def4:	2000032c 	.word	0x2000032c
 800def8:	20000330 	.word	0x20000330
 800defc:	40001400 	.word	0x40001400
 800df00:	20000044 	.word	0x20000044

0800df04 <meteOndeTocaste>:





void meteOndeTocaste(void){
 800df04:	b590      	push	{r4, r7, lr}
 800df06:	b085      	sub	sp, #20
 800df08:	af00      	add	r7, sp, #0

	pfnode auxlist=list;
 800df0a:	4b4c      	ldr	r3, [pc, #304]	; (800e03c <meteOndeTocaste+0x138>)
 800df0c:	681b      	ldr	r3, [r3, #0]
 800df0e:	60fb      	str	r3, [r7, #12]
	pfnode tocouAqui=NULL;
 800df10:	2300      	movs	r3, #0
 800df12:	60bb      	str	r3, [r7, #8]


	tocouX = TS_State.touchX[0];
 800df14:	4b4a      	ldr	r3, [pc, #296]	; (800e040 <meteOndeTocaste+0x13c>)
 800df16:	885b      	ldrh	r3, [r3, #2]
 800df18:	461a      	mov	r2, r3
 800df1a:	4b4a      	ldr	r3, [pc, #296]	; (800e044 <meteOndeTocaste+0x140>)
 800df1c:	601a      	str	r2, [r3, #0]
	tocouY = TS_State.touchY[0];
 800df1e:	4b48      	ldr	r3, [pc, #288]	; (800e040 <meteOndeTocaste+0x13c>)
 800df20:	88db      	ldrh	r3, [r3, #6]
 800df22:	461a      	mov	r2, r3
 800df24:	4b48      	ldr	r3, [pc, #288]	; (800e048 <meteOndeTocaste+0x144>)
 800df26:	601a      	str	r2, [r3, #0]

	if (tocouX > LIMITE_ESQUERDO && tocouX < LIMITE_DIREITO && tocouY > LIMITE_SUPERIOR && tocouY < LIMITE_INFERIOR && tocouX!=tocouXAnterior){
 800df28:	f7f3 fa44 	bl	80013b4 <BSP_LCD_GetXSize>
 800df2c:	4602      	mov	r2, r0
 800df2e:	4b47      	ldr	r3, [pc, #284]	; (800e04c <meteOndeTocaste+0x148>)
 800df30:	fba3 2302 	umull	r2, r3, r3, r2
 800df34:	08db      	lsrs	r3, r3, #3
 800df36:	4a43      	ldr	r2, [pc, #268]	; (800e044 <meteOndeTocaste+0x140>)
 800df38:	6812      	ldr	r2, [r2, #0]
 800df3a:	4293      	cmp	r3, r2
 800df3c:	d278      	bcs.n	800e030 <meteOndeTocaste+0x12c>
 800df3e:	f7f3 fa39 	bl	80013b4 <BSP_LCD_GetXSize>
 800df42:	4602      	mov	r2, r0
 800df44:	4b41      	ldr	r3, [pc, #260]	; (800e04c <meteOndeTocaste+0x148>)
 800df46:	fba3 2302 	umull	r2, r3, r3, r2
 800df4a:	08dc      	lsrs	r4, r3, #3
 800df4c:	f7f3 fa3e 	bl	80013cc <BSP_LCD_GetYSize>
 800df50:	4603      	mov	r3, r0
 800df52:	00db      	lsls	r3, r3, #3
 800df54:	4a3d      	ldr	r2, [pc, #244]	; (800e04c <meteOndeTocaste+0x148>)
 800df56:	fba2 2303 	umull	r2, r3, r2, r3
 800df5a:	08db      	lsrs	r3, r3, #3
 800df5c:	4423      	add	r3, r4
 800df5e:	4a39      	ldr	r2, [pc, #228]	; (800e044 <meteOndeTocaste+0x140>)
 800df60:	6812      	ldr	r2, [r2, #0]
 800df62:	4293      	cmp	r3, r2
 800df64:	d964      	bls.n	800e030 <meteOndeTocaste+0x12c>
 800df66:	f7f3 fa31 	bl	80013cc <BSP_LCD_GetYSize>
 800df6a:	4602      	mov	r2, r0
 800df6c:	4b37      	ldr	r3, [pc, #220]	; (800e04c <meteOndeTocaste+0x148>)
 800df6e:	fba3 2302 	umull	r2, r3, r3, r2
 800df72:	08db      	lsrs	r3, r3, #3
 800df74:	4a34      	ldr	r2, [pc, #208]	; (800e048 <meteOndeTocaste+0x144>)
 800df76:	6812      	ldr	r2, [r2, #0]
 800df78:	4293      	cmp	r3, r2
 800df7a:	d259      	bcs.n	800e030 <meteOndeTocaste+0x12c>
 800df7c:	f7f3 fa26 	bl	80013cc <BSP_LCD_GetYSize>
 800df80:	4604      	mov	r4, r0
 800df82:	f7f3 fa23 	bl	80013cc <BSP_LCD_GetYSize>
 800df86:	4602      	mov	r2, r0
 800df88:	4b30      	ldr	r3, [pc, #192]	; (800e04c <meteOndeTocaste+0x148>)
 800df8a:	fba3 2302 	umull	r2, r3, r3, r2
 800df8e:	08db      	lsrs	r3, r3, #3
 800df90:	1ae3      	subs	r3, r4, r3
 800df92:	4a2d      	ldr	r2, [pc, #180]	; (800e048 <meteOndeTocaste+0x144>)
 800df94:	6812      	ldr	r2, [r2, #0]
 800df96:	4293      	cmp	r3, r2
 800df98:	d94a      	bls.n	800e030 <meteOndeTocaste+0x12c>
 800df9a:	4b2a      	ldr	r3, [pc, #168]	; (800e044 <meteOndeTocaste+0x140>)
 800df9c:	681a      	ldr	r2, [r3, #0]
 800df9e:	4b2c      	ldr	r3, [pc, #176]	; (800e050 <meteOndeTocaste+0x14c>)
 800dfa0:	681b      	ldr	r3, [r3, #0]
 800dfa2:	429a      	cmp	r2, r3
 800dfa4:	d044      	beq.n	800e030 <meteOndeTocaste+0x12c>

		tocouXAnterior=tocouX;
 800dfa6:	4b27      	ldr	r3, [pc, #156]	; (800e044 <meteOndeTocaste+0x140>)
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	4a29      	ldr	r2, [pc, #164]	; (800e050 <meteOndeTocaste+0x14c>)
 800dfac:	6013      	str	r3, [r2, #0]
		mostraJogador(jogador);
 800dfae:	4b29      	ldr	r3, [pc, #164]	; (800e054 <meteOndeTocaste+0x150>)
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	f7fe fc1c 	bl	800c7f0 <mostraJogador>
		HAL_Delay(200);
 800dfb8:	20c8      	movs	r0, #200	; 0xc8
 800dfba:	f7f4 fc93 	bl	80028e4 <HAL_Delay>

/*		BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
		BSP_LCD_DrawCircle(tocouX, tocouY, 20);
		BSP_LCD_SetTextColor(LCD_COLOR_BLACK);*/

	tocouAqui=getPosicao(auxlist,tocouX,tocouY);
 800dfbe:	4b21      	ldr	r3, [pc, #132]	; (800e044 <meteOndeTocaste+0x140>)
 800dfc0:	6819      	ldr	r1, [r3, #0]
 800dfc2:	4b21      	ldr	r3, [pc, #132]	; (800e048 <meteOndeTocaste+0x144>)
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	461a      	mov	r2, r3
 800dfc8:	68f8      	ldr	r0, [r7, #12]
 800dfca:	f7fe fa7f 	bl	800c4cc <getPosicao>
 800dfce:	60b8      	str	r0, [r7, #8]

	bool sera=seraValida(auxlist,tocouAqui,jogador);
 800dfd0:	4b20      	ldr	r3, [pc, #128]	; (800e054 <meteOndeTocaste+0x150>)
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	461a      	mov	r2, r3
 800dfd6:	68b9      	ldr	r1, [r7, #8]
 800dfd8:	68f8      	ldr	r0, [r7, #12]
 800dfda:	f7fe fa29 	bl	800c430 <seraValida>
 800dfde:	4603      	mov	r3, r0
 800dfe0:	71fb      	strb	r3, [r7, #7]
	if(sera==true){
 800dfe2:	79fb      	ldrb	r3, [r7, #7]
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d025      	beq.n	800e034 <meteOndeTocaste+0x130>
		if(jogador==1)
 800dfe8:	4b1a      	ldr	r3, [pc, #104]	; (800e054 <meteOndeTocaste+0x150>)
 800dfea:	681b      	ldr	r3, [r3, #0]
 800dfec:	2b01      	cmp	r3, #1
 800dfee:	d103      	bne.n	800dff8 <meteOndeTocaste+0xf4>
			jogador=2;
 800dff0:	4b18      	ldr	r3, [pc, #96]	; (800e054 <meteOndeTocaste+0x150>)
 800dff2:	2202      	movs	r2, #2
 800dff4:	601a      	str	r2, [r3, #0]
 800dff6:	e006      	b.n	800e006 <meteOndeTocaste+0x102>
		else if(jogador==2)
 800dff8:	4b16      	ldr	r3, [pc, #88]	; (800e054 <meteOndeTocaste+0x150>)
 800dffa:	681b      	ldr	r3, [r3, #0]
 800dffc:	2b02      	cmp	r3, #2
 800dffe:	d102      	bne.n	800e006 <meteOndeTocaste+0x102>
			jogador=1;
 800e000:	4b14      	ldr	r3, [pc, #80]	; (800e054 <meteOndeTocaste+0x150>)
 800e002:	2201      	movs	r2, #1
 800e004:	601a      	str	r2, [r3, #0]
		tocouAqui->ja_jogada=true;
 800e006:	68bb      	ldr	r3, [r7, #8]
 800e008:	2201      	movs	r2, #1
 800e00a:	745a      	strb	r2, [r3, #17]
		inserePeca(tocouAqui->posicaoX,tocouAqui->posicaoY,jogador);
 800e00c:	68bb      	ldr	r3, [r7, #8]
 800e00e:	685b      	ldr	r3, [r3, #4]
 800e010:	4618      	mov	r0, r3
 800e012:	68bb      	ldr	r3, [r7, #8]
 800e014:	689b      	ldr	r3, [r3, #8]
 800e016:	4619      	mov	r1, r3
 800e018:	4b0e      	ldr	r3, [pc, #56]	; (800e054 <meteOndeTocaste+0x150>)
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	461a      	mov	r2, r3
 800e01e:	f7fe f97f 	bl	800c320 <inserePeca>
	}else
		return;

	checkIfGameEnded(list, a);
 800e022:	4b06      	ldr	r3, [pc, #24]	; (800e03c <meteOndeTocaste+0x138>)
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	490c      	ldr	r1, [pc, #48]	; (800e058 <meteOndeTocaste+0x154>)
 800e028:	4618      	mov	r0, r3
 800e02a:	f7fe fe17 	bl	800cc5c <checkIfGameEnded>
	if (tocouX > LIMITE_ESQUERDO && tocouX < LIMITE_DIREITO && tocouY > LIMITE_SUPERIOR && tocouY < LIMITE_INFERIOR && tocouX!=tocouXAnterior){
 800e02e:	e002      	b.n	800e036 <meteOndeTocaste+0x132>
	}
	else
		return;
 800e030:	bf00      	nop
 800e032:	e000      	b.n	800e036 <meteOndeTocaste+0x132>
		return;
 800e034:	bf00      	nop
}
 800e036:	3714      	adds	r7, #20
 800e038:	46bd      	mov	sp, r7
 800e03a:	bd90      	pop	{r4, r7, pc}
 800e03c:	20000364 	.word	0x20000364
 800e040:	20000b9c 	.word	0x20000b9c
 800e044:	2000034c 	.word	0x2000034c
 800e048:	20000354 	.word	0x20000354
 800e04c:	cccccccd 	.word	0xcccccccd
 800e050:	20000350 	.word	0x20000350
 800e054:	20000054 	.word	0x20000054
 800e058:	20000ba8 	.word	0x20000ba8

0800e05c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){ // interrupção
 800e05c:	b580      	push	{r7, lr}
 800e05e:	b082      	sub	sp, #8
 800e060:	af00      	add	r7, sp, #0
 800e062:	4603      	mov	r3, r0
 800e064:	80fb      	strh	r3, [r7, #6]


	if (GPIO_Pin == GPIO_PIN_0){		//interrupt do botao
 800e066:	88fb      	ldrh	r3, [r7, #6]
 800e068:	2b01      	cmp	r3, #1
 800e06a:	d102      	bne.n	800e072 <HAL_GPIO_EXTI_Callback+0x16>
		reset=1;
 800e06c:	4b0a      	ldr	r3, [pc, #40]	; (800e098 <HAL_GPIO_EXTI_Callback+0x3c>)
 800e06e:	2201      	movs	r2, #1
 800e070:	601a      	str	r2, [r3, #0]
	}

	 if(flagToca == 0) {
 800e072:	4b0a      	ldr	r3, [pc, #40]	; (800e09c <HAL_GPIO_EXTI_Callback+0x40>)
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	2b00      	cmp	r3, #0
 800e078:	d109      	bne.n	800e08e <HAL_GPIO_EXTI_Callback+0x32>
		flagToca = 1;
 800e07a:	4b08      	ldr	r3, [pc, #32]	; (800e09c <HAL_GPIO_EXTI_Callback+0x40>)
 800e07c:	2201      	movs	r2, #1
 800e07e:	601a      	str	r2, [r3, #0]
		if (GPIO_Pin == GPIO_PIN_13) {
 800e080:	88fb      	ldrh	r3, [r7, #6]
 800e082:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e086:	d102      	bne.n	800e08e <HAL_GPIO_EXTI_Callback+0x32>

			BSP_TS_GetState(&TS_State);
 800e088:	4805      	ldr	r0, [pc, #20]	; (800e0a0 <HAL_GPIO_EXTI_Callback+0x44>)
 800e08a:	f7f4 fa83 	bl	8002594 <BSP_TS_GetState>
		}
	}

}
 800e08e:	bf00      	nop
 800e090:	3708      	adds	r7, #8
 800e092:	46bd      	mov	sp, r7
 800e094:	bd80      	pop	{r7, pc}
 800e096:	bf00      	nop
 800e098:	2000035c 	.word	0x2000035c
 800e09c:	20000050 	.word	0x20000050
 800e0a0:	20000b9c 	.word	0x20000b9c

0800e0a4 <menuInicial>:


void menuInicial(void){
 800e0a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0a8:	b0e4      	sub	sp, #400	; 0x190
 800e0aa:	af00      	add	r7, sp, #0
	char reversi [SIZE]={"REVERSI"};
 800e0ac:	4a6e      	ldr	r2, [pc, #440]	; (800e268 <menuInicial+0x1c4>)
 800e0ae:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800e0b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e0b6:	e883 0003 	stmia.w	r3, {r0, r1}
 800e0ba:	f507 739a 	add.w	r3, r7, #308	; 0x134
 800e0be:	225c      	movs	r2, #92	; 0x5c
 800e0c0:	2100      	movs	r1, #0
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	f001 faa4 	bl	800f610 <memset>
	char gameStart[SIZE]={"START GAME"};
 800e0c8:	4a68      	ldr	r2, [pc, #416]	; (800e26c <menuInicial+0x1c8>)
 800e0ca:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800e0ce:	ca07      	ldmia	r2, {r0, r1, r2}
 800e0d0:	c303      	stmia	r3!, {r0, r1}
 800e0d2:	801a      	strh	r2, [r3, #0]
 800e0d4:	3302      	adds	r3, #2
 800e0d6:	0c12      	lsrs	r2, r2, #16
 800e0d8:	701a      	strb	r2, [r3, #0]
 800e0da:	f107 03d3 	add.w	r3, r7, #211	; 0xd3
 800e0de:	2259      	movs	r2, #89	; 0x59
 800e0e0:	2100      	movs	r1, #0
 800e0e2:	4618      	mov	r0, r3
 800e0e4:	f001 fa94 	bl	800f610 <memset>
	char playerVSplayer[SIZE]={"2 PLAYERS"};
 800e0e8:	f107 0464 	add.w	r4, r7, #100	; 0x64
 800e0ec:	4a60      	ldr	r2, [pc, #384]	; (800e270 <menuInicial+0x1cc>)
 800e0ee:	4623      	mov	r3, r4
 800e0f0:	ca07      	ldmia	r2, {r0, r1, r2}
 800e0f2:	c303      	stmia	r3!, {r0, r1}
 800e0f4:	801a      	strh	r2, [r3, #0]
 800e0f6:	f104 030a 	add.w	r3, r4, #10
 800e0fa:	225a      	movs	r2, #90	; 0x5a
 800e0fc:	2100      	movs	r1, #0
 800e0fe:	4618      	mov	r0, r3
 800e100:	f001 fa86 	bl	800f610 <memset>
	char playerVSai[SIZE]={"VS AI"};
 800e104:	463a      	mov	r2, r7
 800e106:	495b      	ldr	r1, [pc, #364]	; (800e274 <menuInicial+0x1d0>)
 800e108:	4613      	mov	r3, r2
 800e10a:	c903      	ldmia	r1, {r0, r1}
 800e10c:	6018      	str	r0, [r3, #0]
 800e10e:	3304      	adds	r3, #4
 800e110:	8019      	strh	r1, [r3, #0]
 800e112:	1d93      	adds	r3, r2, #6
 800e114:	225e      	movs	r2, #94	; 0x5e
 800e116:	2100      	movs	r1, #0
 800e118:	4618      	mov	r0, r3
 800e11a:	f001 fa79 	bl	800f610 <memset>

	tocouX = TS_State.touchX[0];
 800e11e:	4b56      	ldr	r3, [pc, #344]	; (800e278 <menuInicial+0x1d4>)
 800e120:	885b      	ldrh	r3, [r3, #2]
 800e122:	461a      	mov	r2, r3
 800e124:	4b55      	ldr	r3, [pc, #340]	; (800e27c <menuInicial+0x1d8>)
 800e126:	601a      	str	r2, [r3, #0]
	tocouY = TS_State.touchY[0];
 800e128:	4b53      	ldr	r3, [pc, #332]	; (800e278 <menuInicial+0x1d4>)
 800e12a:	88db      	ldrh	r3, [r3, #6]
 800e12c:	461a      	mov	r2, r3
 800e12e:	4b54      	ldr	r3, [pc, #336]	; (800e280 <menuInicial+0x1dc>)
 800e130:	601a      	str	r2, [r3, #0]


	// verifica se carregou no start game
	if (tocouX > CENTROX - QUADRADO * 2
 800e132:	f7f3 f93f 	bl	80013b4 <BSP_LCD_GetXSize>
 800e136:	4603      	mov	r3, r0
 800e138:	085c      	lsrs	r4, r3, #1
 800e13a:	f7f3 f947 	bl	80013cc <BSP_LCD_GetYSize>
 800e13e:	4602      	mov	r2, r0
 800e140:	4b50      	ldr	r3, [pc, #320]	; (800e284 <menuInicial+0x1e0>)
 800e142:	fba3 2302 	umull	r2, r3, r3, r2
 800e146:	08db      	lsrs	r3, r3, #3
 800e148:	005b      	lsls	r3, r3, #1
 800e14a:	1ae3      	subs	r3, r4, r3
 800e14c:	4a4b      	ldr	r2, [pc, #300]	; (800e27c <menuInicial+0x1d8>)
 800e14e:	6812      	ldr	r2, [r2, #0]
 800e150:	4293      	cmp	r3, r2
 800e152:	d23b      	bcs.n	800e1cc <menuInicial+0x128>
			&& tocouX < CENTROX - QUADRADO * 2 + QUADRADO * 4
 800e154:	f7f3 f92e 	bl	80013b4 <BSP_LCD_GetXSize>
 800e158:	4603      	mov	r3, r0
 800e15a:	085c      	lsrs	r4, r3, #1
 800e15c:	f7f3 f936 	bl	80013cc <BSP_LCD_GetYSize>
 800e160:	4602      	mov	r2, r0
 800e162:	4b48      	ldr	r3, [pc, #288]	; (800e284 <menuInicial+0x1e0>)
 800e164:	fba3 2302 	umull	r2, r3, r3, r2
 800e168:	08db      	lsrs	r3, r3, #3
 800e16a:	005d      	lsls	r5, r3, #1
 800e16c:	f7f3 f92e 	bl	80013cc <BSP_LCD_GetYSize>
 800e170:	4602      	mov	r2, r0
 800e172:	4b44      	ldr	r3, [pc, #272]	; (800e284 <menuInicial+0x1e0>)
 800e174:	fba3 2302 	umull	r2, r3, r3, r2
 800e178:	08db      	lsrs	r3, r3, #3
 800e17a:	1aeb      	subs	r3, r5, r3
 800e17c:	005b      	lsls	r3, r3, #1
 800e17e:	4423      	add	r3, r4
 800e180:	4a3e      	ldr	r2, [pc, #248]	; (800e27c <menuInicial+0x1d8>)
 800e182:	6812      	ldr	r2, [r2, #0]
 800e184:	4293      	cmp	r3, r2
 800e186:	d921      	bls.n	800e1cc <menuInicial+0x128>
			&& tocouY > QUADRADO * 4 && tocouY < QUADRADO * 5
 800e188:	f7f3 f920 	bl	80013cc <BSP_LCD_GetYSize>
 800e18c:	4602      	mov	r2, r0
 800e18e:	4b3d      	ldr	r3, [pc, #244]	; (800e284 <menuInicial+0x1e0>)
 800e190:	fba3 2302 	umull	r2, r3, r3, r2
 800e194:	08db      	lsrs	r3, r3, #3
 800e196:	009b      	lsls	r3, r3, #2
 800e198:	4a39      	ldr	r2, [pc, #228]	; (800e280 <menuInicial+0x1dc>)
 800e19a:	6812      	ldr	r2, [r2, #0]
 800e19c:	4293      	cmp	r3, r2
 800e19e:	d215      	bcs.n	800e1cc <menuInicial+0x128>
 800e1a0:	f7f3 f914 	bl	80013cc <BSP_LCD_GetYSize>
 800e1a4:	4602      	mov	r2, r0
 800e1a6:	4b37      	ldr	r3, [pc, #220]	; (800e284 <menuInicial+0x1e0>)
 800e1a8:	fba3 2302 	umull	r2, r3, r3, r2
 800e1ac:	08da      	lsrs	r2, r3, #3
 800e1ae:	4613      	mov	r3, r2
 800e1b0:	009b      	lsls	r3, r3, #2
 800e1b2:	4413      	add	r3, r2
 800e1b4:	4a32      	ldr	r2, [pc, #200]	; (800e280 <menuInicial+0x1dc>)
 800e1b6:	6812      	ldr	r2, [r2, #0]
 800e1b8:	4293      	cmp	r3, r2
 800e1ba:	d907      	bls.n	800e1cc <menuInicial+0x128>
			&& flagToca == 0) {
 800e1bc:	4b32      	ldr	r3, [pc, #200]	; (800e288 <menuInicial+0x1e4>)
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d103      	bne.n	800e1cc <menuInicial+0x128>
		menuFlag=3;
 800e1c4:	4b31      	ldr	r3, [pc, #196]	; (800e28c <menuInicial+0x1e8>)
 800e1c6:	2203      	movs	r2, #3
 800e1c8:	601a      	str	r2, [r3, #0]
 800e1ca:	e040      	b.n	800e24e <menuInicial+0x1aa>
	}else if (tocouX > QUADRADO && tocouX < QUADRADO * 4 && tocouY > QUADRADO - 15
 800e1cc:	f7f3 f8fe 	bl	80013cc <BSP_LCD_GetYSize>
 800e1d0:	4602      	mov	r2, r0
 800e1d2:	4b2c      	ldr	r3, [pc, #176]	; (800e284 <menuInicial+0x1e0>)
 800e1d4:	fba3 2302 	umull	r2, r3, r3, r2
 800e1d8:	08db      	lsrs	r3, r3, #3
 800e1da:	4a28      	ldr	r2, [pc, #160]	; (800e27c <menuInicial+0x1d8>)
 800e1dc:	6812      	ldr	r2, [r2, #0]
 800e1de:	4293      	cmp	r3, r2
 800e1e0:	d235      	bcs.n	800e24e <menuInicial+0x1aa>
 800e1e2:	f7f3 f8f3 	bl	80013cc <BSP_LCD_GetYSize>
 800e1e6:	4602      	mov	r2, r0
 800e1e8:	4b26      	ldr	r3, [pc, #152]	; (800e284 <menuInicial+0x1e0>)
 800e1ea:	fba3 2302 	umull	r2, r3, r3, r2
 800e1ee:	08db      	lsrs	r3, r3, #3
 800e1f0:	009b      	lsls	r3, r3, #2
 800e1f2:	4a22      	ldr	r2, [pc, #136]	; (800e27c <menuInicial+0x1d8>)
 800e1f4:	6812      	ldr	r2, [r2, #0]
 800e1f6:	4293      	cmp	r3, r2
 800e1f8:	d929      	bls.n	800e24e <menuInicial+0x1aa>
 800e1fa:	f7f3 f8e7 	bl	80013cc <BSP_LCD_GetYSize>
 800e1fe:	4602      	mov	r2, r0
 800e200:	4b20      	ldr	r3, [pc, #128]	; (800e284 <menuInicial+0x1e0>)
 800e202:	fba3 2302 	umull	r2, r3, r3, r2
 800e206:	08db      	lsrs	r3, r3, #3
 800e208:	3b0f      	subs	r3, #15
 800e20a:	4a1d      	ldr	r2, [pc, #116]	; (800e280 <menuInicial+0x1dc>)
 800e20c:	6812      	ldr	r2, [r2, #0]
 800e20e:	4293      	cmp	r3, r2
 800e210:	d21d      	bcs.n	800e24e <menuInicial+0x1aa>
				&& tocouY < QUADRADO - 15 + QUADRADO && flagToca == 0)	//verifica se carregou no 2 players
 800e212:	f7f3 f8db 	bl	80013cc <BSP_LCD_GetYSize>
 800e216:	4602      	mov	r2, r0
 800e218:	4b1a      	ldr	r3, [pc, #104]	; (800e284 <menuInicial+0x1e0>)
 800e21a:	fba3 2302 	umull	r2, r3, r3, r2
 800e21e:	08dc      	lsrs	r4, r3, #3
 800e220:	f7f3 f8d4 	bl	80013cc <BSP_LCD_GetYSize>
 800e224:	4602      	mov	r2, r0
 800e226:	4b17      	ldr	r3, [pc, #92]	; (800e284 <menuInicial+0x1e0>)
 800e228:	fba3 2302 	umull	r2, r3, r3, r2
 800e22c:	08db      	lsrs	r3, r3, #3
 800e22e:	4423      	add	r3, r4
 800e230:	3b0f      	subs	r3, #15
 800e232:	4a13      	ldr	r2, [pc, #76]	; (800e280 <menuInicial+0x1dc>)
 800e234:	6812      	ldr	r2, [r2, #0]
 800e236:	4293      	cmp	r3, r2
 800e238:	d909      	bls.n	800e24e <menuInicial+0x1aa>
 800e23a:	4b13      	ldr	r3, [pc, #76]	; (800e288 <menuInicial+0x1e4>)
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d105      	bne.n	800e24e <menuInicial+0x1aa>
		{

			menuFlag=2;
 800e242:	4b12      	ldr	r3, [pc, #72]	; (800e28c <menuInicial+0x1e8>)
 800e244:	2202      	movs	r2, #2
 800e246:	601a      	str	r2, [r3, #0]
			fl_gamestart=1;
 800e248:	4b11      	ldr	r3, [pc, #68]	; (800e290 <menuInicial+0x1ec>)
 800e24a:	2201      	movs	r2, #1
 800e24c:	601a      	str	r2, [r3, #0]

		}


	switch(menuFlag){
 800e24e:	4b0f      	ldr	r3, [pc, #60]	; (800e28c <menuInicial+0x1e8>)
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	2b02      	cmp	r3, #2
 800e254:	f000 84f2 	beq.w	800ec3c <menuInicial+0xb98>
 800e258:	2b03      	cmp	r3, #3
 800e25a:	f000 82b7 	beq.w	800e7cc <menuInicial+0x728>
 800e25e:	2b01      	cmp	r3, #1
 800e260:	d018      	beq.n	800e294 <menuInicial+0x1f0>
		menuFlag=2;
		break;
		}
	}

}
 800e262:	f000 bcec 	b.w	800ec3e <menuInicial+0xb9a>
 800e266:	bf00      	nop
 800e268:	0800ffec 	.word	0x0800ffec
 800e26c:	08010050 	.word	0x08010050
 800e270:	080100b4 	.word	0x080100b4
 800e274:	08010118 	.word	0x08010118
 800e278:	20000b9c 	.word	0x20000b9c
 800e27c:	2000034c 	.word	0x2000034c
 800e280:	20000354 	.word	0x20000354
 800e284:	cccccccd 	.word	0xcccccccd
 800e288:	20000050 	.word	0x20000050
 800e28c:	20000058 	.word	0x20000058
 800e290:	2000033c 	.word	0x2000033c
		BSP_LCD_Clear(LCD_COLOR_BLUE);
 800e294:	48c6      	ldr	r0, [pc, #792]	; (800e5b0 <menuInicial+0x50c>)
 800e296:	f7f3 f951 	bl	800153c <BSP_LCD_Clear>
		BSP_LCD_SetFont(&Font24);
 800e29a:	48c6      	ldr	r0, [pc, #792]	; (800e5b4 <menuInicial+0x510>)
 800e29c:	f7f3 f934 	bl	8001508 <BSP_LCD_SetFont>
		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800e2a0:	f04f 30ff 	mov.w	r0, #4294967295
 800e2a4:	f7f3 f8fe 	bl	80014a4 <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 800e2a8:	48c1      	ldr	r0, [pc, #772]	; (800e5b0 <menuInicial+0x50c>)
 800e2aa:	f7f3 f913 	bl	80014d4 <BSP_LCD_SetBackColor>
		BSP_LCD_DrawRect(CENTROX-QUADRADO*2-1, QUADRADO-15-1, QUADRADO*4+1, QUADRADO+1);
 800e2ae:	f7f3 f881 	bl	80013b4 <BSP_LCD_GetXSize>
 800e2b2:	4603      	mov	r3, r0
 800e2b4:	085b      	lsrs	r3, r3, #1
 800e2b6:	b29c      	uxth	r4, r3
 800e2b8:	f7f3 f888 	bl	80013cc <BSP_LCD_GetYSize>
 800e2bc:	4602      	mov	r2, r0
 800e2be:	4bbe      	ldr	r3, [pc, #760]	; (800e5b8 <menuInicial+0x514>)
 800e2c0:	fba3 2302 	umull	r2, r3, r3, r2
 800e2c4:	08db      	lsrs	r3, r3, #3
 800e2c6:	b29b      	uxth	r3, r3
 800e2c8:	005b      	lsls	r3, r3, #1
 800e2ca:	b29b      	uxth	r3, r3
 800e2cc:	1ae3      	subs	r3, r4, r3
 800e2ce:	b29b      	uxth	r3, r3
 800e2d0:	3b01      	subs	r3, #1
 800e2d2:	b29c      	uxth	r4, r3
 800e2d4:	f7f3 f87a 	bl	80013cc <BSP_LCD_GetYSize>
 800e2d8:	4602      	mov	r2, r0
 800e2da:	4bb7      	ldr	r3, [pc, #732]	; (800e5b8 <menuInicial+0x514>)
 800e2dc:	fba3 2302 	umull	r2, r3, r3, r2
 800e2e0:	08db      	lsrs	r3, r3, #3
 800e2e2:	b29b      	uxth	r3, r3
 800e2e4:	3b10      	subs	r3, #16
 800e2e6:	b29d      	uxth	r5, r3
 800e2e8:	f7f3 f870 	bl	80013cc <BSP_LCD_GetYSize>
 800e2ec:	4602      	mov	r2, r0
 800e2ee:	4bb2      	ldr	r3, [pc, #712]	; (800e5b8 <menuInicial+0x514>)
 800e2f0:	fba3 2302 	umull	r2, r3, r3, r2
 800e2f4:	08db      	lsrs	r3, r3, #3
 800e2f6:	b29b      	uxth	r3, r3
 800e2f8:	009b      	lsls	r3, r3, #2
 800e2fa:	b29b      	uxth	r3, r3
 800e2fc:	3301      	adds	r3, #1
 800e2fe:	b29e      	uxth	r6, r3
 800e300:	f7f3 f864 	bl	80013cc <BSP_LCD_GetYSize>
 800e304:	4602      	mov	r2, r0
 800e306:	4bac      	ldr	r3, [pc, #688]	; (800e5b8 <menuInicial+0x514>)
 800e308:	fba3 2302 	umull	r2, r3, r3, r2
 800e30c:	08db      	lsrs	r3, r3, #3
 800e30e:	b29b      	uxth	r3, r3
 800e310:	3301      	adds	r3, #1
 800e312:	b29b      	uxth	r3, r3
 800e314:	4632      	mov	r2, r6
 800e316:	4629      	mov	r1, r5
 800e318:	4620      	mov	r0, r4
 800e31a:	f7f3 fb23 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(CENTROX-QUADRADO*2-2, QUADRADO-15-2, QUADRADO*4+2, QUADRADO+2);
 800e31e:	f7f3 f849 	bl	80013b4 <BSP_LCD_GetXSize>
 800e322:	4603      	mov	r3, r0
 800e324:	085b      	lsrs	r3, r3, #1
 800e326:	b29c      	uxth	r4, r3
 800e328:	f7f3 f850 	bl	80013cc <BSP_LCD_GetYSize>
 800e32c:	4602      	mov	r2, r0
 800e32e:	4ba2      	ldr	r3, [pc, #648]	; (800e5b8 <menuInicial+0x514>)
 800e330:	fba3 2302 	umull	r2, r3, r3, r2
 800e334:	08db      	lsrs	r3, r3, #3
 800e336:	b29b      	uxth	r3, r3
 800e338:	005b      	lsls	r3, r3, #1
 800e33a:	b29b      	uxth	r3, r3
 800e33c:	1ae3      	subs	r3, r4, r3
 800e33e:	b29b      	uxth	r3, r3
 800e340:	3b02      	subs	r3, #2
 800e342:	b29c      	uxth	r4, r3
 800e344:	f7f3 f842 	bl	80013cc <BSP_LCD_GetYSize>
 800e348:	4602      	mov	r2, r0
 800e34a:	4b9b      	ldr	r3, [pc, #620]	; (800e5b8 <menuInicial+0x514>)
 800e34c:	fba3 2302 	umull	r2, r3, r3, r2
 800e350:	08db      	lsrs	r3, r3, #3
 800e352:	b29b      	uxth	r3, r3
 800e354:	3b11      	subs	r3, #17
 800e356:	b29d      	uxth	r5, r3
 800e358:	f7f3 f838 	bl	80013cc <BSP_LCD_GetYSize>
 800e35c:	4602      	mov	r2, r0
 800e35e:	4b96      	ldr	r3, [pc, #600]	; (800e5b8 <menuInicial+0x514>)
 800e360:	fba3 2302 	umull	r2, r3, r3, r2
 800e364:	08db      	lsrs	r3, r3, #3
 800e366:	b29b      	uxth	r3, r3
 800e368:	009b      	lsls	r3, r3, #2
 800e36a:	b29b      	uxth	r3, r3
 800e36c:	3302      	adds	r3, #2
 800e36e:	b29e      	uxth	r6, r3
 800e370:	f7f3 f82c 	bl	80013cc <BSP_LCD_GetYSize>
 800e374:	4602      	mov	r2, r0
 800e376:	4b90      	ldr	r3, [pc, #576]	; (800e5b8 <menuInicial+0x514>)
 800e378:	fba3 2302 	umull	r2, r3, r3, r2
 800e37c:	08db      	lsrs	r3, r3, #3
 800e37e:	b29b      	uxth	r3, r3
 800e380:	3302      	adds	r3, #2
 800e382:	b29b      	uxth	r3, r3
 800e384:	4632      	mov	r2, r6
 800e386:	4629      	mov	r1, r5
 800e388:	4620      	mov	r0, r4
 800e38a:	f7f3 faeb 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(CENTROX-QUADRADO*2+1, QUADRADO-15+1, QUADRADO*4-1, QUADRADO-1);
 800e38e:	f7f3 f811 	bl	80013b4 <BSP_LCD_GetXSize>
 800e392:	4603      	mov	r3, r0
 800e394:	085b      	lsrs	r3, r3, #1
 800e396:	b29c      	uxth	r4, r3
 800e398:	f7f3 f818 	bl	80013cc <BSP_LCD_GetYSize>
 800e39c:	4602      	mov	r2, r0
 800e39e:	4b86      	ldr	r3, [pc, #536]	; (800e5b8 <menuInicial+0x514>)
 800e3a0:	fba3 2302 	umull	r2, r3, r3, r2
 800e3a4:	08db      	lsrs	r3, r3, #3
 800e3a6:	b29b      	uxth	r3, r3
 800e3a8:	005b      	lsls	r3, r3, #1
 800e3aa:	b29b      	uxth	r3, r3
 800e3ac:	1ae3      	subs	r3, r4, r3
 800e3ae:	b29b      	uxth	r3, r3
 800e3b0:	3301      	adds	r3, #1
 800e3b2:	b29c      	uxth	r4, r3
 800e3b4:	f7f3 f80a 	bl	80013cc <BSP_LCD_GetYSize>
 800e3b8:	4602      	mov	r2, r0
 800e3ba:	4b7f      	ldr	r3, [pc, #508]	; (800e5b8 <menuInicial+0x514>)
 800e3bc:	fba3 2302 	umull	r2, r3, r3, r2
 800e3c0:	08db      	lsrs	r3, r3, #3
 800e3c2:	b29b      	uxth	r3, r3
 800e3c4:	3b0e      	subs	r3, #14
 800e3c6:	b29d      	uxth	r5, r3
 800e3c8:	f7f3 f800 	bl	80013cc <BSP_LCD_GetYSize>
 800e3cc:	4602      	mov	r2, r0
 800e3ce:	4b7a      	ldr	r3, [pc, #488]	; (800e5b8 <menuInicial+0x514>)
 800e3d0:	fba3 2302 	umull	r2, r3, r3, r2
 800e3d4:	08db      	lsrs	r3, r3, #3
 800e3d6:	b29b      	uxth	r3, r3
 800e3d8:	009b      	lsls	r3, r3, #2
 800e3da:	b29b      	uxth	r3, r3
 800e3dc:	3b01      	subs	r3, #1
 800e3de:	b29e      	uxth	r6, r3
 800e3e0:	f7f2 fff4 	bl	80013cc <BSP_LCD_GetYSize>
 800e3e4:	4602      	mov	r2, r0
 800e3e6:	4b74      	ldr	r3, [pc, #464]	; (800e5b8 <menuInicial+0x514>)
 800e3e8:	fba3 2302 	umull	r2, r3, r3, r2
 800e3ec:	08db      	lsrs	r3, r3, #3
 800e3ee:	b29b      	uxth	r3, r3
 800e3f0:	3b01      	subs	r3, #1
 800e3f2:	b29b      	uxth	r3, r3
 800e3f4:	4632      	mov	r2, r6
 800e3f6:	4629      	mov	r1, r5
 800e3f8:	4620      	mov	r0, r4
 800e3fa:	f7f3 fab3 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(CENTROX-QUADRADO*2+2, QUADRADO-15+2, QUADRADO*4-2, QUADRADO-2);
 800e3fe:	f7f2 ffd9 	bl	80013b4 <BSP_LCD_GetXSize>
 800e402:	4603      	mov	r3, r0
 800e404:	085b      	lsrs	r3, r3, #1
 800e406:	b29c      	uxth	r4, r3
 800e408:	f7f2 ffe0 	bl	80013cc <BSP_LCD_GetYSize>
 800e40c:	4602      	mov	r2, r0
 800e40e:	4b6a      	ldr	r3, [pc, #424]	; (800e5b8 <menuInicial+0x514>)
 800e410:	fba3 2302 	umull	r2, r3, r3, r2
 800e414:	08db      	lsrs	r3, r3, #3
 800e416:	b29b      	uxth	r3, r3
 800e418:	005b      	lsls	r3, r3, #1
 800e41a:	b29b      	uxth	r3, r3
 800e41c:	1ae3      	subs	r3, r4, r3
 800e41e:	b29b      	uxth	r3, r3
 800e420:	3302      	adds	r3, #2
 800e422:	b29c      	uxth	r4, r3
 800e424:	f7f2 ffd2 	bl	80013cc <BSP_LCD_GetYSize>
 800e428:	4602      	mov	r2, r0
 800e42a:	4b63      	ldr	r3, [pc, #396]	; (800e5b8 <menuInicial+0x514>)
 800e42c:	fba3 2302 	umull	r2, r3, r3, r2
 800e430:	08db      	lsrs	r3, r3, #3
 800e432:	b29b      	uxth	r3, r3
 800e434:	3b0d      	subs	r3, #13
 800e436:	b29d      	uxth	r5, r3
 800e438:	f7f2 ffc8 	bl	80013cc <BSP_LCD_GetYSize>
 800e43c:	4602      	mov	r2, r0
 800e43e:	4b5e      	ldr	r3, [pc, #376]	; (800e5b8 <menuInicial+0x514>)
 800e440:	fba3 2302 	umull	r2, r3, r3, r2
 800e444:	08db      	lsrs	r3, r3, #3
 800e446:	b29b      	uxth	r3, r3
 800e448:	009b      	lsls	r3, r3, #2
 800e44a:	b29b      	uxth	r3, r3
 800e44c:	3b02      	subs	r3, #2
 800e44e:	b29e      	uxth	r6, r3
 800e450:	f7f2 ffbc 	bl	80013cc <BSP_LCD_GetYSize>
 800e454:	4602      	mov	r2, r0
 800e456:	4b58      	ldr	r3, [pc, #352]	; (800e5b8 <menuInicial+0x514>)
 800e458:	fba3 2302 	umull	r2, r3, r3, r2
 800e45c:	08db      	lsrs	r3, r3, #3
 800e45e:	b29b      	uxth	r3, r3
 800e460:	3b02      	subs	r3, #2
 800e462:	b29b      	uxth	r3, r3
 800e464:	4632      	mov	r2, r6
 800e466:	4629      	mov	r1, r5
 800e468:	4620      	mov	r0, r4
 800e46a:	f7f3 fa7b 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(CENTROX-QUADRADO*2, QUADRADO-15, QUADRADO*4, QUADRADO);
 800e46e:	f7f2 ffa1 	bl	80013b4 <BSP_LCD_GetXSize>
 800e472:	4603      	mov	r3, r0
 800e474:	085b      	lsrs	r3, r3, #1
 800e476:	b29c      	uxth	r4, r3
 800e478:	f7f2 ffa8 	bl	80013cc <BSP_LCD_GetYSize>
 800e47c:	4602      	mov	r2, r0
 800e47e:	4b4e      	ldr	r3, [pc, #312]	; (800e5b8 <menuInicial+0x514>)
 800e480:	fba3 2302 	umull	r2, r3, r3, r2
 800e484:	08db      	lsrs	r3, r3, #3
 800e486:	b29b      	uxth	r3, r3
 800e488:	005b      	lsls	r3, r3, #1
 800e48a:	b29b      	uxth	r3, r3
 800e48c:	1ae3      	subs	r3, r4, r3
 800e48e:	b29c      	uxth	r4, r3
 800e490:	f7f2 ff9c 	bl	80013cc <BSP_LCD_GetYSize>
 800e494:	4602      	mov	r2, r0
 800e496:	4b48      	ldr	r3, [pc, #288]	; (800e5b8 <menuInicial+0x514>)
 800e498:	fba3 2302 	umull	r2, r3, r3, r2
 800e49c:	08db      	lsrs	r3, r3, #3
 800e49e:	b29b      	uxth	r3, r3
 800e4a0:	3b0f      	subs	r3, #15
 800e4a2:	b29d      	uxth	r5, r3
 800e4a4:	f7f2 ff92 	bl	80013cc <BSP_LCD_GetYSize>
 800e4a8:	4602      	mov	r2, r0
 800e4aa:	4b43      	ldr	r3, [pc, #268]	; (800e5b8 <menuInicial+0x514>)
 800e4ac:	fba3 2302 	umull	r2, r3, r3, r2
 800e4b0:	08db      	lsrs	r3, r3, #3
 800e4b2:	b29b      	uxth	r3, r3
 800e4b4:	009b      	lsls	r3, r3, #2
 800e4b6:	b29e      	uxth	r6, r3
 800e4b8:	f7f2 ff88 	bl	80013cc <BSP_LCD_GetYSize>
 800e4bc:	4602      	mov	r2, r0
 800e4be:	4b3e      	ldr	r3, [pc, #248]	; (800e5b8 <menuInicial+0x514>)
 800e4c0:	fba3 2302 	umull	r2, r3, r3, r2
 800e4c4:	08db      	lsrs	r3, r3, #3
 800e4c6:	b29b      	uxth	r3, r3
 800e4c8:	4632      	mov	r2, r6
 800e4ca:	4629      	mov	r1, r5
 800e4cc:	4620      	mov	r0, r4
 800e4ce:	f7f3 fa49 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DisplayStringAt(0,QUADRADO, (uint8_t *) reversi, CENTER_MODE);
 800e4d2:	f7f2 ff7b 	bl	80013cc <BSP_LCD_GetYSize>
 800e4d6:	4602      	mov	r2, r0
 800e4d8:	4b37      	ldr	r3, [pc, #220]	; (800e5b8 <menuInicial+0x514>)
 800e4da:	fba3 2302 	umull	r2, r3, r3, r2
 800e4de:	08db      	lsrs	r3, r3, #3
 800e4e0:	b299      	uxth	r1, r3
 800e4e2:	f507 7296 	add.w	r2, r7, #300	; 0x12c
 800e4e6:	2301      	movs	r3, #1
 800e4e8:	2000      	movs	r0, #0
 800e4ea:	f7f3 f8f7 	bl	80016dc <BSP_LCD_DisplayStringAt>
		BSP_LCD_DrawRect(CENTROX-QUADRADO*2-1, QUADRADO*4-15-1, QUADRADO*4+1, QUADRADO+1);
 800e4ee:	f7f2 ff61 	bl	80013b4 <BSP_LCD_GetXSize>
 800e4f2:	4603      	mov	r3, r0
 800e4f4:	085b      	lsrs	r3, r3, #1
 800e4f6:	b29c      	uxth	r4, r3
 800e4f8:	f7f2 ff68 	bl	80013cc <BSP_LCD_GetYSize>
 800e4fc:	4602      	mov	r2, r0
 800e4fe:	4b2e      	ldr	r3, [pc, #184]	; (800e5b8 <menuInicial+0x514>)
 800e500:	fba3 2302 	umull	r2, r3, r3, r2
 800e504:	08db      	lsrs	r3, r3, #3
 800e506:	b29b      	uxth	r3, r3
 800e508:	005b      	lsls	r3, r3, #1
 800e50a:	b29b      	uxth	r3, r3
 800e50c:	1ae3      	subs	r3, r4, r3
 800e50e:	b29b      	uxth	r3, r3
 800e510:	3b01      	subs	r3, #1
 800e512:	b29c      	uxth	r4, r3
 800e514:	f7f2 ff5a 	bl	80013cc <BSP_LCD_GetYSize>
 800e518:	4602      	mov	r2, r0
 800e51a:	4b27      	ldr	r3, [pc, #156]	; (800e5b8 <menuInicial+0x514>)
 800e51c:	fba3 2302 	umull	r2, r3, r3, r2
 800e520:	08da      	lsrs	r2, r3, #3
 800e522:	4b26      	ldr	r3, [pc, #152]	; (800e5bc <menuInicial+0x518>)
 800e524:	4413      	add	r3, r2
 800e526:	b29b      	uxth	r3, r3
 800e528:	009b      	lsls	r3, r3, #2
 800e52a:	b29d      	uxth	r5, r3
 800e52c:	f7f2 ff4e 	bl	80013cc <BSP_LCD_GetYSize>
 800e530:	4602      	mov	r2, r0
 800e532:	4b21      	ldr	r3, [pc, #132]	; (800e5b8 <menuInicial+0x514>)
 800e534:	fba3 2302 	umull	r2, r3, r3, r2
 800e538:	08db      	lsrs	r3, r3, #3
 800e53a:	b29b      	uxth	r3, r3
 800e53c:	009b      	lsls	r3, r3, #2
 800e53e:	b29b      	uxth	r3, r3
 800e540:	3301      	adds	r3, #1
 800e542:	b29e      	uxth	r6, r3
 800e544:	f7f2 ff42 	bl	80013cc <BSP_LCD_GetYSize>
 800e548:	4602      	mov	r2, r0
 800e54a:	4b1b      	ldr	r3, [pc, #108]	; (800e5b8 <menuInicial+0x514>)
 800e54c:	fba3 2302 	umull	r2, r3, r3, r2
 800e550:	08db      	lsrs	r3, r3, #3
 800e552:	b29b      	uxth	r3, r3
 800e554:	3301      	adds	r3, #1
 800e556:	b29b      	uxth	r3, r3
 800e558:	4632      	mov	r2, r6
 800e55a:	4629      	mov	r1, r5
 800e55c:	4620      	mov	r0, r4
 800e55e:	f7f3 fa01 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(CENTROX-QUADRADO*2-2, QUADRADO*4-15-2, QUADRADO*4+2, QUADRADO+2);
 800e562:	f7f2 ff27 	bl	80013b4 <BSP_LCD_GetXSize>
 800e566:	4603      	mov	r3, r0
 800e568:	085b      	lsrs	r3, r3, #1
 800e56a:	b29c      	uxth	r4, r3
 800e56c:	f7f2 ff2e 	bl	80013cc <BSP_LCD_GetYSize>
 800e570:	4602      	mov	r2, r0
 800e572:	4b11      	ldr	r3, [pc, #68]	; (800e5b8 <menuInicial+0x514>)
 800e574:	fba3 2302 	umull	r2, r3, r3, r2
 800e578:	08db      	lsrs	r3, r3, #3
 800e57a:	b29b      	uxth	r3, r3
 800e57c:	005b      	lsls	r3, r3, #1
 800e57e:	b29b      	uxth	r3, r3
 800e580:	1ae3      	subs	r3, r4, r3
 800e582:	b29b      	uxth	r3, r3
 800e584:	3b02      	subs	r3, #2
 800e586:	b29c      	uxth	r4, r3
 800e588:	f7f2 ff20 	bl	80013cc <BSP_LCD_GetYSize>
 800e58c:	4602      	mov	r2, r0
 800e58e:	4b0a      	ldr	r3, [pc, #40]	; (800e5b8 <menuInicial+0x514>)
 800e590:	fba3 2302 	umull	r2, r3, r3, r2
 800e594:	08db      	lsrs	r3, r3, #3
 800e596:	b29b      	uxth	r3, r3
 800e598:	009b      	lsls	r3, r3, #2
 800e59a:	b29b      	uxth	r3, r3
 800e59c:	3b11      	subs	r3, #17
 800e59e:	b29d      	uxth	r5, r3
 800e5a0:	f7f2 ff14 	bl	80013cc <BSP_LCD_GetYSize>
 800e5a4:	4602      	mov	r2, r0
 800e5a6:	4b04      	ldr	r3, [pc, #16]	; (800e5b8 <menuInicial+0x514>)
 800e5a8:	fba3 2302 	umull	r2, r3, r3, r2
 800e5ac:	08db      	lsrs	r3, r3, #3
 800e5ae:	e007      	b.n	800e5c0 <menuInicial+0x51c>
 800e5b0:	ff0000ff 	.word	0xff0000ff
 800e5b4:	20000028 	.word	0x20000028
 800e5b8:	cccccccd 	.word	0xcccccccd
 800e5bc:	3ffffffc 	.word	0x3ffffffc
 800e5c0:	b29b      	uxth	r3, r3
 800e5c2:	009b      	lsls	r3, r3, #2
 800e5c4:	b29b      	uxth	r3, r3
 800e5c6:	3302      	adds	r3, #2
 800e5c8:	b29e      	uxth	r6, r3
 800e5ca:	f7f2 feff 	bl	80013cc <BSP_LCD_GetYSize>
 800e5ce:	4602      	mov	r2, r0
 800e5d0:	4b7c      	ldr	r3, [pc, #496]	; (800e7c4 <menuInicial+0x720>)
 800e5d2:	fba3 2302 	umull	r2, r3, r3, r2
 800e5d6:	08db      	lsrs	r3, r3, #3
 800e5d8:	b29b      	uxth	r3, r3
 800e5da:	3302      	adds	r3, #2
 800e5dc:	b29b      	uxth	r3, r3
 800e5de:	4632      	mov	r2, r6
 800e5e0:	4629      	mov	r1, r5
 800e5e2:	4620      	mov	r0, r4
 800e5e4:	f7f3 f9be 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(CENTROX-QUADRADO*2+1, QUADRADO*4-15+1, QUADRADO*4-1, QUADRADO-1);
 800e5e8:	f7f2 fee4 	bl	80013b4 <BSP_LCD_GetXSize>
 800e5ec:	4603      	mov	r3, r0
 800e5ee:	085b      	lsrs	r3, r3, #1
 800e5f0:	b29c      	uxth	r4, r3
 800e5f2:	f7f2 feeb 	bl	80013cc <BSP_LCD_GetYSize>
 800e5f6:	4602      	mov	r2, r0
 800e5f8:	4b72      	ldr	r3, [pc, #456]	; (800e7c4 <menuInicial+0x720>)
 800e5fa:	fba3 2302 	umull	r2, r3, r3, r2
 800e5fe:	08db      	lsrs	r3, r3, #3
 800e600:	b29b      	uxth	r3, r3
 800e602:	005b      	lsls	r3, r3, #1
 800e604:	b29b      	uxth	r3, r3
 800e606:	1ae3      	subs	r3, r4, r3
 800e608:	b29b      	uxth	r3, r3
 800e60a:	3301      	adds	r3, #1
 800e60c:	b29c      	uxth	r4, r3
 800e60e:	f7f2 fedd 	bl	80013cc <BSP_LCD_GetYSize>
 800e612:	4602      	mov	r2, r0
 800e614:	4b6b      	ldr	r3, [pc, #428]	; (800e7c4 <menuInicial+0x720>)
 800e616:	fba3 2302 	umull	r2, r3, r3, r2
 800e61a:	08db      	lsrs	r3, r3, #3
 800e61c:	b29b      	uxth	r3, r3
 800e61e:	009b      	lsls	r3, r3, #2
 800e620:	b29b      	uxth	r3, r3
 800e622:	3b0e      	subs	r3, #14
 800e624:	b29d      	uxth	r5, r3
 800e626:	f7f2 fed1 	bl	80013cc <BSP_LCD_GetYSize>
 800e62a:	4602      	mov	r2, r0
 800e62c:	4b65      	ldr	r3, [pc, #404]	; (800e7c4 <menuInicial+0x720>)
 800e62e:	fba3 2302 	umull	r2, r3, r3, r2
 800e632:	08db      	lsrs	r3, r3, #3
 800e634:	b29b      	uxth	r3, r3
 800e636:	009b      	lsls	r3, r3, #2
 800e638:	b29b      	uxth	r3, r3
 800e63a:	3b01      	subs	r3, #1
 800e63c:	b29e      	uxth	r6, r3
 800e63e:	f7f2 fec5 	bl	80013cc <BSP_LCD_GetYSize>
 800e642:	4602      	mov	r2, r0
 800e644:	4b5f      	ldr	r3, [pc, #380]	; (800e7c4 <menuInicial+0x720>)
 800e646:	fba3 2302 	umull	r2, r3, r3, r2
 800e64a:	08db      	lsrs	r3, r3, #3
 800e64c:	b29b      	uxth	r3, r3
 800e64e:	3b01      	subs	r3, #1
 800e650:	b29b      	uxth	r3, r3
 800e652:	4632      	mov	r2, r6
 800e654:	4629      	mov	r1, r5
 800e656:	4620      	mov	r0, r4
 800e658:	f7f3 f984 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(CENTROX-QUADRADO*2+2, QUADRADO*4-15+2, QUADRADO*4-2, QUADRADO-2);
 800e65c:	f7f2 feaa 	bl	80013b4 <BSP_LCD_GetXSize>
 800e660:	4603      	mov	r3, r0
 800e662:	085b      	lsrs	r3, r3, #1
 800e664:	b29c      	uxth	r4, r3
 800e666:	f7f2 feb1 	bl	80013cc <BSP_LCD_GetYSize>
 800e66a:	4602      	mov	r2, r0
 800e66c:	4b55      	ldr	r3, [pc, #340]	; (800e7c4 <menuInicial+0x720>)
 800e66e:	fba3 2302 	umull	r2, r3, r3, r2
 800e672:	08db      	lsrs	r3, r3, #3
 800e674:	b29b      	uxth	r3, r3
 800e676:	005b      	lsls	r3, r3, #1
 800e678:	b29b      	uxth	r3, r3
 800e67a:	1ae3      	subs	r3, r4, r3
 800e67c:	b29b      	uxth	r3, r3
 800e67e:	3302      	adds	r3, #2
 800e680:	b29c      	uxth	r4, r3
 800e682:	f7f2 fea3 	bl	80013cc <BSP_LCD_GetYSize>
 800e686:	4602      	mov	r2, r0
 800e688:	4b4e      	ldr	r3, [pc, #312]	; (800e7c4 <menuInicial+0x720>)
 800e68a:	fba3 2302 	umull	r2, r3, r3, r2
 800e68e:	08db      	lsrs	r3, r3, #3
 800e690:	b29b      	uxth	r3, r3
 800e692:	009b      	lsls	r3, r3, #2
 800e694:	b29b      	uxth	r3, r3
 800e696:	3b0d      	subs	r3, #13
 800e698:	b29d      	uxth	r5, r3
 800e69a:	f7f2 fe97 	bl	80013cc <BSP_LCD_GetYSize>
 800e69e:	4602      	mov	r2, r0
 800e6a0:	4b48      	ldr	r3, [pc, #288]	; (800e7c4 <menuInicial+0x720>)
 800e6a2:	fba3 2302 	umull	r2, r3, r3, r2
 800e6a6:	08db      	lsrs	r3, r3, #3
 800e6a8:	b29b      	uxth	r3, r3
 800e6aa:	009b      	lsls	r3, r3, #2
 800e6ac:	b29b      	uxth	r3, r3
 800e6ae:	3b02      	subs	r3, #2
 800e6b0:	b29e      	uxth	r6, r3
 800e6b2:	f7f2 fe8b 	bl	80013cc <BSP_LCD_GetYSize>
 800e6b6:	4602      	mov	r2, r0
 800e6b8:	4b42      	ldr	r3, [pc, #264]	; (800e7c4 <menuInicial+0x720>)
 800e6ba:	fba3 2302 	umull	r2, r3, r3, r2
 800e6be:	08db      	lsrs	r3, r3, #3
 800e6c0:	b29b      	uxth	r3, r3
 800e6c2:	3b02      	subs	r3, #2
 800e6c4:	b29b      	uxth	r3, r3
 800e6c6:	4632      	mov	r2, r6
 800e6c8:	4629      	mov	r1, r5
 800e6ca:	4620      	mov	r0, r4
 800e6cc:	f7f3 f94a 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(CENTROX-QUADRADO*2, QUADRADO*4-15, QUADRADO*4, QUADRADO);
 800e6d0:	f7f2 fe70 	bl	80013b4 <BSP_LCD_GetXSize>
 800e6d4:	4603      	mov	r3, r0
 800e6d6:	085b      	lsrs	r3, r3, #1
 800e6d8:	b29c      	uxth	r4, r3
 800e6da:	f7f2 fe77 	bl	80013cc <BSP_LCD_GetYSize>
 800e6de:	4602      	mov	r2, r0
 800e6e0:	4b38      	ldr	r3, [pc, #224]	; (800e7c4 <menuInicial+0x720>)
 800e6e2:	fba3 2302 	umull	r2, r3, r3, r2
 800e6e6:	08db      	lsrs	r3, r3, #3
 800e6e8:	b29b      	uxth	r3, r3
 800e6ea:	005b      	lsls	r3, r3, #1
 800e6ec:	b29b      	uxth	r3, r3
 800e6ee:	1ae3      	subs	r3, r4, r3
 800e6f0:	b29c      	uxth	r4, r3
 800e6f2:	f7f2 fe6b 	bl	80013cc <BSP_LCD_GetYSize>
 800e6f6:	4602      	mov	r2, r0
 800e6f8:	4b32      	ldr	r3, [pc, #200]	; (800e7c4 <menuInicial+0x720>)
 800e6fa:	fba3 2302 	umull	r2, r3, r3, r2
 800e6fe:	08db      	lsrs	r3, r3, #3
 800e700:	b29b      	uxth	r3, r3
 800e702:	009b      	lsls	r3, r3, #2
 800e704:	b29b      	uxth	r3, r3
 800e706:	3b0f      	subs	r3, #15
 800e708:	b29d      	uxth	r5, r3
 800e70a:	f7f2 fe5f 	bl	80013cc <BSP_LCD_GetYSize>
 800e70e:	4602      	mov	r2, r0
 800e710:	4b2c      	ldr	r3, [pc, #176]	; (800e7c4 <menuInicial+0x720>)
 800e712:	fba3 2302 	umull	r2, r3, r3, r2
 800e716:	08db      	lsrs	r3, r3, #3
 800e718:	b29b      	uxth	r3, r3
 800e71a:	009b      	lsls	r3, r3, #2
 800e71c:	b29e      	uxth	r6, r3
 800e71e:	f7f2 fe55 	bl	80013cc <BSP_LCD_GetYSize>
 800e722:	4602      	mov	r2, r0
 800e724:	4b27      	ldr	r3, [pc, #156]	; (800e7c4 <menuInicial+0x720>)
 800e726:	fba3 2302 	umull	r2, r3, r3, r2
 800e72a:	08db      	lsrs	r3, r3, #3
 800e72c:	b29b      	uxth	r3, r3
 800e72e:	4632      	mov	r2, r6
 800e730:	4629      	mov	r1, r5
 800e732:	4620      	mov	r0, r4
 800e734:	f7f3 f916 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DisplayStringAt(0,QUADRADO*4, (uint8_t *) gameStart, CENTER_MODE);
 800e738:	f7f2 fe48 	bl	80013cc <BSP_LCD_GetYSize>
 800e73c:	4602      	mov	r2, r0
 800e73e:	4b21      	ldr	r3, [pc, #132]	; (800e7c4 <menuInicial+0x720>)
 800e740:	fba3 2302 	umull	r2, r3, r3, r2
 800e744:	08db      	lsrs	r3, r3, #3
 800e746:	b29b      	uxth	r3, r3
 800e748:	009b      	lsls	r3, r3, #2
 800e74a:	b299      	uxth	r1, r3
 800e74c:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800e750:	2301      	movs	r3, #1
 800e752:	2000      	movs	r0, #0
 800e754:	f7f2 ffc2 	bl	80016dc <BSP_LCD_DisplayStringAt>
		BSP_LCD_DrawRect(QUADRADO/2,QUADRADO/2,TAMLCDX-QUADRADO,TAMLCDY-QUADRADO);
 800e758:	f7f2 fe38 	bl	80013cc <BSP_LCD_GetYSize>
 800e75c:	4602      	mov	r2, r0
 800e75e:	4b19      	ldr	r3, [pc, #100]	; (800e7c4 <menuInicial+0x720>)
 800e760:	fba3 2302 	umull	r2, r3, r3, r2
 800e764:	091b      	lsrs	r3, r3, #4
 800e766:	b29d      	uxth	r5, r3
 800e768:	f7f2 fe30 	bl	80013cc <BSP_LCD_GetYSize>
 800e76c:	4602      	mov	r2, r0
 800e76e:	4b15      	ldr	r3, [pc, #84]	; (800e7c4 <menuInicial+0x720>)
 800e770:	fba3 2302 	umull	r2, r3, r3, r2
 800e774:	091b      	lsrs	r3, r3, #4
 800e776:	b29e      	uxth	r6, r3
 800e778:	f7f2 fe1c 	bl	80013b4 <BSP_LCD_GetXSize>
 800e77c:	4603      	mov	r3, r0
 800e77e:	b29c      	uxth	r4, r3
 800e780:	f7f2 fe24 	bl	80013cc <BSP_LCD_GetYSize>
 800e784:	4602      	mov	r2, r0
 800e786:	4b0f      	ldr	r3, [pc, #60]	; (800e7c4 <menuInicial+0x720>)
 800e788:	fba3 2302 	umull	r2, r3, r3, r2
 800e78c:	08db      	lsrs	r3, r3, #3
 800e78e:	b29b      	uxth	r3, r3
 800e790:	1ae3      	subs	r3, r4, r3
 800e792:	fa1f f883 	uxth.w	r8, r3
 800e796:	f7f2 fe19 	bl	80013cc <BSP_LCD_GetYSize>
 800e79a:	4603      	mov	r3, r0
 800e79c:	b29c      	uxth	r4, r3
 800e79e:	f7f2 fe15 	bl	80013cc <BSP_LCD_GetYSize>
 800e7a2:	4602      	mov	r2, r0
 800e7a4:	4b07      	ldr	r3, [pc, #28]	; (800e7c4 <menuInicial+0x720>)
 800e7a6:	fba3 2302 	umull	r2, r3, r3, r2
 800e7aa:	08db      	lsrs	r3, r3, #3
 800e7ac:	b29b      	uxth	r3, r3
 800e7ae:	1ae3      	subs	r3, r4, r3
 800e7b0:	b29b      	uxth	r3, r3
 800e7b2:	4642      	mov	r2, r8
 800e7b4:	4631      	mov	r1, r6
 800e7b6:	4628      	mov	r0, r5
 800e7b8:	f7f3 f8d4 	bl	8001964 <BSP_LCD_DrawRect>
		menuFlag=2;
 800e7bc:	4b02      	ldr	r3, [pc, #8]	; (800e7c8 <menuInicial+0x724>)
 800e7be:	2202      	movs	r2, #2
 800e7c0:	601a      	str	r2, [r3, #0]
		break;
 800e7c2:	e23c      	b.n	800ec3e <menuInicial+0xb9a>
 800e7c4:	cccccccd 	.word	0xcccccccd
 800e7c8:	20000058 	.word	0x20000058
		if(japassouaqui==0){
 800e7cc:	4bc9      	ldr	r3, [pc, #804]	; (800eaf4 <menuInicial+0xa50>)
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	f040 8234 	bne.w	800ec3e <menuInicial+0xb9a>
			japassouaqui=1;
 800e7d6:	4bc7      	ldr	r3, [pc, #796]	; (800eaf4 <menuInicial+0xa50>)
 800e7d8:	2201      	movs	r2, #1
 800e7da:	601a      	str	r2, [r3, #0]
		BSP_LCD_Clear(LCD_COLOR_BLUE);
 800e7dc:	48c6      	ldr	r0, [pc, #792]	; (800eaf8 <menuInicial+0xa54>)
 800e7de:	f7f2 fead 	bl	800153c <BSP_LCD_Clear>
		BSP_LCD_SetFont(&Font24);
 800e7e2:	48c6      	ldr	r0, [pc, #792]	; (800eafc <menuInicial+0xa58>)
 800e7e4:	f7f2 fe90 	bl	8001508 <BSP_LCD_SetFont>
		BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800e7e8:	f04f 30ff 	mov.w	r0, #4294967295
 800e7ec:	f7f2 fe5a 	bl	80014a4 <BSP_LCD_SetTextColor>
		BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 800e7f0:	48c1      	ldr	r0, [pc, #772]	; (800eaf8 <menuInicial+0xa54>)
 800e7f2:	f7f2 fe6f 	bl	80014d4 <BSP_LCD_SetBackColor>
		BSP_LCD_DrawRect(QUADRADO+1, QUADRADO-15, QUADRADO*4, QUADRADO);
 800e7f6:	f7f2 fde9 	bl	80013cc <BSP_LCD_GetYSize>
 800e7fa:	4602      	mov	r2, r0
 800e7fc:	4bc0      	ldr	r3, [pc, #768]	; (800eb00 <menuInicial+0xa5c>)
 800e7fe:	fba3 2302 	umull	r2, r3, r3, r2
 800e802:	08db      	lsrs	r3, r3, #3
 800e804:	b29b      	uxth	r3, r3
 800e806:	3301      	adds	r3, #1
 800e808:	b29c      	uxth	r4, r3
 800e80a:	f7f2 fddf 	bl	80013cc <BSP_LCD_GetYSize>
 800e80e:	4602      	mov	r2, r0
 800e810:	4bbb      	ldr	r3, [pc, #748]	; (800eb00 <menuInicial+0xa5c>)
 800e812:	fba3 2302 	umull	r2, r3, r3, r2
 800e816:	08db      	lsrs	r3, r3, #3
 800e818:	b29b      	uxth	r3, r3
 800e81a:	3b0f      	subs	r3, #15
 800e81c:	b29d      	uxth	r5, r3
 800e81e:	f7f2 fdd5 	bl	80013cc <BSP_LCD_GetYSize>
 800e822:	4602      	mov	r2, r0
 800e824:	4bb6      	ldr	r3, [pc, #728]	; (800eb00 <menuInicial+0xa5c>)
 800e826:	fba3 2302 	umull	r2, r3, r3, r2
 800e82a:	08db      	lsrs	r3, r3, #3
 800e82c:	b29b      	uxth	r3, r3
 800e82e:	009b      	lsls	r3, r3, #2
 800e830:	b29e      	uxth	r6, r3
 800e832:	f7f2 fdcb 	bl	80013cc <BSP_LCD_GetYSize>
 800e836:	4602      	mov	r2, r0
 800e838:	4bb1      	ldr	r3, [pc, #708]	; (800eb00 <menuInicial+0xa5c>)
 800e83a:	fba3 2302 	umull	r2, r3, r3, r2
 800e83e:	08db      	lsrs	r3, r3, #3
 800e840:	b29b      	uxth	r3, r3
 800e842:	4632      	mov	r2, r6
 800e844:	4629      	mov	r1, r5
 800e846:	4620      	mov	r0, r4
 800e848:	f7f3 f88c 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(QUADRADO+2, QUADRADO-15, QUADRADO*4, QUADRADO);
 800e84c:	f7f2 fdbe 	bl	80013cc <BSP_LCD_GetYSize>
 800e850:	4602      	mov	r2, r0
 800e852:	4bab      	ldr	r3, [pc, #684]	; (800eb00 <menuInicial+0xa5c>)
 800e854:	fba3 2302 	umull	r2, r3, r3, r2
 800e858:	08db      	lsrs	r3, r3, #3
 800e85a:	b29b      	uxth	r3, r3
 800e85c:	3302      	adds	r3, #2
 800e85e:	b29c      	uxth	r4, r3
 800e860:	f7f2 fdb4 	bl	80013cc <BSP_LCD_GetYSize>
 800e864:	4602      	mov	r2, r0
 800e866:	4ba6      	ldr	r3, [pc, #664]	; (800eb00 <menuInicial+0xa5c>)
 800e868:	fba3 2302 	umull	r2, r3, r3, r2
 800e86c:	08db      	lsrs	r3, r3, #3
 800e86e:	b29b      	uxth	r3, r3
 800e870:	3b0f      	subs	r3, #15
 800e872:	b29d      	uxth	r5, r3
 800e874:	f7f2 fdaa 	bl	80013cc <BSP_LCD_GetYSize>
 800e878:	4602      	mov	r2, r0
 800e87a:	4ba1      	ldr	r3, [pc, #644]	; (800eb00 <menuInicial+0xa5c>)
 800e87c:	fba3 2302 	umull	r2, r3, r3, r2
 800e880:	08db      	lsrs	r3, r3, #3
 800e882:	b29b      	uxth	r3, r3
 800e884:	009b      	lsls	r3, r3, #2
 800e886:	b29e      	uxth	r6, r3
 800e888:	f7f2 fda0 	bl	80013cc <BSP_LCD_GetYSize>
 800e88c:	4602      	mov	r2, r0
 800e88e:	4b9c      	ldr	r3, [pc, #624]	; (800eb00 <menuInicial+0xa5c>)
 800e890:	fba3 2302 	umull	r2, r3, r3, r2
 800e894:	08db      	lsrs	r3, r3, #3
 800e896:	b29b      	uxth	r3, r3
 800e898:	4632      	mov	r2, r6
 800e89a:	4629      	mov	r1, r5
 800e89c:	4620      	mov	r0, r4
 800e89e:	f7f3 f861 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(QUADRADO-1, QUADRADO-15, QUADRADO*4, QUADRADO);
 800e8a2:	f7f2 fd93 	bl	80013cc <BSP_LCD_GetYSize>
 800e8a6:	4602      	mov	r2, r0
 800e8a8:	4b95      	ldr	r3, [pc, #596]	; (800eb00 <menuInicial+0xa5c>)
 800e8aa:	fba3 2302 	umull	r2, r3, r3, r2
 800e8ae:	08db      	lsrs	r3, r3, #3
 800e8b0:	b29b      	uxth	r3, r3
 800e8b2:	3b01      	subs	r3, #1
 800e8b4:	b29c      	uxth	r4, r3
 800e8b6:	f7f2 fd89 	bl	80013cc <BSP_LCD_GetYSize>
 800e8ba:	4602      	mov	r2, r0
 800e8bc:	4b90      	ldr	r3, [pc, #576]	; (800eb00 <menuInicial+0xa5c>)
 800e8be:	fba3 2302 	umull	r2, r3, r3, r2
 800e8c2:	08db      	lsrs	r3, r3, #3
 800e8c4:	b29b      	uxth	r3, r3
 800e8c6:	3b0f      	subs	r3, #15
 800e8c8:	b29d      	uxth	r5, r3
 800e8ca:	f7f2 fd7f 	bl	80013cc <BSP_LCD_GetYSize>
 800e8ce:	4602      	mov	r2, r0
 800e8d0:	4b8b      	ldr	r3, [pc, #556]	; (800eb00 <menuInicial+0xa5c>)
 800e8d2:	fba3 2302 	umull	r2, r3, r3, r2
 800e8d6:	08db      	lsrs	r3, r3, #3
 800e8d8:	b29b      	uxth	r3, r3
 800e8da:	009b      	lsls	r3, r3, #2
 800e8dc:	b29e      	uxth	r6, r3
 800e8de:	f7f2 fd75 	bl	80013cc <BSP_LCD_GetYSize>
 800e8e2:	4602      	mov	r2, r0
 800e8e4:	4b86      	ldr	r3, [pc, #536]	; (800eb00 <menuInicial+0xa5c>)
 800e8e6:	fba3 2302 	umull	r2, r3, r3, r2
 800e8ea:	08db      	lsrs	r3, r3, #3
 800e8ec:	b29b      	uxth	r3, r3
 800e8ee:	4632      	mov	r2, r6
 800e8f0:	4629      	mov	r1, r5
 800e8f2:	4620      	mov	r0, r4
 800e8f4:	f7f3 f836 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(QUADRADO-2, QUADRADO-15, QUADRADO*4, QUADRADO);
 800e8f8:	f7f2 fd68 	bl	80013cc <BSP_LCD_GetYSize>
 800e8fc:	4602      	mov	r2, r0
 800e8fe:	4b80      	ldr	r3, [pc, #512]	; (800eb00 <menuInicial+0xa5c>)
 800e900:	fba3 2302 	umull	r2, r3, r3, r2
 800e904:	08db      	lsrs	r3, r3, #3
 800e906:	b29b      	uxth	r3, r3
 800e908:	3b02      	subs	r3, #2
 800e90a:	b29c      	uxth	r4, r3
 800e90c:	f7f2 fd5e 	bl	80013cc <BSP_LCD_GetYSize>
 800e910:	4602      	mov	r2, r0
 800e912:	4b7b      	ldr	r3, [pc, #492]	; (800eb00 <menuInicial+0xa5c>)
 800e914:	fba3 2302 	umull	r2, r3, r3, r2
 800e918:	08db      	lsrs	r3, r3, #3
 800e91a:	b29b      	uxth	r3, r3
 800e91c:	3b0f      	subs	r3, #15
 800e91e:	b29d      	uxth	r5, r3
 800e920:	f7f2 fd54 	bl	80013cc <BSP_LCD_GetYSize>
 800e924:	4602      	mov	r2, r0
 800e926:	4b76      	ldr	r3, [pc, #472]	; (800eb00 <menuInicial+0xa5c>)
 800e928:	fba3 2302 	umull	r2, r3, r3, r2
 800e92c:	08db      	lsrs	r3, r3, #3
 800e92e:	b29b      	uxth	r3, r3
 800e930:	009b      	lsls	r3, r3, #2
 800e932:	b29e      	uxth	r6, r3
 800e934:	f7f2 fd4a 	bl	80013cc <BSP_LCD_GetYSize>
 800e938:	4602      	mov	r2, r0
 800e93a:	4b71      	ldr	r3, [pc, #452]	; (800eb00 <menuInicial+0xa5c>)
 800e93c:	fba3 2302 	umull	r2, r3, r3, r2
 800e940:	08db      	lsrs	r3, r3, #3
 800e942:	b29b      	uxth	r3, r3
 800e944:	4632      	mov	r2, r6
 800e946:	4629      	mov	r1, r5
 800e948:	4620      	mov	r0, r4
 800e94a:	f7f3 f80b 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(QUADRADO, QUADRADO-15, QUADRADO*4, QUADRADO);
 800e94e:	f7f2 fd3d 	bl	80013cc <BSP_LCD_GetYSize>
 800e952:	4602      	mov	r2, r0
 800e954:	4b6a      	ldr	r3, [pc, #424]	; (800eb00 <menuInicial+0xa5c>)
 800e956:	fba3 2302 	umull	r2, r3, r3, r2
 800e95a:	08db      	lsrs	r3, r3, #3
 800e95c:	b29c      	uxth	r4, r3
 800e95e:	f7f2 fd35 	bl	80013cc <BSP_LCD_GetYSize>
 800e962:	4602      	mov	r2, r0
 800e964:	4b66      	ldr	r3, [pc, #408]	; (800eb00 <menuInicial+0xa5c>)
 800e966:	fba3 2302 	umull	r2, r3, r3, r2
 800e96a:	08db      	lsrs	r3, r3, #3
 800e96c:	b29b      	uxth	r3, r3
 800e96e:	3b0f      	subs	r3, #15
 800e970:	b29d      	uxth	r5, r3
 800e972:	f7f2 fd2b 	bl	80013cc <BSP_LCD_GetYSize>
 800e976:	4602      	mov	r2, r0
 800e978:	4b61      	ldr	r3, [pc, #388]	; (800eb00 <menuInicial+0xa5c>)
 800e97a:	fba3 2302 	umull	r2, r3, r3, r2
 800e97e:	08db      	lsrs	r3, r3, #3
 800e980:	b29b      	uxth	r3, r3
 800e982:	009b      	lsls	r3, r3, #2
 800e984:	b29e      	uxth	r6, r3
 800e986:	f7f2 fd21 	bl	80013cc <BSP_LCD_GetYSize>
 800e98a:	4602      	mov	r2, r0
 800e98c:	4b5c      	ldr	r3, [pc, #368]	; (800eb00 <menuInicial+0xa5c>)
 800e98e:	fba3 2302 	umull	r2, r3, r3, r2
 800e992:	08db      	lsrs	r3, r3, #3
 800e994:	b29b      	uxth	r3, r3
 800e996:	4632      	mov	r2, r6
 800e998:	4629      	mov	r1, r5
 800e99a:	4620      	mov	r0, r4
 800e99c:	f7f2 ffe2 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DisplayStringAt(QUADRADO+15,QUADRADO, (uint8_t *) playerVSplayer, LEFT_MODE);
 800e9a0:	f7f2 fd14 	bl	80013cc <BSP_LCD_GetYSize>
 800e9a4:	4602      	mov	r2, r0
 800e9a6:	4b56      	ldr	r3, [pc, #344]	; (800eb00 <menuInicial+0xa5c>)
 800e9a8:	fba3 2302 	umull	r2, r3, r3, r2
 800e9ac:	08db      	lsrs	r3, r3, #3
 800e9ae:	b29b      	uxth	r3, r3
 800e9b0:	330f      	adds	r3, #15
 800e9b2:	b29c      	uxth	r4, r3
 800e9b4:	f7f2 fd0a 	bl	80013cc <BSP_LCD_GetYSize>
 800e9b8:	4602      	mov	r2, r0
 800e9ba:	4b51      	ldr	r3, [pc, #324]	; (800eb00 <menuInicial+0xa5c>)
 800e9bc:	fba3 2302 	umull	r2, r3, r3, r2
 800e9c0:	08db      	lsrs	r3, r3, #3
 800e9c2:	b299      	uxth	r1, r3
 800e9c4:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800e9c8:	2303      	movs	r3, #3
 800e9ca:	4620      	mov	r0, r4
 800e9cc:	f7f2 fe86 	bl	80016dc <BSP_LCD_DisplayStringAt>
		BSP_LCD_DrawRect(TAMLCDX-QUADRADO*4+1, QUADRADO-15, QUADRADO*3, QUADRADO);
 800e9d0:	f7f2 fcf0 	bl	80013b4 <BSP_LCD_GetXSize>
 800e9d4:	4603      	mov	r3, r0
 800e9d6:	b29c      	uxth	r4, r3
 800e9d8:	f7f2 fcf8 	bl	80013cc <BSP_LCD_GetYSize>
 800e9dc:	4602      	mov	r2, r0
 800e9de:	4b48      	ldr	r3, [pc, #288]	; (800eb00 <menuInicial+0xa5c>)
 800e9e0:	fba3 2302 	umull	r2, r3, r3, r2
 800e9e4:	08db      	lsrs	r3, r3, #3
 800e9e6:	b29b      	uxth	r3, r3
 800e9e8:	009b      	lsls	r3, r3, #2
 800e9ea:	b29b      	uxth	r3, r3
 800e9ec:	1ae3      	subs	r3, r4, r3
 800e9ee:	b29b      	uxth	r3, r3
 800e9f0:	3301      	adds	r3, #1
 800e9f2:	b29c      	uxth	r4, r3
 800e9f4:	f7f2 fcea 	bl	80013cc <BSP_LCD_GetYSize>
 800e9f8:	4602      	mov	r2, r0
 800e9fa:	4b41      	ldr	r3, [pc, #260]	; (800eb00 <menuInicial+0xa5c>)
 800e9fc:	fba3 2302 	umull	r2, r3, r3, r2
 800ea00:	08db      	lsrs	r3, r3, #3
 800ea02:	b29b      	uxth	r3, r3
 800ea04:	3b0f      	subs	r3, #15
 800ea06:	b29d      	uxth	r5, r3
 800ea08:	f7f2 fce0 	bl	80013cc <BSP_LCD_GetYSize>
 800ea0c:	4602      	mov	r2, r0
 800ea0e:	4b3c      	ldr	r3, [pc, #240]	; (800eb00 <menuInicial+0xa5c>)
 800ea10:	fba3 2302 	umull	r2, r3, r3, r2
 800ea14:	08db      	lsrs	r3, r3, #3
 800ea16:	b29b      	uxth	r3, r3
 800ea18:	461a      	mov	r2, r3
 800ea1a:	0052      	lsls	r2, r2, #1
 800ea1c:	4413      	add	r3, r2
 800ea1e:	b29e      	uxth	r6, r3
 800ea20:	f7f2 fcd4 	bl	80013cc <BSP_LCD_GetYSize>
 800ea24:	4602      	mov	r2, r0
 800ea26:	4b36      	ldr	r3, [pc, #216]	; (800eb00 <menuInicial+0xa5c>)
 800ea28:	fba3 2302 	umull	r2, r3, r3, r2
 800ea2c:	08db      	lsrs	r3, r3, #3
 800ea2e:	b29b      	uxth	r3, r3
 800ea30:	4632      	mov	r2, r6
 800ea32:	4629      	mov	r1, r5
 800ea34:	4620      	mov	r0, r4
 800ea36:	f7f2 ff95 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(TAMLCDX-QUADRADO*4+2, QUADRADO-15, QUADRADO*3, QUADRADO);
 800ea3a:	f7f2 fcbb 	bl	80013b4 <BSP_LCD_GetXSize>
 800ea3e:	4603      	mov	r3, r0
 800ea40:	b29c      	uxth	r4, r3
 800ea42:	f7f2 fcc3 	bl	80013cc <BSP_LCD_GetYSize>
 800ea46:	4602      	mov	r2, r0
 800ea48:	4b2d      	ldr	r3, [pc, #180]	; (800eb00 <menuInicial+0xa5c>)
 800ea4a:	fba3 2302 	umull	r2, r3, r3, r2
 800ea4e:	08db      	lsrs	r3, r3, #3
 800ea50:	b29b      	uxth	r3, r3
 800ea52:	009b      	lsls	r3, r3, #2
 800ea54:	b29b      	uxth	r3, r3
 800ea56:	1ae3      	subs	r3, r4, r3
 800ea58:	b29b      	uxth	r3, r3
 800ea5a:	3302      	adds	r3, #2
 800ea5c:	b29c      	uxth	r4, r3
 800ea5e:	f7f2 fcb5 	bl	80013cc <BSP_LCD_GetYSize>
 800ea62:	4602      	mov	r2, r0
 800ea64:	4b26      	ldr	r3, [pc, #152]	; (800eb00 <menuInicial+0xa5c>)
 800ea66:	fba3 2302 	umull	r2, r3, r3, r2
 800ea6a:	08db      	lsrs	r3, r3, #3
 800ea6c:	b29b      	uxth	r3, r3
 800ea6e:	3b0f      	subs	r3, #15
 800ea70:	b29d      	uxth	r5, r3
 800ea72:	f7f2 fcab 	bl	80013cc <BSP_LCD_GetYSize>
 800ea76:	4602      	mov	r2, r0
 800ea78:	4b21      	ldr	r3, [pc, #132]	; (800eb00 <menuInicial+0xa5c>)
 800ea7a:	fba3 2302 	umull	r2, r3, r3, r2
 800ea7e:	08db      	lsrs	r3, r3, #3
 800ea80:	b29b      	uxth	r3, r3
 800ea82:	461a      	mov	r2, r3
 800ea84:	0052      	lsls	r2, r2, #1
 800ea86:	4413      	add	r3, r2
 800ea88:	b29e      	uxth	r6, r3
 800ea8a:	f7f2 fc9f 	bl	80013cc <BSP_LCD_GetYSize>
 800ea8e:	4602      	mov	r2, r0
 800ea90:	4b1b      	ldr	r3, [pc, #108]	; (800eb00 <menuInicial+0xa5c>)
 800ea92:	fba3 2302 	umull	r2, r3, r3, r2
 800ea96:	08db      	lsrs	r3, r3, #3
 800ea98:	b29b      	uxth	r3, r3
 800ea9a:	4632      	mov	r2, r6
 800ea9c:	4629      	mov	r1, r5
 800ea9e:	4620      	mov	r0, r4
 800eaa0:	f7f2 ff60 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(TAMLCDX-QUADRADO*4-1, QUADRADO-15, QUADRADO*3, QUADRADO);
 800eaa4:	f7f2 fc86 	bl	80013b4 <BSP_LCD_GetXSize>
 800eaa8:	4603      	mov	r3, r0
 800eaaa:	b29c      	uxth	r4, r3
 800eaac:	f7f2 fc8e 	bl	80013cc <BSP_LCD_GetYSize>
 800eab0:	4602      	mov	r2, r0
 800eab2:	4b13      	ldr	r3, [pc, #76]	; (800eb00 <menuInicial+0xa5c>)
 800eab4:	fba3 2302 	umull	r2, r3, r3, r2
 800eab8:	08db      	lsrs	r3, r3, #3
 800eaba:	b29b      	uxth	r3, r3
 800eabc:	009b      	lsls	r3, r3, #2
 800eabe:	b29b      	uxth	r3, r3
 800eac0:	1ae3      	subs	r3, r4, r3
 800eac2:	b29b      	uxth	r3, r3
 800eac4:	3b01      	subs	r3, #1
 800eac6:	b29c      	uxth	r4, r3
 800eac8:	f7f2 fc80 	bl	80013cc <BSP_LCD_GetYSize>
 800eacc:	4602      	mov	r2, r0
 800eace:	4b0c      	ldr	r3, [pc, #48]	; (800eb00 <menuInicial+0xa5c>)
 800ead0:	fba3 2302 	umull	r2, r3, r3, r2
 800ead4:	08db      	lsrs	r3, r3, #3
 800ead6:	b29b      	uxth	r3, r3
 800ead8:	3b0f      	subs	r3, #15
 800eada:	b29d      	uxth	r5, r3
 800eadc:	f7f2 fc76 	bl	80013cc <BSP_LCD_GetYSize>
 800eae0:	4602      	mov	r2, r0
 800eae2:	4b07      	ldr	r3, [pc, #28]	; (800eb00 <menuInicial+0xa5c>)
 800eae4:	fba3 2302 	umull	r2, r3, r3, r2
 800eae8:	08db      	lsrs	r3, r3, #3
 800eaea:	b29b      	uxth	r3, r3
 800eaec:	461a      	mov	r2, r3
 800eaee:	0052      	lsls	r2, r2, #1
 800eaf0:	4413      	add	r3, r2
 800eaf2:	e007      	b.n	800eb04 <menuInicial+0xa60>
 800eaf4:	20000344 	.word	0x20000344
 800eaf8:	ff0000ff 	.word	0xff0000ff
 800eafc:	20000028 	.word	0x20000028
 800eb00:	cccccccd 	.word	0xcccccccd
 800eb04:	b29e      	uxth	r6, r3
 800eb06:	f7f2 fc61 	bl	80013cc <BSP_LCD_GetYSize>
 800eb0a:	4602      	mov	r2, r0
 800eb0c:	4b4f      	ldr	r3, [pc, #316]	; (800ec4c <menuInicial+0xba8>)
 800eb0e:	fba3 2302 	umull	r2, r3, r3, r2
 800eb12:	08db      	lsrs	r3, r3, #3
 800eb14:	b29b      	uxth	r3, r3
 800eb16:	4632      	mov	r2, r6
 800eb18:	4629      	mov	r1, r5
 800eb1a:	4620      	mov	r0, r4
 800eb1c:	f7f2 ff22 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(TAMLCDX-QUADRADO*4-2, QUADRADO-15, QUADRADO*3, QUADRADO);
 800eb20:	f7f2 fc48 	bl	80013b4 <BSP_LCD_GetXSize>
 800eb24:	4603      	mov	r3, r0
 800eb26:	b29c      	uxth	r4, r3
 800eb28:	f7f2 fc50 	bl	80013cc <BSP_LCD_GetYSize>
 800eb2c:	4602      	mov	r2, r0
 800eb2e:	4b47      	ldr	r3, [pc, #284]	; (800ec4c <menuInicial+0xba8>)
 800eb30:	fba3 2302 	umull	r2, r3, r3, r2
 800eb34:	08db      	lsrs	r3, r3, #3
 800eb36:	b29b      	uxth	r3, r3
 800eb38:	009b      	lsls	r3, r3, #2
 800eb3a:	b29b      	uxth	r3, r3
 800eb3c:	1ae3      	subs	r3, r4, r3
 800eb3e:	b29b      	uxth	r3, r3
 800eb40:	3b02      	subs	r3, #2
 800eb42:	b29c      	uxth	r4, r3
 800eb44:	f7f2 fc42 	bl	80013cc <BSP_LCD_GetYSize>
 800eb48:	4602      	mov	r2, r0
 800eb4a:	4b40      	ldr	r3, [pc, #256]	; (800ec4c <menuInicial+0xba8>)
 800eb4c:	fba3 2302 	umull	r2, r3, r3, r2
 800eb50:	08db      	lsrs	r3, r3, #3
 800eb52:	b29b      	uxth	r3, r3
 800eb54:	3b0f      	subs	r3, #15
 800eb56:	b29d      	uxth	r5, r3
 800eb58:	f7f2 fc38 	bl	80013cc <BSP_LCD_GetYSize>
 800eb5c:	4602      	mov	r2, r0
 800eb5e:	4b3b      	ldr	r3, [pc, #236]	; (800ec4c <menuInicial+0xba8>)
 800eb60:	fba3 2302 	umull	r2, r3, r3, r2
 800eb64:	08db      	lsrs	r3, r3, #3
 800eb66:	b29b      	uxth	r3, r3
 800eb68:	461a      	mov	r2, r3
 800eb6a:	0052      	lsls	r2, r2, #1
 800eb6c:	4413      	add	r3, r2
 800eb6e:	b29e      	uxth	r6, r3
 800eb70:	f7f2 fc2c 	bl	80013cc <BSP_LCD_GetYSize>
 800eb74:	4602      	mov	r2, r0
 800eb76:	4b35      	ldr	r3, [pc, #212]	; (800ec4c <menuInicial+0xba8>)
 800eb78:	fba3 2302 	umull	r2, r3, r3, r2
 800eb7c:	08db      	lsrs	r3, r3, #3
 800eb7e:	b29b      	uxth	r3, r3
 800eb80:	4632      	mov	r2, r6
 800eb82:	4629      	mov	r1, r5
 800eb84:	4620      	mov	r0, r4
 800eb86:	f7f2 feed 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DrawRect(TAMLCDX-QUADRADO*4, QUADRADO-15, QUADRADO*3, QUADRADO);
 800eb8a:	f7f2 fc13 	bl	80013b4 <BSP_LCD_GetXSize>
 800eb8e:	4603      	mov	r3, r0
 800eb90:	b29c      	uxth	r4, r3
 800eb92:	f7f2 fc1b 	bl	80013cc <BSP_LCD_GetYSize>
 800eb96:	4602      	mov	r2, r0
 800eb98:	4b2c      	ldr	r3, [pc, #176]	; (800ec4c <menuInicial+0xba8>)
 800eb9a:	fba3 2302 	umull	r2, r3, r3, r2
 800eb9e:	08db      	lsrs	r3, r3, #3
 800eba0:	b29b      	uxth	r3, r3
 800eba2:	009b      	lsls	r3, r3, #2
 800eba4:	b29b      	uxth	r3, r3
 800eba6:	1ae3      	subs	r3, r4, r3
 800eba8:	b29c      	uxth	r4, r3
 800ebaa:	f7f2 fc0f 	bl	80013cc <BSP_LCD_GetYSize>
 800ebae:	4602      	mov	r2, r0
 800ebb0:	4b26      	ldr	r3, [pc, #152]	; (800ec4c <menuInicial+0xba8>)
 800ebb2:	fba3 2302 	umull	r2, r3, r3, r2
 800ebb6:	08db      	lsrs	r3, r3, #3
 800ebb8:	b29b      	uxth	r3, r3
 800ebba:	3b0f      	subs	r3, #15
 800ebbc:	b29d      	uxth	r5, r3
 800ebbe:	f7f2 fc05 	bl	80013cc <BSP_LCD_GetYSize>
 800ebc2:	4602      	mov	r2, r0
 800ebc4:	4b21      	ldr	r3, [pc, #132]	; (800ec4c <menuInicial+0xba8>)
 800ebc6:	fba3 2302 	umull	r2, r3, r3, r2
 800ebca:	08db      	lsrs	r3, r3, #3
 800ebcc:	b29b      	uxth	r3, r3
 800ebce:	461a      	mov	r2, r3
 800ebd0:	0052      	lsls	r2, r2, #1
 800ebd2:	4413      	add	r3, r2
 800ebd4:	b29e      	uxth	r6, r3
 800ebd6:	f7f2 fbf9 	bl	80013cc <BSP_LCD_GetYSize>
 800ebda:	4602      	mov	r2, r0
 800ebdc:	4b1b      	ldr	r3, [pc, #108]	; (800ec4c <menuInicial+0xba8>)
 800ebde:	fba3 2302 	umull	r2, r3, r3, r2
 800ebe2:	08db      	lsrs	r3, r3, #3
 800ebe4:	b29b      	uxth	r3, r3
 800ebe6:	4632      	mov	r2, r6
 800ebe8:	4629      	mov	r1, r5
 800ebea:	4620      	mov	r0, r4
 800ebec:	f7f2 feba 	bl	8001964 <BSP_LCD_DrawRect>
		BSP_LCD_DisplayStringAt(TAMLCDX-QUADRADO*4+15,QUADRADO, (uint8_t *) playerVSai, LEFT_MODE);
 800ebf0:	f7f2 fbe0 	bl	80013b4 <BSP_LCD_GetXSize>
 800ebf4:	4603      	mov	r3, r0
 800ebf6:	b29c      	uxth	r4, r3
 800ebf8:	f7f2 fbe8 	bl	80013cc <BSP_LCD_GetYSize>
 800ebfc:	4602      	mov	r2, r0
 800ebfe:	4b13      	ldr	r3, [pc, #76]	; (800ec4c <menuInicial+0xba8>)
 800ec00:	fba3 2302 	umull	r2, r3, r3, r2
 800ec04:	08db      	lsrs	r3, r3, #3
 800ec06:	b29b      	uxth	r3, r3
 800ec08:	009b      	lsls	r3, r3, #2
 800ec0a:	b29b      	uxth	r3, r3
 800ec0c:	1ae3      	subs	r3, r4, r3
 800ec0e:	b29b      	uxth	r3, r3
 800ec10:	330f      	adds	r3, #15
 800ec12:	b29c      	uxth	r4, r3
 800ec14:	f7f2 fbda 	bl	80013cc <BSP_LCD_GetYSize>
 800ec18:	4602      	mov	r2, r0
 800ec1a:	4b0c      	ldr	r3, [pc, #48]	; (800ec4c <menuInicial+0xba8>)
 800ec1c:	fba3 2302 	umull	r2, r3, r3, r2
 800ec20:	08db      	lsrs	r3, r3, #3
 800ec22:	b299      	uxth	r1, r3
 800ec24:	463a      	mov	r2, r7
 800ec26:	2303      	movs	r3, #3
 800ec28:	4620      	mov	r0, r4
 800ec2a:	f7f2 fd57 	bl	80016dc <BSP_LCD_DisplayStringAt>
		flagLcd=1;
 800ec2e:	4b08      	ldr	r3, [pc, #32]	; (800ec50 <menuInicial+0xbac>)
 800ec30:	2201      	movs	r2, #1
 800ec32:	601a      	str	r2, [r3, #0]
		menuFlag=2;
 800ec34:	4b07      	ldr	r3, [pc, #28]	; (800ec54 <menuInicial+0xbb0>)
 800ec36:	2202      	movs	r2, #2
 800ec38:	601a      	str	r2, [r3, #0]
		break;
 800ec3a:	e000      	b.n	800ec3e <menuInicial+0xb9a>
		break;
 800ec3c:	bf00      	nop
}
 800ec3e:	bf00      	nop
 800ec40:	f507 77c8 	add.w	r7, r7, #400	; 0x190
 800ec44:	46bd      	mov	sp, r7
 800ec46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec4a:	bf00      	nop
 800ec4c:	cccccccd 	.word	0xcccccccd
 800ec50:	20000338 	.word	0x20000338
 800ec54:	20000058 	.word	0x20000058

0800ec58 <fazerReset>:

void fazerReset(void){
 800ec58:	b580      	push	{r7, lr}
 800ec5a:	af00      	add	r7, sp, #0
	ConvertedValue = 0;
 800ec5c:	4b21      	ldr	r3, [pc, #132]	; (800ece4 <fazerReset+0x8c>)
 800ec5e:	2200      	movs	r2, #0
 800ec60:	601a      	str	r2, [r3, #0]
	segundos = 0;
 800ec62:	4b21      	ldr	r3, [pc, #132]	; (800ece8 <fazerReset+0x90>)
 800ec64:	2200      	movs	r2, #0
 800ec66:	601a      	str	r2, [r3, #0]
	timeFlag = 0;
 800ec68:	4b20      	ldr	r3, [pc, #128]	; (800ecec <fazerReset+0x94>)
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	601a      	str	r2, [r3, #0]
	TEMPFLAG = 0;
 800ec6e:	4b20      	ldr	r3, [pc, #128]	; (800ecf0 <fazerReset+0x98>)
 800ec70:	2200      	movs	r2, #0
 800ec72:	601a      	str	r2, [r3, #0]
	timeout = 20;
 800ec74:	4b1f      	ldr	r3, [pc, #124]	; (800ecf4 <fazerReset+0x9c>)
 800ec76:	2214      	movs	r2, #20
 800ec78:	601a      	str	r2, [r3, #0]
	timeoutCountPlayer1 = 3;
 800ec7a:	4b1f      	ldr	r3, [pc, #124]	; (800ecf8 <fazerReset+0xa0>)
 800ec7c:	2203      	movs	r2, #3
 800ec7e:	601a      	str	r2, [r3, #0]
	timeoutCountPlayer2 = 3;
 800ec80:	4b1e      	ldr	r3, [pc, #120]	; (800ecfc <fazerReset+0xa4>)
 800ec82:	2203      	movs	r2, #3
 800ec84:	601a      	str	r2, [r3, #0]
	flagLcd = 0;
 800ec86:	4b1e      	ldr	r3, [pc, #120]	; (800ed00 <fazerReset+0xa8>)
 800ec88:	2200      	movs	r2, #0
 800ec8a:	601a      	str	r2, [r3, #0]
	flagToca = 0;
 800ec8c:	4b1d      	ldr	r3, [pc, #116]	; (800ed04 <fazerReset+0xac>)
 800ec8e:	2200      	movs	r2, #0
 800ec90:	601a      	str	r2, [r3, #0]
	fl_gamestart = 0;
 800ec92:	4b1d      	ldr	r3, [pc, #116]	; (800ed08 <fazerReset+0xb0>)
 800ec94:	2200      	movs	r2, #0
 800ec96:	601a      	str	r2, [r3, #0]
	fl_gamestarted = 0;
 800ec98:	4b1c      	ldr	r3, [pc, #112]	; (800ed0c <fazerReset+0xb4>)
 800ec9a:	2200      	movs	r2, #0
 800ec9c:	601a      	str	r2, [r3, #0]
	japassouaqui = 0;
 800ec9e:	4b1c      	ldr	r3, [pc, #112]	; (800ed10 <fazerReset+0xb8>)
 800eca0:	2200      	movs	r2, #0
 800eca2:	601a      	str	r2, [r3, #0]
	japassouaqui1 = 0;
 800eca4:	4b1b      	ldr	r3, [pc, #108]	; (800ed14 <fazerReset+0xbc>)
 800eca6:	2200      	movs	r2, #0
 800eca8:	601a      	str	r2, [r3, #0]
	jogador = 1;
 800ecaa:	4b1b      	ldr	r3, [pc, #108]	; (800ed18 <fazerReset+0xc0>)
 800ecac:	2201      	movs	r2, #1
 800ecae:	601a      	str	r2, [r3, #0]
	//tocouX = 0;
	tocouXAnterior = 0;
 800ecb0:	4b1a      	ldr	r3, [pc, #104]	; (800ed1c <fazerReset+0xc4>)
 800ecb2:	2200      	movs	r2, #0
 800ecb4:	601a      	str	r2, [r3, #0]
	//tocouY = 0;
	min = 0;
 800ecb6:	4b1a      	ldr	r3, [pc, #104]	; (800ed20 <fazerReset+0xc8>)
 800ecb8:	2200      	movs	r2, #0
 800ecba:	601a      	str	r2, [r3, #0]
	reset = 0;
 800ecbc:	4b19      	ldr	r3, [pc, #100]	; (800ed24 <fazerReset+0xcc>)
 800ecbe:	2200      	movs	r2, #0
 800ecc0:	601a      	str	r2, [r3, #0]

	comecarTimoeut = 0;
 800ecc2:	4b19      	ldr	r3, [pc, #100]	; (800ed28 <fazerReset+0xd0>)
 800ecc4:	2200      	movs	r2, #0
 800ecc6:	601a      	str	r2, [r3, #0]
	menuFlag = 1;
 800ecc8:	4b18      	ldr	r3, [pc, #96]	; (800ed2c <fazerReset+0xd4>)
 800ecca:	2201      	movs	r2, #1
 800eccc:	601a      	str	r2, [r3, #0]
	free(list);
 800ecce:	4b18      	ldr	r3, [pc, #96]	; (800ed30 <fazerReset+0xd8>)
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	4618      	mov	r0, r3
 800ecd4:	f000 fc94 	bl	800f600 <free>
	list = NULL;
 800ecd8:	4b15      	ldr	r3, [pc, #84]	; (800ed30 <fazerReset+0xd8>)
 800ecda:	2200      	movs	r2, #0
 800ecdc:	601a      	str	r2, [r3, #0]

	NVIC_SystemReset();
 800ecde:	f7fe f8a7 	bl	800ce30 <__NVIC_SystemReset>
 800ece2:	bf00      	nop
 800ece4:	20000328 	.word	0x20000328
 800ece8:	2000032c 	.word	0x2000032c
 800ecec:	20000330 	.word	0x20000330
 800ecf0:	20000334 	.word	0x20000334
 800ecf4:	20000044 	.word	0x20000044
 800ecf8:	20000048 	.word	0x20000048
 800ecfc:	2000004c 	.word	0x2000004c
 800ed00:	20000338 	.word	0x20000338
 800ed04:	20000050 	.word	0x20000050
 800ed08:	2000033c 	.word	0x2000033c
 800ed0c:	20000340 	.word	0x20000340
 800ed10:	20000344 	.word	0x20000344
 800ed14:	20000348 	.word	0x20000348
 800ed18:	20000054 	.word	0x20000054
 800ed1c:	20000350 	.word	0x20000350
 800ed20:	20000358 	.word	0x20000358
 800ed24:	2000035c 	.word	0x2000035c
 800ed28:	20000360 	.word	0x20000360
 800ed2c:	20000058 	.word	0x20000058
 800ed30:	20000364 	.word	0x20000364

0800ed34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800ed34:	b480      	push	{r7}
 800ed36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800ed38:	bf00      	nop
 800ed3a:	46bd      	mov	sp, r7
 800ed3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed40:	4770      	bx	lr
	...

0800ed44 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800ed44:	b580      	push	{r7, lr}
 800ed46:	b082      	sub	sp, #8
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800ed4e:	4b0b      	ldr	r3, [pc, #44]	; (800ed7c <SD_CheckStatus+0x38>)
 800ed50:	2201      	movs	r2, #1
 800ed52:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800ed54:	f7fd f9de 	bl	800c114 <BSP_SD_GetCardState>
 800ed58:	4603      	mov	r3, r0
 800ed5a:	2b00      	cmp	r3, #0
 800ed5c:	d107      	bne.n	800ed6e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800ed5e:	4b07      	ldr	r3, [pc, #28]	; (800ed7c <SD_CheckStatus+0x38>)
 800ed60:	781b      	ldrb	r3, [r3, #0]
 800ed62:	b2db      	uxtb	r3, r3
 800ed64:	f023 0301 	bic.w	r3, r3, #1
 800ed68:	b2da      	uxtb	r2, r3
 800ed6a:	4b04      	ldr	r3, [pc, #16]	; (800ed7c <SD_CheckStatus+0x38>)
 800ed6c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ed6e:	4b03      	ldr	r3, [pc, #12]	; (800ed7c <SD_CheckStatus+0x38>)
 800ed70:	781b      	ldrb	r3, [r3, #0]
 800ed72:	b2db      	uxtb	r3, r3
}
 800ed74:	4618      	mov	r0, r3
 800ed76:	3708      	adds	r7, #8
 800ed78:	46bd      	mov	sp, r7
 800ed7a:	bd80      	pop	{r7, pc}
 800ed7c:	2000005c 	.word	0x2000005c

0800ed80 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800ed80:	b580      	push	{r7, lr}
 800ed82:	b082      	sub	sp, #8
 800ed84:	af00      	add	r7, sp, #0
 800ed86:	4603      	mov	r3, r0
 800ed88:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;  
 800ed8a:	4b0b      	ldr	r3, [pc, #44]	; (800edb8 <SD_initialize+0x38>)
 800ed8c:	2201      	movs	r2, #1
 800ed8e:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800ed90:	f7fd f95e 	bl	800c050 <BSP_SD_Init>
 800ed94:	4603      	mov	r3, r0
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d107      	bne.n	800edaa <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800ed9a:	79fb      	ldrb	r3, [r7, #7]
 800ed9c:	4618      	mov	r0, r3
 800ed9e:	f7ff ffd1 	bl	800ed44 <SD_CheckStatus>
 800eda2:	4603      	mov	r3, r0
 800eda4:	461a      	mov	r2, r3
 800eda6:	4b04      	ldr	r3, [pc, #16]	; (800edb8 <SD_initialize+0x38>)
 800eda8:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 800edaa:	4b03      	ldr	r3, [pc, #12]	; (800edb8 <SD_initialize+0x38>)
 800edac:	781b      	ldrb	r3, [r3, #0]
 800edae:	b2db      	uxtb	r3, r3
}
 800edb0:	4618      	mov	r0, r3
 800edb2:	3708      	adds	r7, #8
 800edb4:	46bd      	mov	sp, r7
 800edb6:	bd80      	pop	{r7, pc}
 800edb8:	2000005c 	.word	0x2000005c

0800edbc <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800edbc:	b580      	push	{r7, lr}
 800edbe:	b082      	sub	sp, #8
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	4603      	mov	r3, r0
 800edc4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800edc6:	79fb      	ldrb	r3, [r7, #7]
 800edc8:	4618      	mov	r0, r3
 800edca:	f7ff ffbb 	bl	800ed44 <SD_CheckStatus>
 800edce:	4603      	mov	r3, r0
}
 800edd0:	4618      	mov	r0, r3
 800edd2:	3708      	adds	r7, #8
 800edd4:	46bd      	mov	sp, r7
 800edd6:	bd80      	pop	{r7, pc}

0800edd8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800edd8:	b580      	push	{r7, lr}
 800edda:	b086      	sub	sp, #24
 800eddc:	af00      	add	r7, sp, #0
 800edde:	60b9      	str	r1, [r7, #8]
 800ede0:	607a      	str	r2, [r7, #4]
 800ede2:	603b      	str	r3, [r7, #0]
 800ede4:	4603      	mov	r3, r0
 800ede6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ede8:	2301      	movs	r3, #1
 800edea:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800edec:	f04f 33ff 	mov.w	r3, #4294967295
 800edf0:	683a      	ldr	r2, [r7, #0]
 800edf2:	6879      	ldr	r1, [r7, #4]
 800edf4:	68b8      	ldr	r0, [r7, #8]
 800edf6:	f7fd f951 	bl	800c09c <BSP_SD_ReadBlocks>
 800edfa:	4603      	mov	r3, r0
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d107      	bne.n	800ee10 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800ee00:	bf00      	nop
 800ee02:	f7fd f987 	bl	800c114 <BSP_SD_GetCardState>
 800ee06:	4603      	mov	r3, r0
 800ee08:	2b00      	cmp	r3, #0
 800ee0a:	d1fa      	bne.n	800ee02 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800ee0c:	2300      	movs	r3, #0
 800ee0e:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800ee10:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee12:	4618      	mov	r0, r3
 800ee14:	3718      	adds	r7, #24
 800ee16:	46bd      	mov	sp, r7
 800ee18:	bd80      	pop	{r7, pc}

0800ee1a <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ee1a:	b580      	push	{r7, lr}
 800ee1c:	b086      	sub	sp, #24
 800ee1e:	af00      	add	r7, sp, #0
 800ee20:	60b9      	str	r1, [r7, #8]
 800ee22:	607a      	str	r2, [r7, #4]
 800ee24:	603b      	str	r3, [r7, #0]
 800ee26:	4603      	mov	r3, r0
 800ee28:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ee2a:	2301      	movs	r3, #1
 800ee2c:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800ee2e:	f04f 33ff 	mov.w	r3, #4294967295
 800ee32:	683a      	ldr	r2, [r7, #0]
 800ee34:	6879      	ldr	r1, [r7, #4]
 800ee36:	68b8      	ldr	r0, [r7, #8]
 800ee38:	f7fd f94e 	bl	800c0d8 <BSP_SD_WriteBlocks>
 800ee3c:	4603      	mov	r3, r0
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d107      	bne.n	800ee52 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800ee42:	bf00      	nop
 800ee44:	f7fd f966 	bl	800c114 <BSP_SD_GetCardState>
 800ee48:	4603      	mov	r3, r0
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d1fa      	bne.n	800ee44 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800ee4e:	2300      	movs	r3, #0
 800ee50:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800ee52:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee54:	4618      	mov	r0, r3
 800ee56:	3718      	adds	r7, #24
 800ee58:	46bd      	mov	sp, r7
 800ee5a:	bd80      	pop	{r7, pc}

0800ee5c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ee5c:	b580      	push	{r7, lr}
 800ee5e:	b08c      	sub	sp, #48	; 0x30
 800ee60:	af00      	add	r7, sp, #0
 800ee62:	4603      	mov	r3, r0
 800ee64:	603a      	str	r2, [r7, #0]
 800ee66:	71fb      	strb	r3, [r7, #7]
 800ee68:	460b      	mov	r3, r1
 800ee6a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800ee6c:	2301      	movs	r3, #1
 800ee6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800ee72:	4b25      	ldr	r3, [pc, #148]	; (800ef08 <SD_ioctl+0xac>)
 800ee74:	781b      	ldrb	r3, [r3, #0]
 800ee76:	b2db      	uxtb	r3, r3
 800ee78:	f003 0301 	and.w	r3, r3, #1
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d001      	beq.n	800ee84 <SD_ioctl+0x28>
 800ee80:	2303      	movs	r3, #3
 800ee82:	e03c      	b.n	800eefe <SD_ioctl+0xa2>

  switch (cmd)
 800ee84:	79bb      	ldrb	r3, [r7, #6]
 800ee86:	2b03      	cmp	r3, #3
 800ee88:	d834      	bhi.n	800eef4 <SD_ioctl+0x98>
 800ee8a:	a201      	add	r2, pc, #4	; (adr r2, 800ee90 <SD_ioctl+0x34>)
 800ee8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee90:	0800eea1 	.word	0x0800eea1
 800ee94:	0800eea9 	.word	0x0800eea9
 800ee98:	0800eec1 	.word	0x0800eec1
 800ee9c:	0800eedb 	.word	0x0800eedb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800eea0:	2300      	movs	r3, #0
 800eea2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800eea6:	e028      	b.n	800eefa <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800eea8:	f107 030c 	add.w	r3, r7, #12
 800eeac:	4618      	mov	r0, r3
 800eeae:	f7fd f941 	bl	800c134 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800eeb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eeb4:	683b      	ldr	r3, [r7, #0]
 800eeb6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800eeb8:	2300      	movs	r3, #0
 800eeba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800eebe:	e01c      	b.n	800eefa <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800eec0:	f107 030c 	add.w	r3, r7, #12
 800eec4:	4618      	mov	r0, r3
 800eec6:	f7fd f935 	bl	800c134 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800eeca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eecc:	b29a      	uxth	r2, r3
 800eece:	683b      	ldr	r3, [r7, #0]
 800eed0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800eed2:	2300      	movs	r3, #0
 800eed4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800eed8:	e00f      	b.n	800eefa <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800eeda:	f107 030c 	add.w	r3, r7, #12
 800eede:	4618      	mov	r0, r3
 800eee0:	f7fd f928 	bl	800c134 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800eee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eee6:	0a5a      	lsrs	r2, r3, #9
 800eee8:	683b      	ldr	r3, [r7, #0]
 800eeea:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800eeec:	2300      	movs	r3, #0
 800eeee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800eef2:	e002      	b.n	800eefa <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800eef4:	2304      	movs	r3, #4
 800eef6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800eefa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800eefe:	4618      	mov	r0, r3
 800ef00:	3730      	adds	r7, #48	; 0x30
 800ef02:	46bd      	mov	sp, r7
 800ef04:	bd80      	pop	{r7, pc}
 800ef06:	bf00      	nop
 800ef08:	2000005c 	.word	0x2000005c

0800ef0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800ef0c:	b480      	push	{r7}
 800ef0e:	b083      	sub	sp, #12
 800ef10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800ef12:	4b0f      	ldr	r3, [pc, #60]	; (800ef50 <HAL_MspInit+0x44>)
 800ef14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef16:	4a0e      	ldr	r2, [pc, #56]	; (800ef50 <HAL_MspInit+0x44>)
 800ef18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ef1c:	6413      	str	r3, [r2, #64]	; 0x40
 800ef1e:	4b0c      	ldr	r3, [pc, #48]	; (800ef50 <HAL_MspInit+0x44>)
 800ef20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ef22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ef26:	607b      	str	r3, [r7, #4]
 800ef28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ef2a:	4b09      	ldr	r3, [pc, #36]	; (800ef50 <HAL_MspInit+0x44>)
 800ef2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ef2e:	4a08      	ldr	r2, [pc, #32]	; (800ef50 <HAL_MspInit+0x44>)
 800ef30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ef34:	6453      	str	r3, [r2, #68]	; 0x44
 800ef36:	4b06      	ldr	r3, [pc, #24]	; (800ef50 <HAL_MspInit+0x44>)
 800ef38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ef3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ef3e:	603b      	str	r3, [r7, #0]
 800ef40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800ef42:	bf00      	nop
 800ef44:	370c      	adds	r7, #12
 800ef46:	46bd      	mov	sp, r7
 800ef48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef4c:	4770      	bx	lr
 800ef4e:	bf00      	nop
 800ef50:	40023800 	.word	0x40023800

0800ef54 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800ef54:	b480      	push	{r7}
 800ef56:	b085      	sub	sp, #20
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	4a0a      	ldr	r2, [pc, #40]	; (800ef8c <HAL_ADC_MspInit+0x38>)
 800ef62:	4293      	cmp	r3, r2
 800ef64:	d10b      	bne.n	800ef7e <HAL_ADC_MspInit+0x2a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800ef66:	4b0a      	ldr	r3, [pc, #40]	; (800ef90 <HAL_ADC_MspInit+0x3c>)
 800ef68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ef6a:	4a09      	ldr	r2, [pc, #36]	; (800ef90 <HAL_ADC_MspInit+0x3c>)
 800ef6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ef70:	6453      	str	r3, [r2, #68]	; 0x44
 800ef72:	4b07      	ldr	r3, [pc, #28]	; (800ef90 <HAL_ADC_MspInit+0x3c>)
 800ef74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ef76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ef7a:	60fb      	str	r3, [r7, #12]
 800ef7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800ef7e:	bf00      	nop
 800ef80:	3714      	adds	r7, #20
 800ef82:	46bd      	mov	sp, r7
 800ef84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef88:	4770      	bx	lr
 800ef8a:	bf00      	nop
 800ef8c:	40012000 	.word	0x40012000
 800ef90:	40023800 	.word	0x40023800

0800ef94 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 800ef94:	b480      	push	{r7}
 800ef96:	b085      	sub	sp, #20
 800ef98:	af00      	add	r7, sp, #0
 800ef9a:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	681b      	ldr	r3, [r3, #0]
 800efa0:	4a0a      	ldr	r2, [pc, #40]	; (800efcc <HAL_DMA2D_MspInit+0x38>)
 800efa2:	4293      	cmp	r3, r2
 800efa4:	d10b      	bne.n	800efbe <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800efa6:	4b0a      	ldr	r3, [pc, #40]	; (800efd0 <HAL_DMA2D_MspInit+0x3c>)
 800efa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800efaa:	4a09      	ldr	r2, [pc, #36]	; (800efd0 <HAL_DMA2D_MspInit+0x3c>)
 800efac:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800efb0:	6313      	str	r3, [r2, #48]	; 0x30
 800efb2:	4b07      	ldr	r3, [pc, #28]	; (800efd0 <HAL_DMA2D_MspInit+0x3c>)
 800efb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800efb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800efba:	60fb      	str	r3, [r7, #12]
 800efbc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 800efbe:	bf00      	nop
 800efc0:	3714      	adds	r7, #20
 800efc2:	46bd      	mov	sp, r7
 800efc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc8:	4770      	bx	lr
 800efca:	bf00      	nop
 800efcc:	4002b000 	.word	0x4002b000
 800efd0:	40023800 	.word	0x40023800

0800efd4 <HAL_DSI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspInit(DSI_HandleTypeDef* hdsi)
{
 800efd4:	b580      	push	{r7, lr}
 800efd6:	b08a      	sub	sp, #40	; 0x28
 800efd8:	af00      	add	r7, sp, #0
 800efda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800efdc:	f107 0314 	add.w	r3, r7, #20
 800efe0:	2200      	movs	r2, #0
 800efe2:	601a      	str	r2, [r3, #0]
 800efe4:	605a      	str	r2, [r3, #4]
 800efe6:	609a      	str	r2, [r3, #8]
 800efe8:	60da      	str	r2, [r3, #12]
 800efea:	611a      	str	r2, [r3, #16]
  if(hdsi->Instance==DSI)
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	4a17      	ldr	r2, [pc, #92]	; (800f050 <HAL_DSI_MspInit+0x7c>)
 800eff2:	4293      	cmp	r3, r2
 800eff4:	d127      	bne.n	800f046 <HAL_DSI_MspInit+0x72>
  {
  /* USER CODE BEGIN DSI_MspInit 0 */

  /* USER CODE END DSI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 800eff6:	4b17      	ldr	r3, [pc, #92]	; (800f054 <HAL_DSI_MspInit+0x80>)
 800eff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800effa:	4a16      	ldr	r2, [pc, #88]	; (800f054 <HAL_DSI_MspInit+0x80>)
 800effc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800f000:	6453      	str	r3, [r2, #68]	; 0x44
 800f002:	4b14      	ldr	r3, [pc, #80]	; (800f054 <HAL_DSI_MspInit+0x80>)
 800f004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f006:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f00a:	613b      	str	r3, [r7, #16]
 800f00c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800f00e:	4b11      	ldr	r3, [pc, #68]	; (800f054 <HAL_DSI_MspInit+0x80>)
 800f010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f012:	4a10      	ldr	r2, [pc, #64]	; (800f054 <HAL_DSI_MspInit+0x80>)
 800f014:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f018:	6313      	str	r3, [r2, #48]	; 0x30
 800f01a:	4b0e      	ldr	r3, [pc, #56]	; (800f054 <HAL_DSI_MspInit+0x80>)
 800f01c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f01e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f022:	60fb      	str	r3, [r7, #12]
 800f024:	68fb      	ldr	r3, [r7, #12]
    /**DSIHOST GPIO Configuration    
    PJ2     ------> DSIHOST_TE 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800f026:	2304      	movs	r3, #4
 800f028:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f02a:	2302      	movs	r3, #2
 800f02c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f02e:	2300      	movs	r3, #0
 800f030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f032:	2300      	movs	r3, #0
 800f034:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_DSI;
 800f036:	230d      	movs	r3, #13
 800f038:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800f03a:	f107 0314 	add.w	r3, r7, #20
 800f03e:	4619      	mov	r1, r3
 800f040:	4805      	ldr	r0, [pc, #20]	; (800f058 <HAL_DSI_MspInit+0x84>)
 800f042:	f7f5 fe1b 	bl	8004c7c <HAL_GPIO_Init>
  /* USER CODE BEGIN DSI_MspInit 1 */

  /* USER CODE END DSI_MspInit 1 */
  }

}
 800f046:	bf00      	nop
 800f048:	3728      	adds	r7, #40	; 0x28
 800f04a:	46bd      	mov	sp, r7
 800f04c:	bd80      	pop	{r7, pc}
 800f04e:	bf00      	nop
 800f050:	40016c00 	.word	0x40016c00
 800f054:	40023800 	.word	0x40023800
 800f058:	40022400 	.word	0x40022400

0800f05c <HAL_DSI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspDeInit(DSI_HandleTypeDef* hdsi)
{
 800f05c:	b580      	push	{r7, lr}
 800f05e:	b082      	sub	sp, #8
 800f060:	af00      	add	r7, sp, #0
 800f062:	6078      	str	r0, [r7, #4]
  if(hdsi->Instance==DSI)
 800f064:	687b      	ldr	r3, [r7, #4]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	4a08      	ldr	r2, [pc, #32]	; (800f08c <HAL_DSI_MspDeInit+0x30>)
 800f06a:	4293      	cmp	r3, r2
 800f06c:	d109      	bne.n	800f082 <HAL_DSI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN DSI_MspDeInit 0 */

  /* USER CODE END DSI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_DSI_CLK_DISABLE();
 800f06e:	4b08      	ldr	r3, [pc, #32]	; (800f090 <HAL_DSI_MspDeInit+0x34>)
 800f070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f072:	4a07      	ldr	r2, [pc, #28]	; (800f090 <HAL_DSI_MspDeInit+0x34>)
 800f074:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 800f078:	6453      	str	r3, [r2, #68]	; 0x44
  
    /**DSIHOST GPIO Configuration    
    PJ2     ------> DSIHOST_TE 
    */
    HAL_GPIO_DeInit(GPIOJ, GPIO_PIN_2);
 800f07a:	2104      	movs	r1, #4
 800f07c:	4805      	ldr	r0, [pc, #20]	; (800f094 <HAL_DSI_MspDeInit+0x38>)
 800f07e:	f7f5 ffa7 	bl	8004fd0 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN DSI_MspDeInit 1 */

  /* USER CODE END DSI_MspDeInit 1 */
  }

}
 800f082:	bf00      	nop
 800f084:	3708      	adds	r7, #8
 800f086:	46bd      	mov	sp, r7
 800f088:	bd80      	pop	{r7, pc}
 800f08a:	bf00      	nop
 800f08c:	40016c00 	.word	0x40016c00
 800f090:	40023800 	.word	0x40023800
 800f094:	40022400 	.word	0x40022400

0800f098 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 800f098:	b480      	push	{r7}
 800f09a:	b085      	sub	sp, #20
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
  if(hltdc->Instance==LTDC)
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	4a0a      	ldr	r2, [pc, #40]	; (800f0d0 <HAL_LTDC_MspInit+0x38>)
 800f0a6:	4293      	cmp	r3, r2
 800f0a8:	d10b      	bne.n	800f0c2 <HAL_LTDC_MspInit+0x2a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800f0aa:	4b0a      	ldr	r3, [pc, #40]	; (800f0d4 <HAL_LTDC_MspInit+0x3c>)
 800f0ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f0ae:	4a09      	ldr	r2, [pc, #36]	; (800f0d4 <HAL_LTDC_MspInit+0x3c>)
 800f0b0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f0b4:	6453      	str	r3, [r2, #68]	; 0x44
 800f0b6:	4b07      	ldr	r3, [pc, #28]	; (800f0d4 <HAL_LTDC_MspInit+0x3c>)
 800f0b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f0ba:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f0be:	60fb      	str	r3, [r7, #12]
 800f0c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 800f0c2:	bf00      	nop
 800f0c4:	3714      	adds	r7, #20
 800f0c6:	46bd      	mov	sp, r7
 800f0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0cc:	4770      	bx	lr
 800f0ce:	bf00      	nop
 800f0d0:	40016800 	.word	0x40016800
 800f0d4:	40023800 	.word	0x40023800

0800f0d8 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800f0d8:	b580      	push	{r7, lr}
 800f0da:	b08c      	sub	sp, #48	; 0x30
 800f0dc:	af00      	add	r7, sp, #0
 800f0de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f0e0:	f107 031c 	add.w	r3, r7, #28
 800f0e4:	2200      	movs	r2, #0
 800f0e6:	601a      	str	r2, [r3, #0]
 800f0e8:	605a      	str	r2, [r3, #4]
 800f0ea:	609a      	str	r2, [r3, #8]
 800f0ec:	60da      	str	r2, [r3, #12]
 800f0ee:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC2)
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	4a33      	ldr	r2, [pc, #204]	; (800f1c4 <HAL_SD_MspInit+0xec>)
 800f0f6:	4293      	cmp	r3, r2
 800f0f8:	d160      	bne.n	800f1bc <HAL_SD_MspInit+0xe4>
  {
  /* USER CODE BEGIN SDMMC2_MspInit 0 */

  /* USER CODE END SDMMC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC2_CLK_ENABLE();
 800f0fa:	4b33      	ldr	r3, [pc, #204]	; (800f1c8 <HAL_SD_MspInit+0xf0>)
 800f0fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f0fe:	4a32      	ldr	r2, [pc, #200]	; (800f1c8 <HAL_SD_MspInit+0xf0>)
 800f100:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f104:	6453      	str	r3, [r2, #68]	; 0x44
 800f106:	4b30      	ldr	r3, [pc, #192]	; (800f1c8 <HAL_SD_MspInit+0xf0>)
 800f108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f10a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f10e:	61bb      	str	r3, [r7, #24]
 800f110:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f112:	4b2d      	ldr	r3, [pc, #180]	; (800f1c8 <HAL_SD_MspInit+0xf0>)
 800f114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f116:	4a2c      	ldr	r2, [pc, #176]	; (800f1c8 <HAL_SD_MspInit+0xf0>)
 800f118:	f043 0302 	orr.w	r3, r3, #2
 800f11c:	6313      	str	r3, [r2, #48]	; 0x30
 800f11e:	4b2a      	ldr	r3, [pc, #168]	; (800f1c8 <HAL_SD_MspInit+0xf0>)
 800f120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f122:	f003 0302 	and.w	r3, r3, #2
 800f126:	617b      	str	r3, [r7, #20]
 800f128:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800f12a:	4b27      	ldr	r3, [pc, #156]	; (800f1c8 <HAL_SD_MspInit+0xf0>)
 800f12c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f12e:	4a26      	ldr	r2, [pc, #152]	; (800f1c8 <HAL_SD_MspInit+0xf0>)
 800f130:	f043 0308 	orr.w	r3, r3, #8
 800f134:	6313      	str	r3, [r2, #48]	; 0x30
 800f136:	4b24      	ldr	r3, [pc, #144]	; (800f1c8 <HAL_SD_MspInit+0xf0>)
 800f138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f13a:	f003 0308 	and.w	r3, r3, #8
 800f13e:	613b      	str	r3, [r7, #16]
 800f140:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800f142:	4b21      	ldr	r3, [pc, #132]	; (800f1c8 <HAL_SD_MspInit+0xf0>)
 800f144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f146:	4a20      	ldr	r2, [pc, #128]	; (800f1c8 <HAL_SD_MspInit+0xf0>)
 800f148:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f14c:	6313      	str	r3, [r2, #48]	; 0x30
 800f14e:	4b1e      	ldr	r3, [pc, #120]	; (800f1c8 <HAL_SD_MspInit+0xf0>)
 800f150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f156:	60fb      	str	r3, [r7, #12]
 800f158:	68fb      	ldr	r3, [r7, #12]
    PD7     ------> SDMMC2_CMD
    PD6     ------> SDMMC2_CK
    PG10     ------> SDMMC2_D1
    PG9     ------> SDMMC2_D0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3;
 800f15a:	2318      	movs	r3, #24
 800f15c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f15e:	2302      	movs	r3, #2
 800f160:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f162:	2300      	movs	r3, #0
 800f164:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f166:	2303      	movs	r3, #3
 800f168:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 800f16a:	230a      	movs	r3, #10
 800f16c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f16e:	f107 031c 	add.w	r3, r7, #28
 800f172:	4619      	mov	r1, r3
 800f174:	4815      	ldr	r0, [pc, #84]	; (800f1cc <HAL_SD_MspInit+0xf4>)
 800f176:	f7f5 fd81 	bl	8004c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800f17a:	23c0      	movs	r3, #192	; 0xc0
 800f17c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f17e:	2302      	movs	r3, #2
 800f180:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f182:	2300      	movs	r3, #0
 800f184:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f186:	2303      	movs	r3, #3
 800f188:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 800f18a:	230b      	movs	r3, #11
 800f18c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800f18e:	f107 031c 	add.w	r3, r7, #28
 800f192:	4619      	mov	r1, r3
 800f194:	480e      	ldr	r0, [pc, #56]	; (800f1d0 <HAL_SD_MspInit+0xf8>)
 800f196:	f7f5 fd71 	bl	8004c7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9;
 800f19a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800f19e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f1a0:	2302      	movs	r3, #2
 800f1a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f1a4:	2300      	movs	r3, #0
 800f1a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f1a8:	2303      	movs	r3, #3
 800f1aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 800f1ac:	230b      	movs	r3, #11
 800f1ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800f1b0:	f107 031c 	add.w	r3, r7, #28
 800f1b4:	4619      	mov	r1, r3
 800f1b6:	4807      	ldr	r0, [pc, #28]	; (800f1d4 <HAL_SD_MspInit+0xfc>)
 800f1b8:	f7f5 fd60 	bl	8004c7c <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC2_MspInit 1 */

  /* USER CODE END SDMMC2_MspInit 1 */
  }

}
 800f1bc:	bf00      	nop
 800f1be:	3730      	adds	r7, #48	; 0x30
 800f1c0:	46bd      	mov	sp, r7
 800f1c2:	bd80      	pop	{r7, pc}
 800f1c4:	40011c00 	.word	0x40011c00
 800f1c8:	40023800 	.word	0x40023800
 800f1cc:	40020400 	.word	0x40020400
 800f1d0:	40020c00 	.word	0x40020c00
 800f1d4:	40021800 	.word	0x40021800

0800f1d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800f1d8:	b580      	push	{r7, lr}
 800f1da:	b086      	sub	sp, #24
 800f1dc:	af00      	add	r7, sp, #0
 800f1de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	4a23      	ldr	r2, [pc, #140]	; (800f274 <HAL_TIM_Base_MspInit+0x9c>)
 800f1e6:	4293      	cmp	r3, r2
 800f1e8:	d10c      	bne.n	800f204 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800f1ea:	4b23      	ldr	r3, [pc, #140]	; (800f278 <HAL_TIM_Base_MspInit+0xa0>)
 800f1ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1ee:	4a22      	ldr	r2, [pc, #136]	; (800f278 <HAL_TIM_Base_MspInit+0xa0>)
 800f1f0:	f043 0304 	orr.w	r3, r3, #4
 800f1f4:	6413      	str	r3, [r2, #64]	; 0x40
 800f1f6:	4b20      	ldr	r3, [pc, #128]	; (800f278 <HAL_TIM_Base_MspInit+0xa0>)
 800f1f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f1fa:	f003 0304 	and.w	r3, r3, #4
 800f1fe:	617b      	str	r3, [r7, #20]
 800f200:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 800f202:	e032      	b.n	800f26a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	681b      	ldr	r3, [r3, #0]
 800f208:	4a1c      	ldr	r2, [pc, #112]	; (800f27c <HAL_TIM_Base_MspInit+0xa4>)
 800f20a:	4293      	cmp	r3, r2
 800f20c:	d114      	bne.n	800f238 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800f20e:	4b1a      	ldr	r3, [pc, #104]	; (800f278 <HAL_TIM_Base_MspInit+0xa0>)
 800f210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f212:	4a19      	ldr	r2, [pc, #100]	; (800f278 <HAL_TIM_Base_MspInit+0xa0>)
 800f214:	f043 0310 	orr.w	r3, r3, #16
 800f218:	6413      	str	r3, [r2, #64]	; 0x40
 800f21a:	4b17      	ldr	r3, [pc, #92]	; (800f278 <HAL_TIM_Base_MspInit+0xa0>)
 800f21c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f21e:	f003 0310 	and.w	r3, r3, #16
 800f222:	613b      	str	r3, [r7, #16]
 800f224:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800f226:	2200      	movs	r2, #0
 800f228:	2100      	movs	r1, #0
 800f22a:	2036      	movs	r0, #54	; 0x36
 800f22c:	f7f4 f81b 	bl	8003266 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800f230:	2036      	movs	r0, #54	; 0x36
 800f232:	f7f4 f834 	bl	800329e <HAL_NVIC_EnableIRQ>
}
 800f236:	e018      	b.n	800f26a <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	4a10      	ldr	r2, [pc, #64]	; (800f280 <HAL_TIM_Base_MspInit+0xa8>)
 800f23e:	4293      	cmp	r3, r2
 800f240:	d113      	bne.n	800f26a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800f242:	4b0d      	ldr	r3, [pc, #52]	; (800f278 <HAL_TIM_Base_MspInit+0xa0>)
 800f244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f246:	4a0c      	ldr	r2, [pc, #48]	; (800f278 <HAL_TIM_Base_MspInit+0xa0>)
 800f248:	f043 0320 	orr.w	r3, r3, #32
 800f24c:	6413      	str	r3, [r2, #64]	; 0x40
 800f24e:	4b0a      	ldr	r3, [pc, #40]	; (800f278 <HAL_TIM_Base_MspInit+0xa0>)
 800f250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f252:	f003 0320 	and.w	r3, r3, #32
 800f256:	60fb      	str	r3, [r7, #12]
 800f258:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800f25a:	2200      	movs	r2, #0
 800f25c:	2100      	movs	r1, #0
 800f25e:	2037      	movs	r0, #55	; 0x37
 800f260:	f7f4 f801 	bl	8003266 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800f264:	2037      	movs	r0, #55	; 0x37
 800f266:	f7f4 f81a 	bl	800329e <HAL_NVIC_EnableIRQ>
}
 800f26a:	bf00      	nop
 800f26c:	3718      	adds	r7, #24
 800f26e:	46bd      	mov	sp, r7
 800f270:	bd80      	pop	{r7, pc}
 800f272:	bf00      	nop
 800f274:	40000800 	.word	0x40000800
 800f278:	40023800 	.word	0x40023800
 800f27c:	40001000 	.word	0x40001000
 800f280:	40001400 	.word	0x40001400

0800f284 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800f284:	b580      	push	{r7, lr}
 800f286:	b086      	sub	sp, #24
 800f288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800f28a:	1d3b      	adds	r3, r7, #4
 800f28c:	2200      	movs	r2, #0
 800f28e:	601a      	str	r2, [r3, #0]
 800f290:	605a      	str	r2, [r3, #4]
 800f292:	609a      	str	r2, [r3, #8]
 800f294:	60da      	str	r2, [r3, #12]
 800f296:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800f298:	4b43      	ldr	r3, [pc, #268]	; (800f3a8 <HAL_FMC_MspInit+0x124>)
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d17e      	bne.n	800f39e <HAL_FMC_MspInit+0x11a>
    return;
  }
  FMC_Initialized = 1;
 800f2a0:	4b41      	ldr	r3, [pc, #260]	; (800f3a8 <HAL_FMC_MspInit+0x124>)
 800f2a2:	2201      	movs	r2, #1
 800f2a4:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800f2a6:	4b41      	ldr	r3, [pc, #260]	; (800f3ac <HAL_FMC_MspInit+0x128>)
 800f2a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2aa:	4a40      	ldr	r2, [pc, #256]	; (800f3ac <HAL_FMC_MspInit+0x128>)
 800f2ac:	f043 0301 	orr.w	r3, r3, #1
 800f2b0:	6393      	str	r3, [r2, #56]	; 0x38
 800f2b2:	4b3e      	ldr	r3, [pc, #248]	; (800f3ac <HAL_FMC_MspInit+0x128>)
 800f2b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2b6:	f003 0301 	and.w	r3, r3, #1
 800f2ba:	603b      	str	r3, [r7, #0]
 800f2bc:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9 
 800f2be:	f64f 7383 	movw	r3, #65411	; 0xff83
 800f2c2:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10 
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f2c4:	2302      	movs	r3, #2
 800f2c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f2c8:	2300      	movs	r3, #0
 800f2ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f2cc:	2303      	movs	r3, #3
 800f2ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800f2d0:	230c      	movs	r3, #12
 800f2d2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800f2d4:	1d3b      	adds	r3, r7, #4
 800f2d6:	4619      	mov	r1, r3
 800f2d8:	4835      	ldr	r0, [pc, #212]	; (800f3b0 <HAL_FMC_MspInit+0x12c>)
 800f2da:	f7f5 fccf 	bl	8004c7c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800f2de:	2360      	movs	r3, #96	; 0x60
 800f2e0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f2e2:	2302      	movs	r3, #2
 800f2e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f2e6:	2300      	movs	r3, #0
 800f2e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f2ea:	2303      	movs	r3, #3
 800f2ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800f2ee:	230c      	movs	r3, #12
 800f2f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f2f2:	1d3b      	adds	r3, r7, #4
 800f2f4:	4619      	mov	r1, r3
 800f2f6:	482f      	ldr	r0, [pc, #188]	; (800f3b4 <HAL_FMC_MspInit+0x130>)
 800f2f8:	f7f5 fcc0 	bl	8004c7c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_2 
 800f2fc:	f248 1337 	movw	r3, #33079	; 0x8137
 800f300:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f302:	2302      	movs	r3, #2
 800f304:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f306:	2300      	movs	r3, #0
 800f308:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f30a:	2303      	movs	r3, #3
 800f30c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800f30e:	230c      	movs	r3, #12
 800f310:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800f312:	1d3b      	adds	r3, r7, #4
 800f314:	4619      	mov	r1, r3
 800f316:	4828      	ldr	r0, [pc, #160]	; (800f3b8 <HAL_FMC_MspInit+0x134>)
 800f318:	f7f5 fcb0 	bl	8004c7c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10 
 800f31c:	f24c 7303 	movw	r3, #50947	; 0xc703
 800f320:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f322:	2302      	movs	r3, #2
 800f324:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f326:	2300      	movs	r3, #0
 800f328:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f32a:	2303      	movs	r3, #3
 800f32c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800f32e:	230c      	movs	r3, #12
 800f330:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800f332:	1d3b      	adds	r3, r7, #4
 800f334:	4619      	mov	r1, r3
 800f336:	4821      	ldr	r0, [pc, #132]	; (800f3bc <HAL_FMC_MspInit+0x138>)
 800f338:	f7f5 fca0 	bl	8004c7c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_5 
 800f33c:	f240 63ff 	movw	r3, #1791	; 0x6ff
 800f340:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_6|GPIO_PIN_1 
                          |GPIO_PIN_9|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f342:	2302      	movs	r3, #2
 800f344:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f346:	2300      	movs	r3, #0
 800f348:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f34a:	2303      	movs	r3, #3
 800f34c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800f34e:	230c      	movs	r3, #12
 800f350:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800f352:	1d3b      	adds	r3, r7, #4
 800f354:	4619      	mov	r1, r3
 800f356:	481a      	ldr	r0, [pc, #104]	; (800f3c0 <HAL_FMC_MspInit+0x13c>)
 800f358:	f7f5 fc90 	bl	8004c7c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800f35c:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800f360:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15 
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f362:	2302      	movs	r3, #2
 800f364:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f366:	2300      	movs	r3, #0
 800f368:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f36a:	2303      	movs	r3, #3
 800f36c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800f36e:	230c      	movs	r3, #12
 800f370:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800f372:	1d3b      	adds	r3, r7, #4
 800f374:	4619      	mov	r1, r3
 800f376:	4813      	ldr	r0, [pc, #76]	; (800f3c4 <HAL_FMC_MspInit+0x140>)
 800f378:	f7f5 fc80 	bl	8004c7c <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_5 
 800f37c:	f64f 7320 	movw	r3, #65312	; 0xff20
 800f380:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_8 
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f382:	2302      	movs	r3, #2
 800f384:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f386:	2300      	movs	r3, #0
 800f388:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f38a:	2303      	movs	r3, #3
 800f38c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800f38e:	230c      	movs	r3, #12
 800f390:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800f392:	1d3b      	adds	r3, r7, #4
 800f394:	4619      	mov	r1, r3
 800f396:	480c      	ldr	r0, [pc, #48]	; (800f3c8 <HAL_FMC_MspInit+0x144>)
 800f398:	f7f5 fc70 	bl	8004c7c <HAL_GPIO_Init>
 800f39c:	e000      	b.n	800f3a0 <HAL_FMC_MspInit+0x11c>
    return;
 800f39e:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800f3a0:	3718      	adds	r7, #24
 800f3a2:	46bd      	mov	sp, r7
 800f3a4:	bd80      	pop	{r7, pc}
 800f3a6:	bf00      	nop
 800f3a8:	20000368 	.word	0x20000368
 800f3ac:	40023800 	.word	0x40023800
 800f3b0:	40021000 	.word	0x40021000
 800f3b4:	40020400 	.word	0x40020400
 800f3b8:	40021800 	.word	0x40021800
 800f3bc:	40020c00 	.word	0x40020c00
 800f3c0:	40022000 	.word	0x40022000
 800f3c4:	40021400 	.word	0x40021400
 800f3c8:	40021c00 	.word	0x40021c00

0800f3cc <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800f3cc:	b580      	push	{r7, lr}
 800f3ce:	b082      	sub	sp, #8
 800f3d0:	af00      	add	r7, sp, #0
 800f3d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800f3d4:	f7ff ff56 	bl	800f284 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800f3d8:	bf00      	nop
 800f3da:	3708      	adds	r7, #8
 800f3dc:	46bd      	mov	sp, r7
 800f3de:	bd80      	pop	{r7, pc}

0800f3e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800f3e0:	b480      	push	{r7}
 800f3e2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800f3e4:	bf00      	nop
 800f3e6:	46bd      	mov	sp, r7
 800f3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ec:	4770      	bx	lr

0800f3ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800f3ee:	b480      	push	{r7}
 800f3f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800f3f2:	e7fe      	b.n	800f3f2 <HardFault_Handler+0x4>

0800f3f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800f3f4:	b480      	push	{r7}
 800f3f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800f3f8:	e7fe      	b.n	800f3f8 <MemManage_Handler+0x4>

0800f3fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800f3fa:	b480      	push	{r7}
 800f3fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800f3fe:	e7fe      	b.n	800f3fe <BusFault_Handler+0x4>

0800f400 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800f400:	b480      	push	{r7}
 800f402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800f404:	e7fe      	b.n	800f404 <UsageFault_Handler+0x4>

0800f406 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800f406:	b480      	push	{r7}
 800f408:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800f40a:	bf00      	nop
 800f40c:	46bd      	mov	sp, r7
 800f40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f412:	4770      	bx	lr

0800f414 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800f414:	b480      	push	{r7}
 800f416:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800f418:	bf00      	nop
 800f41a:	46bd      	mov	sp, r7
 800f41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f420:	4770      	bx	lr

0800f422 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800f422:	b480      	push	{r7}
 800f424:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800f426:	bf00      	nop
 800f428:	46bd      	mov	sp, r7
 800f42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42e:	4770      	bx	lr

0800f430 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800f430:	b580      	push	{r7, lr}
 800f432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800f434:	f7f3 fa36 	bl	80028a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800f438:	bf00      	nop
 800f43a:	bd80      	pop	{r7, pc}

0800f43c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800f43c:	b580      	push	{r7, lr}
 800f43e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800f440:	2001      	movs	r0, #1
 800f442:	f7f5 ff01 	bl	8005248 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800f446:	bf00      	nop
 800f448:	bd80      	pop	{r7, pc}

0800f44a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800f44a:	b580      	push	{r7, lr}
 800f44c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800f44e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800f452:	f7f5 fef9 	bl	8005248 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800f456:	bf00      	nop
 800f458:	bd80      	pop	{r7, pc}
	...

0800f45c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800f45c:	b580      	push	{r7, lr}
 800f45e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800f460:	4802      	ldr	r0, [pc, #8]	; (800f46c <TIM6_DAC_IRQHandler+0x10>)
 800f462:	f7f9 fa03 	bl	800886c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800f466:	bf00      	nop
 800f468:	bd80      	pop	{r7, pc}
 800f46a:	bf00      	nop
 800f46c:	20000b04 	.word	0x20000b04

0800f470 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800f470:	b580      	push	{r7, lr}
 800f472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 800f474:	4802      	ldr	r0, [pc, #8]	; (800f480 <TIM7_IRQHandler+0x10>)
 800f476:	f7f9 f9f9 	bl	800886c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800f47a:	bf00      	nop
 800f47c:	bd80      	pop	{r7, pc}
 800f47e:	bf00      	nop
 800f480:	20000c40 	.word	0x20000c40

0800f484 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800f484:	b580      	push	{r7, lr}
 800f486:	b084      	sub	sp, #16
 800f488:	af00      	add	r7, sp, #0
 800f48a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800f48c:	4b11      	ldr	r3, [pc, #68]	; (800f4d4 <_sbrk+0x50>)
 800f48e:	681b      	ldr	r3, [r3, #0]
 800f490:	2b00      	cmp	r3, #0
 800f492:	d102      	bne.n	800f49a <_sbrk+0x16>
		heap_end = &end;
 800f494:	4b0f      	ldr	r3, [pc, #60]	; (800f4d4 <_sbrk+0x50>)
 800f496:	4a10      	ldr	r2, [pc, #64]	; (800f4d8 <_sbrk+0x54>)
 800f498:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800f49a:	4b0e      	ldr	r3, [pc, #56]	; (800f4d4 <_sbrk+0x50>)
 800f49c:	681b      	ldr	r3, [r3, #0]
 800f49e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800f4a0:	4b0c      	ldr	r3, [pc, #48]	; (800f4d4 <_sbrk+0x50>)
 800f4a2:	681a      	ldr	r2, [r3, #0]
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	4413      	add	r3, r2
 800f4a8:	466a      	mov	r2, sp
 800f4aa:	4293      	cmp	r3, r2
 800f4ac:	d907      	bls.n	800f4be <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800f4ae:	f000 f875 	bl	800f59c <__errno>
 800f4b2:	4602      	mov	r2, r0
 800f4b4:	230c      	movs	r3, #12
 800f4b6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800f4b8:	f04f 33ff 	mov.w	r3, #4294967295
 800f4bc:	e006      	b.n	800f4cc <_sbrk+0x48>
	}

	heap_end += incr;
 800f4be:	4b05      	ldr	r3, [pc, #20]	; (800f4d4 <_sbrk+0x50>)
 800f4c0:	681a      	ldr	r2, [r3, #0]
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	4413      	add	r3, r2
 800f4c6:	4a03      	ldr	r2, [pc, #12]	; (800f4d4 <_sbrk+0x50>)
 800f4c8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800f4ca:	68fb      	ldr	r3, [r7, #12]
}
 800f4cc:	4618      	mov	r0, r3
 800f4ce:	3710      	adds	r7, #16
 800f4d0:	46bd      	mov	sp, r7
 800f4d2:	bd80      	pop	{r7, pc}
 800f4d4:	2000036c 	.word	0x2000036c
 800f4d8:	20000c88 	.word	0x20000c88

0800f4dc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800f4dc:	b480      	push	{r7}
 800f4de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800f4e0:	4b15      	ldr	r3, [pc, #84]	; (800f538 <SystemInit+0x5c>)
 800f4e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f4e6:	4a14      	ldr	r2, [pc, #80]	; (800f538 <SystemInit+0x5c>)
 800f4e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f4ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800f4f0:	4b12      	ldr	r3, [pc, #72]	; (800f53c <SystemInit+0x60>)
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	4a11      	ldr	r2, [pc, #68]	; (800f53c <SystemInit+0x60>)
 800f4f6:	f043 0301 	orr.w	r3, r3, #1
 800f4fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800f4fc:	4b0f      	ldr	r3, [pc, #60]	; (800f53c <SystemInit+0x60>)
 800f4fe:	2200      	movs	r2, #0
 800f500:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800f502:	4b0e      	ldr	r3, [pc, #56]	; (800f53c <SystemInit+0x60>)
 800f504:	681a      	ldr	r2, [r3, #0]
 800f506:	490d      	ldr	r1, [pc, #52]	; (800f53c <SystemInit+0x60>)
 800f508:	4b0d      	ldr	r3, [pc, #52]	; (800f540 <SystemInit+0x64>)
 800f50a:	4013      	ands	r3, r2
 800f50c:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800f50e:	4b0b      	ldr	r3, [pc, #44]	; (800f53c <SystemInit+0x60>)
 800f510:	4a0c      	ldr	r2, [pc, #48]	; (800f544 <SystemInit+0x68>)
 800f512:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800f514:	4b09      	ldr	r3, [pc, #36]	; (800f53c <SystemInit+0x60>)
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	4a08      	ldr	r2, [pc, #32]	; (800f53c <SystemInit+0x60>)
 800f51a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800f51e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800f520:	4b06      	ldr	r3, [pc, #24]	; (800f53c <SystemInit+0x60>)
 800f522:	2200      	movs	r2, #0
 800f524:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800f526:	4b04      	ldr	r3, [pc, #16]	; (800f538 <SystemInit+0x5c>)
 800f528:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800f52c:	609a      	str	r2, [r3, #8]
#endif
}
 800f52e:	bf00      	nop
 800f530:	46bd      	mov	sp, r7
 800f532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f536:	4770      	bx	lr
 800f538:	e000ed00 	.word	0xe000ed00
 800f53c:	40023800 	.word	0x40023800
 800f540:	fef6ffff 	.word	0xfef6ffff
 800f544:	24003010 	.word	0x24003010

0800f548 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800f548:	f8df d034 	ldr.w	sp, [pc, #52]	; 800f580 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800f54c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800f54e:	e003      	b.n	800f558 <LoopCopyDataInit>

0800f550 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800f550:	4b0c      	ldr	r3, [pc, #48]	; (800f584 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800f552:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800f554:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800f556:	3104      	adds	r1, #4

0800f558 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800f558:	480b      	ldr	r0, [pc, #44]	; (800f588 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800f55a:	4b0c      	ldr	r3, [pc, #48]	; (800f58c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800f55c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800f55e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800f560:	d3f6      	bcc.n	800f550 <CopyDataInit>
  ldr  r2, =_sbss
 800f562:	4a0b      	ldr	r2, [pc, #44]	; (800f590 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800f564:	e002      	b.n	800f56c <LoopFillZerobss>

0800f566 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800f566:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800f568:	f842 3b04 	str.w	r3, [r2], #4

0800f56c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800f56c:	4b09      	ldr	r3, [pc, #36]	; (800f594 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800f56e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800f570:	d3f9      	bcc.n	800f566 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800f572:	f7ff ffb3 	bl	800f4dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800f576:	f000 f817 	bl	800f5a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800f57a:	f7fd fccd 	bl	800cf18 <main>
  bx  lr    
 800f57e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800f580:	2007ffff 	.word	0x2007ffff
  ldr  r3, =_sidata
 800f584:	08011f38 	.word	0x08011f38
  ldr  r0, =_sdata
 800f588:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800f58c:	200000c8 	.word	0x200000c8
  ldr  r2, =_sbss
 800f590:	200000c8 	.word	0x200000c8
  ldr  r3, = _ebss
 800f594:	20000c84 	.word	0x20000c84

0800f598 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800f598:	e7fe      	b.n	800f598 <ADC_IRQHandler>
	...

0800f59c <__errno>:
 800f59c:	4b01      	ldr	r3, [pc, #4]	; (800f5a4 <__errno+0x8>)
 800f59e:	6818      	ldr	r0, [r3, #0]
 800f5a0:	4770      	bx	lr
 800f5a2:	bf00      	nop
 800f5a4:	20000064 	.word	0x20000064

0800f5a8 <__libc_init_array>:
 800f5a8:	b570      	push	{r4, r5, r6, lr}
 800f5aa:	4e0d      	ldr	r6, [pc, #52]	; (800f5e0 <__libc_init_array+0x38>)
 800f5ac:	4c0d      	ldr	r4, [pc, #52]	; (800f5e4 <__libc_init_array+0x3c>)
 800f5ae:	1ba4      	subs	r4, r4, r6
 800f5b0:	10a4      	asrs	r4, r4, #2
 800f5b2:	2500      	movs	r5, #0
 800f5b4:	42a5      	cmp	r5, r4
 800f5b6:	d109      	bne.n	800f5cc <__libc_init_array+0x24>
 800f5b8:	4e0b      	ldr	r6, [pc, #44]	; (800f5e8 <__libc_init_array+0x40>)
 800f5ba:	4c0c      	ldr	r4, [pc, #48]	; (800f5ec <__libc_init_array+0x44>)
 800f5bc:	f000 fc46 	bl	800fe4c <_init>
 800f5c0:	1ba4      	subs	r4, r4, r6
 800f5c2:	10a4      	asrs	r4, r4, #2
 800f5c4:	2500      	movs	r5, #0
 800f5c6:	42a5      	cmp	r5, r4
 800f5c8:	d105      	bne.n	800f5d6 <__libc_init_array+0x2e>
 800f5ca:	bd70      	pop	{r4, r5, r6, pc}
 800f5cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f5d0:	4798      	blx	r3
 800f5d2:	3501      	adds	r5, #1
 800f5d4:	e7ee      	b.n	800f5b4 <__libc_init_array+0xc>
 800f5d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f5da:	4798      	blx	r3
 800f5dc:	3501      	adds	r5, #1
 800f5de:	e7f2      	b.n	800f5c6 <__libc_init_array+0x1e>
 800f5e0:	08011f30 	.word	0x08011f30
 800f5e4:	08011f30 	.word	0x08011f30
 800f5e8:	08011f30 	.word	0x08011f30
 800f5ec:	08011f34 	.word	0x08011f34

0800f5f0 <malloc>:
 800f5f0:	4b02      	ldr	r3, [pc, #8]	; (800f5fc <malloc+0xc>)
 800f5f2:	4601      	mov	r1, r0
 800f5f4:	6818      	ldr	r0, [r3, #0]
 800f5f6:	f000 b861 	b.w	800f6bc <_malloc_r>
 800f5fa:	bf00      	nop
 800f5fc:	20000064 	.word	0x20000064

0800f600 <free>:
 800f600:	4b02      	ldr	r3, [pc, #8]	; (800f60c <free+0xc>)
 800f602:	4601      	mov	r1, r0
 800f604:	6818      	ldr	r0, [r3, #0]
 800f606:	f000 b80b 	b.w	800f620 <_free_r>
 800f60a:	bf00      	nop
 800f60c:	20000064 	.word	0x20000064

0800f610 <memset>:
 800f610:	4402      	add	r2, r0
 800f612:	4603      	mov	r3, r0
 800f614:	4293      	cmp	r3, r2
 800f616:	d100      	bne.n	800f61a <memset+0xa>
 800f618:	4770      	bx	lr
 800f61a:	f803 1b01 	strb.w	r1, [r3], #1
 800f61e:	e7f9      	b.n	800f614 <memset+0x4>

0800f620 <_free_r>:
 800f620:	b538      	push	{r3, r4, r5, lr}
 800f622:	4605      	mov	r5, r0
 800f624:	2900      	cmp	r1, #0
 800f626:	d045      	beq.n	800f6b4 <_free_r+0x94>
 800f628:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f62c:	1f0c      	subs	r4, r1, #4
 800f62e:	2b00      	cmp	r3, #0
 800f630:	bfb8      	it	lt
 800f632:	18e4      	addlt	r4, r4, r3
 800f634:	f000 f8db 	bl	800f7ee <__malloc_lock>
 800f638:	4a1f      	ldr	r2, [pc, #124]	; (800f6b8 <_free_r+0x98>)
 800f63a:	6813      	ldr	r3, [r2, #0]
 800f63c:	4610      	mov	r0, r2
 800f63e:	b933      	cbnz	r3, 800f64e <_free_r+0x2e>
 800f640:	6063      	str	r3, [r4, #4]
 800f642:	6014      	str	r4, [r2, #0]
 800f644:	4628      	mov	r0, r5
 800f646:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f64a:	f000 b8d1 	b.w	800f7f0 <__malloc_unlock>
 800f64e:	42a3      	cmp	r3, r4
 800f650:	d90c      	bls.n	800f66c <_free_r+0x4c>
 800f652:	6821      	ldr	r1, [r4, #0]
 800f654:	1862      	adds	r2, r4, r1
 800f656:	4293      	cmp	r3, r2
 800f658:	bf04      	itt	eq
 800f65a:	681a      	ldreq	r2, [r3, #0]
 800f65c:	685b      	ldreq	r3, [r3, #4]
 800f65e:	6063      	str	r3, [r4, #4]
 800f660:	bf04      	itt	eq
 800f662:	1852      	addeq	r2, r2, r1
 800f664:	6022      	streq	r2, [r4, #0]
 800f666:	6004      	str	r4, [r0, #0]
 800f668:	e7ec      	b.n	800f644 <_free_r+0x24>
 800f66a:	4613      	mov	r3, r2
 800f66c:	685a      	ldr	r2, [r3, #4]
 800f66e:	b10a      	cbz	r2, 800f674 <_free_r+0x54>
 800f670:	42a2      	cmp	r2, r4
 800f672:	d9fa      	bls.n	800f66a <_free_r+0x4a>
 800f674:	6819      	ldr	r1, [r3, #0]
 800f676:	1858      	adds	r0, r3, r1
 800f678:	42a0      	cmp	r0, r4
 800f67a:	d10b      	bne.n	800f694 <_free_r+0x74>
 800f67c:	6820      	ldr	r0, [r4, #0]
 800f67e:	4401      	add	r1, r0
 800f680:	1858      	adds	r0, r3, r1
 800f682:	4282      	cmp	r2, r0
 800f684:	6019      	str	r1, [r3, #0]
 800f686:	d1dd      	bne.n	800f644 <_free_r+0x24>
 800f688:	6810      	ldr	r0, [r2, #0]
 800f68a:	6852      	ldr	r2, [r2, #4]
 800f68c:	605a      	str	r2, [r3, #4]
 800f68e:	4401      	add	r1, r0
 800f690:	6019      	str	r1, [r3, #0]
 800f692:	e7d7      	b.n	800f644 <_free_r+0x24>
 800f694:	d902      	bls.n	800f69c <_free_r+0x7c>
 800f696:	230c      	movs	r3, #12
 800f698:	602b      	str	r3, [r5, #0]
 800f69a:	e7d3      	b.n	800f644 <_free_r+0x24>
 800f69c:	6820      	ldr	r0, [r4, #0]
 800f69e:	1821      	adds	r1, r4, r0
 800f6a0:	428a      	cmp	r2, r1
 800f6a2:	bf04      	itt	eq
 800f6a4:	6811      	ldreq	r1, [r2, #0]
 800f6a6:	6852      	ldreq	r2, [r2, #4]
 800f6a8:	6062      	str	r2, [r4, #4]
 800f6aa:	bf04      	itt	eq
 800f6ac:	1809      	addeq	r1, r1, r0
 800f6ae:	6021      	streq	r1, [r4, #0]
 800f6b0:	605c      	str	r4, [r3, #4]
 800f6b2:	e7c7      	b.n	800f644 <_free_r+0x24>
 800f6b4:	bd38      	pop	{r3, r4, r5, pc}
 800f6b6:	bf00      	nop
 800f6b8:	20000370 	.word	0x20000370

0800f6bc <_malloc_r>:
 800f6bc:	b570      	push	{r4, r5, r6, lr}
 800f6be:	1ccd      	adds	r5, r1, #3
 800f6c0:	f025 0503 	bic.w	r5, r5, #3
 800f6c4:	3508      	adds	r5, #8
 800f6c6:	2d0c      	cmp	r5, #12
 800f6c8:	bf38      	it	cc
 800f6ca:	250c      	movcc	r5, #12
 800f6cc:	2d00      	cmp	r5, #0
 800f6ce:	4606      	mov	r6, r0
 800f6d0:	db01      	blt.n	800f6d6 <_malloc_r+0x1a>
 800f6d2:	42a9      	cmp	r1, r5
 800f6d4:	d903      	bls.n	800f6de <_malloc_r+0x22>
 800f6d6:	230c      	movs	r3, #12
 800f6d8:	6033      	str	r3, [r6, #0]
 800f6da:	2000      	movs	r0, #0
 800f6dc:	bd70      	pop	{r4, r5, r6, pc}
 800f6de:	f000 f886 	bl	800f7ee <__malloc_lock>
 800f6e2:	4a21      	ldr	r2, [pc, #132]	; (800f768 <_malloc_r+0xac>)
 800f6e4:	6814      	ldr	r4, [r2, #0]
 800f6e6:	4621      	mov	r1, r4
 800f6e8:	b991      	cbnz	r1, 800f710 <_malloc_r+0x54>
 800f6ea:	4c20      	ldr	r4, [pc, #128]	; (800f76c <_malloc_r+0xb0>)
 800f6ec:	6823      	ldr	r3, [r4, #0]
 800f6ee:	b91b      	cbnz	r3, 800f6f8 <_malloc_r+0x3c>
 800f6f0:	4630      	mov	r0, r6
 800f6f2:	f000 f83d 	bl	800f770 <_sbrk_r>
 800f6f6:	6020      	str	r0, [r4, #0]
 800f6f8:	4629      	mov	r1, r5
 800f6fa:	4630      	mov	r0, r6
 800f6fc:	f000 f838 	bl	800f770 <_sbrk_r>
 800f700:	1c43      	adds	r3, r0, #1
 800f702:	d124      	bne.n	800f74e <_malloc_r+0x92>
 800f704:	230c      	movs	r3, #12
 800f706:	6033      	str	r3, [r6, #0]
 800f708:	4630      	mov	r0, r6
 800f70a:	f000 f871 	bl	800f7f0 <__malloc_unlock>
 800f70e:	e7e4      	b.n	800f6da <_malloc_r+0x1e>
 800f710:	680b      	ldr	r3, [r1, #0]
 800f712:	1b5b      	subs	r3, r3, r5
 800f714:	d418      	bmi.n	800f748 <_malloc_r+0x8c>
 800f716:	2b0b      	cmp	r3, #11
 800f718:	d90f      	bls.n	800f73a <_malloc_r+0x7e>
 800f71a:	600b      	str	r3, [r1, #0]
 800f71c:	50cd      	str	r5, [r1, r3]
 800f71e:	18cc      	adds	r4, r1, r3
 800f720:	4630      	mov	r0, r6
 800f722:	f000 f865 	bl	800f7f0 <__malloc_unlock>
 800f726:	f104 000b 	add.w	r0, r4, #11
 800f72a:	1d23      	adds	r3, r4, #4
 800f72c:	f020 0007 	bic.w	r0, r0, #7
 800f730:	1ac3      	subs	r3, r0, r3
 800f732:	d0d3      	beq.n	800f6dc <_malloc_r+0x20>
 800f734:	425a      	negs	r2, r3
 800f736:	50e2      	str	r2, [r4, r3]
 800f738:	e7d0      	b.n	800f6dc <_malloc_r+0x20>
 800f73a:	428c      	cmp	r4, r1
 800f73c:	684b      	ldr	r3, [r1, #4]
 800f73e:	bf16      	itet	ne
 800f740:	6063      	strne	r3, [r4, #4]
 800f742:	6013      	streq	r3, [r2, #0]
 800f744:	460c      	movne	r4, r1
 800f746:	e7eb      	b.n	800f720 <_malloc_r+0x64>
 800f748:	460c      	mov	r4, r1
 800f74a:	6849      	ldr	r1, [r1, #4]
 800f74c:	e7cc      	b.n	800f6e8 <_malloc_r+0x2c>
 800f74e:	1cc4      	adds	r4, r0, #3
 800f750:	f024 0403 	bic.w	r4, r4, #3
 800f754:	42a0      	cmp	r0, r4
 800f756:	d005      	beq.n	800f764 <_malloc_r+0xa8>
 800f758:	1a21      	subs	r1, r4, r0
 800f75a:	4630      	mov	r0, r6
 800f75c:	f000 f808 	bl	800f770 <_sbrk_r>
 800f760:	3001      	adds	r0, #1
 800f762:	d0cf      	beq.n	800f704 <_malloc_r+0x48>
 800f764:	6025      	str	r5, [r4, #0]
 800f766:	e7db      	b.n	800f720 <_malloc_r+0x64>
 800f768:	20000370 	.word	0x20000370
 800f76c:	20000374 	.word	0x20000374

0800f770 <_sbrk_r>:
 800f770:	b538      	push	{r3, r4, r5, lr}
 800f772:	4c06      	ldr	r4, [pc, #24]	; (800f78c <_sbrk_r+0x1c>)
 800f774:	2300      	movs	r3, #0
 800f776:	4605      	mov	r5, r0
 800f778:	4608      	mov	r0, r1
 800f77a:	6023      	str	r3, [r4, #0]
 800f77c:	f7ff fe82 	bl	800f484 <_sbrk>
 800f780:	1c43      	adds	r3, r0, #1
 800f782:	d102      	bne.n	800f78a <_sbrk_r+0x1a>
 800f784:	6823      	ldr	r3, [r4, #0]
 800f786:	b103      	cbz	r3, 800f78a <_sbrk_r+0x1a>
 800f788:	602b      	str	r3, [r5, #0]
 800f78a:	bd38      	pop	{r3, r4, r5, pc}
 800f78c:	20000c80 	.word	0x20000c80

0800f790 <siprintf>:
 800f790:	b40e      	push	{r1, r2, r3}
 800f792:	b500      	push	{lr}
 800f794:	b09c      	sub	sp, #112	; 0x70
 800f796:	ab1d      	add	r3, sp, #116	; 0x74
 800f798:	9002      	str	r0, [sp, #8]
 800f79a:	9006      	str	r0, [sp, #24]
 800f79c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f7a0:	4809      	ldr	r0, [pc, #36]	; (800f7c8 <siprintf+0x38>)
 800f7a2:	9107      	str	r1, [sp, #28]
 800f7a4:	9104      	str	r1, [sp, #16]
 800f7a6:	4909      	ldr	r1, [pc, #36]	; (800f7cc <siprintf+0x3c>)
 800f7a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f7ac:	9105      	str	r1, [sp, #20]
 800f7ae:	6800      	ldr	r0, [r0, #0]
 800f7b0:	9301      	str	r3, [sp, #4]
 800f7b2:	a902      	add	r1, sp, #8
 800f7b4:	f000 f878 	bl	800f8a8 <_svfiprintf_r>
 800f7b8:	9b02      	ldr	r3, [sp, #8]
 800f7ba:	2200      	movs	r2, #0
 800f7bc:	701a      	strb	r2, [r3, #0]
 800f7be:	b01c      	add	sp, #112	; 0x70
 800f7c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800f7c4:	b003      	add	sp, #12
 800f7c6:	4770      	bx	lr
 800f7c8:	20000064 	.word	0x20000064
 800f7cc:	ffff0208 	.word	0xffff0208

0800f7d0 <strcat>:
 800f7d0:	b510      	push	{r4, lr}
 800f7d2:	4603      	mov	r3, r0
 800f7d4:	781a      	ldrb	r2, [r3, #0]
 800f7d6:	1c5c      	adds	r4, r3, #1
 800f7d8:	b93a      	cbnz	r2, 800f7ea <strcat+0x1a>
 800f7da:	3b01      	subs	r3, #1
 800f7dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f7e0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f7e4:	2a00      	cmp	r2, #0
 800f7e6:	d1f9      	bne.n	800f7dc <strcat+0xc>
 800f7e8:	bd10      	pop	{r4, pc}
 800f7ea:	4623      	mov	r3, r4
 800f7ec:	e7f2      	b.n	800f7d4 <strcat+0x4>

0800f7ee <__malloc_lock>:
 800f7ee:	4770      	bx	lr

0800f7f0 <__malloc_unlock>:
 800f7f0:	4770      	bx	lr

0800f7f2 <__ssputs_r>:
 800f7f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f7f6:	688e      	ldr	r6, [r1, #8]
 800f7f8:	429e      	cmp	r6, r3
 800f7fa:	4682      	mov	sl, r0
 800f7fc:	460c      	mov	r4, r1
 800f7fe:	4690      	mov	r8, r2
 800f800:	4699      	mov	r9, r3
 800f802:	d837      	bhi.n	800f874 <__ssputs_r+0x82>
 800f804:	898a      	ldrh	r2, [r1, #12]
 800f806:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f80a:	d031      	beq.n	800f870 <__ssputs_r+0x7e>
 800f80c:	6825      	ldr	r5, [r4, #0]
 800f80e:	6909      	ldr	r1, [r1, #16]
 800f810:	1a6f      	subs	r7, r5, r1
 800f812:	6965      	ldr	r5, [r4, #20]
 800f814:	2302      	movs	r3, #2
 800f816:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f81a:	fb95 f5f3 	sdiv	r5, r5, r3
 800f81e:	f109 0301 	add.w	r3, r9, #1
 800f822:	443b      	add	r3, r7
 800f824:	429d      	cmp	r5, r3
 800f826:	bf38      	it	cc
 800f828:	461d      	movcc	r5, r3
 800f82a:	0553      	lsls	r3, r2, #21
 800f82c:	d530      	bpl.n	800f890 <__ssputs_r+0x9e>
 800f82e:	4629      	mov	r1, r5
 800f830:	f7ff ff44 	bl	800f6bc <_malloc_r>
 800f834:	4606      	mov	r6, r0
 800f836:	b950      	cbnz	r0, 800f84e <__ssputs_r+0x5c>
 800f838:	230c      	movs	r3, #12
 800f83a:	f8ca 3000 	str.w	r3, [sl]
 800f83e:	89a3      	ldrh	r3, [r4, #12]
 800f840:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f844:	81a3      	strh	r3, [r4, #12]
 800f846:	f04f 30ff 	mov.w	r0, #4294967295
 800f84a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f84e:	463a      	mov	r2, r7
 800f850:	6921      	ldr	r1, [r4, #16]
 800f852:	f000 faa9 	bl	800fda8 <memcpy>
 800f856:	89a3      	ldrh	r3, [r4, #12]
 800f858:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f85c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f860:	81a3      	strh	r3, [r4, #12]
 800f862:	6126      	str	r6, [r4, #16]
 800f864:	6165      	str	r5, [r4, #20]
 800f866:	443e      	add	r6, r7
 800f868:	1bed      	subs	r5, r5, r7
 800f86a:	6026      	str	r6, [r4, #0]
 800f86c:	60a5      	str	r5, [r4, #8]
 800f86e:	464e      	mov	r6, r9
 800f870:	454e      	cmp	r6, r9
 800f872:	d900      	bls.n	800f876 <__ssputs_r+0x84>
 800f874:	464e      	mov	r6, r9
 800f876:	4632      	mov	r2, r6
 800f878:	4641      	mov	r1, r8
 800f87a:	6820      	ldr	r0, [r4, #0]
 800f87c:	f000 fa9f 	bl	800fdbe <memmove>
 800f880:	68a3      	ldr	r3, [r4, #8]
 800f882:	1b9b      	subs	r3, r3, r6
 800f884:	60a3      	str	r3, [r4, #8]
 800f886:	6823      	ldr	r3, [r4, #0]
 800f888:	441e      	add	r6, r3
 800f88a:	6026      	str	r6, [r4, #0]
 800f88c:	2000      	movs	r0, #0
 800f88e:	e7dc      	b.n	800f84a <__ssputs_r+0x58>
 800f890:	462a      	mov	r2, r5
 800f892:	f000 faad 	bl	800fdf0 <_realloc_r>
 800f896:	4606      	mov	r6, r0
 800f898:	2800      	cmp	r0, #0
 800f89a:	d1e2      	bne.n	800f862 <__ssputs_r+0x70>
 800f89c:	6921      	ldr	r1, [r4, #16]
 800f89e:	4650      	mov	r0, sl
 800f8a0:	f7ff febe 	bl	800f620 <_free_r>
 800f8a4:	e7c8      	b.n	800f838 <__ssputs_r+0x46>
	...

0800f8a8 <_svfiprintf_r>:
 800f8a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8ac:	461d      	mov	r5, r3
 800f8ae:	898b      	ldrh	r3, [r1, #12]
 800f8b0:	061f      	lsls	r7, r3, #24
 800f8b2:	b09d      	sub	sp, #116	; 0x74
 800f8b4:	4680      	mov	r8, r0
 800f8b6:	460c      	mov	r4, r1
 800f8b8:	4616      	mov	r6, r2
 800f8ba:	d50f      	bpl.n	800f8dc <_svfiprintf_r+0x34>
 800f8bc:	690b      	ldr	r3, [r1, #16]
 800f8be:	b96b      	cbnz	r3, 800f8dc <_svfiprintf_r+0x34>
 800f8c0:	2140      	movs	r1, #64	; 0x40
 800f8c2:	f7ff fefb 	bl	800f6bc <_malloc_r>
 800f8c6:	6020      	str	r0, [r4, #0]
 800f8c8:	6120      	str	r0, [r4, #16]
 800f8ca:	b928      	cbnz	r0, 800f8d8 <_svfiprintf_r+0x30>
 800f8cc:	230c      	movs	r3, #12
 800f8ce:	f8c8 3000 	str.w	r3, [r8]
 800f8d2:	f04f 30ff 	mov.w	r0, #4294967295
 800f8d6:	e0c8      	b.n	800fa6a <_svfiprintf_r+0x1c2>
 800f8d8:	2340      	movs	r3, #64	; 0x40
 800f8da:	6163      	str	r3, [r4, #20]
 800f8dc:	2300      	movs	r3, #0
 800f8de:	9309      	str	r3, [sp, #36]	; 0x24
 800f8e0:	2320      	movs	r3, #32
 800f8e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f8e6:	2330      	movs	r3, #48	; 0x30
 800f8e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f8ec:	9503      	str	r5, [sp, #12]
 800f8ee:	f04f 0b01 	mov.w	fp, #1
 800f8f2:	4637      	mov	r7, r6
 800f8f4:	463d      	mov	r5, r7
 800f8f6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f8fa:	b10b      	cbz	r3, 800f900 <_svfiprintf_r+0x58>
 800f8fc:	2b25      	cmp	r3, #37	; 0x25
 800f8fe:	d13e      	bne.n	800f97e <_svfiprintf_r+0xd6>
 800f900:	ebb7 0a06 	subs.w	sl, r7, r6
 800f904:	d00b      	beq.n	800f91e <_svfiprintf_r+0x76>
 800f906:	4653      	mov	r3, sl
 800f908:	4632      	mov	r2, r6
 800f90a:	4621      	mov	r1, r4
 800f90c:	4640      	mov	r0, r8
 800f90e:	f7ff ff70 	bl	800f7f2 <__ssputs_r>
 800f912:	3001      	adds	r0, #1
 800f914:	f000 80a4 	beq.w	800fa60 <_svfiprintf_r+0x1b8>
 800f918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f91a:	4453      	add	r3, sl
 800f91c:	9309      	str	r3, [sp, #36]	; 0x24
 800f91e:	783b      	ldrb	r3, [r7, #0]
 800f920:	2b00      	cmp	r3, #0
 800f922:	f000 809d 	beq.w	800fa60 <_svfiprintf_r+0x1b8>
 800f926:	2300      	movs	r3, #0
 800f928:	f04f 32ff 	mov.w	r2, #4294967295
 800f92c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f930:	9304      	str	r3, [sp, #16]
 800f932:	9307      	str	r3, [sp, #28]
 800f934:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f938:	931a      	str	r3, [sp, #104]	; 0x68
 800f93a:	462f      	mov	r7, r5
 800f93c:	2205      	movs	r2, #5
 800f93e:	f817 1b01 	ldrb.w	r1, [r7], #1
 800f942:	4850      	ldr	r0, [pc, #320]	; (800fa84 <_svfiprintf_r+0x1dc>)
 800f944:	f7f0 fc84 	bl	8000250 <memchr>
 800f948:	9b04      	ldr	r3, [sp, #16]
 800f94a:	b9d0      	cbnz	r0, 800f982 <_svfiprintf_r+0xda>
 800f94c:	06d9      	lsls	r1, r3, #27
 800f94e:	bf44      	itt	mi
 800f950:	2220      	movmi	r2, #32
 800f952:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f956:	071a      	lsls	r2, r3, #28
 800f958:	bf44      	itt	mi
 800f95a:	222b      	movmi	r2, #43	; 0x2b
 800f95c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f960:	782a      	ldrb	r2, [r5, #0]
 800f962:	2a2a      	cmp	r2, #42	; 0x2a
 800f964:	d015      	beq.n	800f992 <_svfiprintf_r+0xea>
 800f966:	9a07      	ldr	r2, [sp, #28]
 800f968:	462f      	mov	r7, r5
 800f96a:	2000      	movs	r0, #0
 800f96c:	250a      	movs	r5, #10
 800f96e:	4639      	mov	r1, r7
 800f970:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f974:	3b30      	subs	r3, #48	; 0x30
 800f976:	2b09      	cmp	r3, #9
 800f978:	d94d      	bls.n	800fa16 <_svfiprintf_r+0x16e>
 800f97a:	b1b8      	cbz	r0, 800f9ac <_svfiprintf_r+0x104>
 800f97c:	e00f      	b.n	800f99e <_svfiprintf_r+0xf6>
 800f97e:	462f      	mov	r7, r5
 800f980:	e7b8      	b.n	800f8f4 <_svfiprintf_r+0x4c>
 800f982:	4a40      	ldr	r2, [pc, #256]	; (800fa84 <_svfiprintf_r+0x1dc>)
 800f984:	1a80      	subs	r0, r0, r2
 800f986:	fa0b f000 	lsl.w	r0, fp, r0
 800f98a:	4318      	orrs	r0, r3
 800f98c:	9004      	str	r0, [sp, #16]
 800f98e:	463d      	mov	r5, r7
 800f990:	e7d3      	b.n	800f93a <_svfiprintf_r+0x92>
 800f992:	9a03      	ldr	r2, [sp, #12]
 800f994:	1d11      	adds	r1, r2, #4
 800f996:	6812      	ldr	r2, [r2, #0]
 800f998:	9103      	str	r1, [sp, #12]
 800f99a:	2a00      	cmp	r2, #0
 800f99c:	db01      	blt.n	800f9a2 <_svfiprintf_r+0xfa>
 800f99e:	9207      	str	r2, [sp, #28]
 800f9a0:	e004      	b.n	800f9ac <_svfiprintf_r+0x104>
 800f9a2:	4252      	negs	r2, r2
 800f9a4:	f043 0302 	orr.w	r3, r3, #2
 800f9a8:	9207      	str	r2, [sp, #28]
 800f9aa:	9304      	str	r3, [sp, #16]
 800f9ac:	783b      	ldrb	r3, [r7, #0]
 800f9ae:	2b2e      	cmp	r3, #46	; 0x2e
 800f9b0:	d10c      	bne.n	800f9cc <_svfiprintf_r+0x124>
 800f9b2:	787b      	ldrb	r3, [r7, #1]
 800f9b4:	2b2a      	cmp	r3, #42	; 0x2a
 800f9b6:	d133      	bne.n	800fa20 <_svfiprintf_r+0x178>
 800f9b8:	9b03      	ldr	r3, [sp, #12]
 800f9ba:	1d1a      	adds	r2, r3, #4
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	9203      	str	r2, [sp, #12]
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	bfb8      	it	lt
 800f9c4:	f04f 33ff 	movlt.w	r3, #4294967295
 800f9c8:	3702      	adds	r7, #2
 800f9ca:	9305      	str	r3, [sp, #20]
 800f9cc:	4d2e      	ldr	r5, [pc, #184]	; (800fa88 <_svfiprintf_r+0x1e0>)
 800f9ce:	7839      	ldrb	r1, [r7, #0]
 800f9d0:	2203      	movs	r2, #3
 800f9d2:	4628      	mov	r0, r5
 800f9d4:	f7f0 fc3c 	bl	8000250 <memchr>
 800f9d8:	b138      	cbz	r0, 800f9ea <_svfiprintf_r+0x142>
 800f9da:	2340      	movs	r3, #64	; 0x40
 800f9dc:	1b40      	subs	r0, r0, r5
 800f9de:	fa03 f000 	lsl.w	r0, r3, r0
 800f9e2:	9b04      	ldr	r3, [sp, #16]
 800f9e4:	4303      	orrs	r3, r0
 800f9e6:	3701      	adds	r7, #1
 800f9e8:	9304      	str	r3, [sp, #16]
 800f9ea:	7839      	ldrb	r1, [r7, #0]
 800f9ec:	4827      	ldr	r0, [pc, #156]	; (800fa8c <_svfiprintf_r+0x1e4>)
 800f9ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f9f2:	2206      	movs	r2, #6
 800f9f4:	1c7e      	adds	r6, r7, #1
 800f9f6:	f7f0 fc2b 	bl	8000250 <memchr>
 800f9fa:	2800      	cmp	r0, #0
 800f9fc:	d038      	beq.n	800fa70 <_svfiprintf_r+0x1c8>
 800f9fe:	4b24      	ldr	r3, [pc, #144]	; (800fa90 <_svfiprintf_r+0x1e8>)
 800fa00:	bb13      	cbnz	r3, 800fa48 <_svfiprintf_r+0x1a0>
 800fa02:	9b03      	ldr	r3, [sp, #12]
 800fa04:	3307      	adds	r3, #7
 800fa06:	f023 0307 	bic.w	r3, r3, #7
 800fa0a:	3308      	adds	r3, #8
 800fa0c:	9303      	str	r3, [sp, #12]
 800fa0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fa10:	444b      	add	r3, r9
 800fa12:	9309      	str	r3, [sp, #36]	; 0x24
 800fa14:	e76d      	b.n	800f8f2 <_svfiprintf_r+0x4a>
 800fa16:	fb05 3202 	mla	r2, r5, r2, r3
 800fa1a:	2001      	movs	r0, #1
 800fa1c:	460f      	mov	r7, r1
 800fa1e:	e7a6      	b.n	800f96e <_svfiprintf_r+0xc6>
 800fa20:	2300      	movs	r3, #0
 800fa22:	3701      	adds	r7, #1
 800fa24:	9305      	str	r3, [sp, #20]
 800fa26:	4619      	mov	r1, r3
 800fa28:	250a      	movs	r5, #10
 800fa2a:	4638      	mov	r0, r7
 800fa2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fa30:	3a30      	subs	r2, #48	; 0x30
 800fa32:	2a09      	cmp	r2, #9
 800fa34:	d903      	bls.n	800fa3e <_svfiprintf_r+0x196>
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d0c8      	beq.n	800f9cc <_svfiprintf_r+0x124>
 800fa3a:	9105      	str	r1, [sp, #20]
 800fa3c:	e7c6      	b.n	800f9cc <_svfiprintf_r+0x124>
 800fa3e:	fb05 2101 	mla	r1, r5, r1, r2
 800fa42:	2301      	movs	r3, #1
 800fa44:	4607      	mov	r7, r0
 800fa46:	e7f0      	b.n	800fa2a <_svfiprintf_r+0x182>
 800fa48:	ab03      	add	r3, sp, #12
 800fa4a:	9300      	str	r3, [sp, #0]
 800fa4c:	4622      	mov	r2, r4
 800fa4e:	4b11      	ldr	r3, [pc, #68]	; (800fa94 <_svfiprintf_r+0x1ec>)
 800fa50:	a904      	add	r1, sp, #16
 800fa52:	4640      	mov	r0, r8
 800fa54:	f3af 8000 	nop.w
 800fa58:	f1b0 3fff 	cmp.w	r0, #4294967295
 800fa5c:	4681      	mov	r9, r0
 800fa5e:	d1d6      	bne.n	800fa0e <_svfiprintf_r+0x166>
 800fa60:	89a3      	ldrh	r3, [r4, #12]
 800fa62:	065b      	lsls	r3, r3, #25
 800fa64:	f53f af35 	bmi.w	800f8d2 <_svfiprintf_r+0x2a>
 800fa68:	9809      	ldr	r0, [sp, #36]	; 0x24
 800fa6a:	b01d      	add	sp, #116	; 0x74
 800fa6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa70:	ab03      	add	r3, sp, #12
 800fa72:	9300      	str	r3, [sp, #0]
 800fa74:	4622      	mov	r2, r4
 800fa76:	4b07      	ldr	r3, [pc, #28]	; (800fa94 <_svfiprintf_r+0x1ec>)
 800fa78:	a904      	add	r1, sp, #16
 800fa7a:	4640      	mov	r0, r8
 800fa7c:	f000 f882 	bl	800fb84 <_printf_i>
 800fa80:	e7ea      	b.n	800fa58 <_svfiprintf_r+0x1b0>
 800fa82:	bf00      	nop
 800fa84:	08011ef4 	.word	0x08011ef4
 800fa88:	08011efa 	.word	0x08011efa
 800fa8c:	08011efe 	.word	0x08011efe
 800fa90:	00000000 	.word	0x00000000
 800fa94:	0800f7f3 	.word	0x0800f7f3

0800fa98 <_printf_common>:
 800fa98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fa9c:	4691      	mov	r9, r2
 800fa9e:	461f      	mov	r7, r3
 800faa0:	688a      	ldr	r2, [r1, #8]
 800faa2:	690b      	ldr	r3, [r1, #16]
 800faa4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800faa8:	4293      	cmp	r3, r2
 800faaa:	bfb8      	it	lt
 800faac:	4613      	movlt	r3, r2
 800faae:	f8c9 3000 	str.w	r3, [r9]
 800fab2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800fab6:	4606      	mov	r6, r0
 800fab8:	460c      	mov	r4, r1
 800faba:	b112      	cbz	r2, 800fac2 <_printf_common+0x2a>
 800fabc:	3301      	adds	r3, #1
 800fabe:	f8c9 3000 	str.w	r3, [r9]
 800fac2:	6823      	ldr	r3, [r4, #0]
 800fac4:	0699      	lsls	r1, r3, #26
 800fac6:	bf42      	ittt	mi
 800fac8:	f8d9 3000 	ldrmi.w	r3, [r9]
 800facc:	3302      	addmi	r3, #2
 800face:	f8c9 3000 	strmi.w	r3, [r9]
 800fad2:	6825      	ldr	r5, [r4, #0]
 800fad4:	f015 0506 	ands.w	r5, r5, #6
 800fad8:	d107      	bne.n	800faea <_printf_common+0x52>
 800fada:	f104 0a19 	add.w	sl, r4, #25
 800fade:	68e3      	ldr	r3, [r4, #12]
 800fae0:	f8d9 2000 	ldr.w	r2, [r9]
 800fae4:	1a9b      	subs	r3, r3, r2
 800fae6:	42ab      	cmp	r3, r5
 800fae8:	dc28      	bgt.n	800fb3c <_printf_common+0xa4>
 800faea:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800faee:	6822      	ldr	r2, [r4, #0]
 800faf0:	3300      	adds	r3, #0
 800faf2:	bf18      	it	ne
 800faf4:	2301      	movne	r3, #1
 800faf6:	0692      	lsls	r2, r2, #26
 800faf8:	d42d      	bmi.n	800fb56 <_printf_common+0xbe>
 800fafa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fafe:	4639      	mov	r1, r7
 800fb00:	4630      	mov	r0, r6
 800fb02:	47c0      	blx	r8
 800fb04:	3001      	adds	r0, #1
 800fb06:	d020      	beq.n	800fb4a <_printf_common+0xb2>
 800fb08:	6823      	ldr	r3, [r4, #0]
 800fb0a:	68e5      	ldr	r5, [r4, #12]
 800fb0c:	f8d9 2000 	ldr.w	r2, [r9]
 800fb10:	f003 0306 	and.w	r3, r3, #6
 800fb14:	2b04      	cmp	r3, #4
 800fb16:	bf08      	it	eq
 800fb18:	1aad      	subeq	r5, r5, r2
 800fb1a:	68a3      	ldr	r3, [r4, #8]
 800fb1c:	6922      	ldr	r2, [r4, #16]
 800fb1e:	bf0c      	ite	eq
 800fb20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fb24:	2500      	movne	r5, #0
 800fb26:	4293      	cmp	r3, r2
 800fb28:	bfc4      	itt	gt
 800fb2a:	1a9b      	subgt	r3, r3, r2
 800fb2c:	18ed      	addgt	r5, r5, r3
 800fb2e:	f04f 0900 	mov.w	r9, #0
 800fb32:	341a      	adds	r4, #26
 800fb34:	454d      	cmp	r5, r9
 800fb36:	d11a      	bne.n	800fb6e <_printf_common+0xd6>
 800fb38:	2000      	movs	r0, #0
 800fb3a:	e008      	b.n	800fb4e <_printf_common+0xb6>
 800fb3c:	2301      	movs	r3, #1
 800fb3e:	4652      	mov	r2, sl
 800fb40:	4639      	mov	r1, r7
 800fb42:	4630      	mov	r0, r6
 800fb44:	47c0      	blx	r8
 800fb46:	3001      	adds	r0, #1
 800fb48:	d103      	bne.n	800fb52 <_printf_common+0xba>
 800fb4a:	f04f 30ff 	mov.w	r0, #4294967295
 800fb4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fb52:	3501      	adds	r5, #1
 800fb54:	e7c3      	b.n	800fade <_printf_common+0x46>
 800fb56:	18e1      	adds	r1, r4, r3
 800fb58:	1c5a      	adds	r2, r3, #1
 800fb5a:	2030      	movs	r0, #48	; 0x30
 800fb5c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800fb60:	4422      	add	r2, r4
 800fb62:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800fb66:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fb6a:	3302      	adds	r3, #2
 800fb6c:	e7c5      	b.n	800fafa <_printf_common+0x62>
 800fb6e:	2301      	movs	r3, #1
 800fb70:	4622      	mov	r2, r4
 800fb72:	4639      	mov	r1, r7
 800fb74:	4630      	mov	r0, r6
 800fb76:	47c0      	blx	r8
 800fb78:	3001      	adds	r0, #1
 800fb7a:	d0e6      	beq.n	800fb4a <_printf_common+0xb2>
 800fb7c:	f109 0901 	add.w	r9, r9, #1
 800fb80:	e7d8      	b.n	800fb34 <_printf_common+0x9c>
	...

0800fb84 <_printf_i>:
 800fb84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fb88:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800fb8c:	460c      	mov	r4, r1
 800fb8e:	7e09      	ldrb	r1, [r1, #24]
 800fb90:	b085      	sub	sp, #20
 800fb92:	296e      	cmp	r1, #110	; 0x6e
 800fb94:	4617      	mov	r7, r2
 800fb96:	4606      	mov	r6, r0
 800fb98:	4698      	mov	r8, r3
 800fb9a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fb9c:	f000 80b3 	beq.w	800fd06 <_printf_i+0x182>
 800fba0:	d822      	bhi.n	800fbe8 <_printf_i+0x64>
 800fba2:	2963      	cmp	r1, #99	; 0x63
 800fba4:	d036      	beq.n	800fc14 <_printf_i+0x90>
 800fba6:	d80a      	bhi.n	800fbbe <_printf_i+0x3a>
 800fba8:	2900      	cmp	r1, #0
 800fbaa:	f000 80b9 	beq.w	800fd20 <_printf_i+0x19c>
 800fbae:	2958      	cmp	r1, #88	; 0x58
 800fbb0:	f000 8083 	beq.w	800fcba <_printf_i+0x136>
 800fbb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fbb8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800fbbc:	e032      	b.n	800fc24 <_printf_i+0xa0>
 800fbbe:	2964      	cmp	r1, #100	; 0x64
 800fbc0:	d001      	beq.n	800fbc6 <_printf_i+0x42>
 800fbc2:	2969      	cmp	r1, #105	; 0x69
 800fbc4:	d1f6      	bne.n	800fbb4 <_printf_i+0x30>
 800fbc6:	6820      	ldr	r0, [r4, #0]
 800fbc8:	6813      	ldr	r3, [r2, #0]
 800fbca:	0605      	lsls	r5, r0, #24
 800fbcc:	f103 0104 	add.w	r1, r3, #4
 800fbd0:	d52a      	bpl.n	800fc28 <_printf_i+0xa4>
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	6011      	str	r1, [r2, #0]
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	da03      	bge.n	800fbe2 <_printf_i+0x5e>
 800fbda:	222d      	movs	r2, #45	; 0x2d
 800fbdc:	425b      	negs	r3, r3
 800fbde:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800fbe2:	486f      	ldr	r0, [pc, #444]	; (800fda0 <_printf_i+0x21c>)
 800fbe4:	220a      	movs	r2, #10
 800fbe6:	e039      	b.n	800fc5c <_printf_i+0xd8>
 800fbe8:	2973      	cmp	r1, #115	; 0x73
 800fbea:	f000 809d 	beq.w	800fd28 <_printf_i+0x1a4>
 800fbee:	d808      	bhi.n	800fc02 <_printf_i+0x7e>
 800fbf0:	296f      	cmp	r1, #111	; 0x6f
 800fbf2:	d020      	beq.n	800fc36 <_printf_i+0xb2>
 800fbf4:	2970      	cmp	r1, #112	; 0x70
 800fbf6:	d1dd      	bne.n	800fbb4 <_printf_i+0x30>
 800fbf8:	6823      	ldr	r3, [r4, #0]
 800fbfa:	f043 0320 	orr.w	r3, r3, #32
 800fbfe:	6023      	str	r3, [r4, #0]
 800fc00:	e003      	b.n	800fc0a <_printf_i+0x86>
 800fc02:	2975      	cmp	r1, #117	; 0x75
 800fc04:	d017      	beq.n	800fc36 <_printf_i+0xb2>
 800fc06:	2978      	cmp	r1, #120	; 0x78
 800fc08:	d1d4      	bne.n	800fbb4 <_printf_i+0x30>
 800fc0a:	2378      	movs	r3, #120	; 0x78
 800fc0c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fc10:	4864      	ldr	r0, [pc, #400]	; (800fda4 <_printf_i+0x220>)
 800fc12:	e055      	b.n	800fcc0 <_printf_i+0x13c>
 800fc14:	6813      	ldr	r3, [r2, #0]
 800fc16:	1d19      	adds	r1, r3, #4
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	6011      	str	r1, [r2, #0]
 800fc1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fc20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fc24:	2301      	movs	r3, #1
 800fc26:	e08c      	b.n	800fd42 <_printf_i+0x1be>
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	6011      	str	r1, [r2, #0]
 800fc2c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800fc30:	bf18      	it	ne
 800fc32:	b21b      	sxthne	r3, r3
 800fc34:	e7cf      	b.n	800fbd6 <_printf_i+0x52>
 800fc36:	6813      	ldr	r3, [r2, #0]
 800fc38:	6825      	ldr	r5, [r4, #0]
 800fc3a:	1d18      	adds	r0, r3, #4
 800fc3c:	6010      	str	r0, [r2, #0]
 800fc3e:	0628      	lsls	r0, r5, #24
 800fc40:	d501      	bpl.n	800fc46 <_printf_i+0xc2>
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	e002      	b.n	800fc4c <_printf_i+0xc8>
 800fc46:	0668      	lsls	r0, r5, #25
 800fc48:	d5fb      	bpl.n	800fc42 <_printf_i+0xbe>
 800fc4a:	881b      	ldrh	r3, [r3, #0]
 800fc4c:	4854      	ldr	r0, [pc, #336]	; (800fda0 <_printf_i+0x21c>)
 800fc4e:	296f      	cmp	r1, #111	; 0x6f
 800fc50:	bf14      	ite	ne
 800fc52:	220a      	movne	r2, #10
 800fc54:	2208      	moveq	r2, #8
 800fc56:	2100      	movs	r1, #0
 800fc58:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fc5c:	6865      	ldr	r5, [r4, #4]
 800fc5e:	60a5      	str	r5, [r4, #8]
 800fc60:	2d00      	cmp	r5, #0
 800fc62:	f2c0 8095 	blt.w	800fd90 <_printf_i+0x20c>
 800fc66:	6821      	ldr	r1, [r4, #0]
 800fc68:	f021 0104 	bic.w	r1, r1, #4
 800fc6c:	6021      	str	r1, [r4, #0]
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d13d      	bne.n	800fcee <_printf_i+0x16a>
 800fc72:	2d00      	cmp	r5, #0
 800fc74:	f040 808e 	bne.w	800fd94 <_printf_i+0x210>
 800fc78:	4665      	mov	r5, ip
 800fc7a:	2a08      	cmp	r2, #8
 800fc7c:	d10b      	bne.n	800fc96 <_printf_i+0x112>
 800fc7e:	6823      	ldr	r3, [r4, #0]
 800fc80:	07db      	lsls	r3, r3, #31
 800fc82:	d508      	bpl.n	800fc96 <_printf_i+0x112>
 800fc84:	6923      	ldr	r3, [r4, #16]
 800fc86:	6862      	ldr	r2, [r4, #4]
 800fc88:	429a      	cmp	r2, r3
 800fc8a:	bfde      	ittt	le
 800fc8c:	2330      	movle	r3, #48	; 0x30
 800fc8e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fc92:	f105 35ff 	addle.w	r5, r5, #4294967295
 800fc96:	ebac 0305 	sub.w	r3, ip, r5
 800fc9a:	6123      	str	r3, [r4, #16]
 800fc9c:	f8cd 8000 	str.w	r8, [sp]
 800fca0:	463b      	mov	r3, r7
 800fca2:	aa03      	add	r2, sp, #12
 800fca4:	4621      	mov	r1, r4
 800fca6:	4630      	mov	r0, r6
 800fca8:	f7ff fef6 	bl	800fa98 <_printf_common>
 800fcac:	3001      	adds	r0, #1
 800fcae:	d14d      	bne.n	800fd4c <_printf_i+0x1c8>
 800fcb0:	f04f 30ff 	mov.w	r0, #4294967295
 800fcb4:	b005      	add	sp, #20
 800fcb6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fcba:	4839      	ldr	r0, [pc, #228]	; (800fda0 <_printf_i+0x21c>)
 800fcbc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800fcc0:	6813      	ldr	r3, [r2, #0]
 800fcc2:	6821      	ldr	r1, [r4, #0]
 800fcc4:	1d1d      	adds	r5, r3, #4
 800fcc6:	681b      	ldr	r3, [r3, #0]
 800fcc8:	6015      	str	r5, [r2, #0]
 800fcca:	060a      	lsls	r2, r1, #24
 800fccc:	d50b      	bpl.n	800fce6 <_printf_i+0x162>
 800fcce:	07ca      	lsls	r2, r1, #31
 800fcd0:	bf44      	itt	mi
 800fcd2:	f041 0120 	orrmi.w	r1, r1, #32
 800fcd6:	6021      	strmi	r1, [r4, #0]
 800fcd8:	b91b      	cbnz	r3, 800fce2 <_printf_i+0x15e>
 800fcda:	6822      	ldr	r2, [r4, #0]
 800fcdc:	f022 0220 	bic.w	r2, r2, #32
 800fce0:	6022      	str	r2, [r4, #0]
 800fce2:	2210      	movs	r2, #16
 800fce4:	e7b7      	b.n	800fc56 <_printf_i+0xd2>
 800fce6:	064d      	lsls	r5, r1, #25
 800fce8:	bf48      	it	mi
 800fcea:	b29b      	uxthmi	r3, r3
 800fcec:	e7ef      	b.n	800fcce <_printf_i+0x14a>
 800fcee:	4665      	mov	r5, ip
 800fcf0:	fbb3 f1f2 	udiv	r1, r3, r2
 800fcf4:	fb02 3311 	mls	r3, r2, r1, r3
 800fcf8:	5cc3      	ldrb	r3, [r0, r3]
 800fcfa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800fcfe:	460b      	mov	r3, r1
 800fd00:	2900      	cmp	r1, #0
 800fd02:	d1f5      	bne.n	800fcf0 <_printf_i+0x16c>
 800fd04:	e7b9      	b.n	800fc7a <_printf_i+0xf6>
 800fd06:	6813      	ldr	r3, [r2, #0]
 800fd08:	6825      	ldr	r5, [r4, #0]
 800fd0a:	6961      	ldr	r1, [r4, #20]
 800fd0c:	1d18      	adds	r0, r3, #4
 800fd0e:	6010      	str	r0, [r2, #0]
 800fd10:	0628      	lsls	r0, r5, #24
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	d501      	bpl.n	800fd1a <_printf_i+0x196>
 800fd16:	6019      	str	r1, [r3, #0]
 800fd18:	e002      	b.n	800fd20 <_printf_i+0x19c>
 800fd1a:	066a      	lsls	r2, r5, #25
 800fd1c:	d5fb      	bpl.n	800fd16 <_printf_i+0x192>
 800fd1e:	8019      	strh	r1, [r3, #0]
 800fd20:	2300      	movs	r3, #0
 800fd22:	6123      	str	r3, [r4, #16]
 800fd24:	4665      	mov	r5, ip
 800fd26:	e7b9      	b.n	800fc9c <_printf_i+0x118>
 800fd28:	6813      	ldr	r3, [r2, #0]
 800fd2a:	1d19      	adds	r1, r3, #4
 800fd2c:	6011      	str	r1, [r2, #0]
 800fd2e:	681d      	ldr	r5, [r3, #0]
 800fd30:	6862      	ldr	r2, [r4, #4]
 800fd32:	2100      	movs	r1, #0
 800fd34:	4628      	mov	r0, r5
 800fd36:	f7f0 fa8b 	bl	8000250 <memchr>
 800fd3a:	b108      	cbz	r0, 800fd40 <_printf_i+0x1bc>
 800fd3c:	1b40      	subs	r0, r0, r5
 800fd3e:	6060      	str	r0, [r4, #4]
 800fd40:	6863      	ldr	r3, [r4, #4]
 800fd42:	6123      	str	r3, [r4, #16]
 800fd44:	2300      	movs	r3, #0
 800fd46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fd4a:	e7a7      	b.n	800fc9c <_printf_i+0x118>
 800fd4c:	6923      	ldr	r3, [r4, #16]
 800fd4e:	462a      	mov	r2, r5
 800fd50:	4639      	mov	r1, r7
 800fd52:	4630      	mov	r0, r6
 800fd54:	47c0      	blx	r8
 800fd56:	3001      	adds	r0, #1
 800fd58:	d0aa      	beq.n	800fcb0 <_printf_i+0x12c>
 800fd5a:	6823      	ldr	r3, [r4, #0]
 800fd5c:	079b      	lsls	r3, r3, #30
 800fd5e:	d413      	bmi.n	800fd88 <_printf_i+0x204>
 800fd60:	68e0      	ldr	r0, [r4, #12]
 800fd62:	9b03      	ldr	r3, [sp, #12]
 800fd64:	4298      	cmp	r0, r3
 800fd66:	bfb8      	it	lt
 800fd68:	4618      	movlt	r0, r3
 800fd6a:	e7a3      	b.n	800fcb4 <_printf_i+0x130>
 800fd6c:	2301      	movs	r3, #1
 800fd6e:	464a      	mov	r2, r9
 800fd70:	4639      	mov	r1, r7
 800fd72:	4630      	mov	r0, r6
 800fd74:	47c0      	blx	r8
 800fd76:	3001      	adds	r0, #1
 800fd78:	d09a      	beq.n	800fcb0 <_printf_i+0x12c>
 800fd7a:	3501      	adds	r5, #1
 800fd7c:	68e3      	ldr	r3, [r4, #12]
 800fd7e:	9a03      	ldr	r2, [sp, #12]
 800fd80:	1a9b      	subs	r3, r3, r2
 800fd82:	42ab      	cmp	r3, r5
 800fd84:	dcf2      	bgt.n	800fd6c <_printf_i+0x1e8>
 800fd86:	e7eb      	b.n	800fd60 <_printf_i+0x1dc>
 800fd88:	2500      	movs	r5, #0
 800fd8a:	f104 0919 	add.w	r9, r4, #25
 800fd8e:	e7f5      	b.n	800fd7c <_printf_i+0x1f8>
 800fd90:	2b00      	cmp	r3, #0
 800fd92:	d1ac      	bne.n	800fcee <_printf_i+0x16a>
 800fd94:	7803      	ldrb	r3, [r0, #0]
 800fd96:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fd9a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fd9e:	e76c      	b.n	800fc7a <_printf_i+0xf6>
 800fda0:	08011f05 	.word	0x08011f05
 800fda4:	08011f16 	.word	0x08011f16

0800fda8 <memcpy>:
 800fda8:	b510      	push	{r4, lr}
 800fdaa:	1e43      	subs	r3, r0, #1
 800fdac:	440a      	add	r2, r1
 800fdae:	4291      	cmp	r1, r2
 800fdb0:	d100      	bne.n	800fdb4 <memcpy+0xc>
 800fdb2:	bd10      	pop	{r4, pc}
 800fdb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fdb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fdbc:	e7f7      	b.n	800fdae <memcpy+0x6>

0800fdbe <memmove>:
 800fdbe:	4288      	cmp	r0, r1
 800fdc0:	b510      	push	{r4, lr}
 800fdc2:	eb01 0302 	add.w	r3, r1, r2
 800fdc6:	d807      	bhi.n	800fdd8 <memmove+0x1a>
 800fdc8:	1e42      	subs	r2, r0, #1
 800fdca:	4299      	cmp	r1, r3
 800fdcc:	d00a      	beq.n	800fde4 <memmove+0x26>
 800fdce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fdd2:	f802 4f01 	strb.w	r4, [r2, #1]!
 800fdd6:	e7f8      	b.n	800fdca <memmove+0xc>
 800fdd8:	4283      	cmp	r3, r0
 800fdda:	d9f5      	bls.n	800fdc8 <memmove+0xa>
 800fddc:	1881      	adds	r1, r0, r2
 800fdde:	1ad2      	subs	r2, r2, r3
 800fde0:	42d3      	cmn	r3, r2
 800fde2:	d100      	bne.n	800fde6 <memmove+0x28>
 800fde4:	bd10      	pop	{r4, pc}
 800fde6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fdea:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800fdee:	e7f7      	b.n	800fde0 <memmove+0x22>

0800fdf0 <_realloc_r>:
 800fdf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdf2:	4607      	mov	r7, r0
 800fdf4:	4614      	mov	r4, r2
 800fdf6:	460e      	mov	r6, r1
 800fdf8:	b921      	cbnz	r1, 800fe04 <_realloc_r+0x14>
 800fdfa:	4611      	mov	r1, r2
 800fdfc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fe00:	f7ff bc5c 	b.w	800f6bc <_malloc_r>
 800fe04:	b922      	cbnz	r2, 800fe10 <_realloc_r+0x20>
 800fe06:	f7ff fc0b 	bl	800f620 <_free_r>
 800fe0a:	4625      	mov	r5, r4
 800fe0c:	4628      	mov	r0, r5
 800fe0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe10:	f000 f814 	bl	800fe3c <_malloc_usable_size_r>
 800fe14:	42a0      	cmp	r0, r4
 800fe16:	d20f      	bcs.n	800fe38 <_realloc_r+0x48>
 800fe18:	4621      	mov	r1, r4
 800fe1a:	4638      	mov	r0, r7
 800fe1c:	f7ff fc4e 	bl	800f6bc <_malloc_r>
 800fe20:	4605      	mov	r5, r0
 800fe22:	2800      	cmp	r0, #0
 800fe24:	d0f2      	beq.n	800fe0c <_realloc_r+0x1c>
 800fe26:	4631      	mov	r1, r6
 800fe28:	4622      	mov	r2, r4
 800fe2a:	f7ff ffbd 	bl	800fda8 <memcpy>
 800fe2e:	4631      	mov	r1, r6
 800fe30:	4638      	mov	r0, r7
 800fe32:	f7ff fbf5 	bl	800f620 <_free_r>
 800fe36:	e7e9      	b.n	800fe0c <_realloc_r+0x1c>
 800fe38:	4635      	mov	r5, r6
 800fe3a:	e7e7      	b.n	800fe0c <_realloc_r+0x1c>

0800fe3c <_malloc_usable_size_r>:
 800fe3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fe40:	1f18      	subs	r0, r3, #4
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	bfbc      	itt	lt
 800fe46:	580b      	ldrlt	r3, [r1, r0]
 800fe48:	18c0      	addlt	r0, r0, r3
 800fe4a:	4770      	bx	lr

0800fe4c <_init>:
 800fe4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe4e:	bf00      	nop
 800fe50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe52:	bc08      	pop	{r3}
 800fe54:	469e      	mov	lr, r3
 800fe56:	4770      	bx	lr

0800fe58 <_fini>:
 800fe58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe5a:	bf00      	nop
 800fe5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe5e:	bc08      	pop	{r3}
 800fe60:	469e      	mov	lr, r3
 800fe62:	4770      	bx	lr
