{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617981333505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617981333505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 12:15:33 2021 " "Processing started: Fri Apr 09 12:15:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617981333505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981333505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981333505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617981333870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617981333870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller_v2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller_v2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller_v2_1-controller " "Found design unit 1: lcd_controller_v2_1-controller" {  } { { "lcd_controller_v2_1.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_controller_v2_1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342275 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller_v2_1 " "Found entity 1: lcd_controller_v2_1" {  } { { "lcd_controller_v2_1.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_controller_v2_1.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seteseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seteseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seteseg-behavior " "Found design unit 1: seteseg-behavior" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/seteseg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342278 ""} { "Info" "ISGN_ENTITY_NAME" "1 seteseg " "Found entity 1: seteseg" {  } { { "seteseg.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/seteseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_relogio-contar " "Found design unit 1: contador_relogio-contar" {  } { { "contador_relogio.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342281 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_relogio " "Found entity 1: contador_relogio" {  } { { "contador_relogio.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-Behavioral " "Found design unit 1: divisor-Behavioral" {  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342283 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menu-Behavior " "Found design unit 1: menu-Behavior" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342286 ""} { "Info" "ISGN_ENTITY_NAME" "1 menu " "Found entity 1: menu" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor2s-Behavioral " "Found design unit 1: divisor2s-Behavioral" {  } { { "divisor2s.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor2s.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342288 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor2s " "Found entity 1: divisor2s" {  } { { "divisor2s.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor2s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example-behavior " "Found design unit 1: lcd_example-behavior" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342291 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example " "Found entity 1: lcd_example" {  } { { "lcd_example.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testecontdisp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testecontdisp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testecontdisp " "Found entity 1: testecontdisp" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-comparar " "Found design unit 1: comparador-comparar" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342297 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_3favs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_3favs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example_3favs-behavior " "Found design unit 1: lcd_example_3favs-behavior" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342300 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example_3favs " "Found entity 1: lcd_example_3favs" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme-seta " "Found design unit 1: set_alarme-seta" {  } { { "set_alarme.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342303 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme " "Found entity 1: set_alarme" {  } { { "set_alarme.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_set_alarme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file teste_set_alarme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 teste_set_alarme " "Found entity 1: teste_set_alarme" {  } { { "teste_set_alarme.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/teste_set_alarme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-behavior " "Found design unit 1: lcd-behavior" {  } { { "lcd.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342308 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_favs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_favs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_example_favs-behavior " "Found design unit 1: lcd_example_favs-behavior" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342311 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_example_favs " "Found entity 1: lcd_example_favs" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_lcd-beh " "Found design unit 1: MUX_lcd-beh" {  } { { "MUX_lcd.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/MUX_lcd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342313 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_lcd " "Found entity 1: MUX_lcd" {  } { { "MUX_lcd.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/MUX_lcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme_bruno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme_bruno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme_bruno-seta " "Found design unit 1: set_alarme_bruno-seta" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342316 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme_bruno " "Found entity 1: set_alarme_bruno" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme_victor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme_victor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme_victor-seta " "Found design unit 1: set_alarme_victor-seta" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342319 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme_victor " "Found entity 1: set_alarme_victor" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_alarme_vinicius.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_alarme_vinicius.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_alarme_vinicius-seta " "Found design unit 1: set_alarme_vinicius-seta" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342322 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_alarme_vinicius " "Found entity 1: set_alarme_vinicius" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_example_bruno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_example_bruno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_bruno-behavior " "Found design unit 1: lcd_bruno-behavior" {  } { { "lcd_example_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_bruno.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342326 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_bruno " "Found entity 1: lcd_bruno" {  } { { "lcd_example_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_bruno.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_hora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_hora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_hora-seta " "Found design unit 1: set_hora-seta" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342329 ""} { "Info" "ISGN_ENTITY_NAME" "1 set_hora " "Found entity 1: set_hora" {  } { { "set_hora.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_hora.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_relogio_set.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_relogio_set.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_relogio_set-contar " "Found design unit 1: contador_relogio_set-contar" {  } { { "contador_relogio_set.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_set.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342331 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_relogio_set " "Found entity 1: contador_relogio_set" {  } { { "contador_relogio_set.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/contador_relogio_set.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981342331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testecontdisp " "Elaborating entity \"testecontdisp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617981342380 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador1\[3..0\] contador " "Bus \"contador1\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617981342386 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador2\[3..0\] contador " "Bus \"contador2\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617981342386 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador3\[3..0\] contador " "Bus \"contador3\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } { 224 880 1096 496 "inst" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617981342386 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador " "Converted elements in bus name \"contador\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador\[3..0\] contador3..0 " "Converted element name(s) from \"contador\[3..0\]\" to \"contador3..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342386 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342386 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador1 " "Converted elements in bus name \"contador1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador1\[3..0\] contador13..0 " "Converted element name(s) from \"contador1\[3..0\]\" to \"contador13..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342386 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342386 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador2 " "Converted elements in bus name \"contador2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador2\[3..0\] contador23..0 " "Converted element name(s) from \"contador2\[3..0\]\" to \"contador23..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342386 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342386 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador3 " "Converted elements in bus name \"contador3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador3\[3..0\] contador33..0 " "Converted element name(s) from \"contador3\[3..0\]\" to \"contador33..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342386 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342386 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador1\[3..0\] contador " "Bus \"contador1\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 840 -96 120 1112 "inst14" "" } { 840 -96 120 1112 "inst14" "" } { 840 -96 120 1112 "inst14" "" } { 840 -96 120 1112 "inst14" "" } { 840 -96 120 1112 "inst14" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617981342386 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador2\[3..0\] contador " "Bus \"contador2\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 840 -96 120 1112 "inst14" "" } { 840 -96 120 1112 "inst14" "" } { 840 -96 120 1112 "inst14" "" } { 840 -96 120 1112 "inst14" "" } { 840 -96 120 1112 "inst14" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617981342387 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador3\[3..0\] contador " "Bus \"contador3\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 840 -96 120 1112 "inst14" "" } { 840 -96 120 1112 "inst14" "" } { 840 -96 120 1112 "inst14" "" } { 840 -96 120 1112 "inst14" "" } { 840 -96 120 1112 "inst14" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617981342387 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador " "Converted elements in bus name \"contador\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador\[3..0\] contador3..0 " "Converted element name(s) from \"contador\[3..0\]\" to \"contador3..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 840 -96 120 1112 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342387 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 840 -96 120 1112 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342387 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador1 " "Converted elements in bus name \"contador1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador1\[3..0\] contador13..0 " "Converted element name(s) from \"contador1\[3..0\]\" to \"contador13..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 840 -96 120 1112 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342387 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 840 -96 120 1112 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342387 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador2 " "Converted elements in bus name \"contador2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador2\[3..0\] contador23..0 " "Converted element name(s) from \"contador2\[3..0\]\" to \"contador23..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 840 -96 120 1112 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342387 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 840 -96 120 1112 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342387 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador3 " "Converted elements in bus name \"contador3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador3\[3..0\] contador33..0 " "Converted element name(s) from \"contador3\[3..0\]\" to \"contador33..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 840 -96 120 1112 "inst14" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342387 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 840 -96 120 1112 "inst14" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342387 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador1\[3..0\] contador " "Bus \"contador1\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617981342387 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador2\[3..0\] contador " "Bus \"contador2\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617981342387 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador3\[3..0\] contador " "Bus \"contador3\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } { 904 552 768 1176 "inst19" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617981342387 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador " "Converted elements in bus name \"contador\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador\[3..0\] contador3..0 " "Converted element name(s) from \"contador\[3..0\]\" to \"contador3..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342388 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342388 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador1 " "Converted elements in bus name \"contador1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador1\[3..0\] contador13..0 " "Converted element name(s) from \"contador1\[3..0\]\" to \"contador13..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342388 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342388 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador2 " "Converted elements in bus name \"contador2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador2\[3..0\] contador23..0 " "Converted element name(s) from \"contador2\[3..0\]\" to \"contador23..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342388 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342388 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador3 " "Converted elements in bus name \"contador3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador3\[3..0\] contador33..0 " "Converted element name(s) from \"contador3\[3..0\]\" to \"contador33..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342388 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 904 552 768 1176 "inst19" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342388 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador1\[3..0\] contador " "Bus \"contador1\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617981342388 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador2\[3..0\] contador " "Bus \"contador2\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617981342388 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "contador3\[3..0\] contador " "Bus \"contador3\[3..0\]\" found using same base name as \"contador\", which might lead to a name conflict." {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1617981342388 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador " "Converted elements in bus name \"contador\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador\[3..0\] contador3..0 " "Converted element name(s) from \"contador\[3..0\]\" to \"contador3..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342388 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342388 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador1 " "Converted elements in bus name \"contador1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador1\[3..0\] contador13..0 " "Converted element name(s) from \"contador1\[3..0\]\" to \"contador13..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342389 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342389 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador2 " "Converted elements in bus name \"contador2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador2\[3..0\] contador23..0 " "Converted element name(s) from \"contador2\[3..0\]\" to \"contador23..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342389 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342389 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "contador3 " "Converted elements in bus name \"contador3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "contador3\[3..0\] contador33..0 " "Converted element name(s) from \"contador3\[3..0\]\" to \"contador33..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342389 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 912 1128 1344 1184 "inst22" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342389 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data " "Converted elements in bus name \"lcd_data\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data\[7..0\] lcd_data7..0 " "Converted element name(s) from \"lcd_data\[7..0\]\" to \"lcd_data7..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342389 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342389 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data1 " "Converted elements in bus name \"lcd_data1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data1\[7..0\] lcd_data17..0 " "Converted element name(s) from \"lcd_data1\[7..0\]\" to \"lcd_data17..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342389 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342389 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data2 " "Converted elements in bus name \"lcd_data2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data2\[7..0\] lcd_data27..0 " "Converted element name(s) from \"lcd_data2\[7..0\]\" to \"lcd_data27..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342389 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342389 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "lcd_data3 " "Converted elements in bus name \"lcd_data3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "lcd_data3\[7..0\] lcd_data37..0 " "Converted element name(s) from \"lcd_data3\[7..0\]\" to \"lcd_data37..0\"" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1617981342389 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1617981342389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_lcd MUX_lcd:inst24 " "Elaborating entity \"MUX_lcd\" for hierarchy \"MUX_lcd:inst24\"" {  } { { "testecontdisp.bdf" "inst24" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 0 1200 1416 336 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617981342401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_example_favs lcd_example_favs:inst14 " "Elaborating entity \"lcd_example_favs\" for hierarchy \"lcd_example_favs:inst14\"" {  } { { "testecontdisp.bdf" "inst14" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 840 -96 120 1112 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617981342402 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_ena lcd_example_favs.vhd(64) " "VHDL Process Statement warning at lcd_example_favs.vhd(64): signal \"load_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342405 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador1 lcd_example_favs.vhd(72) " "VHDL Process Statement warning at lcd_example_favs.vhd(72): signal \"contador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342405 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador2 lcd_example_favs.vhd(73) " "VHDL Process Statement warning at lcd_example_favs.vhd(73): signal \"contador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342405 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador3 lcd_example_favs.vhd(74) " "VHDL Process Statement warning at lcd_example_favs.vhd(74): signal \"contador3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342405 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador4 lcd_example_favs.vhd(75) " "VHDL Process Statement warning at lcd_example_favs.vhd(75): signal \"contador4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342405 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador5 lcd_example_favs.vhd(76) " "VHDL Process Statement warning at lcd_example_favs.vhd(76): signal \"contador5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342405 "|testecontdisp|lcd_example_favs:inst14"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador6 lcd_example_favs.vhd(77) " "VHDL Process Statement warning at lcd_example_favs.vhd(77): signal \"contador6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342405 "|testecontdisp|lcd_example_favs:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller_v2_1 lcd_example_favs:inst14\|lcd_controller_v2_1:dut " "Elaborating entity \"lcd_controller_v2_1\" for hierarchy \"lcd_example_favs:inst14\|lcd_controller_v2_1:dut\"" {  } { { "lcd_example_favs.vhd" "dut" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_favs.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617981342406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst12 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst12\"" {  } { { "testecontdisp.bdf" "inst12" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 672 -584 -432 1008 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617981342408 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual comparador.vhd(24) " "VHDL Process Statement warning at comparador.vhd(24): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342409 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl comparador.vhd(26) " "VHDL Process Statement warning at comparador.vhd(26): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342409 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsl comparador.vhd(26) " "VHDL Process Statement warning at comparador.vhd(26): signal \"fsl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342409 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh comparador.vhd(26) " "VHDL Process Statement warning at comparador.vhd(26): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342409 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fsh comparador.vhd(26) " "VHDL Process Statement warning at comparador.vhd(26): signal \"fsh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342409 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml comparador.vhd(26) " "VHDL Process Statement warning at comparador.vhd(26): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fml comparador.vhd(26) " "VHDL Process Statement warning at comparador.vhd(26): signal \"fml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh comparador.vhd(26) " "VHDL Process Statement warning at comparador.vhd(26): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fmh comparador.vhd(26) " "VHDL Process Statement warning at comparador.vhd(26): signal \"fmh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl comparador.vhd(26) " "VHDL Process Statement warning at comparador.vhd(26): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fhl comparador.vhd(26) " "VHDL Process Statement warning at comparador.vhd(26): signal \"fhl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh comparador.vhd(26) " "VHDL Process Statement warning at comparador.vhd(26): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fhh comparador.vhd(26) " "VHDL Process Statement warning at comparador.vhd(26): signal \"fhh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "igual comparador.vhd(31) " "VHDL Process Statement warning at comparador.vhd(31): signal \"igual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 comparador.vhd(33) " "VHDL Process Statement warning at comparador.vhd(33): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2 comparador.vhd(38) " "VHDL Process Statement warning at comparador.vhd(38): signal \"s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador.vhd(38) " "VHDL Process Statement warning at comparador.vhd(38): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3 comparador.vhd(43) " "VHDL Process Statement warning at comparador.vhd(43): signal \"s3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador.vhd(43) " "VHDL Process Statement warning at comparador.vhd(43): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador.vhd(43) " "VHDL Process Statement warning at comparador.vhd(43): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s4 comparador.vhd(48) " "VHDL Process Statement warning at comparador.vhd(48): signal \"s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador.vhd(48) " "VHDL Process Statement warning at comparador.vhd(48): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador.vhd(48) " "VHDL Process Statement warning at comparador.vhd(48): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador.vhd(48) " "VHDL Process Statement warning at comparador.vhd(48): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux1 comparador.vhd(53) " "VHDL Process Statement warning at comparador.vhd(53): signal \"aux1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux2 comparador.vhd(53) " "VHDL Process Statement warning at comparador.vhd(53): signal \"aux2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux3 comparador.vhd(53) " "VHDL Process Statement warning at comparador.vhd(53): signal \"aux3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux4 comparador.vhd(53) " "VHDL Process Statement warning at comparador.vhd(53): signal \"aux4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342410 "|testecontdisp|comparador:inst12"}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342422 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617981342422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1617981342422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst8 " "Elaborating entity \"debounce\" for hierarchy \"debounce:inst8\"" {  } { { "testecontdisp.bdf" "inst8" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { -56 -64 80 24 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617981342423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarme_bruno set_alarme_bruno:inst25 " "Elaborating entity \"set_alarme_bruno\" for hierarchy \"set_alarme_bruno:inst25\"" {  } { { "testecontdisp.bdf" "inst25" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 848 -920 -744 1024 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617981342425 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_alarme_bruno.vhd(24) " "VHDL Process Statement warning at set_alarme_bruno.vhd(24): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342426 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_alarme_bruno.vhd(24) " "VHDL Process Statement warning at set_alarme_bruno.vhd(24): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342426 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_alarme_bruno.vhd(88) " "VHDL Process Statement warning at set_alarme_bruno.vhd(88): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342426 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_alarme_bruno.vhd(89) " "VHDL Process Statement warning at set_alarme_bruno.vhd(89): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342426 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_alarme_bruno.vhd(90) " "VHDL Process Statement warning at set_alarme_bruno.vhd(90): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342426 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_alarme_bruno.vhd(91) " "VHDL Process Statement warning at set_alarme_bruno.vhd(91): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342426 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_alarme_bruno.vhd(92) " "VHDL Process Statement warning at set_alarme_bruno.vhd(92): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342426 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_alarme_bruno.vhd(93) " "VHDL Process Statement warning at set_alarme_bruno.vhd(93): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_bruno.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_bruno.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342426 "|testecontdisp|set_alarme_bruno:inst25"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menu menu:inst4 " "Elaborating entity \"menu\" for hierarchy \"menu:inst4\"" {  } { { "testecontdisp.bdf" "inst4" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 104 840 1000 216 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617981342427 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ena menu.vhd(17) " "VHDL Process Statement warning at menu.vhd(17): signal \"ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342428 "|testecontdisp|menu:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor2s divisor2s:inst1 " "Elaborating entity \"divisor2s\" for hierarchy \"divisor2s:inst1\"" {  } { { "testecontdisp.bdf" "inst1" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 104 488 632 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617981342428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarme_victor set_alarme_victor:inst26 " "Elaborating entity \"set_alarme_victor\" for hierarchy \"set_alarme_victor:inst26\"" {  } { { "testecontdisp.bdf" "inst26" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 696 400 576 872 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617981342430 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_alarme_victor.vhd(24) " "VHDL Process Statement warning at set_alarme_victor.vhd(24): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342431 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_alarme_victor.vhd(24) " "VHDL Process Statement warning at set_alarme_victor.vhd(24): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342431 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_alarme_victor.vhd(88) " "VHDL Process Statement warning at set_alarme_victor.vhd(88): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342431 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_alarme_victor.vhd(89) " "VHDL Process Statement warning at set_alarme_victor.vhd(89): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342431 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_alarme_victor.vhd(90) " "VHDL Process Statement warning at set_alarme_victor.vhd(90): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342431 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_alarme_victor.vhd(91) " "VHDL Process Statement warning at set_alarme_victor.vhd(91): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342431 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_alarme_victor.vhd(92) " "VHDL Process Statement warning at set_alarme_victor.vhd(92): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342431 "|testecontdisp|set_alarme_victor:inst26"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_alarme_victor.vhd(93) " "VHDL Process Statement warning at set_alarme_victor.vhd(93): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_victor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_victor.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342431 "|testecontdisp|set_alarme_victor:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_relogio contador_relogio:inst31 " "Elaborating entity \"contador_relogio\" for hierarchy \"contador_relogio:inst31\"" {  } { { "testecontdisp.bdf" "inst31" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 240 512 664 384 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617981342432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst2 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst2\"" {  } { { "testecontdisp.bdf" "inst2" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 8 472 616 88 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617981342433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_alarme_vinicius set_alarme_vinicius:inst27 " "Elaborating entity \"set_alarme_vinicius\" for hierarchy \"set_alarme_vinicius:inst27\"" {  } { { "testecontdisp.bdf" "inst27" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 720 960 1136 896 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617981342435 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 set_alarme_vinicius.vhd(24) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(24): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342436 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "menu set_alarme_vinicius.vhd(24) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(24): signal \"menu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342436 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl set_alarme_vinicius.vhd(88) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(88): signal \"sl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342436 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sh set_alarme_vinicius.vhd(89) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(89): signal \"sh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342436 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml set_alarme_vinicius.vhd(90) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(90): signal \"ml\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342436 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mh set_alarme_vinicius.vhd(91) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(91): signal \"mh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342436 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl set_alarme_vinicius.vhd(92) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(92): signal \"hl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342436 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hh set_alarme_vinicius.vhd(93) " "VHDL Process Statement warning at set_alarme_vinicius.vhd(93): signal \"hh\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "set_alarme_vinicius.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/set_alarme_vinicius.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342436 "|testecontdisp|set_alarme_vinicius:inst27"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_example_3favs lcd_example_3favs:inst " "Elaborating entity \"lcd_example_3favs\" for hierarchy \"lcd_example_3favs:inst\"" {  } { { "testecontdisp.bdf" "inst" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 224 880 1096 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617981342439 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_ena lcd_example_3favs.vhd(64) " "VHDL Process Statement warning at lcd_example_3favs.vhd(64): signal \"load_ena\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342441 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador1 lcd_example_3favs.vhd(72) " "VHDL Process Statement warning at lcd_example_3favs.vhd(72): signal \"contador1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342441 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador2 lcd_example_3favs.vhd(73) " "VHDL Process Statement warning at lcd_example_3favs.vhd(73): signal \"contador2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342441 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador3 lcd_example_3favs.vhd(74) " "VHDL Process Statement warning at lcd_example_3favs.vhd(74): signal \"contador3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342441 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador4 lcd_example_3favs.vhd(75) " "VHDL Process Statement warning at lcd_example_3favs.vhd(75): signal \"contador4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342441 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador5 lcd_example_3favs.vhd(76) " "VHDL Process Statement warning at lcd_example_3favs.vhd(76): signal \"contador5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342441 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador6 lcd_example_3favs.vhd(77) " "VHDL Process Statement warning at lcd_example_3favs.vhd(77): signal \"contador6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_example_3favs.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/lcd_example_3favs.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1617981342441 "|testecontdisp|lcd_example_3favs:inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { 24 1472 1648 40 "rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617981344577 "|testecontdisp|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617981344577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617981344672 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617981346419 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617981346419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "927 " "Implemented 927 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617981346497 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617981346497 ""} { "Info" "ICUT_CUT_TM_LCELLS" "909 " "Implemented 909 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617981346497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617981346497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617981346519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 12:15:46 2021 " "Processing ended: Fri Apr 09 12:15:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617981346519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617981346519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617981346519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617981346519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1617981347707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617981347707 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 12:15:47 2021 " "Processing started: Fri Apr 09 12:15:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617981347707 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1617981347707 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1617981347707 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1617981347806 ""}
{ "Info" "0" "" "Project  = Projeto2" {  } {  } 0 0 "Project  = Projeto2" 0 0 "Fitter" 0 0 1617981347806 ""}
{ "Info" "0" "" "Revision = Projeto2" {  } {  } 0 0 "Revision = Projeto2" 0 0 "Fitter" 0 0 1617981347806 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1617981347892 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1617981347892 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Projeto2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1617981347905 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617981347951 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617981347951 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1617981348057 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1617981348062 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617981348175 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617981348175 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617981348175 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1617981348175 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617981348178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617981348178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617981348178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617981348178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617981348178 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1617981348178 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1617981348180 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto2.sdc " "Synopsys Design Constraints File file not found: 'Projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1617981348607 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1617981348607 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|igual~15\|combout " "Node \"inst12\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617981348611 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|igual~15\|dataa " "Node \"inst12\|igual~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617981348611 ""}  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1617981348611 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst16\|igual~15\|combout " "Node \"inst16\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617981348612 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|igual~15\|dataa " "Node \"inst16\|igual~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617981348612 ""}  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1617981348612 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst17\|igual~15\|combout " "Node \"inst17\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617981348612 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|igual~15\|dataa " "Node \"inst17\|igual~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617981348612 ""}  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1617981348612 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1617981348618 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1617981348619 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1617981348619 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617981348705 ""}  } { { "testecontdisp.bdf" "" { Schematic "D:/Estudo/Eletronica_Digital/P2/testecontdisp.bdf" { { -120 -120 48 -104 "clock" "" } } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617981348705 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst11\|result  " "Automatically promoted node debounce:inst11\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617981348705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst11\|result~5 " "Destination node debounce:inst11\|result~5" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617981348705 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617981348705 ""}  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617981348705 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor:inst2\|aux  " "Automatically promoted node divisor:inst2\|aux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617981348705 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:inst2\|aux~0 " "Destination node divisor:inst2\|aux~0" {  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617981348705 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617981348705 ""}  } { { "divisor.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617981348705 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst10\|result  " "Automatically promoted node debounce:inst10\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617981348706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst10\|result~5 " "Destination node debounce:inst10\|result~5" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617981348706 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617981348706 ""}  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617981348706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst8\|result  " "Automatically promoted node debounce:inst8\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617981348706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "menu:inst4\|process_0~0 " "Destination node menu:inst4\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617981348706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "menu:inst4\|aux\[1\]~1 " "Destination node menu:inst4\|aux\[1\]~1" {  } { { "menu.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/menu.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617981348706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst8\|result~5 " "Destination node debounce:inst8\|result~5" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617981348706 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617981348706 ""}  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617981348706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst9\|result  " "Automatically promoted node debounce:inst9\|result " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617981348706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_alarme_vinicius:inst27\|process_0~0 " "Destination node set_alarme_vinicius:inst27\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617981348706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_alarme_victor:inst26\|process_0~0 " "Destination node set_alarme_victor:inst26\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617981348706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst9\|result~5 " "Destination node debounce:inst9\|result~5" {  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617981348706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_alarme_bruno:inst25\|process_0~0 " "Destination node set_alarme_bruno:inst25\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617981348706 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617981348706 ""}  } { { "debounce.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/debounce.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617981348706 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor2s:inst1\|aux  " "Automatically promoted node divisor2s:inst1\|aux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617981348706 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor2s:inst1\|aux~0 " "Destination node divisor2s:inst1\|aux~0" {  } { { "divisor2s.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor2s.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617981348706 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617981348706 ""}  } { { "divisor2s.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/divisor2s.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617981348706 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1617981348940 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1617981348941 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1617981348941 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617981348942 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617981348944 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1617981348946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1617981348946 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1617981348947 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1617981349016 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1617981349018 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1617981349018 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "buzzer " "Node \"buzzer\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "buzzer" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617981349046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[0\] " "Node \"dig\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617981349046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[1\] " "Node \"dig\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617981349046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[2\] " "Node \"dig\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617981349046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dig\[3\] " "Node \"dig\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dig\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617981349046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617981349046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617981349046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[0\] " "Node \"saida\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617981349046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[1\] " "Node \"saida\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617981349046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[2\] " "Node \"saida\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617981349046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[3\] " "Node \"saida\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617981349046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[4\] " "Node \"saida\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617981349046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[5\] " "Node \"saida\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617981349046 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "saida\[6\] " "Node \"saida\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "saida\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1617981349046 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1617981349046 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617981349047 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1617981349051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1617981349488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617981349708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1617981349723 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1617981351538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617981351538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1617981351832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Estudo/Eletronica_Digital/P2/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1617981352896 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1617981352896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1617981354640 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1617981354640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617981354643 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.54 " "Total time spent on timing analysis during the Fitter is 1.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1617981354760 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617981354769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617981354962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617981354962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617981355195 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617981355603 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1617981355798 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Estudo/Eletronica_Digital/P2/output_files/Projeto2.fit.smsg " "Generated suppressed messages file D:/Estudo/Eletronica_Digital/P2/output_files/Projeto2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1617981355874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5514 " "Peak virtual memory: 5514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617981356310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 12:15:56 2021 " "Processing ended: Fri Apr 09 12:15:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617981356310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617981356310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617981356310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1617981356310 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1617981357317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617981357317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 12:15:57 2021 " "Processing started: Fri Apr 09 12:15:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617981357317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1617981357317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1617981357317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1617981357595 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1617981357889 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1617981357903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617981358032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 12:15:58 2021 " "Processing ended: Fri Apr 09 12:15:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617981358032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617981358032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617981358032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1617981358032 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1617981358640 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1617981359230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617981359231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 12:15:58 2021 " "Processing started: Fri Apr 09 12:15:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617981359231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1617981359231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto2 -c Projeto2 " "Command: quartus_sta Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1617981359231 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1617981359335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1617981359505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1617981359505 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617981359546 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617981359546 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto2.sdc " "Synopsys Design Constraints File file not found: 'Projeto2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1617981359721 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1617981359722 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617981359725 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:inst9\|result debounce:inst9\|result " "create_clock -period 1.000 -name debounce:inst9\|result debounce:inst9\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617981359725 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor2s:inst1\|aux divisor2s:inst1\|aux " "create_clock -period 1.000 -name divisor2s:inst1\|aux divisor2s:inst1\|aux" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617981359725 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:inst11\|result debounce:inst11\|result " "create_clock -period 1.000 -name debounce:inst11\|result debounce:inst11\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617981359725 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:inst10\|result debounce:inst10\|result " "create_clock -period 1.000 -name debounce:inst10\|result debounce:inst10\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617981359725 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor:inst2\|aux divisor:inst2\|aux " "create_clock -period 1.000 -name divisor:inst2\|aux divisor:inst2\|aux" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617981359725 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:inst8\|result debounce:inst8\|result " "create_clock -period 1.000 -name debounce:inst8\|result debounce:inst8\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1617981359725 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617981359725 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst12\|igual~15\|combout " "Node \"inst12\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617981359727 ""} { "Warning" "WSTA_SCC_NODE" "inst12\|igual~15\|datab " "Node \"inst12\|igual~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617981359727 ""}  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1617981359727 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst17\|igual~15\|combout " "Node \"inst17\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617981359727 ""} { "Warning" "WSTA_SCC_NODE" "inst17\|igual~15\|dataa " "Node \"inst17\|igual~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617981359727 ""}  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1617981359727 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst16\|igual~15\|combout " "Node \"inst16\|igual~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617981359727 ""} { "Warning" "WSTA_SCC_NODE" "inst16\|igual~15\|datab " "Node \"inst16\|igual~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1617981359727 ""}  } { { "comparador.vhd" "" { Text "D:/Estudo/Eletronica_Digital/P2/comparador.vhd" 11 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1617981359727 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1617981359732 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617981359735 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1617981359735 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1617981359744 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1617981359825 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1617981359825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.942 " "Worst-case setup slack is -9.942" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.942           -1170.794 clock  " "   -9.942           -1170.794 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.417             -21.607 divisor2s:inst1\|aux  " "   -7.417             -21.607 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.758             -39.942 debounce:inst10\|result  " "   -5.758             -39.942 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.455             -15.555 debounce:inst8\|result  " "   -5.455             -15.555 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.405            -187.939 debounce:inst11\|result  " "   -5.405            -187.939 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.246             -14.496 debounce:inst9\|result  " "   -5.246             -14.496 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.563             -44.616 divisor:inst2\|aux  " "   -3.563             -44.616 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617981359827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.351 " "Worst-case hold slack is 0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 debounce:inst9\|result  " "    0.351               0.000 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clock  " "    0.452               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 debounce:inst10\|result  " "    0.453               0.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 debounce:inst11\|result  " "    0.454               0.000 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 debounce:inst8\|result  " "    0.454               0.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 divisor2s:inst1\|aux  " "    0.454               0.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 divisor:inst2\|aux  " "    0.454               0.000 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617981359840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617981359860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617981359862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -371.776 clock  " "   -3.000            -371.776 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -93.681 debounce:inst11\|result  " "   -1.487             -93.681 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 divisor:inst2\|aux  " "   -1.487             -29.740 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 debounce:inst10\|result  " "   -1.487             -17.844 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 debounce:inst8\|result  " "   -1.487              -4.461 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 debounce:inst9\|result  " "   -1.487              -4.461 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 divisor2s:inst1\|aux  " "   -1.487              -4.461 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981359868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617981359868 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1617981360010 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1617981360034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1617981360313 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617981360426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1617981360447 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1617981360447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.264 " "Worst-case setup slack is -9.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.264           -1065.307 clock  " "   -9.264           -1065.307 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.882             -20.061 divisor2s:inst1\|aux  " "   -6.882             -20.061 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.404             -38.063 debounce:inst10\|result  " "   -5.404             -38.063 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.108            -181.290 debounce:inst11\|result  " "   -5.108            -181.290 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.090             -14.603 debounce:inst8\|result  " "   -5.090             -14.603 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.912             -13.687 debounce:inst9\|result  " "   -4.912             -13.687 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.296             -40.739 divisor:inst2\|aux  " "   -3.296             -40.739 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617981360452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 debounce:inst9\|result  " "    0.357               0.000 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clock  " "    0.401               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 divisor:inst2\|aux  " "    0.402               0.000 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 debounce:inst10\|result  " "    0.403               0.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 divisor2s:inst1\|aux  " "    0.403               0.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 debounce:inst8\|result  " "    0.404               0.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 debounce:inst11\|result  " "    0.405               0.000 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617981360467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617981360473 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617981360480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -371.776 clock  " "   -3.000            -371.776 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -93.681 debounce:inst11\|result  " "   -1.487             -93.681 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -29.740 divisor:inst2\|aux  " "   -1.487             -29.740 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 debounce:inst10\|result  " "   -1.487             -17.844 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 debounce:inst8\|result  " "   -1.487              -4.461 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 debounce:inst9\|result  " "   -1.487              -4.461 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -4.461 divisor2s:inst1\|aux  " "   -1.487              -4.461 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617981360486 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1617981360669 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617981360794 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1617981360803 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1617981360803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.173 " "Worst-case setup slack is -4.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.173            -382.397 clock  " "   -4.173            -382.397 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.058              -8.912 divisor2s:inst1\|aux  " "   -3.058              -8.912 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002             -12.835 debounce:inst10\|result  " "   -2.002             -12.835 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.904             -54.210 debounce:inst11\|result  " "   -1.904             -54.210 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.893              -5.555 debounce:inst8\|result  " "   -1.893              -5.555 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.772              -4.999 debounce:inst9\|result  " "   -1.772              -4.999 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.976              -9.625 divisor:inst2\|aux  " "   -0.976              -9.625 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617981360811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.057 " "Worst-case hold slack is 0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 debounce:inst10\|result  " "    0.057               0.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 debounce:inst9\|result  " "    0.057               0.000 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 debounce:inst11\|result  " "    0.149               0.000 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 debounce:inst8\|result  " "    0.185               0.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clock  " "    0.186               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 divisor2s:inst1\|aux  " "    0.187               0.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 divisor:inst2\|aux  " "    0.187               0.000 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617981360829 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617981360838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1617981360849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -268.409 clock  " "   -3.000            -268.409 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -63.000 debounce:inst11\|result  " "   -1.000             -63.000 debounce:inst11\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -20.000 divisor:inst2\|aux  " "   -1.000             -20.000 divisor:inst2\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 debounce:inst10\|result  " "   -1.000             -12.000 debounce:inst10\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 debounce:inst8\|result  " "   -1.000              -3.000 debounce:inst8\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 debounce:inst9\|result  " "   -1.000              -3.000 debounce:inst9\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -3.000 divisor2s:inst1\|aux  " "   -1.000              -3.000 divisor2s:inst1\|aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617981360857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617981360857 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1617981361430 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1617981361430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 14 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617981361562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 12:16:01 2021 " "Processing ended: Fri Apr 09 12:16:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617981361562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617981361562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617981361562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1617981361562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1617981362623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617981362623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 09 12:16:02 2021 " "Processing started: Fri Apr 09 12:16:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617981362623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1617981362623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Projeto2 -c Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1617981362623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1617981363054 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Projeto2.vho D:/Estudo/Eletronica_Digital/P2/ simulation " "Generated file Projeto2.vho in folder \"D:/Estudo/Eletronica_Digital/P2/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1617981363223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617981363251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 09 12:16:03 2021 " "Processing ended: Fri Apr 09 12:16:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617981363251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617981363251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617981363251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1617981363251 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 168 s " "Quartus Prime Full Compilation was successful. 0 errors, 168 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1617981363876 ""}
