#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 27 11:28:26 2020
# Process ID: 12112
# Current directory: C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8840 C:\Users\77060\Desktop\COD-exp\lab1_ALU_SORT\lab1_ALU_SORT.xpr
# Log file: C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/vivado.log
# Journal file: C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/77060/Desktop/lab1_ALU_SORT' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 723.047 ; gain = 40.156
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sort' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/tb_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xelab -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <MUX2ts1> not found while processing module instance <M0> [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:52]
ERROR: [VRFC 10-2063] Module <MUX3ts1> not found while processing module instance <M3> [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sort' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/tb_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sort
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xelab -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 's0' is not permitted [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 's1' is not permitted [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:48]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 's2' is not permitted [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:49]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 's3' is not permitted [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sort' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2458] undeclared symbol o0, assumed default net type wire [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:52]
INFO: [VRFC 10-2458] undeclared symbol o2, assumed default net type wire [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:52]
INFO: [VRFC 10-2458] undeclared symbol o1, assumed default net type wire [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:53]
INFO: [VRFC 10-2458] undeclared symbol o3, assumed default net type wire [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/tb_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sort
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xelab -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd1' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd1' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd1' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd1' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:57]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 's0' is not permitted [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 's1' is not permitted [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:48]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 's2' is not permitted [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:49]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 's3' is not permitted [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sort' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2458] undeclared symbol o0, assumed default net type wire [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:52]
INFO: [VRFC 10-2458] undeclared symbol o2, assumed default net type wire [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:52]
INFO: [VRFC 10-2458] undeclared symbol o1, assumed default net type wire [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:53]
INFO: [VRFC 10-2458] undeclared symbol o3, assumed default net type wire [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/tb_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sort
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xelab -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:52]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:53]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd1' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:54]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd1' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd1' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd1' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:57]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 's0' is not permitted [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:47]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 's1' is not permitted [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:48]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 's2' is not permitted [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:49]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 's3' is not permitted [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:50]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sort' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/tb_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sort
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xelab -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_default
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sort
Compiling module xil_defaultlib.tb_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sort_behav -key {Behavioral:sim_1:Functional:tb_sort} -tclbatch {tb_sort.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_sort.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sort_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 914.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sort' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/tb_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sort
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xelab -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_default
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sort
Compiling module xil_defaultlib.tb_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sort_behav -key {Behavioral:sim_1:Functional:tb_sort} -tclbatch {tb_sort.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_sort.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/tb_sort.v" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sort_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1270.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sort' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/tb_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sort
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xelab -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_default
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sort
Compiling module xil_defaultlib.tb_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sort_behav -key {Behavioral:sim_1:Functional:tb_sort} -tclbatch {tb_sort.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_sort.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/tb_sort.v" Line 95
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1597.637 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sort_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1597.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sort' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_sort_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX3to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/tb_sort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sort
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
"xelab -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3be4366d5bc94af9ab32a9ad540e5616 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_sort_behav xil_defaultlib.tb_sort xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Register_default
Compiling module xil_defaultlib.MUX2to1
Compiling module xil_defaultlib.MUX3to1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.sort
Compiling module xil_defaultlib.tb_sort
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_sort_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sort_behav -key {Behavioral:sim_1:Functional:tb_sort} -tclbatch {tb_sort.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_sort.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 270 ns : File "C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sim_1/new/tb_sort.v" Line 95
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sort_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1597.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: sort
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:39]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:40]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:41]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:42]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:44]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1597.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sort' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:23]
	Parameter N bound to: 32 - type: integer 
	Parameter SUB bound to: 3'b001 
	Parameter LOAD bound to: 3'b000 
	Parameter CX01 bound to: 3'b001 
	Parameter CX12 bound to: 3'b010 
	Parameter CX23 bound to: 3'b011 
	Parameter CX01S bound to: 3'b100 
	Parameter CX12S bound to: 3'b101 
	Parameter CX01SS bound to: 3'b110 
	Parameter HALT bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v:23]
	Parameter N bound to: 32 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (1#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2to1' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX2to1.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2to1' (2#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX2to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX3to1' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX3to1.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX3to1' (3#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sort' (5#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1597.637 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1597.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1597.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1597.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1597.637 ; gain = 0.000
14 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1597.637 ; gain = 0.000
close_design
launch_runs synth_1 -jobs 6
[Mon Apr 27 12:12:22 2020] Launched synth_1...
Run output will be captured here: C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: sort
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:39]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:40]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:41]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:42]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:44]
WARNING: [Synth 8-2507] parameter declaration becomes local in sort with formal parameter declaration list [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:45]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1597.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sort' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:23]
	Parameter N bound to: 32 - type: integer 
	Parameter SUB bound to: 3'b001 
	Parameter LOAD bound to: 3'b000 
	Parameter CX01 bound to: 3'b001 
	Parameter CX12 bound to: 3'b010 
	Parameter CX23 bound to: 3'b011 
	Parameter CX01S bound to: 3'b100 
	Parameter CX12S bound to: 3'b101 
	Parameter CX01SS bound to: 3'b110 
	Parameter HALT bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v:23]
	Parameter N bound to: 32 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (1#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2to1' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX2to1.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX2to1' (2#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX2to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX3to1' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX3to1.v:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX3to1' (3#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/MUX3to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (4#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sort' (5#1) [C:/Users/77060/Desktop/COD-exp/lab1_ALU_SORT/lab1_ALU_SORT.srcs/sources_1/new/sort.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1597.637 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1597.637 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1597.637 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1606.348 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.348 ; gain = 8.711
13 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.348 ; gain = 8.711
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 27 12:24:29 2020...
