timestamp 1750150351
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use fc_ncell2_2 fc_ncell2_2_1 1 0 431 0 -1 -97
use fc_ncell2_2 fc_ncell2_2_0 1 0 431 0 1 67
use cross_pair cross_pair_0 1 0 -35488 0 1 -1960
node "m1_173_n707#" 0 0 173 -707 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_261_n619#" 0 0 261 -619 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_430_n133#" 0 0 430 -133 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_915_n105#" 0 0 915 -105 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_915_15#" 0 0 915 15 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_430_15#" 0 0 430 15 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_173_537#" 0 0 173 537 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_261_625#" 0 0 261 625 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "a_4_n737#" 0 0 4 -737 mvpsc 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cross_pair_0/VSUBS" "fc_ncell2_2_0/li_n427_n82#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "fc_ncell2_2_0/li_n427_n82#" "fc_ncell2_2_0/a_n440_n82#"
merge "fc_ncell2_2_0/a_n440_n82#" "fc_ncell2_2_1/li_n427_n82#"
merge "fc_ncell2_2_1/li_n427_n82#" "fc_ncell2_2_1/a_n440_n82#"
merge "fc_ncell2_2_1/a_n440_n82#" "a_4_n737#"
merge "cross_pair_0/m1_36114_1855#" "fc_ncell2_2_1/sky130_fd_pr__nfet_g5v0d10v5_YZ2SRG_0/a_n158_n191#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "fc_ncell2_2_1/sky130_fd_pr__nfet_g5v0d10v5_YZ2SRG_0/a_n158_n191#" "m1_430_n133#"
merge "m1_430_n133#" "fc_ncell2_2_0/sky130_fd_pr__nfet_g5v0d10v5_YZ2SRG_1/a_100_n191#"
merge "fc_ncell2_2_0/sky130_fd_pr__nfet_g5v0d10v5_YZ2SRG_1/a_100_n191#" "m1_915_15#"
merge "fc_ncell2_2_0/m1_n170_n82#" "fc_ncell2_2_0/m1_375_356#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "fc_ncell2_2_0/m1_375_356#" "m1_261_625#"
merge "m1_261_625#" "fc_ncell2_2_1/m1_257_356#"
merge "fc_ncell2_2_1/m1_257_356#" "fc_ncell2_2_1/m1_n170_n82#"
merge "fc_ncell2_2_1/m1_n170_n82#" "m1_261_n619#"
merge "fc_ncell2_2_0/m1_257_356#" "fc_ncell2_2_0/m1_n258_n82#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "fc_ncell2_2_0/m1_n258_n82#" "m1_173_537#"
merge "m1_173_537#" "fc_ncell2_2_1/m1_375_356#"
merge "fc_ncell2_2_1/m1_375_356#" "fc_ncell2_2_1/m1_n258_n82#"
merge "fc_ncell2_2_1/m1_n258_n82#" "m1_173_n707#"
merge "cross_pair_0/m1_36114_1975#" "fc_ncell2_2_1/sky130_fd_pr__nfet_g5v0d10v5_YZ2SRG_1/a_100_n191#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "fc_ncell2_2_1/sky130_fd_pr__nfet_g5v0d10v5_YZ2SRG_1/a_100_n191#" "m1_915_n105#"
merge "m1_915_n105#" "fc_ncell2_2_0/sky130_fd_pr__nfet_g5v0d10v5_YZ2SRG_0/a_n158_n191#"
merge "fc_ncell2_2_0/sky130_fd_pr__nfet_g5v0d10v5_YZ2SRG_0/a_n158_n191#" "m1_430_15#"
merge "fc_ncell2_2_0/m1_n346_n82#" "fc_ncell2_2_1/m1_n346_n82#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
