//
// Copyright (C) 2024 Intel Corporation.
// SPDX-License-Identifier: Apache 2.0
//

#include "vpux/compiler/NPU37XX/dialect/IE/transforms/passes.hpp"

#include "vpux/compiler/dialect/IE/IR/ops.hpp"
#include "vpux/compiler/utils/adjust_layout_utils.hpp"
#include "vpux/compiler/utils/attributes.hpp"
#include "vpux/compiler/utils/rewriter.hpp"

#include <mlir/Transforms/DialectConversion.h>

using namespace vpux;

namespace {

//
// SubGRUSequenceToConvPass
//

class ConvertSubGRUSequenceToConvPass final :
        public IE::arch37xx::ConvertSubGRUSequenceToConvBase<ConvertSubGRUSequenceToConvPass> {
public:
    explicit ConvertSubGRUSequenceToConvPass(Logger log) {
        Base::initLogger(log, Base::getArgumentName());
    }

public:
    class GRUSequenceOpConverter;

private:
    void safeRunOnFunc() final;
};

//
// ConvertGRUSequenceOpConverter
//

class ConvertSubGRUSequenceToConvPass ::GRUSequenceOpConverter final :
        public mlir::OpRewritePattern<IE::GRUSequenceOp> {
public:
    GRUSequenceOpConverter(mlir::MLIRContext* ctx, Logger log)
            : mlir::OpRewritePattern<IE::GRUSequenceOp>(ctx), _log(log) {
    }

public:
    mlir::LogicalResult matchAndRewrite(IE::GRUSequenceOp gruSequenceOp, mlir::PatternRewriter& rewriter) const final;

private:
    Logger _log;
};

/*
    input iniHidState weights reWeights biases
       \         \       |       /       /
           \      \      |      /     /
               \   \     |     /   /
                   GRUSequence
                         |
                  reuslt0 result1

                        ||
                       \  /
                        \/

      input weights
        |      |
    reshape  reshape
        \      /
       convolution
            |
         reshape
            |
       permuteCast
            |
          result iniHidState reWeights biases
             \        |          |       /
                \     |          |     /
                  GRUSequenceLastPart
                          |
                   reuslt0 result1
*/

mlir::LogicalResult ConvertSubGRUSequenceToConvPass::GRUSequenceOpConverter::matchAndRewrite(
        IE::GRUSequenceOp origOp, mlir::PatternRewriter& rewriter) const {
    _log.trace("Got '{0}' at '{1}'", origOp->getName(), origOp->getLoc());

    auto ctx = rewriter.getContext();
    const auto inputType = origOp.getInputData().getType().cast<vpux::NDTypeInterface>();
    const auto inputShape = inputType.getShape().raw();
    const auto inputShapeDim = inputShape.size();
    if (inputShapeDim != 3) {
        _log.trace("Expected dimension of input shape equals 3, but got '{0}'", inputShapeDim);
        return mlir::failure();
    }
    const auto batchSize = inputShape[0];
    const auto inputSize = inputShape[2];

    const auto seqLength = origOp.getSeqLength();

    const auto weightsType = origOp.getWeights().getType().cast<vpux::NDTypeInterface>();
    const auto weightsShape = weightsType.getShape().raw();

    auto newInputShape = getIntArrayAttr(ctx, SmallVector<int64_t>({batchSize * seqLength, 1, 1, inputSize}));
    auto newWeightsShape = getIntArrayAttr(ctx, SmallVector<int64_t>({1, 1, weightsShape[1], inputSize}));

    auto inputReshapeOp = rewriter.create<IE::ReshapeOp>(takeOpLoc(origOp, "in_reshape"), origOp.getInputData(),
                                                         nullptr, false, newInputShape);
    auto weightsReshapeOp = rewriter.create<IE::ReshapeOp>(takeOpLoc(origOp, "weights_reshape"), origOp.getWeights(),
                                                           nullptr, false, newWeightsShape);

    auto strides = getIntArrayAttr(ctx, SmallVector<int64_t>{1, 1});
    auto padsBegin = getIntArrayAttr(ctx, SmallVector<int64_t>{0, 0});
    auto padsEnd = getIntArrayAttr(ctx, SmallVector<int64_t>{0, 0});
    auto dilations = getIntArrayAttr(ctx, SmallVector<int64_t>{1, 1});

    auto convolutionOp = rewriter.create<IE::ConvolutionOp>(
            origOp.getLoc(), weightsReshapeOp.getOutput(), inputReshapeOp.getOutput(), nullptr, strides, padsBegin,
            padsEnd, dilations, nullptr, nullptr, nullptr, nullptr, nullptr);

    auto newResultShape = getIntArrayAttr(ctx, SmallVector<int64_t>({batchSize, seqLength, weightsShape[1], 1}));

    auto resultReshapeOp = rewriter.create<IE::ReshapeOp>(takeOpLoc(origOp, "out_reshape"), convolutionOp.getOutput(),
                                                          nullptr, false, newResultShape);

    auto memPerm = mlir::AffineMapAttr::get(DimsOrder::NCHW.toAffineMap(ctx));
    auto dstOrder = mlir::AffineMapAttr::get(DimsOrder::NHWC.toAffineMap(ctx));
    auto permuteCastOp = rewriter.create<IE::PermuteCastOp>(takeOpLoc(origOp, "out_permute"),
                                                            resultReshapeOp.getOutput(), dstOrder, memPerm);

    auto gruSequenceLastPartOp = rewriter.create<IE::GRUSequenceLastPartOp>(
            takeOpLoc(origOp, "gru_last_part"), permuteCastOp.getOutput(), origOp.getInitialHiddenState(),
            origOp.getRecurrenceWeights(), origOp.getBiases(), origOp.getHiddenSizeAttr(), origOp.getSeqLengthAttr(),
            origOp.getDirectionAttr(), origOp.getShouldLinearBeforeResetAttr(), origOp.getClipAttr());

    rewriter.replaceOp(origOp,
                       {gruSequenceLastPartOp.getMiddleHiddenState(), gruSequenceLastPartOp.getOutputHiddenState()});

    return mlir::success();
}

//
// safeRunOnFunc
//

void ConvertSubGRUSequenceToConvPass::safeRunOnFunc() {
    auto& ctx = getContext();

    mlir::ConversionTarget target(ctx);

    target.addDynamicallyLegalOp<IE::GRUSequenceOp>([&](IE::GRUSequenceOp origOp) {
        const auto inputType = origOp.getInputData().getType().cast<vpux::NDTypeInterface>();
        const auto inputShape = inputType.getShape().raw();
        auto inputSize = static_cast<float>(inputShape[2]);
        auto batchSize = static_cast<float>(inputShape[0]);
        auto seqLength = static_cast<float>(origOp.getSeqLength());
        auto hiddenSize = static_cast<float>(origOp.getHiddenSize());
        // IllegalThreshold is used to determine if convert subGRUSequence into convolution. After performance
        // measurement, the pass can improve performance when illegalThreshold less than or equal to 0.1568. The
        // performance improvement is about 0.0% when illegalThreshold equals 0.1568 according to test.
        const auto illegalThreshold = 0.1568;
        auto currentIllegalFactor = inputSize / (batchSize * seqLength * hiddenSize);
        if (currentIllegalFactor <= illegalThreshold) {
            _log.nest(1).trace("The pass is used to convert SubGRUSequence into convoltion for better performance.");
            return false;
        }
        return true;
    });
    target.addLegalOp<IE::ConvolutionOp>();
    target.addLegalOp<IE::GRUSequenceLastPartOp>();
    target.addLegalOp<IE::ReshapeOp>();
    target.addLegalOp<IE::PermuteCastOp>();

    mlir::RewritePatternSet patterns(&ctx);
    patterns.add<GRUSequenceOpConverter>(&ctx, _log);

    auto func = getOperation();
    if (mlir::failed(mlir::applyPartialConversion(func, target, std::move(patterns)))) {
        signalPassFailure();
    }
}

}  // namespace

//
// createConvertSubGRUSequenceToConvPass
//

std::unique_ptr<mlir::Pass> vpux::IE::arch37xx::createConvertSubGRUSequenceToConvPass(Logger log) {
    return std::make_unique<ConvertSubGRUSequenceToConvPass>(log);
}
