

================================================================
== Vitis HLS Report for 'tpgForeground_Pipeline_VITIS_LOOP_729_2'
================================================================
* Date:           Thu Feb 22 13:13:17 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu4ev-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.75 ns|  5.562 ns|     3.71 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_729_2  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 5 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%boxTop = alloca i32 1"   --->   Operation 6 'alloca' 'boxTop' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%boxLeft = alloca i32 1"   --->   Operation 7 'alloca' 'boxLeft' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color"   --->   Operation 8 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cmp2_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp2_i"   --->   Operation 9 'read' 'cmp2_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%crossHairX_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %crossHairX_1"   --->   Operation 10 'read' 'crossHairX_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%boxColorG_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %boxColorG_1"   --->   Operation 11 'read' 'boxColorG_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%cmp101_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp101_i"   --->   Operation 12 'read' 'cmp101_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln1869_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln1869_1"   --->   Operation 13 'read' 'zext_ln1869_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%hMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %hMax"   --->   Operation 14 'read' 'hMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%vMax_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %vMax"   --->   Operation 15 'read' 'vMax_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln1869_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln1869"   --->   Operation 16 'read' 'zext_ln1869_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y"   --->   Operation 17 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%boxSize_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxSize_1"   --->   Operation 18 'read' 'boxSize_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ovrlayId_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ovrlayId_load"   --->   Operation 19 'read' 'ovrlayId_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%and10_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and10_i"   --->   Operation 20 'read' 'and10_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tobool_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %tobool"   --->   Operation 21 'read' 'tobool_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%and26_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and26_i"   --->   Operation 22 'read' 'and26_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%and4_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and4_i"   --->   Operation 23 'read' 'and4_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pixOut_val_V_7_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut_val_V_7"   --->   Operation 24 'read' 'pixOut_val_V_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pixOut_val_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut_val_V"   --->   Operation 25 'read' 'pixOut_val_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pixOut_val_V_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixOut_val_V_9"   --->   Operation 26 'read' 'pixOut_val_V_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth"   --->   Operation 27 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%boxVCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxVCoord_loc_0"   --->   Operation 28 'read' 'boxVCoord_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%boxHCoord_loc_0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %boxHCoord_loc_0"   --->   Operation 29 'read' 'boxHCoord_loc_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1869_1_cast = zext i9 %zext_ln1869_1_read"   --->   Operation 30 'zext' 'zext_ln1869_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1869_cast = zext i8 %zext_ln1869_read"   --->   Operation 31 'zext' 'zext_ln1869_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %bckgndYUV, void @empty_11, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_11, i32 0, i32 0, void @empty_19, i32 0, i32 0, void @empty_19, void @empty_19, void @empty_19, i32 0, i32 0, i32 0, i32 0, void @empty_19, void @empty_19, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %boxHCoord_loc_0_read, i16 %boxLeft"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 %boxVCoord_loc_0_read, i16 %boxTop"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln0 = store i16 0, i16 %x"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.26>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%x_1 = load i16 %x" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 38 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%boxTop_load = load i16 %boxTop" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 39 'load' 'boxTop_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%boxLeft_load = load i16 %boxLeft" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 40 'load' 'boxLeft_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln729 = trunc i16 %x_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 41 'trunc' 'trunc_ln729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.86ns)   --->   "%icmp_ln729 = icmp_eq  i16 %x_1, i16 %loopWidth_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 42 'icmp' 'icmp_ln729' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.01ns)   --->   "%x_2 = add i16 %x_1, i16 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 43 'add' 'x_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln729 = br i1 %icmp_ln729, void %for.body6.split, void %for.inc17.loopexit.exitStub" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 44 'br' 'br_ln729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1839)   --->   "%or_ln1839 = or i16 %x_1, i16 %y_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839]   --->   Operation 45 'or' 'or_ln1839' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln1839 = icmp_eq  i16 %or_ln1839, i16 0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839]   --->   Operation 46 'icmp' 'icmp_ln1839' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1839 = br i1 %icmp_ln1839, void %if.end64.i, void %if.then.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839]   --->   Operation 47 'br' 'br_ln1839' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%hDir_load = load i1 %hDir" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1842]   --->   Operation 48 'load' 'hDir_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln1842 = br i1 %hDir_load, void %if.then12.i, void %if.else.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1842]   --->   Operation 49 'br' 'br_ln1842' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.86ns)   --->   "%icmp_ln1844 = icmp_ugt  i16 %boxLeft_load, i16 %hMax_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1844]   --->   Operation 50 'icmp' 'icmp_ln1844' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.48ns)   --->   "%br_ln1844 = br i1 %icmp_ln1844, void %if.end22.i, void %if.then16.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1844]   --->   Operation 51 'br' 'br_ln1844' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load)> <Delay = 0.48>
ST_2 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln1845 = store i1 1, i1 %hDir" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1845]   --->   Operation 52 'store' 'store_ln1845' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load & icmp_ln1844)> <Delay = 0.48>
ST_2 : Operation 53 [1/1] (0.48ns)   --->   "%br_ln1845 = br void %if.end22.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1845]   --->   Operation 53 'br' 'br_ln1845' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !hDir_load & icmp_ln1844)> <Delay = 0.48>
ST_2 : Operation 54 [1/1] (0.86ns)   --->   "%icmp_ln1849 = icmp_ugt  i16 %zext_ln1869_1_cast, i16 %boxLeft_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1849]   --->   Operation 54 'icmp' 'icmp_ln1849' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.48ns)   --->   "%br_ln1849 = br i1 %icmp_ln1849, void %if.end22.i, void %if.then20.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1849]   --->   Operation 55 'br' 'br_ln1849' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load)> <Delay = 0.48>
ST_2 : Operation 56 [1/1] (0.48ns)   --->   "%store_ln1850 = store i1 0, i1 %hDir" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1850]   --->   Operation 56 'store' 'store_ln1850' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load & icmp_ln1849)> <Delay = 0.48>
ST_2 : Operation 57 [1/1] (0.48ns)   --->   "%br_ln1850 = br void %if.end22.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1850]   --->   Operation 57 'br' 'br_ln1850' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & hDir_load & icmp_ln1849)> <Delay = 0.48>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%empty_76 = phi i1 0, void %if.then20.i, i1 1, void %if.then16.i, i1 0, void %if.then12.i, i1 1, void %if.else.i"   --->   Operation 58 'phi' 'empty_76' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%vDir_load = load i1 %vDir" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1854]   --->   Operation 59 'load' 'vDir_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln1854 = br i1 %vDir_load, void %if.then25.i, void %if.else31.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1854]   --->   Operation 60 'br' 'br_ln1854' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.86ns)   --->   "%icmp_ln1856 = icmp_ugt  i16 %boxTop_load, i16 %vMax_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1856]   --->   Operation 61 'icmp' 'icmp_ln1856' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.48ns)   --->   "%br_ln1856 = br i1 %icmp_ln1856, void %if.end38.i, void %if.then29.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1856]   --->   Operation 62 'br' 'br_ln1856' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load)> <Delay = 0.48>
ST_2 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln1857 = store i1 1, i1 %vDir" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1857]   --->   Operation 63 'store' 'store_ln1857' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load & icmp_ln1856)> <Delay = 0.48>
ST_2 : Operation 64 [1/1] (0.48ns)   --->   "%br_ln1857 = br void %if.end38.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1857]   --->   Operation 64 'br' 'br_ln1857' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & !vDir_load & icmp_ln1856)> <Delay = 0.48>
ST_2 : Operation 65 [1/1] (0.86ns)   --->   "%icmp_ln1861 = icmp_ugt  i16 %zext_ln1869_1_cast, i16 %boxTop_load" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1861]   --->   Operation 65 'icmp' 'icmp_ln1861' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.48ns)   --->   "%br_ln1861 = br i1 %icmp_ln1861, void %if.end38.i, void %if.then36.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1861]   --->   Operation 66 'br' 'br_ln1861' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load)> <Delay = 0.48>
ST_2 : Operation 67 [1/1] (0.48ns)   --->   "%store_ln1862 = store i1 0, i1 %vDir" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862]   --->   Operation 67 'store' 'store_ln1862' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load & icmp_ln1861)> <Delay = 0.48>
ST_2 : Operation 68 [1/1] (0.48ns)   --->   "%br_ln1862 = br void %if.end38.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862]   --->   Operation 68 'br' 'br_ln1862' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839 & vDir_load & icmp_ln1861)> <Delay = 0.48>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln1870)   --->   "%empty_75 = phi i1 0, void %if.then36.i, i1 1, void %if.then29.i, i1 0, void %if.then25.i, i1 1, void %if.else31.i"   --->   Operation 69 'phi' 'empty_75' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.01ns)   --->   "%sub_ln1869 = sub i16 %boxLeft_load, i16 %zext_ln1869_cast" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1869]   --->   Operation 70 'sub' 'sub_ln1869' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.01ns)   --->   "%add_ln1867 = add i16 %boxLeft_load, i16 %zext_ln1869_cast" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 71 'add' 'add_ln1867' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%select_ln1866 = select i1 %empty_76, i16 %sub_ln1869, i16 %add_ln1867" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1866]   --->   Operation 72 'select' 'select_ln1866' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln1867 = store i16 %select_ln1866, i16 %boxHCoord" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 73 'store' 'store_ln1867' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.01ns)   --->   "%sub_ln1873 = sub i16 %boxTop_load, i16 %zext_ln1869_cast" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1873]   --->   Operation 74 'sub' 'sub_ln1873' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.01ns)   --->   "%add_ln1871 = add i16 %boxTop_load, i16 %zext_ln1869_cast" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 75 'add' 'add_ln1871' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.42ns) (out node of the LUT)   --->   "%select_ln1870 = select i1 %empty_75, i16 %sub_ln1873, i16 %add_ln1871" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1870]   --->   Operation 76 'select' 'select_ln1870' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln1871 = store i16 %select_ln1870, i16 %boxVCoord" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 77 'store' 'store_ln1871' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.48ns)   --->   "%store_ln1877 = store i16 %select_ln1866, i16 %boxLeft" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1877]   --->   Operation 78 'store' 'store_ln1877' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.48>
ST_2 : Operation 79 [1/1] (0.48ns)   --->   "%store_ln1877 = store i16 %select_ln1870, i16 %boxTop" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1877]   --->   Operation 79 'store' 'store_ln1877' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.48>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln1877 = br void %if.end64.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1877]   --->   Operation 80 'br' 'br_ln1877' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & icmp_ln1839)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.86ns)   --->   "%icmp_ln1918 = icmp_eq  i16 %x_1, i16 %crossHairX_1_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918]   --->   Operation 81 'icmp' 'icmp_ln1918' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.33ns)   --->   "%or_ln1918 = or i1 %cmp2_i_read, i1 %icmp_ln1918" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918]   --->   Operation 82 'or' 'or_ln1918' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.60ns)   --->   "%switch_ln1929 = switch i8 %color_read, void %cond.false15.i, i8 0, void %sw.epilog_ifconv, i8 1, void %cond.end.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929]   --->   Operation 83 'switch' 'switch_ln1929' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918)> <Delay = 0.60>
ST_2 : Operation 84 [1/1] (0.26ns)   --->   "%select_ln1930 = select i1 %trunc_ln729, i2 2, i2 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 84 'select' 'select_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0 & color_read != 1)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.48ns)   --->   "%br_ln1930 = br void %cond.end.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 85 'br' 'br_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0 & color_read != 1)> <Delay = 0.48>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%phi_ln1930 = phi i2 %select_ln1930, void %cond.false15.i, i2 1, void %if.then.i203" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 86 'phi' 'phi_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1930 = zext i2 %phi_ln1930" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 87 'zext' 'zext_ln1930' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%whiYuv_2_addr = getelementptr i8 %whiYuv_2, i64 0, i64 %zext_ln1930" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1930]   --->   Operation 88 'getelementptr' 'whiYuv_2_addr' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (0.79ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929]   --->   Operation 89 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_2 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln729 = store i16 %x_2, i16 %x" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 90 'store' 'store_ln729' <Predicate = (!icmp_ln729)> <Delay = 0.48>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln1867 = store i16 %boxLeft_load, i16 %boxHCoord_loc_1_out" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1867]   --->   Operation 130 'store' 'store_ln1867' <Predicate = (icmp_ln729)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln1871 = store i16 %boxTop_load, i16 %boxVCoord_loc_1_out" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1871]   --->   Operation 131 'store' 'store_ln1871' <Predicate = (icmp_ln729)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 132 'ret' 'ret_ln0' <Predicate = (icmp_ln729)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.56>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln732 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_19" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:732]   --->   Operation 91 'specpipeline' 'specpipeline_ln732' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln718 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:718]   --->   Operation 92 'specloopname' 'specloopname_ln718' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.25ns)   --->   "%bckgndYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %bckgndYUV" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 93 'read' 'bckgndYUV_read' <Predicate = (!icmp_ln729)> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%pixIn_val_V = trunc i24 %bckgndYUV_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 94 'trunc' 'pixIn_val_V' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%pixIn_val_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %bckgndYUV_read, i32 8, i32 15" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 95 'partselect' 'pixIn_val_V_5' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%pixIn_val_V_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %bckgndYUV_read, i32 16, i32 23" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 96 'partselect' 'pixIn_val_V_6' <Predicate = (!icmp_ln729)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.60ns)   --->   "%switch_ln735 = switch i8 %ovrlayId_load_read, void %sw.epilog_ifconv, i8 2, void %sw.bb10, i8 1, void %sw.bb8" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:735]   --->   Operation 97 'switch' 'switch_ln735' <Predicate = (!icmp_ln729)> <Delay = 0.60>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%boxTop_1 = load i16 %boxTop" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887]   --->   Operation 98 'load' 'boxTop_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%boxLeft_1 = load i16 %boxLeft" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 99 'load' 'boxLeft_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.01ns)   --->   "%boxRight = add i16 %boxSize_1_read, i16 %boxLeft_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1881]   --->   Operation 100 'add' 'boxRight' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.01ns)   --->   "%boxBottom = add i16 %boxSize_1_read, i16 %boxTop_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1883]   --->   Operation 101 'add' 'boxBottom' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.86ns)   --->   "%icmp_ln1887 = icmp_ult  i16 %y_read, i16 %boxTop_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887]   --->   Operation 102 'icmp' 'icmp_ln1887' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%xor_ln1887 = xor i1 %icmp_ln1887, i1 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887]   --->   Operation 103 'xor' 'xor_ln1887' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.86ns)   --->   "%icmp_ln1887_1 = icmp_ult  i16 %y_read, i16 %boxBottom" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1887]   --->   Operation 104 'icmp' 'icmp_ln1887_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.86ns)   --->   "%icmp_ln1892 = icmp_ult  i16 %x_1, i16 %boxLeft_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 105 'icmp' 'icmp_ln1892' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%xor_ln1892 = xor i1 %icmp_ln1892, i1 1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 106 'xor' 'xor_ln1892' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.86ns)   --->   "%icmp_ln1892_1 = icmp_ult  i16 %x_1, i16 %boxRight" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1892]   --->   Operation 107 'icmp' 'icmp_ln1892_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%and_ln1897_1 = and i1 %icmp_ln1887_1, i1 %xor_ln1887" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897]   --->   Operation 108 'and' 'and_ln1897_1' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln1897)   --->   "%and_ln1897_2 = and i1 %icmp_ln1892_1, i1 %xor_ln1892" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897]   --->   Operation 109 'and' 'and_ln1897_2' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln1897 = and i1 %and_ln1897_2, i1 %and_ln1897_1" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897]   --->   Operation 110 'and' 'and_ln1897' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.60ns)   --->   "%br_ln1897 = br i1 %and_ln1897, void %sw.epilog_ifconv, void %if.then97.i" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1897]   --->   Operation 111 'br' 'br_ln1897' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1)> <Delay = 0.60>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node pixOut_val_V_8)   --->   "%and_ln1902 = and i1 %cmp101_i_read, i1 %trunc_ln729" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902]   --->   Operation 112 'and' 'and_ln1902' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & and_ln1897)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.44ns) (out node of the LUT)   --->   "%pixOut_val_V_8 = select i1 %and_ln1902, i8 %pixOut_val_V_9_read, i8 %boxColorG_1_read" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902]   --->   Operation 113 'select' 'pixOut_val_V_8' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & and_ln1897)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.60ns)   --->   "%br_ln1906 = br void %sw.epilog_ifconv" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1906]   --->   Operation 114 'br' 'br_ln1906' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 1 & and_ln1897)> <Delay = 0.60>
ST_3 : Operation 115 [1/1] (0.60ns)   --->   "%br_ln1918 = br i1 %or_ln1918, void %sw.epilog_ifconv, void %if.then.i203" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1918]   --->   Operation 115 'br' 'br_ln1918' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2)> <Delay = 0.60>
ST_3 : Operation 116 [1/2] (0.79ns)   --->   "%whiYuv_2_load = load i2 %whiYuv_2_addr" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929]   --->   Operation 116 'load' 'whiYuv_2_load' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_3 : Operation 117 [1/1] (0.60ns)   --->   "%br_ln1929 = br void %sw.epilog_ifconv" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1929]   --->   Operation 117 'br' 'br_ln1929' <Predicate = (!icmp_ln729 & ovrlayId_load_read == 2 & or_ln1918 & color_read != 0)> <Delay = 0.60>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%pix_val_V_4 = phi i8 %pixOut_val_V_9_read, void %if.then97.i, i8 %pixOut_val_V_read, void %cond.end.i, i8 %pixIn_val_V_6, void %for.body6.split, i8 %pixIn_val_V_6, void %if.end64.i, i8 %pixIn_val_V_6, void %sw.bb10, i8 %pixOut_val_V_read, void %if.then.i203"   --->   Operation 118 'phi' 'pix_val_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%pix_val_V_3 = phi i8 %pixOut_val_V_8, void %if.then97.i, i8 %whiYuv_2_load, void %cond.end.i, i8 %pixIn_val_V_5, void %for.body6.split, i8 %pixIn_val_V_5, void %if.end64.i, i8 %pixIn_val_V_5, void %sw.bb10, i8 240, void %if.then.i203"   --->   Operation 119 'phi' 'pix_val_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%pix_val_V = phi i8 %pixOut_val_V_7_read, void %if.then97.i, i8 240, void %cond.end.i, i8 %pixIn_val_V, void %for.body6.split, i8 %pixIn_val_V, void %if.end64.i, i8 %pixIn_val_V, void %sw.bb10, i8 240, void %if.then.i203"   --->   Operation 120 'phi' 'pix_val_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node pixOut_val_V_16)   --->   "%pixOut_val_V_13 = select i1 %and4_i_read, i8 0, i8 %pix_val_V" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1944]   --->   Operation 121 'select' 'pixOut_val_V_13' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node pixOut_val_V_15)   --->   "%pixOut_val_V_14 = select i1 %and26_i_read, i8 0, i8 %pix_val_V_4" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1948]   --->   Operation 122 'select' 'pixOut_val_V_14' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.44ns) (out node of the LUT)   --->   "%pixOut_val_V_15 = select i1 %tobool_read, i8 %pix_val_V_4, i8 %pixOut_val_V_14" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 123 'select' 'pixOut_val_V_15' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.44ns) (out node of the LUT)   --->   "%pixOut_val_V_16 = select i1 %tobool_read, i8 %pix_val_V, i8 %pixOut_val_V_13" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:733]   --->   Operation 124 'select' 'pixOut_val_V_16' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node empty)   --->   "%select_ln1946 = select i1 %and10_i_read, i8 0, i8 %pix_val_V_3" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1946]   --->   Operation 125 'select' 'select_ln1946' <Predicate = (!tobool_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.44ns) (out node of the LUT)   --->   "%empty = select i1 %tobool_read, i8 %pix_val_V_3, i8 %select_ln1946" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1902]   --->   Operation 126 'select' 'empty' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %pixOut_val_V_15, i8 %empty, i8 %pixOut_val_V_16" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 127 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (2.25ns)   --->   "%write_ln763 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %ovrlayYUV, i24 %p_0" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:763]   --->   Operation 128 'write' 'write_ln763' <Predicate = true> <Delay = 2.25> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.25> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln729 = br void %for.body6" [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729]   --->   Operation 129 'br' 'br_ln729' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ boxHCoord_loc_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ boxVCoord_loc_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ pixOut_val_V_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ pixOut_val_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ pixOut_val_V_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ and4_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ and26_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ tobool]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ and10_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bckgndYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ovrlayId_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ boxSize_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln1869]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ vMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ hMax]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ zext_ln1869_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cmp101_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ boxColorG_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ crossHairX_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ cmp2_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ color]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ boxHCoord_loc_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxVCoord_loc_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxHCoord]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ boxVCoord]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ vDir]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ hDir]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ whiYuv_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                    (alloca        ) [ 0110]
boxTop               (alloca        ) [ 0111]
boxLeft              (alloca        ) [ 0111]
color_read           (read          ) [ 0111]
cmp2_i_read          (read          ) [ 0110]
crossHairX_1_read    (read          ) [ 0110]
boxColorG_1_read     (read          ) [ 0111]
cmp101_i_read        (read          ) [ 0111]
zext_ln1869_1_read   (read          ) [ 0000]
hMax_read            (read          ) [ 0110]
vMax_read            (read          ) [ 0110]
zext_ln1869_read     (read          ) [ 0000]
y_read               (read          ) [ 0111]
boxSize_1_read       (read          ) [ 0111]
ovrlayId_load_read   (read          ) [ 0111]
and10_i_read         (read          ) [ 0111]
tobool_read          (read          ) [ 0111]
and26_i_read         (read          ) [ 0111]
and4_i_read          (read          ) [ 0111]
pixOut_val_V_7_read  (read          ) [ 0111]
pixOut_val_V_read    (read          ) [ 0111]
pixOut_val_V_9_read  (read          ) [ 0111]
loopWidth_read       (read          ) [ 0110]
boxVCoord_loc_0_read (read          ) [ 0000]
boxHCoord_loc_0_read (read          ) [ 0000]
zext_ln1869_1_cast   (zext          ) [ 0110]
zext_ln1869_cast     (zext          ) [ 0110]
specinterface_ln0    (specinterface ) [ 0000]
specinterface_ln0    (specinterface ) [ 0000]
store_ln0            (store         ) [ 0000]
store_ln0            (store         ) [ 0000]
store_ln0            (store         ) [ 0000]
br_ln0               (br            ) [ 0000]
x_1                  (load          ) [ 0101]
boxTop_load          (load          ) [ 0000]
boxLeft_load         (load          ) [ 0000]
trunc_ln729          (trunc         ) [ 0101]
icmp_ln729           (icmp          ) [ 0111]
x_2                  (add           ) [ 0000]
br_ln729             (br            ) [ 0000]
or_ln1839            (or            ) [ 0000]
icmp_ln1839          (icmp          ) [ 0111]
br_ln1839            (br            ) [ 0000]
hDir_load            (load          ) [ 0111]
br_ln1842            (br            ) [ 0000]
icmp_ln1844          (icmp          ) [ 0111]
br_ln1844            (br            ) [ 0000]
store_ln1845         (store         ) [ 0000]
br_ln1845            (br            ) [ 0000]
icmp_ln1849          (icmp          ) [ 0111]
br_ln1849            (br            ) [ 0000]
store_ln1850         (store         ) [ 0000]
br_ln1850            (br            ) [ 0000]
empty_76             (phi           ) [ 0000]
vDir_load            (load          ) [ 0111]
br_ln1854            (br            ) [ 0000]
icmp_ln1856          (icmp          ) [ 0111]
br_ln1856            (br            ) [ 0000]
store_ln1857         (store         ) [ 0000]
br_ln1857            (br            ) [ 0000]
icmp_ln1861          (icmp          ) [ 0111]
br_ln1861            (br            ) [ 0000]
store_ln1862         (store         ) [ 0000]
br_ln1862            (br            ) [ 0000]
empty_75             (phi           ) [ 0000]
sub_ln1869           (sub           ) [ 0000]
add_ln1867           (add           ) [ 0000]
select_ln1866        (select        ) [ 0000]
store_ln1867         (store         ) [ 0000]
sub_ln1873           (sub           ) [ 0000]
add_ln1871           (add           ) [ 0000]
select_ln1870        (select        ) [ 0000]
store_ln1871         (store         ) [ 0000]
store_ln1877         (store         ) [ 0000]
store_ln1877         (store         ) [ 0000]
br_ln1877            (br            ) [ 0000]
icmp_ln1918          (icmp          ) [ 0000]
or_ln1918            (or            ) [ 0111]
switch_ln1929        (switch        ) [ 0111]
select_ln1930        (select        ) [ 0000]
br_ln1930            (br            ) [ 0000]
phi_ln1930           (phi           ) [ 0000]
zext_ln1930          (zext          ) [ 0000]
whiYuv_2_addr        (getelementptr ) [ 0101]
store_ln729          (store         ) [ 0000]
specpipeline_ln732   (specpipeline  ) [ 0000]
specloopname_ln718   (specloopname  ) [ 0000]
bckgndYUV_read       (read          ) [ 0000]
pixIn_val_V          (trunc         ) [ 0000]
pixIn_val_V_5        (partselect    ) [ 0000]
pixIn_val_V_6        (partselect    ) [ 0000]
switch_ln735         (switch        ) [ 0000]
boxTop_1             (load          ) [ 0000]
boxLeft_1            (load          ) [ 0000]
boxRight             (add           ) [ 0000]
boxBottom            (add           ) [ 0000]
icmp_ln1887          (icmp          ) [ 0000]
xor_ln1887           (xor           ) [ 0000]
icmp_ln1887_1        (icmp          ) [ 0000]
icmp_ln1892          (icmp          ) [ 0000]
xor_ln1892           (xor           ) [ 0000]
icmp_ln1892_1        (icmp          ) [ 0000]
and_ln1897_1         (and           ) [ 0000]
and_ln1897_2         (and           ) [ 0000]
and_ln1897           (and           ) [ 0101]
br_ln1897            (br            ) [ 0000]
and_ln1902           (and           ) [ 0000]
pixOut_val_V_8       (select        ) [ 0000]
br_ln1906            (br            ) [ 0000]
br_ln1918            (br            ) [ 0000]
whiYuv_2_load        (load          ) [ 0000]
br_ln1929            (br            ) [ 0000]
pix_val_V_4          (phi           ) [ 0101]
pix_val_V_3          (phi           ) [ 0101]
pix_val_V            (phi           ) [ 0101]
pixOut_val_V_13      (select        ) [ 0000]
pixOut_val_V_14      (select        ) [ 0000]
pixOut_val_V_15      (select        ) [ 0000]
pixOut_val_V_16      (select        ) [ 0000]
select_ln1946        (select        ) [ 0000]
empty                (select        ) [ 0000]
p_0                  (bitconcatenate) [ 0000]
write_ln763          (write         ) [ 0000]
br_ln729             (br            ) [ 0000]
store_ln1867         (store         ) [ 0000]
store_ln1871         (store         ) [ 0000]
ret_ln0              (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="boxHCoord_loc_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord_loc_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="boxVCoord_loc_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord_loc_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="loopWidth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pixOut_val_V_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixOut_val_V_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pixOut_val_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixOut_val_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pixOut_val_V_7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixOut_val_V_7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="and4_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and4_i"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="and26_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and26_i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tobool">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tobool"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="and10_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="and10_i"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bckgndYUV">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bckgndYUV"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="ovrlayId_load">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayId_load"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="boxSize_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxSize_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="y">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="zext_ln1869">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1869"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="vMax">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vMax"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="hMax">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hMax"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="zext_ln1869_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln1869_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="cmp101_i">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp101_i"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="boxColorG_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxColorG_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="crossHairX_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crossHairX_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="cmp2_i">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp2_i"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="color">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="boxHCoord_loc_1_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord_loc_1_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="boxVCoord_loc_1_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord_loc_1_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="boxHCoord">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxHCoord"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="boxVCoord">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boxVCoord"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="vDir">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vDir"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="hDir">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hDir"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="whiYuv_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whiYuv_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="x_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="boxTop_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxTop/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="boxLeft_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="boxLeft/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="color_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="color_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="cmp2_i_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp2_i_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="crossHairX_1_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="crossHairX_1_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="boxColorG_1_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxColorG_1_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="cmp101_i_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp101_i_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln1869_1_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="0" index="1" bw="9" slack="0"/>
<pin id="171" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1869_1_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="hMax_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hMax_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="vMax_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vMax_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln1869_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln1869_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="y_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="boxSize_1_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxSize_1_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ovrlayId_load_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ovrlayId_load_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="and10_i_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and10_i_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tobool_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tobool_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="and26_i_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and26_i_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and4_i_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="and4_i_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="pixOut_val_V_7_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixOut_val_V_7_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="pixOut_val_V_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixOut_val_V_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="pixOut_val_V_9_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixOut_val_V_9_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="loopWidth_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="boxVCoord_loc_0_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxVCoord_loc_0_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="boxHCoord_loc_0_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="boxHCoord_loc_0_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="bckgndYUV_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="24" slack="0"/>
<pin id="272" dir="0" index="1" bw="24" slack="0"/>
<pin id="273" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bckgndYUV_read/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="write_ln763_write_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="24" slack="0"/>
<pin id="279" dir="0" index="2" bw="24" slack="0"/>
<pin id="280" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln763/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="whiYuv_2_addr_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="2" slack="0"/>
<pin id="287" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="whiYuv_2_addr/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="whiYuv_2_load/2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="empty_76_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_76 (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="empty_76_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="4" bw="1" slack="0"/>
<pin id="305" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="6" bw="1" slack="0"/>
<pin id="307" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_76/2 "/>
</bind>
</comp>

<comp id="313" class="1005" name="empty_75_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="315" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_75 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="empty_75_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="4" bw="1" slack="0"/>
<pin id="322" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="1" slack="0"/>
<pin id="324" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_75/2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="phi_ln1930_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="332" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln1930 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="phi_ln1930_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="1" slack="0"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln1930/2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="pix_val_V_4_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="342" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="pix_val_V_4 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="pix_val_V_4_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="2"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="8" slack="2"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="0" index="4" bw="8" slack="0"/>
<pin id="349" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="6" bw="8" slack="0"/>
<pin id="351" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="8" bw="8" slack="0"/>
<pin id="353" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="10" bw="8" slack="2"/>
<pin id="355" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_4/3 "/>
</bind>
</comp>

<comp id="357" class="1005" name="pix_val_V_3_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="1"/>
<pin id="359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V_3 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="pix_val_V_3_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="8" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="4" bw="8" slack="0"/>
<pin id="367" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="6" bw="8" slack="0"/>
<pin id="369" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="8" bw="8" slack="0"/>
<pin id="371" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="10" bw="5" slack="1"/>
<pin id="373" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V_3/3 "/>
</bind>
</comp>

<comp id="377" class="1005" name="pix_val_V_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_val_V (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="pix_val_V_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="2"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="5" slack="0"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="4" bw="8" slack="0"/>
<pin id="387" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="6" bw="8" slack="0"/>
<pin id="389" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="8" bw="8" slack="0"/>
<pin id="391" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="10" bw="5" slack="1"/>
<pin id="393" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="12" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pix_val_V/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln1869_1_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1869_1_cast/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln1869_cast_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="0"/>
<pin id="403" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1869_cast/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="store_ln0_store_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="store_ln0_store_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="0"/>
<pin id="413" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln0_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="0"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="x_1_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="16" slack="1"/>
<pin id="422" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="boxTop_load_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="1"/>
<pin id="425" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxTop_load/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="boxLeft_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="1"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxLeft_load/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="trunc_ln729_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln729/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln729_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="1"/>
<pin id="436" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln729/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="x_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="or_ln1839_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="1"/>
<pin id="447" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1839/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln1839_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1839/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="hDir_load_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hDir_load/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln1844_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="16" slack="1"/>
<pin id="462" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1844/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln1845_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1845/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="icmp_ln1849_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="9" slack="1"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1849/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln1850_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1850/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="vDir_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vDir_load/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln1856_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="0" index="1" bw="16" slack="1"/>
<pin id="488" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1856/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="store_ln1857_store_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1857/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln1861_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="1"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1861/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln1862_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1862/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sub_ln1869_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="1"/>
<pin id="510" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1869/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln1867_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="8" slack="1"/>
<pin id="515" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1867/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln1866_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="0" index="2" bw="16" slack="0"/>
<pin id="521" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1866/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln1867_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="0"/>
<pin id="527" dir="0" index="1" bw="16" slack="0"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1867/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sub_ln1873_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="1"/>
<pin id="534" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1873/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln1871_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="1"/>
<pin id="539" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1871/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln1870_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="16" slack="0"/>
<pin id="544" dir="0" index="2" bw="16" slack="0"/>
<pin id="545" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1870/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln1871_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="16" slack="0"/>
<pin id="551" dir="0" index="1" bw="16" slack="0"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1871/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln1877_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="16" slack="0"/>
<pin id="557" dir="0" index="1" bw="16" slack="1"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1877/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="store_ln1877_store_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="1"/>
<pin id="563" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1877/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln1918_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="1"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1918/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln1918_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="1"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1918/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="select_ln1930_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="2" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1930/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln1930_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1930/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="store_ln729_store_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="1"/>
<pin id="592" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln729/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="pixIn_val_V_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="24" slack="0"/>
<pin id="596" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixIn_val_V/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="pixIn_val_V_5_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="0"/>
<pin id="603" dir="0" index="1" bw="24" slack="0"/>
<pin id="604" dir="0" index="2" bw="5" slack="0"/>
<pin id="605" dir="0" index="3" bw="5" slack="0"/>
<pin id="606" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixIn_val_V_5/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="pixIn_val_V_6_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="0"/>
<pin id="616" dir="0" index="1" bw="24" slack="0"/>
<pin id="617" dir="0" index="2" bw="6" slack="0"/>
<pin id="618" dir="0" index="3" bw="6" slack="0"/>
<pin id="619" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixIn_val_V_6/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="boxTop_1_load_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="16" slack="2"/>
<pin id="629" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxTop_1/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="boxLeft_1_load_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="2"/>
<pin id="632" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="boxLeft_1/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="boxRight_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="16" slack="2"/>
<pin id="635" dir="0" index="1" bw="16" slack="0"/>
<pin id="636" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="boxRight/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="boxBottom_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="2"/>
<pin id="640" dir="0" index="1" bw="16" slack="0"/>
<pin id="641" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="boxBottom/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="icmp_ln1887_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="2"/>
<pin id="645" dir="0" index="1" bw="16" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1887/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="xor_ln1887_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1887/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="icmp_ln1887_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="2"/>
<pin id="656" dir="0" index="1" bw="16" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1887_1/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="icmp_ln1892_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="16" slack="1"/>
<pin id="661" dir="0" index="1" bw="16" slack="0"/>
<pin id="662" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1892/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="xor_ln1892_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1892/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln1892_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="1"/>
<pin id="672" dir="0" index="1" bw="16" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1892_1/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="and_ln1897_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1897_1/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="and_ln1897_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1897_2/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="and_ln1897_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1897/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="and_ln1902_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="2"/>
<pin id="695" dir="0" index="1" bw="1" slack="1"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1902/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="pixOut_val_V_8_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="8" slack="2"/>
<pin id="700" dir="0" index="2" bw="8" slack="2"/>
<pin id="701" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_val_V_8/3 "/>
</bind>
</comp>

<comp id="704" class="1004" name="pixOut_val_V_13_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="2"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="0" index="2" bw="8" slack="0"/>
<pin id="708" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_val_V_13/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="pixOut_val_V_14_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="2"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="0" index="2" bw="8" slack="0"/>
<pin id="715" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_val_V_14/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="pixOut_val_V_15_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="2"/>
<pin id="720" dir="0" index="1" bw="8" slack="0"/>
<pin id="721" dir="0" index="2" bw="8" slack="0"/>
<pin id="722" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_val_V_15/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="pixOut_val_V_16_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="2"/>
<pin id="727" dir="0" index="1" bw="8" slack="0"/>
<pin id="728" dir="0" index="2" bw="8" slack="0"/>
<pin id="729" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pixOut_val_V_16/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="select_ln1946_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="2"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="0" index="2" bw="8" slack="0"/>
<pin id="736" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1946/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="empty_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="2"/>
<pin id="741" dir="0" index="1" bw="8" slack="0"/>
<pin id="742" dir="0" index="2" bw="8" slack="0"/>
<pin id="743" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="p_0_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="24" slack="0"/>
<pin id="748" dir="0" index="1" bw="8" slack="0"/>
<pin id="749" dir="0" index="2" bw="8" slack="0"/>
<pin id="750" dir="0" index="3" bw="8" slack="0"/>
<pin id="751" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="store_ln1867_store_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="0"/>
<pin id="759" dir="0" index="1" bw="16" slack="0"/>
<pin id="760" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1867/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="store_ln1871_store_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="16" slack="0"/>
<pin id="765" dir="0" index="1" bw="16" slack="0"/>
<pin id="766" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1871/2 "/>
</bind>
</comp>

<comp id="769" class="1005" name="x_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="0"/>
<pin id="771" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="776" class="1005" name="boxTop_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="0"/>
<pin id="778" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxTop "/>
</bind>
</comp>

<comp id="784" class="1005" name="boxLeft_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="0"/>
<pin id="786" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="boxLeft "/>
</bind>
</comp>

<comp id="792" class="1005" name="color_read_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="1"/>
<pin id="794" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="color_read "/>
</bind>
</comp>

<comp id="796" class="1005" name="cmp2_i_read_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="1"/>
<pin id="798" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp2_i_read "/>
</bind>
</comp>

<comp id="801" class="1005" name="crossHairX_1_read_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="1"/>
<pin id="803" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="crossHairX_1_read "/>
</bind>
</comp>

<comp id="806" class="1005" name="boxColorG_1_read_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="2"/>
<pin id="808" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="boxColorG_1_read "/>
</bind>
</comp>

<comp id="811" class="1005" name="cmp101_i_read_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="2"/>
<pin id="813" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp101_i_read "/>
</bind>
</comp>

<comp id="816" class="1005" name="hMax_read_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="1"/>
<pin id="818" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="hMax_read "/>
</bind>
</comp>

<comp id="821" class="1005" name="vMax_read_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="1"/>
<pin id="823" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="vMax_read "/>
</bind>
</comp>

<comp id="826" class="1005" name="y_read_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="1"/>
<pin id="828" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="833" class="1005" name="boxSize_1_read_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="2"/>
<pin id="835" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="boxSize_1_read "/>
</bind>
</comp>

<comp id="839" class="1005" name="ovrlayId_load_read_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="1"/>
<pin id="841" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="ovrlayId_load_read "/>
</bind>
</comp>

<comp id="843" class="1005" name="and10_i_read_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="2"/>
<pin id="845" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and10_i_read "/>
</bind>
</comp>

<comp id="848" class="1005" name="tobool_read_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="2"/>
<pin id="850" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tobool_read "/>
</bind>
</comp>

<comp id="855" class="1005" name="and26_i_read_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="1" slack="2"/>
<pin id="857" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and26_i_read "/>
</bind>
</comp>

<comp id="860" class="1005" name="and4_i_read_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="2"/>
<pin id="862" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and4_i_read "/>
</bind>
</comp>

<comp id="865" class="1005" name="pixOut_val_V_7_read_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="8" slack="2"/>
<pin id="867" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixOut_val_V_7_read "/>
</bind>
</comp>

<comp id="870" class="1005" name="pixOut_val_V_read_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="2"/>
<pin id="872" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixOut_val_V_read "/>
</bind>
</comp>

<comp id="876" class="1005" name="pixOut_val_V_9_read_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="2"/>
<pin id="878" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixOut_val_V_9_read "/>
</bind>
</comp>

<comp id="882" class="1005" name="loopWidth_read_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="1"/>
<pin id="884" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopWidth_read "/>
</bind>
</comp>

<comp id="887" class="1005" name="zext_ln1869_1_cast_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="1"/>
<pin id="889" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1869_1_cast "/>
</bind>
</comp>

<comp id="893" class="1005" name="zext_ln1869_cast_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="16" slack="1"/>
<pin id="895" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1869_cast "/>
</bind>
</comp>

<comp id="901" class="1005" name="x_1_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="1"/>
<pin id="903" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="907" class="1005" name="trunc_ln729_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="1"/>
<pin id="909" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln729 "/>
</bind>
</comp>

<comp id="912" class="1005" name="icmp_ln729_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="1"/>
<pin id="914" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln729 "/>
</bind>
</comp>

<comp id="916" class="1005" name="icmp_ln1839_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1839 "/>
</bind>
</comp>

<comp id="920" class="1005" name="hDir_load_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="hDir_load "/>
</bind>
</comp>

<comp id="924" class="1005" name="icmp_ln1844_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="1" slack="1"/>
<pin id="926" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1844 "/>
</bind>
</comp>

<comp id="928" class="1005" name="icmp_ln1849_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="1"/>
<pin id="930" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1849 "/>
</bind>
</comp>

<comp id="932" class="1005" name="vDir_load_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="1"/>
<pin id="934" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="vDir_load "/>
</bind>
</comp>

<comp id="936" class="1005" name="icmp_ln1856_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="1"/>
<pin id="938" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1856 "/>
</bind>
</comp>

<comp id="940" class="1005" name="icmp_ln1861_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="1"/>
<pin id="942" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1861 "/>
</bind>
</comp>

<comp id="944" class="1005" name="or_ln1918_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="1"/>
<pin id="946" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1918 "/>
</bind>
</comp>

<comp id="948" class="1005" name="whiYuv_2_addr_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="2" slack="1"/>
<pin id="950" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="whiYuv_2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="62" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="62" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="64" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="68" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="64" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="66" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="70" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="68" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="64" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="66" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="66" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="64" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="8" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="68" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="4" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="68" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="2" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="68" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="0" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="106" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="281"><net_src comp="124" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="98" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="283" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="309"><net_src comp="88" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="86" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="88" pin="0"/><net_sink comp="299" pin=4"/></net>

<net id="312"><net_src comp="86" pin="0"/><net_sink comp="299" pin=6"/></net>

<net id="326"><net_src comp="88" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="86" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="88" pin="0"/><net_sink comp="316" pin=4"/></net>

<net id="329"><net_src comp="86" pin="0"/><net_sink comp="316" pin=6"/></net>

<net id="339"><net_src comp="96" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="360"><net_src comp="120" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="375"><net_src comp="290" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="376"><net_src comp="357" pin="1"/><net_sink comp="361" pin=10"/></net>

<net id="380"><net_src comp="120" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="395"><net_src comp="120" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="396"><net_src comp="377" pin="1"/><net_sink comp="381" pin=10"/></net>

<net id="400"><net_src comp="168" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="186" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="264" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="258" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="82" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="432"><net_src comp="420" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="420" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="420" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="84" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="420" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="444" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="82" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="58" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="463"><net_src comp="426" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="86" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="58" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="426" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="88" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="58" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="56" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="423" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="86" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="423" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="88" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="56" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="426" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="516"><net_src comp="426" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="299" pin="8"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="507" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="512" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="517" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="52" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="423" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="423" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="316" pin="8"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="531" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="536" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="54" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="517" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="541" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="420" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="565" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="429" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="94" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="96" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="583"><net_src comp="575" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="587"><net_src comp="333" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="593"><net_src comp="438" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="270" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="381" pin=4"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="381" pin=6"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="381" pin=8"/></net>

<net id="607"><net_src comp="108" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="270" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="609"><net_src comp="110" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="610"><net_src comp="112" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="611"><net_src comp="601" pin="4"/><net_sink comp="361" pin=4"/></net>

<net id="612"><net_src comp="601" pin="4"/><net_sink comp="361" pin=6"/></net>

<net id="613"><net_src comp="601" pin="4"/><net_sink comp="361" pin=8"/></net>

<net id="620"><net_src comp="108" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="270" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="622"><net_src comp="114" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="623"><net_src comp="116" pin="0"/><net_sink comp="614" pin=3"/></net>

<net id="624"><net_src comp="614" pin="4"/><net_sink comp="343" pin=4"/></net>

<net id="625"><net_src comp="614" pin="4"/><net_sink comp="343" pin=6"/></net>

<net id="626"><net_src comp="614" pin="4"/><net_sink comp="343" pin=8"/></net>

<net id="637"><net_src comp="630" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="642"><net_src comp="627" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="627" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="652"><net_src comp="643" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="86" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="638" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="630" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="659" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="86" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="633" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="654" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="648" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="670" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="664" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="675" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="702"><net_src comp="693" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="703"><net_src comp="697" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="709"><net_src comp="90" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="710"><net_src comp="381" pin="12"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="90" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="717"><net_src comp="343" pin="12"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="343" pin="12"/><net_sink comp="718" pin=1"/></net>

<net id="724"><net_src comp="711" pin="3"/><net_sink comp="718" pin=2"/></net>

<net id="730"><net_src comp="381" pin="12"/><net_sink comp="725" pin=1"/></net>

<net id="731"><net_src comp="704" pin="3"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="90" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="738"><net_src comp="361" pin="12"/><net_sink comp="732" pin=2"/></net>

<net id="744"><net_src comp="361" pin="12"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="732" pin="3"/><net_sink comp="739" pin=2"/></net>

<net id="752"><net_src comp="122" pin="0"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="718" pin="3"/><net_sink comp="746" pin=1"/></net>

<net id="754"><net_src comp="739" pin="3"/><net_sink comp="746" pin=2"/></net>

<net id="755"><net_src comp="725" pin="3"/><net_sink comp="746" pin=3"/></net>

<net id="756"><net_src comp="746" pin="4"/><net_sink comp="276" pin=2"/></net>

<net id="761"><net_src comp="426" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="48" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="423" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="50" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="126" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="779"><net_src comp="130" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="783"><net_src comp="776" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="787"><net_src comp="134" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="790"><net_src comp="784" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="795"><net_src comp="138" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="144" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="804"><net_src comp="150" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="809"><net_src comp="156" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="697" pin=2"/></net>

<net id="814"><net_src comp="162" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="819"><net_src comp="174" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="824"><net_src comp="180" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="829"><net_src comp="192" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="836"><net_src comp="198" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="842"><net_src comp="204" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="210" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="851"><net_src comp="216" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="854"><net_src comp="848" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="858"><net_src comp="222" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="863"><net_src comp="228" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="868"><net_src comp="234" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="873"><net_src comp="240" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="343" pin=10"/></net>

<net id="879"><net_src comp="246" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="881"><net_src comp="876" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="885"><net_src comp="252" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="890"><net_src comp="397" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="896"><net_src comp="401" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="900"><net_src comp="893" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="904"><net_src comp="420" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="910"><net_src comp="429" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="915"><net_src comp="433" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="449" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="923"><net_src comp="455" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="927"><net_src comp="459" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="470" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="481" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="485" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="496" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="570" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="283" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="290" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ovrlayYUV | {3 }
	Port: boxHCoord_loc_1_out | {2 }
	Port: boxVCoord_loc_1_out | {2 }
	Port: boxHCoord | {2 }
	Port: boxVCoord | {2 }
	Port: vDir | {2 }
	Port: hDir | {2 }
 - Input state : 
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : boxHCoord_loc_0 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : boxVCoord_loc_0 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : loopWidth | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : pixOut_val_V_9 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : pixOut_val_V | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : pixOut_val_V_7 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : and4_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : and26_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : tobool | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : and10_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : bckgndYUV | {3 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : ovrlayId_load | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : boxSize_1 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : y | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : zext_ln1869 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : vMax | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : hMax | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : zext_ln1869_1 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : cmp101_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : boxColorG_1 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : crossHairX_1 | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : cmp2_i | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : color | {1 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : vDir | {2 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : hDir | {2 }
	Port: tpgForeground_Pipeline_VITIS_LOOP_729_2 : whiYuv_2 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		trunc_ln729 : 1
		icmp_ln729 : 1
		x_2 : 1
		br_ln729 : 2
		or_ln1839 : 1
		icmp_ln1839 : 1
		br_ln1839 : 2
		br_ln1842 : 1
		icmp_ln1844 : 1
		br_ln1844 : 2
		icmp_ln1849 : 1
		br_ln1849 : 2
		empty_76 : 3
		br_ln1854 : 1
		icmp_ln1856 : 1
		br_ln1856 : 2
		icmp_ln1861 : 1
		br_ln1861 : 2
		empty_75 : 3
		sub_ln1869 : 1
		add_ln1867 : 1
		select_ln1866 : 4
		store_ln1867 : 5
		sub_ln1873 : 1
		add_ln1871 : 1
		select_ln1870 : 4
		store_ln1871 : 5
		store_ln1877 : 5
		store_ln1877 : 5
		icmp_ln1918 : 1
		or_ln1918 : 2
		select_ln1930 : 2
		phi_ln1930 : 3
		zext_ln1930 : 4
		whiYuv_2_addr : 5
		whiYuv_2_load : 6
		store_ln729 : 2
		store_ln1867 : 1
		store_ln1871 : 1
	State 3
		boxRight : 1
		boxBottom : 1
		icmp_ln1887 : 1
		xor_ln1887 : 2
		icmp_ln1887_1 : 2
		icmp_ln1892 : 1
		xor_ln1892 : 2
		icmp_ln1892_1 : 2
		and_ln1897_1 : 2
		and_ln1897_2 : 2
		and_ln1897 : 2
		br_ln1897 : 2
		pix_val_V_4 : 3
		pix_val_V_3 : 3
		pix_val_V : 3
		pixOut_val_V_13 : 4
		pixOut_val_V_14 : 4
		pixOut_val_V_15 : 5
		pixOut_val_V_16 : 5
		select_ln1946 : 4
		empty : 5
		p_0 : 6
		write_ln763 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |         icmp_ln729_fu_433        |    0    |    13   |
|          |        icmp_ln1839_fu_449        |    0    |    13   |
|          |        icmp_ln1844_fu_459        |    0    |    13   |
|          |        icmp_ln1849_fu_470        |    0    |    13   |
|          |        icmp_ln1856_fu_485        |    0    |    13   |
|   icmp   |        icmp_ln1861_fu_496        |    0    |    13   |
|          |        icmp_ln1918_fu_565        |    0    |    13   |
|          |        icmp_ln1887_fu_643        |    0    |    13   |
|          |       icmp_ln1887_1_fu_654       |    0    |    13   |
|          |        icmp_ln1892_fu_659        |    0    |    13   |
|          |       icmp_ln1892_1_fu_670       |    0    |    13   |
|----------|----------------------------------|---------|---------|
|          |            x_2_fu_438            |    0    |    23   |
|          |         add_ln1867_fu_512        |    0    |    23   |
|    add   |         add_ln1871_fu_536        |    0    |    23   |
|          |          boxRight_fu_633         |    0    |    23   |
|          |         boxBottom_fu_638         |    0    |    23   |
|----------|----------------------------------|---------|---------|
|          |       select_ln1866_fu_517       |    0    |    16   |
|          |       select_ln1870_fu_541       |    0    |    16   |
|          |       select_ln1930_fu_575       |    0    |    2    |
|          |       pixOut_val_V_8_fu_697      |    0    |    8    |
|  select  |      pixOut_val_V_13_fu_704      |    0    |    8    |
|          |      pixOut_val_V_14_fu_711      |    0    |    8    |
|          |      pixOut_val_V_15_fu_718      |    0    |    8    |
|          |      pixOut_val_V_16_fu_725      |    0    |    8    |
|          |       select_ln1946_fu_732       |    0    |    8    |
|          |           empty_fu_739           |    0    |    8    |
|----------|----------------------------------|---------|---------|
|    sub   |         sub_ln1869_fu_507        |    0    |    23   |
|          |         sub_ln1873_fu_531        |    0    |    23   |
|----------|----------------------------------|---------|---------|
|    or    |         or_ln1839_fu_444         |    0    |    16   |
|          |         or_ln1918_fu_570         |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |        and_ln1897_1_fu_675       |    0    |    2    |
|    and   |        and_ln1897_2_fu_681       |    0    |    2    |
|          |         and_ln1897_fu_687        |    0    |    2    |
|          |         and_ln1902_fu_693        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|    xor   |         xor_ln1887_fu_648        |    0    |    2    |
|          |         xor_ln1892_fu_664        |    0    |    2    |
|----------|----------------------------------|---------|---------|
|          |      color_read_read_fu_138      |    0    |    0    |
|          |      cmp2_i_read_read_fu_144     |    0    |    0    |
|          |   crossHairX_1_read_read_fu_150  |    0    |    0    |
|          |   boxColorG_1_read_read_fu_156   |    0    |    0    |
|          |     cmp101_i_read_read_fu_162    |    0    |    0    |
|          |  zext_ln1869_1_read_read_fu_168  |    0    |    0    |
|          |       hMax_read_read_fu_174      |    0    |    0    |
|          |       vMax_read_read_fu_180      |    0    |    0    |
|          |   zext_ln1869_read_read_fu_186   |    0    |    0    |
|          |        y_read_read_fu_192        |    0    |    0    |
|          |    boxSize_1_read_read_fu_198    |    0    |    0    |
|   read   |  ovrlayId_load_read_read_fu_204  |    0    |    0    |
|          |     and10_i_read_read_fu_210     |    0    |    0    |
|          |      tobool_read_read_fu_216     |    0    |    0    |
|          |     and26_i_read_read_fu_222     |    0    |    0    |
|          |      and4_i_read_read_fu_228     |    0    |    0    |
|          |  pixOut_val_V_7_read_read_fu_234 |    0    |    0    |
|          |   pixOut_val_V_read_read_fu_240  |    0    |    0    |
|          |  pixOut_val_V_9_read_read_fu_246 |    0    |    0    |
|          |    loopWidth_read_read_fu_252    |    0    |    0    |
|          | boxVCoord_loc_0_read_read_fu_258 |    0    |    0    |
|          | boxHCoord_loc_0_read_read_fu_264 |    0    |    0    |
|          |    bckgndYUV_read_read_fu_270    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |     write_ln763_write_fu_276     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |     zext_ln1869_1_cast_fu_397    |    0    |    0    |
|   zext   |      zext_ln1869_cast_fu_401     |    0    |    0    |
|          |        zext_ln1930_fu_584        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |        trunc_ln729_fu_429        |    0    |    0    |
|          |        pixIn_val_V_fu_594        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|partselect|       pixIn_val_V_5_fu_601       |    0    |    0    |
|          |       pixIn_val_V_6_fu_614       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|            p_0_fu_746            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   424   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    and10_i_read_reg_843   |    1   |
|    and26_i_read_reg_855   |    1   |
|    and4_i_read_reg_860    |    1   |
|  boxColorG_1_read_reg_806 |    8   |
|      boxLeft_reg_784      |   16   |
|   boxSize_1_read_reg_833  |   16   |
|       boxTop_reg_776      |   16   |
|   cmp101_i_read_reg_811   |    1   |
|    cmp2_i_read_reg_796    |    1   |
|     color_read_reg_792    |    8   |
| crossHairX_1_read_reg_801 |   16   |
|      empty_75_reg_313     |    1   |
|      empty_76_reg_296     |    1   |
|     hDir_load_reg_920     |    1   |
|     hMax_read_reg_816     |   16   |
|    icmp_ln1839_reg_916    |    1   |
|    icmp_ln1844_reg_924    |    1   |
|    icmp_ln1849_reg_928    |    1   |
|    icmp_ln1856_reg_936    |    1   |
|    icmp_ln1861_reg_940    |    1   |
|     icmp_ln729_reg_912    |    1   |
|   loopWidth_read_reg_882  |   16   |
|     or_ln1918_reg_944     |    1   |
| ovrlayId_load_read_reg_839|    8   |
|     phi_ln1930_reg_330    |    2   |
|pixOut_val_V_7_read_reg_865|    8   |
|pixOut_val_V_9_read_reg_876|    8   |
| pixOut_val_V_read_reg_870 |    8   |
|    pix_val_V_3_reg_357    |    8   |
|    pix_val_V_4_reg_340    |    8   |
|     pix_val_V_reg_377     |    8   |
|    tobool_read_reg_848    |    1   |
|    trunc_ln729_reg_907    |    1   |
|     vDir_load_reg_932     |    1   |
|     vMax_read_reg_821     |   16   |
|   whiYuv_2_addr_reg_948   |    2   |
|        x_1_reg_901        |   16   |
|         x_reg_769         |   16   |
|       y_read_reg_826      |   16   |
| zext_ln1869_1_cast_reg_887|   16   |
|  zext_ln1869_cast_reg_893 |   16   |
+---------------------------+--------+
|           Total           |   286  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_290 |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    4   ||  0.489  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   424  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   286  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   286  |   433  |
+-----------+--------+--------+--------+
