#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12b61a720 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12b614e70 .scope module, "tb_vpu_mul" "tb_vpu_mul" 3 13;
 .timescale -9 -12;
P_0x12b604b10 .param/l "CLK" 0 3 19, +C4<00000000000000000000000000001010>;
P_0x12b604b50 .param/l "DATA_WIDTH" 0 3 16, +C4<00000000000000000000000000010000>;
P_0x12b604b90 .param/l "LANES" 0 3 15, +C4<00000000000000000000000000001000>;
P_0x12b604bd0 .param/l "SRAM_ADDR_W" 0 3 18, +C4<00000000000000000000000000010100>;
P_0x12b604c10 .param/l "VOP_MUL" 1 3 57, C4<00000011>;
P_0x12b604c50 .param/l "VOP_ZERO" 1 3 58, C4<00110100>;
P_0x12b604c90 .param/l "VREG_COUNT" 0 3 17, +C4<00000000000000000000000000100000>;
v0x6000017b8bd0_0 .var "clk", 0 0;
v0x6000017b8c60_0 .var "cmd", 127 0;
v0x6000017b8cf0_0 .net "cmd_done", 0 0, L_0x600000eb8bd0;  1 drivers
v0x6000017b8d80_0 .net "cmd_ready", 0 0, L_0x6000014bdea0;  1 drivers
v0x6000017b8e10_0 .var "cmd_valid", 0 0;
v0x6000017b8ea0_0 .var/i "errors", 31 0;
v0x6000017b8f30_0 .var/i "i", 31 0;
v0x6000017b8fc0_0 .var "rst_n", 0 0;
v0x6000017b9050_0 .net "sram_addr", 19 0, L_0x600000eb92d0;  1 drivers
v0x6000017b90e0_0 .var "sram_rdata", 127 0;
v0x6000017b9170_0 .net "sram_re", 0 0, L_0x600000eb9260;  1 drivers
v0x6000017b9200_0 .var "sram_ready", 0 0;
v0x6000017b9290_0 .net "sram_wdata", 127 0, L_0x600000eb9340;  1 drivers
v0x6000017b9320_0 .net "sram_we", 0 0, L_0x600000eb91f0;  1 drivers
v0x6000017b93b0_0 .var/s "val", 15 0;
S_0x12b614fe0 .scope module, "dut" "vector_unit" 3 41, 4 17 0, S_0x12b614e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 128 "sram_wdata";
    .port_info 8 /INPUT 128 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x12b817200 .param/l "DATA_WIDTH" 0 4 19, +C4<00000000000000000000000000010000>;
P_0x12b817240 .param/l "LANES" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x12b817280 .param/l "REDUCE_STAGES" 1 4 201, +C4<00000000000000000000000000000011>;
P_0x12b8172c0 .param/l "SRAM_ADDR_W" 0 4 21, +C4<00000000000000000000000000010100>;
P_0x12b817300 .param/l "S_DECODE" 1 4 112, C4<001>;
P_0x12b817340 .param/l "S_DONE" 1 4 117, C4<110>;
P_0x12b817380 .param/l "S_EXECUTE" 1 4 113, C4<010>;
P_0x12b8173c0 .param/l "S_IDLE" 1 4 111, C4<000>;
P_0x12b817400 .param/l "S_MEM_WAIT" 1 4 114, C4<011>;
P_0x12b817440 .param/l "S_REDUCE" 1 4 115, C4<100>;
P_0x12b817480 .param/l "S_WRITEBACK" 1 4 116, C4<101>;
P_0x12b8174c0 .param/l "VOP_ADD" 1 4 78, C4<00000001>;
P_0x12b817500 .param/l "VOP_BCAST" 1 4 92, C4<00110010>;
P_0x12b817540 .param/l "VOP_GELU" 1 4 83, C4<00010001>;
P_0x12b817580 .param/l "VOP_LOAD" 1 4 90, C4<00110000>;
P_0x12b8175c0 .param/l "VOP_MADD" 1 4 81, C4<00000100>;
P_0x12b817600 .param/l "VOP_MAX" 1 4 88, C4<00100001>;
P_0x12b817640 .param/l "VOP_MIN" 1 4 89, C4<00100010>;
P_0x12b817680 .param/l "VOP_MOV" 1 4 93, C4<00110011>;
P_0x12b8176c0 .param/l "VOP_MUL" 1 4 80, C4<00000011>;
P_0x12b817700 .param/l "VOP_RELU" 1 4 82, C4<00010000>;
P_0x12b817740 .param/l "VOP_SIGMOID" 1 4 85, C4<00010011>;
P_0x12b817780 .param/l "VOP_SILU" 1 4 84, C4<00010010>;
P_0x12b8177c0 .param/l "VOP_STORE" 1 4 91, C4<00110001>;
P_0x12b817800 .param/l "VOP_SUB" 1 4 79, C4<00000010>;
P_0x12b817840 .param/l "VOP_SUM" 1 4 87, C4<00100000>;
P_0x12b817880 .param/l "VOP_TANH" 1 4 86, C4<00010100>;
P_0x12b8178c0 .param/l "VOP_ZERO" 1 4 94, C4<00110100>;
P_0x12b817900 .param/l "VREG_COUNT" 0 4 20, +C4<00000000000000000000000000100000>;
L_0x600000eb8af0 .functor BUFZ 128, L_0x6000014bdc20, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000eb8b60 .functor BUFZ 128, L_0x6000014bdd60, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000eb8bd0 .functor BUFZ 1, v0x6000017bf2a0_0, C4<0>, C4<0>, C4<0>;
L_0x600000eb92d0 .functor BUFZ 20, v0x6000017bfb10_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000eb9340 .functor BUFZ 128, v0x6000017bfe70_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000eb91f0 .functor BUFZ 1, v0x6000017b8000_0, C4<0>, C4<0>, C4<0>;
L_0x600000eb9260 .functor BUFZ 1, v0x6000017bfcc0_0, C4<0>, C4<0>, C4<0>;
v0x6000017be910_0 .net *"_ivl_32", 127 0, L_0x6000014bdc20;  1 drivers
v0x6000017be9a0_0 .net *"_ivl_34", 6 0, L_0x6000014bdcc0;  1 drivers
L_0x130088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000017bea30_0 .net *"_ivl_37", 1 0, L_0x130088010;  1 drivers
v0x6000017beac0_0 .net *"_ivl_40", 127 0, L_0x6000014bdd60;  1 drivers
v0x6000017beb50_0 .net *"_ivl_42", 6 0, L_0x6000014bde00;  1 drivers
L_0x130088058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000017bebe0_0 .net *"_ivl_45", 1 0, L_0x130088058;  1 drivers
L_0x1300880a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000017bec70_0 .net/2u *"_ivl_48", 2 0, L_0x1300880a0;  1 drivers
v0x6000017bed00_0 .var "addr_reg", 19 0;
v0x6000017bed90_0 .var "alu_result", 127 0;
v0x6000017bee20_0 .net "clk", 0 0, v0x6000017b8bd0_0;  1 drivers
v0x6000017beeb0_0 .net "cmd", 127 0, v0x6000017b8c60_0;  1 drivers
v0x6000017bef40_0 .net "cmd_done", 0 0, L_0x600000eb8bd0;  alias, 1 drivers
v0x6000017befd0_0 .net "cmd_ready", 0 0, L_0x6000014bdea0;  alias, 1 drivers
v0x6000017bf060_0 .var "cmd_reg", 127 0;
v0x6000017bf0f0_0 .net "cmd_valid", 0 0, v0x6000017b8e10_0;  1 drivers
v0x6000017bf180_0 .net "count", 15 0, L_0x6000014bdb80;  1 drivers
v0x6000017bf210_0 .var "count_reg", 15 0;
v0x6000017bf2a0_0 .var "done_reg", 0 0;
v0x6000017bf330_0 .var "elem_count", 15 0;
v0x6000017bf3c0_0 .net "imm", 15 0, L_0x6000014bd900;  1 drivers
v0x6000017bf450_0 .var "imm_reg", 15 0;
v0x6000017bf4e0_0 .var/i "lane", 31 0;
v0x6000017bf570 .array "lane_a", 7 0;
v0x6000017bf570_0 .net v0x6000017bf570 0, 15 0, L_0x6000014bc000; 1 drivers
v0x6000017bf570_1 .net v0x6000017bf570 1, 15 0, L_0x6000014bc140; 1 drivers
v0x6000017bf570_2 .net v0x6000017bf570 2, 15 0, L_0x6000014bcbe0; 1 drivers
v0x6000017bf570_3 .net v0x6000017bf570 3, 15 0, L_0x6000014bcaa0; 1 drivers
v0x6000017bf570_4 .net v0x6000017bf570 4, 15 0, L_0x6000014bc960; 1 drivers
v0x6000017bf570_5 .net v0x6000017bf570 5, 15 0, L_0x6000014bc820; 1 drivers
v0x6000017bf570_6 .net v0x6000017bf570 6, 15 0, L_0x6000014bc6e0; 1 drivers
v0x6000017bf570_7 .net v0x6000017bf570 7, 15 0, L_0x6000014bc5a0; 1 drivers
v0x6000017bf600 .array "lane_b", 7 0;
v0x6000017bf600_0 .net v0x6000017bf600 0, 15 0, L_0x6000014bc0a0; 1 drivers
v0x6000017bf600_1 .net v0x6000017bf600 1, 15 0, L_0x6000014bc1e0; 1 drivers
v0x6000017bf600_2 .net v0x6000017bf600 2, 15 0, L_0x6000014bcc80; 1 drivers
v0x6000017bf600_3 .net v0x6000017bf600 3, 15 0, L_0x6000014bcb40; 1 drivers
v0x6000017bf600_4 .net v0x6000017bf600 4, 15 0, L_0x6000014bca00; 1 drivers
v0x6000017bf600_5 .net v0x6000017bf600 5, 15 0, L_0x6000014bc8c0; 1 drivers
v0x6000017bf600_6 .net v0x6000017bf600 6, 15 0, L_0x6000014bc780; 1 drivers
v0x6000017bf600_7 .net v0x6000017bf600 7, 15 0, L_0x6000014bc640; 1 drivers
v0x6000017bf690 .array "lane_result", 7 0, 15 0;
v0x6000017bf720_0 .net "mem_addr", 19 0, L_0x6000014bdae0;  1 drivers
v0x6000017bf7b0_0 .var "mem_addr_reg", 19 0;
v0x6000017bf840_0 .net "opcode", 7 0, L_0x6000014bc460;  1 drivers
v0x6000017bf8d0_0 .var "reduce_result", 15 0;
v0x6000017bf960 .array "reduce_tree", 31 0, 15 0;
v0x6000017bf9f0_0 .net "rst_n", 0 0, v0x6000017b8fc0_0;  1 drivers
v0x6000017bfa80_0 .net "sram_addr", 19 0, L_0x600000eb92d0;  alias, 1 drivers
v0x6000017bfb10_0 .var "sram_addr_reg", 19 0;
v0x6000017bfba0_0 .net "sram_rdata", 127 0, v0x6000017b90e0_0;  1 drivers
v0x6000017bfc30_0 .net "sram_re", 0 0, L_0x600000eb9260;  alias, 1 drivers
v0x6000017bfcc0_0 .var "sram_re_reg", 0 0;
v0x6000017bfd50_0 .net "sram_ready", 0 0, v0x6000017b9200_0;  1 drivers
v0x6000017bfde0_0 .net "sram_wdata", 127 0, L_0x600000eb9340;  alias, 1 drivers
v0x6000017bfe70_0 .var "sram_wdata_reg", 127 0;
v0x6000017bff00_0 .net "sram_we", 0 0, L_0x600000eb91f0;  alias, 1 drivers
v0x6000017b8000_0 .var "sram_we_reg", 0 0;
v0x6000017b8090_0 .var/i "stage", 31 0;
v0x6000017b8120_0 .var "state", 2 0;
v0x6000017b81b0_0 .net "subop", 7 0, L_0x6000014bc500;  1 drivers
v0x6000017b8240_0 .var "subop_reg", 7 0;
v0x6000017b82d0_0 .net "vd", 4 0, L_0x6000014bd860;  1 drivers
v0x6000017b8360_0 .var "vd_reg", 4 0;
v0x6000017b83f0 .array "vrf", 31 0, 127 0;
v0x6000017b8480_0 .net "vs1", 4 0, L_0x6000014bd9a0;  1 drivers
v0x6000017b8510_0 .net "vs1_data", 127 0, L_0x600000eb8af0;  1 drivers
v0x6000017b85a0_0 .var "vs1_reg", 4 0;
v0x6000017b8630_0 .net "vs2", 4 0, L_0x6000014bda40;  1 drivers
v0x6000017b86c0_0 .net "vs2_data", 127 0, L_0x600000eb8b60;  1 drivers
v0x6000017b8750_0 .var "vs2_reg", 4 0;
E_0x6000030a1ac0/0 .event negedge, v0x6000017bf9f0_0;
E_0x6000030a1ac0/1 .event posedge, v0x6000017bee20_0;
E_0x6000030a1ac0 .event/or E_0x6000030a1ac0/0, E_0x6000030a1ac0/1;
E_0x6000030a1b00/0 .event anyedge, v0x6000017bf570_0, v0x6000017bf570_1, v0x6000017bf570_2, v0x6000017bf570_3;
E_0x6000030a1b00/1 .event anyedge, v0x6000017bf570_4, v0x6000017bf570_5, v0x6000017bf570_6, v0x6000017bf570_7;
v0x6000017bf960_0 .array/port v0x6000017bf960, 0;
v0x6000017bf960_1 .array/port v0x6000017bf960, 1;
v0x6000017bf960_2 .array/port v0x6000017bf960, 2;
E_0x6000030a1b00/2 .event anyedge, v0x6000017b8240_0, v0x6000017bf960_0, v0x6000017bf960_1, v0x6000017bf960_2;
v0x6000017bf960_3 .array/port v0x6000017bf960, 3;
v0x6000017bf960_4 .array/port v0x6000017bf960, 4;
v0x6000017bf960_5 .array/port v0x6000017bf960, 5;
v0x6000017bf960_6 .array/port v0x6000017bf960, 6;
E_0x6000030a1b00/3 .event anyedge, v0x6000017bf960_3, v0x6000017bf960_4, v0x6000017bf960_5, v0x6000017bf960_6;
v0x6000017bf960_7 .array/port v0x6000017bf960, 7;
v0x6000017bf960_8 .array/port v0x6000017bf960, 8;
v0x6000017bf960_9 .array/port v0x6000017bf960, 9;
v0x6000017bf960_10 .array/port v0x6000017bf960, 10;
E_0x6000030a1b00/4 .event anyedge, v0x6000017bf960_7, v0x6000017bf960_8, v0x6000017bf960_9, v0x6000017bf960_10;
v0x6000017bf960_11 .array/port v0x6000017bf960, 11;
v0x6000017bf960_12 .array/port v0x6000017bf960, 12;
v0x6000017bf960_13 .array/port v0x6000017bf960, 13;
v0x6000017bf960_14 .array/port v0x6000017bf960, 14;
E_0x6000030a1b00/5 .event anyedge, v0x6000017bf960_11, v0x6000017bf960_12, v0x6000017bf960_13, v0x6000017bf960_14;
v0x6000017bf960_15 .array/port v0x6000017bf960, 15;
v0x6000017bf960_16 .array/port v0x6000017bf960, 16;
v0x6000017bf960_17 .array/port v0x6000017bf960, 17;
v0x6000017bf960_18 .array/port v0x6000017bf960, 18;
E_0x6000030a1b00/6 .event anyedge, v0x6000017bf960_15, v0x6000017bf960_16, v0x6000017bf960_17, v0x6000017bf960_18;
v0x6000017bf960_19 .array/port v0x6000017bf960, 19;
v0x6000017bf960_20 .array/port v0x6000017bf960, 20;
v0x6000017bf960_21 .array/port v0x6000017bf960, 21;
v0x6000017bf960_22 .array/port v0x6000017bf960, 22;
E_0x6000030a1b00/7 .event anyedge, v0x6000017bf960_19, v0x6000017bf960_20, v0x6000017bf960_21, v0x6000017bf960_22;
v0x6000017bf960_23 .array/port v0x6000017bf960, 23;
v0x6000017bf960_24 .array/port v0x6000017bf960, 24;
v0x6000017bf960_25 .array/port v0x6000017bf960, 25;
v0x6000017bf960_26 .array/port v0x6000017bf960, 26;
E_0x6000030a1b00/8 .event anyedge, v0x6000017bf960_23, v0x6000017bf960_24, v0x6000017bf960_25, v0x6000017bf960_26;
v0x6000017bf960_27 .array/port v0x6000017bf960, 27;
v0x6000017bf960_28 .array/port v0x6000017bf960, 28;
v0x6000017bf960_29 .array/port v0x6000017bf960, 29;
v0x6000017bf960_30 .array/port v0x6000017bf960, 30;
E_0x6000030a1b00/9 .event anyedge, v0x6000017bf960_27, v0x6000017bf960_28, v0x6000017bf960_29, v0x6000017bf960_30;
v0x6000017bf960_31 .array/port v0x6000017bf960, 31;
E_0x6000030a1b00/10 .event anyedge, v0x6000017bf960_31;
E_0x6000030a1b00 .event/or E_0x6000030a1b00/0, E_0x6000030a1b00/1, E_0x6000030a1b00/2, E_0x6000030a1b00/3, E_0x6000030a1b00/4, E_0x6000030a1b00/5, E_0x6000030a1b00/6, E_0x6000030a1b00/7, E_0x6000030a1b00/8, E_0x6000030a1b00/9, E_0x6000030a1b00/10;
L_0x6000014bc000 .part L_0x600000eb8af0, 0, 16;
L_0x6000014bc0a0 .part L_0x600000eb8b60, 0, 16;
L_0x6000014bc140 .part L_0x600000eb8af0, 16, 16;
L_0x6000014bc1e0 .part L_0x600000eb8b60, 16, 16;
L_0x6000014bcbe0 .part L_0x600000eb8af0, 32, 16;
L_0x6000014bcc80 .part L_0x600000eb8b60, 32, 16;
L_0x6000014bcaa0 .part L_0x600000eb8af0, 48, 16;
L_0x6000014bcb40 .part L_0x600000eb8b60, 48, 16;
L_0x6000014bc960 .part L_0x600000eb8af0, 64, 16;
L_0x6000014bca00 .part L_0x600000eb8b60, 64, 16;
L_0x6000014bc820 .part L_0x600000eb8af0, 80, 16;
L_0x6000014bc8c0 .part L_0x600000eb8b60, 80, 16;
L_0x6000014bc6e0 .part L_0x600000eb8af0, 96, 16;
L_0x6000014bc780 .part L_0x600000eb8b60, 96, 16;
L_0x6000014bc5a0 .part L_0x600000eb8af0, 112, 16;
L_0x6000014bc640 .part L_0x600000eb8b60, 112, 16;
L_0x6000014bc460 .part v0x6000017b8c60_0, 120, 8;
L_0x6000014bc500 .part v0x6000017b8c60_0, 112, 8;
L_0x6000014bd860 .part v0x6000017b8c60_0, 107, 5;
L_0x6000014bd9a0 .part v0x6000017b8c60_0, 102, 5;
L_0x6000014bda40 .part v0x6000017b8c60_0, 97, 5;
L_0x6000014bd900 .part v0x6000017b8c60_0, 32, 16;
L_0x6000014bdae0 .part v0x6000017b8c60_0, 76, 20;
L_0x6000014bdb80 .part v0x6000017b8c60_0, 48, 16;
L_0x6000014bdc20 .array/port v0x6000017b83f0, L_0x6000014bdcc0;
L_0x6000014bdcc0 .concat [ 5 2 0 0], v0x6000017b85a0_0, L_0x130088010;
L_0x6000014bdd60 .array/port v0x6000017b83f0, L_0x6000014bde00;
L_0x6000014bde00 .concat [ 5 2 0 0], v0x6000017b8750_0, L_0x130088058;
L_0x6000014bdea0 .cmp/eq 3, v0x6000017b8120_0, L_0x1300880a0;
S_0x12b609d80 .scope generate, "lane_extract[0]" "lane_extract[0]" 4 137, 4 137 0, S_0x12b614fe0;
 .timescale 0 0;
P_0x6000030a1b40 .param/l "i" 1 4 137, +C4<00>;
v0x6000017bf690_0 .array/port v0x6000017bf690, 0;
v0x6000017bf690_1 .array/port v0x6000017bf690, 1;
v0x6000017bf690_2 .array/port v0x6000017bf690, 2;
v0x6000017bf690_3 .array/port v0x6000017bf690, 3;
E_0x6000030a1bc0/0 .event anyedge, v0x6000017bf690_0, v0x6000017bf690_1, v0x6000017bf690_2, v0x6000017bf690_3;
v0x6000017bf690_4 .array/port v0x6000017bf690, 4;
v0x6000017bf690_5 .array/port v0x6000017bf690, 5;
v0x6000017bf690_6 .array/port v0x6000017bf690, 6;
v0x6000017bf690_7 .array/port v0x6000017bf690, 7;
E_0x6000030a1bc0/1 .event anyedge, v0x6000017bf690_4, v0x6000017bf690_5, v0x6000017bf690_6, v0x6000017bf690_7;
E_0x6000030a1bc0 .event/or E_0x6000030a1bc0/0, E_0x6000030a1bc0/1;
E_0x6000030a1c40/0 .event anyedge, v0x6000017b8240_0, v0x6000017bf570_0, v0x6000017bf570_1, v0x6000017bf570_2;
E_0x6000030a1c40/1 .event anyedge, v0x6000017bf570_3, v0x6000017bf570_4, v0x6000017bf570_5, v0x6000017bf570_6;
E_0x6000030a1c40/2 .event anyedge, v0x6000017bf570_7, v0x6000017bf600_0, v0x6000017bf600_1, v0x6000017bf600_2;
E_0x6000030a1c40/3 .event anyedge, v0x6000017bf600_3, v0x6000017bf600_4, v0x6000017bf600_5, v0x6000017bf600_6;
E_0x6000030a1c40/4 .event anyedge, v0x6000017bf600_7, v0x6000017bf450_0;
E_0x6000030a1c40 .event/or E_0x6000030a1c40/0, E_0x6000030a1c40/1, E_0x6000030a1c40/2, E_0x6000030a1c40/3, E_0x6000030a1c40/4;
S_0x12b61c940 .scope generate, "lane_extract[1]" "lane_extract[1]" 4 137, 4 137 0, S_0x12b614fe0;
 .timescale 0 0;
P_0x6000030a1c80 .param/l "i" 1 4 137, +C4<01>;
S_0x12b61cab0 .scope generate, "lane_extract[2]" "lane_extract[2]" 4 137, 4 137 0, S_0x12b614fe0;
 .timescale 0 0;
P_0x6000030a1d00 .param/l "i" 1 4 137, +C4<010>;
S_0x12b618f90 .scope generate, "lane_extract[3]" "lane_extract[3]" 4 137, 4 137 0, S_0x12b614fe0;
 .timescale 0 0;
P_0x6000030a1d80 .param/l "i" 1 4 137, +C4<011>;
S_0x12b619100 .scope generate, "lane_extract[4]" "lane_extract[4]" 4 137, 4 137 0, S_0x12b614fe0;
 .timescale 0 0;
P_0x6000030a1e40 .param/l "i" 1 4 137, +C4<0100>;
S_0x12b619270 .scope generate, "lane_extract[5]" "lane_extract[5]" 4 137, 4 137 0, S_0x12b614fe0;
 .timescale 0 0;
P_0x6000030a1ec0 .param/l "i" 1 4 137, +C4<0101>;
S_0x12b6154e0 .scope generate, "lane_extract[6]" "lane_extract[6]" 4 137, 4 137 0, S_0x12b614fe0;
 .timescale 0 0;
P_0x6000030a1f40 .param/l "i" 1 4 137, +C4<0110>;
S_0x12b615650 .scope generate, "lane_extract[7]" "lane_extract[7]" 4 137, 4 137 0, S_0x12b614fe0;
 .timescale 0 0;
P_0x6000030a1fc0 .param/l "i" 1 4 137, +C4<0111>;
S_0x12b6159c0 .scope task, "init_vrf" "init_vrf" 3 87, 3 87 0, S_0x12b614e70;
 .timescale -9 -12;
v0x6000017b87e0_0 .var/i "k", 31 0;
TD_tb_vpu_mul.init_vrf ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017b87e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x6000017b87e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0x6000017b87e0_0;
    %store/vec4a v0x6000017b83f0, 4, 0;
    %load/vec4 v0x6000017b87e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b87e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x12b615b30 .scope task, "issue_cmd" "issue_cmd" 3 74, 3 74 0, S_0x12b614e70;
 .timescale -9 -12;
v0x6000017b8870_0 .var "c", 127 0;
E_0x6000030a2100 .event posedge, v0x6000017bee20_0;
TD_tb_vpu_mul.issue_cmd ;
    %load/vec4 v0x6000017b8870_0;
    %store/vec4 v0x6000017b8c60_0, 0, 128;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017b8e10_0, 0, 1;
    %wait E_0x6000030a2100;
T_1.2 ;
    %load/vec4 v0x6000017b8d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.3, 8;
    %wait E_0x6000030a2100;
    %jmp T_1.2;
T_1.3 ;
    %wait E_0x6000030a2100;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017b8e10_0, 0, 1;
T_1.4 ;
    %load/vec4 v0x6000017b8cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %wait E_0x6000030a2100;
    %jmp T_1.4;
T_1.5 ;
    %wait E_0x6000030a2100;
    %end;
S_0x12b615ca0 .scope function.vec4.s128, "make_cmd" "make_cmd" 3 61, 3 61 0, S_0x12b614e70;
 .timescale -9 -12;
; Variable make_cmd is vec4 return value of scope S_0x12b615ca0
v0x6000017b8990_0 .var "subop", 7 0;
v0x6000017b8a20_0 .var "vd", 4 0;
v0x6000017b8ab0_0 .var "vs1", 4 0;
v0x6000017b8b40_0 .var "vs2", 4 0;
TD_tb_vpu_mul.make_cmd ;
    %pushi/vec4 0, 0, 128;
    %ret/vec4 0, 0, 128;  Assign to make_cmd (store_vec4_to_lval)
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000017b8990_0;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 8; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000017b8a20_0;
    %ix/load 4, 107, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000017b8ab0_0;
    %ix/load 4, 102, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_cmd (store_vec4_to_lval)
    %load/vec4 v0x6000017b8b40_0;
    %ix/load 4, 97, 0;
    %flag_set/imm 4, 0;
    %ret/vec4 0, 4, 5; Assign to make_cmd (store_vec4_to_lval)
    %end;
    .scope S_0x12b609d80;
T_3 ;
    %wait E_0x6000030a1c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %load/vec4 v0x6000017b8240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_3.9;
T_3.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_3.9;
T_3.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_3.9;
T_3.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_3.9;
T_3.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_3.9;
T_3.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_3.9;
T_3.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x6000017bf450_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12b609d80;
T_4 ;
    %wait E_0x6000030a1bc0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf690, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017bed90_0, 4, 16;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12b61c940;
T_5 ;
    %wait E_0x6000030a1c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %load/vec4 v0x6000017b8240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_5.9;
T_5.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_5.9;
T_5.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_5.9;
T_5.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_5.9;
T_5.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_5.9;
T_5.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_5.9;
T_5.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x6000017bf450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12b61c940;
T_6 ;
    %wait E_0x6000030a1bc0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf690, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017bed90_0, 4, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12b61cab0;
T_7 ;
    %wait E_0x6000030a1c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %load/vec4 v0x6000017b8240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_7.9;
T_7.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_7.9;
T_7.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_7.9;
T_7.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_7.9;
T_7.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_7.9;
T_7.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_7.9;
T_7.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x6000017bf450_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12b61cab0;
T_8 ;
    %wait E_0x6000030a1bc0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf690, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017bed90_0, 4, 16;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12b618f90;
T_9 ;
    %wait E_0x6000030a1c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %load/vec4 v0x6000017b8240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_9.9;
T_9.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_9.9;
T_9.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_9.9;
T_9.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_9.9;
T_9.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_9.9;
T_9.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_9.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_9.9;
T_9.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_9.9;
T_9.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x6000017bf450_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x12b618f90;
T_10 ;
    %wait E_0x6000030a1bc0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf690, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017bed90_0, 4, 16;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12b619100;
T_11 ;
    %wait E_0x6000030a1c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %load/vec4 v0x6000017b8240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_11.9;
T_11.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_11.9;
T_11.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_11.9;
T_11.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_11.9;
T_11.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_11.11, 8;
T_11.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_11.11, 8;
 ; End of false expr.
    %blend;
T_11.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_11.9;
T_11.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_11.9;
T_11.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_11.9;
T_11.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x6000017bf450_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x12b619100;
T_12 ;
    %wait E_0x6000030a1bc0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf690, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017bed90_0, 4, 16;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x12b619270;
T_13 ;
    %wait E_0x6000030a1c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %load/vec4 v0x6000017b8240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_13.9;
T_13.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_13.9;
T_13.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_13.9;
T_13.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_13.9;
T_13.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_13.9;
T_13.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_13.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_13.13, 8;
T_13.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_13.13, 8;
 ; End of false expr.
    %blend;
T_13.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_13.9;
T_13.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x6000017bf450_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x12b619270;
T_14 ;
    %wait E_0x6000030a1bc0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf690, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017bed90_0, 4, 16;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x12b6154e0;
T_15 ;
    %wait E_0x6000030a1c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %load/vec4 v0x6000017b8240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_15.9;
T_15.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_15.9;
T_15.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_15.9;
T_15.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_15.9;
T_15.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_15.9;
T_15.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_15.9;
T_15.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_15.9;
T_15.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v0x6000017bf450_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x12b6154e0;
T_16 ;
    %wait E_0x6000030a1bc0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf690, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017bed90_0, 4, 16;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x12b615650;
T_17 ;
    %wait E_0x6000030a1c40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %load/vec4 v0x6000017b8240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_17.9;
T_17.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_17.9;
T_17.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_17.9;
T_17.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf600, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_17.9;
T_17.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_17.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_17.11, 8;
T_17.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_17.11, 8;
 ; End of false expr.
    %blend;
T_17.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_17.9;
T_17.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_17.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_17.13, 8;
T_17.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %jmp/0 T_17.13, 8;
 ; End of false expr.
    %blend;
T_17.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_17.9;
T_17.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_17.9;
T_17.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v0x6000017bf450_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000017bf690, 4, 0;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x12b615650;
T_18 ;
    %wait E_0x6000030a1bc0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf690, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000017bed90_0, 4, 16;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x12b614fe0;
T_19 ;
    %wait E_0x6000030a1b00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017bf4e0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x6000017bf4e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0x6000017bf4e0_0;
    %load/vec4a v0x6000017bf570, 4;
    %ix/getv/s 4, v0x6000017bf4e0_0;
    %store/vec4a v0x6000017bf960, 4, 0;
    %load/vec4 v0x6000017bf4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017bf4e0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000017b8090_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x6000017b8090_0;
    %cmpi/s 3, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017bf4e0_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x6000017bf4e0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x6000017b8090_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_19.5, 5;
    %load/vec4 v0x6000017b8240_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %load/vec4 v0x6000017b8090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017bf960, 4;
    %load/vec4 v0x6000017b8090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000017bf960, 4, 0;
    %jmp T_19.10;
T_19.6 ;
    %load/vec4 v0x6000017b8090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017bf960, 4;
    %load/vec4 v0x6000017b8090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017bf960, 4;
    %add;
    %load/vec4 v0x6000017b8090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000017bf960, 4, 0;
    %jmp T_19.10;
T_19.7 ;
    %load/vec4 v0x6000017b8090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017bf960, 4;
    %load/vec4 v0x6000017b8090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017bf960, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_19.11, 8;
    %load/vec4 v0x6000017b8090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017bf960, 4;
    %jmp/1 T_19.12, 8;
T_19.11 ; End of true expr.
    %load/vec4 v0x6000017b8090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017bf960, 4;
    %jmp/0 T_19.12, 8;
 ; End of false expr.
    %blend;
T_19.12;
    %load/vec4 v0x6000017b8090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000017bf960, 4, 0;
    %jmp T_19.10;
T_19.8 ;
    %load/vec4 v0x6000017b8090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017bf960, 4;
    %load/vec4 v0x6000017b8090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017bf960, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_19.13, 8;
    %load/vec4 v0x6000017b8090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %muli 2, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017bf960, 4;
    %jmp/1 T_19.14, 8;
T_19.13 ; End of true expr.
    %load/vec4 v0x6000017b8090_0;
    %subi 1, 0, 32;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000017bf960, 4;
    %jmp/0 T_19.14, 8;
 ; End of false expr.
    %blend;
T_19.14;
    %load/vec4 v0x6000017b8090_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 40;
    %load/vec4 v0x6000017bf4e0_0;
    %pad/s 40;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000017bf960, 4, 0;
    %jmp T_19.10;
T_19.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000017bf4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017bf4e0_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %load/vec4 v0x6000017b8090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8090_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017bf960, 4;
    %store/vec4 v0x6000017bf8d0_0, 0, 16;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x12b614fe0;
T_20 ;
    %wait E_0x6000030a1ac0;
    %load/vec4 v0x6000017bf9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000017bf060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000017bf330_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000017bed00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017b8000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017bfcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017bf2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000017b8240_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000017b8360_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000017b85a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000017b8750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000017bf450_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000017bf7b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000017bf210_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017b8000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017bfcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000017bf2a0_0, 0;
    %load/vec4 v0x6000017b8120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
    %jmp T_20.10;
T_20.2 ;
    %load/vec4 v0x6000017bf0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.11, 8;
    %load/vec4 v0x6000017beeb0_0;
    %assign/vec4 v0x6000017bf060_0, 0;
    %load/vec4 v0x6000017b81b0_0;
    %assign/vec4 v0x6000017b8240_0, 0;
    %load/vec4 v0x6000017b82d0_0;
    %assign/vec4 v0x6000017b8360_0, 0;
    %load/vec4 v0x6000017b8480_0;
    %assign/vec4 v0x6000017b85a0_0, 0;
    %load/vec4 v0x6000017b8630_0;
    %assign/vec4 v0x6000017b8750_0, 0;
    %load/vec4 v0x6000017bf3c0_0;
    %assign/vec4 v0x6000017bf450_0, 0;
    %load/vec4 v0x6000017bf720_0;
    %assign/vec4 v0x6000017bf7b0_0, 0;
    %load/vec4 v0x6000017bf180_0;
    %assign/vec4 v0x6000017bf210_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
T_20.11 ;
    %jmp T_20.10;
T_20.3 ;
    %load/vec4 v0x6000017bf210_0;
    %assign/vec4 v0x6000017bf330_0, 0;
    %load/vec4 v0x6000017bf7b0_0;
    %assign/vec4 v0x6000017bed00_0, 0;
    %load/vec4 v0x6000017b8240_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_20.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_20.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
    %jmp T_20.19;
T_20.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017bfcc0_0, 0;
    %load/vec4 v0x6000017bf7b0_0;
    %assign/vec4 v0x6000017bfb10_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
    %jmp T_20.19;
T_20.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017b8000_0, 0;
    %load/vec4 v0x6000017bf7b0_0;
    %assign/vec4 v0x6000017bfb10_0, 0;
    %load/vec4 v0x6000017b8510_0;
    %assign/vec4 v0x6000017bfe70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
    %jmp T_20.19;
T_20.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
    %jmp T_20.19;
T_20.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
    %jmp T_20.19;
T_20.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
    %jmp T_20.19;
T_20.19 ;
    %pop/vec4 1;
    %jmp T_20.10;
T_20.4 ;
    %load/vec4 v0x6000017bed90_0;
    %load/vec4 v0x6000017b8360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017b83f0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
    %jmp T_20.10;
T_20.5 ;
    %load/vec4 v0x6000017bfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.20, 8;
    %load/vec4 v0x6000017b8240_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_20.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
    %jmp T_20.23;
T_20.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
T_20.23 ;
T_20.20 ;
    %jmp T_20.10;
T_20.6 ;
    %load/vec4 v0x6000017bfba0_0;
    %load/vec4 v0x6000017b8360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017b83f0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
    %jmp T_20.10;
T_20.7 ;
    %pushi/vec4 0, 0, 112;
    %load/vec4 v0x6000017bf8d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000017b8360_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000017b83f0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
    %jmp T_20.10;
T_20.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000017bf2a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000017b8120_0, 0;
    %jmp T_20.10;
T_20.10 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12b614e70;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017b8bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017b8fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017b9200_0, 0, 1;
    %end;
    .thread T_21, $init;
    .scope S_0x12b614e70;
T_22 ;
    %delay 5000, 0;
    %load/vec4 v0x6000017b8bd0_0;
    %inv;
    %store/vec4 v0x6000017b8bd0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12b614e70;
T_23 ;
    %vpi_call/w 3 98 "$display", "\000" {0 0 0};
    %vpi_call/w 3 99 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 100 "$display", "\342\225\221           VPU MUL Test: Element-wise Multiply                \342\225\221" {0 0 0};
    %vpi_call/w 3 101 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 102 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017b8ea0_0, 0, 32;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x6000017b8c60_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017b8e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000017b8fc0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000017b8fc0_0, 0, 1;
    %delay 50000, 0;
    %fork TD_tb_vpu_mul.init_vrf, S_0x12b6159c0;
    %join;
    %vpi_call/w 3 118 "$display", "[TEST 1] Simple multiply" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017b8f30_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x6000017b8f30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0x6000017b8f30_0;
    %addi 2, 0, 32;
    %pad/s 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %load/vec4 v0x6000017b8f30_0;
    %muli 16, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %load/vec4 v0x6000017b8f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8f30_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017b8f30_0, 0, 32;
T_23.2 ;
    %load/vec4 v0x6000017b8f30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.3, 5;
    %load/vec4 v0x6000017b8f30_0;
    %addi 1, 0, 32;
    %pad/s 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %load/vec4 v0x6000017b8f30_0;
    %muli 16, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %load/vec4 v0x6000017b8f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8f30_0, 0, 32;
    %jmp T_23.2;
T_23.3 ;
    %pushi/vec4 3, 0, 8;
    %pushi/vec4 2, 0, 5;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x6000017b8b40_0, 0, 5;
    %store/vec4 v0x6000017b8ab0_0, 0, 5;
    %store/vec4 v0x6000017b8a20_0, 0, 5;
    %store/vec4 v0x6000017b8990_0, 0, 8;
    %callf/vec4 TD_tb_vpu_mul.make_cmd, S_0x12b615ca0;
    %store/vec4 v0x6000017b8870_0, 0, 128;
    %fork TD_tb_vpu_mul.issue_cmd, S_0x12b615b30;
    %join;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b83f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x6000017b93b0_0, 0, 16;
    %load/vec4 v0x6000017b93b0_0;
    %pad/s 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %vpi_call/w 3 137 "$display", "  PASS: 2 \303\227 1 = 2" {0 0 0};
    %jmp T_23.5;
T_23.4 ;
    %vpi_call/w 3 139 "$display", "  FAIL: 2 \303\227 1 = %0d (expected 2)", v0x6000017b93b0_0 {0 0 0};
    %load/vec4 v0x6000017b8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8ea0_0, 0, 32;
T_23.5 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b83f0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x6000017b93b0_0, 0, 16;
    %load/vec4 v0x6000017b93b0_0;
    %pad/s 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_23.6, 4;
    %vpi_call/w 3 145 "$display", "  PASS: 3 \303\227 2 = 6" {0 0 0};
    %jmp T_23.7;
T_23.6 ;
    %vpi_call/w 3 147 "$display", "  FAIL: 3 \303\227 2 = %0d (expected 6)", v0x6000017b93b0_0 {0 0 0};
    %load/vec4 v0x6000017b8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8ea0_0, 0, 32;
T_23.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b83f0, 4;
    %parti/s 16, 32, 7;
    %store/vec4 v0x6000017b93b0_0, 0, 16;
    %load/vec4 v0x6000017b93b0_0;
    %pad/s 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_23.8, 4;
    %vpi_call/w 3 153 "$display", "  PASS: 4 \303\227 3 = 12" {0 0 0};
    %jmp T_23.9;
T_23.8 ;
    %vpi_call/w 3 155 "$display", "  FAIL: 4 \303\227 3 = %0d (expected 12)", v0x6000017b93b0_0 {0 0 0};
    %load/vec4 v0x6000017b8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8ea0_0, 0, 32;
T_23.9 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b83f0, 4;
    %parti/s 16, 48, 7;
    %store/vec4 v0x6000017b93b0_0, 0, 16;
    %load/vec4 v0x6000017b93b0_0;
    %pad/s 32;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_23.10, 4;
    %vpi_call/w 3 161 "$display", "  PASS: 5 \303\227 4 = 20" {0 0 0};
    %jmp T_23.11;
T_23.10 ;
    %vpi_call/w 3 163 "$display", "  FAIL: 5 \303\227 4 = %0d (expected 20)", v0x6000017b93b0_0 {0 0 0};
    %load/vec4 v0x6000017b8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8ea0_0, 0, 32;
T_23.11 ;
    %vpi_call/w 3 170 "$display", "\000" {0 0 0};
    %vpi_call/w 3 171 "$display", "[TEST 2] Signed multiply" {0 0 0};
    %pushi/vec4 65533, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 65531, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 6, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 48, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 65529, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 80, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 65527, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 96, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 10, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 112, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 65534, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 65534, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 48, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 65534, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 80, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 2, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 96, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 65534, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 112, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %pushi/vec4 3, 0, 8;
    %pushi/vec4 5, 0, 5;
    %pushi/vec4 3, 0, 5;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x6000017b8b40_0, 0, 5;
    %store/vec4 v0x6000017b8ab0_0, 0, 5;
    %store/vec4 v0x6000017b8a20_0, 0, 5;
    %store/vec4 v0x6000017b8990_0, 0, 8;
    %callf/vec4 TD_tb_vpu_mul.make_cmd, S_0x12b615ca0;
    %store/vec4 v0x6000017b8870_0, 0, 128;
    %fork TD_tb_vpu_mul.issue_cmd, S_0x12b615b30;
    %join;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b83f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x6000017b93b0_0, 0, 16;
    %load/vec4 v0x6000017b93b0_0;
    %pad/s 32;
    %cmpi/e 4294967290, 0, 32;
    %jmp/0xz  T_23.12, 4;
    %vpi_call/w 3 199 "$display", "  PASS: -3 \303\227 2 = -6" {0 0 0};
    %jmp T_23.13;
T_23.12 ;
    %vpi_call/w 3 201 "$display", "  FAIL: -3 \303\227 2 = %0d (expected -6)", v0x6000017b93b0_0 {0 0 0};
    %load/vec4 v0x6000017b8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8ea0_0, 0, 32;
T_23.13 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b83f0, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x6000017b93b0_0, 0, 16;
    %load/vec4 v0x6000017b93b0_0;
    %pad/s 32;
    %cmpi/e 4294967288, 0, 32;
    %jmp/0xz  T_23.14, 4;
    %vpi_call/w 3 207 "$display", "  PASS: 4 \303\227 -2 = -8" {0 0 0};
    %jmp T_23.15;
T_23.14 ;
    %vpi_call/w 3 209 "$display", "  FAIL: 4 \303\227 -2 = %0d (expected -8)", v0x6000017b93b0_0 {0 0 0};
    %load/vec4 v0x6000017b8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8ea0_0, 0, 32;
T_23.15 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b83f0, 4;
    %parti/s 16, 32, 7;
    %store/vec4 v0x6000017b93b0_0, 0, 16;
    %load/vec4 v0x6000017b93b0_0;
    %pad/s 32;
    %cmpi/e 4294967286, 0, 32;
    %jmp/0xz  T_23.16, 4;
    %vpi_call/w 3 215 "$display", "  PASS: -5 \303\227 2 = -10" {0 0 0};
    %jmp T_23.17;
T_23.16 ;
    %vpi_call/w 3 217 "$display", "  FAIL: -5 \303\227 2 = %0d (expected -10)", v0x6000017b93b0_0 {0 0 0};
    %load/vec4 v0x6000017b8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8ea0_0, 0, 32;
T_23.17 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b83f0, 4;
    %parti/s 16, 48, 7;
    %store/vec4 v0x6000017b93b0_0, 0, 16;
    %load/vec4 v0x6000017b93b0_0;
    %pad/s 32;
    %cmpi/e 4294967284, 0, 32;
    %jmp/0xz  T_23.18, 4;
    %vpi_call/w 3 223 "$display", "  PASS: 6 \303\227 -2 = -12" {0 0 0};
    %jmp T_23.19;
T_23.18 ;
    %vpi_call/w 3 225 "$display", "  FAIL: 6 \303\227 -2 = %0d (expected -12)", v0x6000017b93b0_0 {0 0 0};
    %load/vec4 v0x6000017b8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8ea0_0, 0, 32;
T_23.19 ;
    %vpi_call/w 3 232 "$display", "\000" {0 0 0};
    %vpi_call/w 3 233 "$display", "[TEST 3] Scaling (BatchNorm-like)" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017b8f30_0, 0, 32;
T_23.20 ;
    %load/vec4 v0x6000017b8f30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.21, 5;
    %load/vec4 v0x6000017b8f30_0;
    %addi 1, 0, 32;
    %muli 100, 0, 32;
    %pad/s 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %load/vec4 v0x6000017b8f30_0;
    %muli 16, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %load/vec4 v0x6000017b8f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8f30_0, 0, 32;
    %jmp T_23.20;
T_23.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017b8f30_0, 0, 32;
T_23.22 ;
    %load/vec4 v0x6000017b8f30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.23, 5;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %load/vec4 v0x6000017b8f30_0;
    %muli 16, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %load/vec4 v0x6000017b8f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8f30_0, 0, 32;
    %jmp T_23.22;
T_23.23 ;
    %pushi/vec4 3, 0, 8;
    %pushi/vec4 8, 0, 5;
    %pushi/vec4 6, 0, 5;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x6000017b8b40_0, 0, 5;
    %store/vec4 v0x6000017b8ab0_0, 0, 5;
    %store/vec4 v0x6000017b8a20_0, 0, 5;
    %store/vec4 v0x6000017b8990_0, 0, 8;
    %callf/vec4 TD_tb_vpu_mul.make_cmd, S_0x12b615ca0;
    %store/vec4 v0x6000017b8870_0, 0, 128;
    %fork TD_tb_vpu_mul.issue_cmd, S_0x12b615b30;
    %join;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b83f0, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x6000017b93b0_0, 0, 16;
    %load/vec4 v0x6000017b93b0_0;
    %pad/s 32;
    %cmpi/e 300, 0, 32;
    %jmp/0xz  T_23.24, 4;
    %vpi_call/w 3 248 "$display", "  PASS: 100 \303\227 3 = 300" {0 0 0};
    %jmp T_23.25;
T_23.24 ;
    %vpi_call/w 3 250 "$display", "  FAIL: 100 \303\227 3 = %0d (expected 300)", v0x6000017b93b0_0 {0 0 0};
    %load/vec4 v0x6000017b8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8ea0_0, 0, 32;
T_23.25 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b83f0, 4;
    %parti/s 16, 48, 7;
    %store/vec4 v0x6000017b93b0_0, 0, 16;
    %load/vec4 v0x6000017b93b0_0;
    %pad/s 32;
    %cmpi/e 1200, 0, 32;
    %jmp/0xz  T_23.26, 4;
    %vpi_call/w 3 256 "$display", "  PASS: 400 \303\227 3 = 1200" {0 0 0};
    %jmp T_23.27;
T_23.26 ;
    %vpi_call/w 3 258 "$display", "  FAIL: 400 \303\227 3 = %0d (expected 1200)", v0x6000017b93b0_0 {0 0 0};
    %load/vec4 v0x6000017b8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8ea0_0, 0, 32;
T_23.27 ;
    %vpi_call/w 3 265 "$display", "\000" {0 0 0};
    %vpi_call/w 3 266 "$display", "[TEST 4] Zero multiply" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000017b8f30_0, 0, 32;
T_23.28 ;
    %load/vec4 v0x6000017b8f30_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_23.29, 5;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %load/vec4 v0x6000017b8f30_0;
    %muli 16, 0, 32;
    %ix/vec4/s 5;
    %flag_or 4, 8;
    %store/vec4a v0x6000017b83f0, 4, 5;
    %load/vec4 v0x6000017b8f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8f30_0, 0, 32;
    %jmp T_23.28;
T_23.29 ;
    %pushi/vec4 3, 0, 8;
    %pushi/vec4 10, 0, 5;
    %pushi/vec4 6, 0, 5;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x6000017b8b40_0, 0, 5;
    %store/vec4 v0x6000017b8ab0_0, 0, 5;
    %store/vec4 v0x6000017b8a20_0, 0, 5;
    %store/vec4 v0x6000017b8990_0, 0, 8;
    %callf/vec4 TD_tb_vpu_mul.make_cmd, S_0x12b615ca0;
    %store/vec4 v0x6000017b8870_0, 0, 128;
    %fork TD_tb_vpu_mul.issue_cmd, S_0x12b615b30;
    %join;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000017b83f0, 4;
    %cmpi/e 0, 0, 128;
    %jmp/0xz  T_23.30, 4;
    %vpi_call/w 3 276 "$display", "  PASS: x \303\227 0 = 0" {0 0 0};
    %jmp T_23.31;
T_23.30 ;
    %vpi_call/w 3 278 "$display", "  FAIL: x \303\227 0 != 0" {0 0 0};
    %load/vec4 v0x6000017b8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000017b8ea0_0, 0, 32;
T_23.31 ;
    %vpi_call/w 3 285 "$display", "\000" {0 0 0};
    %vpi_call/w 3 286 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 287 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 288 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x6000017b8ea0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.32, 4;
    %vpi_call/w 3 290 "$display", "\342\225\221   PASSED: All VPU MUL tests                                \342\225\221" {0 0 0};
    %vpi_call/w 3 291 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 292 "$display", ">>> VPU MUL TEST PASSED! <<<" {0 0 0};
    %jmp T_23.33;
T_23.32 ;
    %vpi_call/w 3 294 "$display", "\342\225\221   FAILED: %0d errors                                        \342\225\221", v0x6000017b8ea0_0 {0 0 0};
    %vpi_call/w 3 295 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 296 "$display", ">>> VPU MUL TEST FAILED <<<" {0 0 0};
T_23.33 ;
    %delay 100000, 0;
    %vpi_call/w 3 300 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x12b614e70;
T_24 ;
    %delay 100000000, 0;
    %vpi_call/w 3 305 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 306 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_vpu_mul.v";
    "rtl/core/vector_unit.v";
