

================================================================
== Vivado HLS Report for 'subconv_3x3_4_no_rel'
================================================================
* Date:           Sun Dec 16 04:34:45 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       optimize_conv1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  117697|  117697|  117697|  117697|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  117696|  117696|      1226|          -|          -|    96|    no    |
        | + Loop 1.1              |    1224|    1224|       306|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |     304|     304|        76|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond9)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond3)
	14  / (exitcond3)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	7  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_16 (12)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:796
:0  br label %.loopexit


 <State 2>: 2.91ns
ST_2: co (14)  [1/1] 0.00ns
.loopexit:0  %co = phi i7 [ 0, %0 ], [ %co_3, %.loopexit.loopexit ]

ST_2: exitcond9 (15)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:796
.loopexit:1  %exitcond9 = icmp eq i7 %co, -32

ST_2: empty (16)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_3 (17)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:796
.loopexit:3  %co_3 = add i7 %co, 1

ST_2: StgValue_21 (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.loopexit:4  br i1 %exitcond9, label %2, label %.preheader47.preheader

ST_2: tmp (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader47.preheader:0  %tmp = zext i7 %co to i64

ST_2: tmp_cast (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:1  %tmp_cast = zext i7 %co to i10

ST_2: tmp_s (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:2  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: p_shl4_cast (23)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader47.preheader:3  %p_shl4_cast = zext i9 %tmp_s to i10

ST_2: tmp_76 (24)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader47.preheader:4  %tmp_76 = sub i10 %p_shl4_cast, %tmp_cast

ST_2: tmp_87_cast (25)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader47.preheader:5  %tmp_87_cast = sext i10 %tmp_76 to i11

ST_2: tmp_77 (26)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:6  %tmp_77 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl2_cast (27)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:7  %p_shl2_cast = zext i10 %tmp_77 to i11

ST_2: tmp_78 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:8  %tmp_78 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl3_cast (29)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader47.preheader:9  %p_shl3_cast = zext i8 %tmp_78 to i11

ST_2: tmp_79 (30)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader47.preheader:10  %tmp_79 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_90_cast (31)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader47.preheader:11  %tmp_90_cast = sext i11 %tmp_79 to i12

ST_2: tmp_81 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:12  %tmp_81 = trunc i7 %co to i3

ST_2: newIndex (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:13  %newIndex = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %co, i32 3, i32 6)

ST_2: tmp_80 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:14  %tmp_80 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %newIndex, i3 0)

ST_2: p_shl_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:15  %p_shl_cast = zext i7 %tmp_80 to i8

ST_2: tmp_82 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:16  %tmp_82 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %newIndex, i1 false)

ST_2: p_shl1_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:17  %p_shl1_cast = zext i5 %tmp_82 to i8

ST_2: tmp_83 (38)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:18  %tmp_83 = sub i8 %p_shl_cast, %p_shl1_cast

ST_2: tmp_93_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:796
.preheader47.preheader:19  %tmp_93_cast = sext i8 %tmp_83 to i9

ST_2: bias_V_addr (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805
.preheader47.preheader:20  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_43 (41)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:797
.preheader47.preheader:21  br label %.preheader47

ST_2: StgValue_44 (190)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:810
:0  ret void


 <State 3>: 4.66ns
ST_3: h (43)  [1/1] 0.00ns
.preheader47:0  %h = phi i3 [ %h_3, %1 ], [ 1, %.preheader47.preheader ]

ST_3: exitcond1 (44)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:797
.preheader47:1  %exitcond1 = icmp eq i3 %h, -3

ST_3: empty_35 (45)  [1/1] 0.00ns
.preheader47:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_48 (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:797
.preheader47:3  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader46.preheader

ST_3: tmp_cast_36 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader46.preheader:0  %tmp_cast_36 = zext i3 %h to i12

ST_3: tmp_84 (49)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader46.preheader:1  %tmp_84 = add i12 %tmp_cast_36, %tmp_90_cast

ST_3: tmp_85 (50)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader46.preheader:2  %tmp_85 = trunc i12 %tmp_84 to i10

ST_3: p_shl5_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader46.preheader:3  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_85, i3 0)

ST_3: p_shl6_cast (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader46.preheader:4  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_84, i1 false)

ST_3: tmp_86 (53)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:806
.preheader46.preheader:5  %tmp_86 = sub i13 %p_shl5_cast, %p_shl6_cast

ST_3: StgValue_55 (54)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:798
.preheader46.preheader:6  br label %.preheader46

ST_3: StgValue_56 (188)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.26ns
ST_4: w (56)  [1/1] 0.00ns
.preheader46:0  %w = phi i3 [ %w_3, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: exitcond2 (57)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:798
.preheader46:1  %exitcond2 = icmp eq i3 %w, -3

ST_4: empty_37 (58)  [1/1] 0.00ns
.preheader46:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_60 (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:798
.preheader46:3  br i1 %exitcond2, label %1, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_61 (61)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:800
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_3 (185)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:797
:0  %h_3 = add i3 %h, 1

ST_4: StgValue_63 (186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:797
:1  br label %.preheader47


 <State 5>: 4.44ns
ST_5: p_Val2_s (63)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_21, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (64)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_3, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: exitcond3 (65)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:800
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %exitcond3 = icmp eq i2 %m, -1

ST_5: empty_38 (66)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_3 (67)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:800
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %m_3 = add i2 %m, 1

ST_5: StgValue_69 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:800
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  br i1 %exitcond3, label %_ifconv1, label %.preheader.preheader

ST_5: tmp_47_cast (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:0  %tmp_47_cast = zext i2 %m to i11

ST_5: tmp_88 (71)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:1  %tmp_88 = add i11 %tmp_47_cast, %tmp_87_cast

ST_5: tmp2 (74)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:4  %tmp2 = add i2 -1, %m

ST_5: tmp2_cast (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:5  %tmp2_cast = sext i2 %tmp2 to i3

ST_5: tmp_48 (76)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:6  %tmp_48 = add i3 %tmp2_cast, %h

ST_5: p_Val2_18 (163)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:1  %p_Val2_18 = load i8* %bias_V_addr, align 1


 <State 6>: 4.64ns
ST_6: tmp_89 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node tmp_90)
.preheader.preheader:2  %tmp_89 = shl i11 %tmp_88, 2

ST_6: tmp_90 (73)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:802 (out node of the LUT)
.preheader.preheader:3  %tmp_90 = sub i11 %tmp_89, %tmp_88

ST_6: tmp_49_cast (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:7  %tmp_49_cast = zext i3 %tmp_48 to i9

ST_6: tmp_91 (78)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:8  %tmp_91 = add i9 %tmp_49_cast, %tmp_93_cast

ST_6: tmp_92 (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:9  %tmp_92 = trunc i9 %tmp_91 to i7

ST_6: p_shl7_cast (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:10  %p_shl7_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_92, i3 0)

ST_6: p_shl8_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:11  %p_shl8_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_91, i1 false)

ST_6: tmp_93 (82)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:802
.preheader.preheader:12  %tmp_93 = sub i10 %p_shl7_cast, %p_shl8_cast

ST_6: StgValue_84 (83)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:801
.preheader.preheader:13  br label %.preheader


 <State 7>: 6.76ns
ST_7: p_Val2_21 (85)  [1/1] 0.00ns
.preheader:0  %p_Val2_21 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_7: n (86)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_3, %_ifconv ]

ST_7: exitcond (87)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:801
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_7: empty_39 (88)  [1/1] 0.00ns
.preheader:3  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_3 (89)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:801
.preheader:4  %n_3 = add i2 %n, 1

ST_7: StgValue_90 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:801
.preheader:5  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_7: tmp_50_cast (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:0  %tmp_50_cast = zext i2 %n to i11

ST_7: tmp_94 (93)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:1  %tmp_94 = add i11 %tmp_50_cast, %tmp_90

ST_7: tmp_106_cast (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:2  %tmp_106_cast = zext i11 %tmp_94 to i64

ST_7: weight_V_addr (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:3  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i64 0, i64 %tmp_106_cast

ST_7: tmp3 (96)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:4  %tmp3 = add i2 %n, -1

ST_7: tmp3_cast (97)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:5  %tmp3_cast = sext i2 %tmp3 to i3

ST_7: tmp_51 (98)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:6  %tmp_51 = add i3 %tmp3_cast, %w

ST_7: tmp_52_cast (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:7  %tmp_52_cast = zext i3 %tmp_51 to i10

ST_7: tmp_95 (100)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:8  %tmp_95 = add i10 %tmp_52_cast, %tmp_93

ST_7: weight_V_load (110)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_101 (160)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 8>: 3.25ns
ST_8: tmp_107_cast (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:9  %tmp_107_cast = zext i10 %tmp_95 to i64

ST_8: buffer1_1_96_4x4_p_V (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:10  %buffer1_1_96_4x4_p_V = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_3, i64 0, i64 %tmp_107_cast

ST_8: buffer1_1_96_4x4_p_V_1 (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:11  %buffer1_1_96_4x4_p_V_1 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_2, i64 0, i64 %tmp_107_cast

ST_8: buffer1_1_96_4x4_p_V_2 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:12  %buffer1_1_96_4x4_p_V_2 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_6, i64 0, i64 %tmp_107_cast

ST_8: buffer1_1_96_4x4_p_V_3 (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:13  %buffer1_1_96_4x4_p_V_3 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_7, i64 0, i64 %tmp_107_cast

ST_8: buffer1_1_96_4x4_p_V_4 (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:14  %buffer1_1_96_4x4_p_V_4 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_4, i64 0, i64 %tmp_107_cast

ST_8: buffer1_1_96_4x4_p_V_5 (107)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:15  %buffer1_1_96_4x4_p_V_5 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_1, i64 0, i64 %tmp_107_cast

ST_8: buffer1_1_96_4x4_p_V_6 (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:16  %buffer1_1_96_4x4_p_V_6 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_8, i64 0, i64 %tmp_107_cast

ST_8: buffer1_1_96_4x4_p_V_7 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:17  %buffer1_1_96_4x4_p_V_7 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_5, i64 0, i64 %tmp_107_cast

ST_8: weight_V_load (110)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: buffer1_1_96_4x4_p_V_8 (112)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:20  %buffer1_1_96_4x4_p_V_8 = load i8* %buffer1_1_96_4x4_p_V_6, align 1

ST_8: buffer1_1_96_4x4_p_V_9 (113)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:21  %buffer1_1_96_4x4_p_V_9 = load i8* %buffer1_1_96_4x4_p_V_5, align 1

ST_8: buffer1_1_96_4x4_p_V_10 (114)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:22  %buffer1_1_96_4x4_p_V_10 = load i8* %buffer1_1_96_4x4_p_V_1, align 1

ST_8: buffer1_1_96_4x4_p_V_11 (115)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:23  %buffer1_1_96_4x4_p_V_11 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_8: buffer1_1_96_4x4_p_V_12 (116)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:24  %buffer1_1_96_4x4_p_V_12 = load i8* %buffer1_1_96_4x4_p_V_4, align 1

ST_8: buffer1_1_96_4x4_p_V_13 (117)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:25  %buffer1_1_96_4x4_p_V_13 = load i8* %buffer1_1_96_4x4_p_V_7, align 1

ST_8: buffer1_1_96_4x4_p_V_14 (118)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:26  %buffer1_1_96_4x4_p_V_14 = load i8* %buffer1_1_96_4x4_p_V_2, align 1

ST_8: buffer1_1_96_4x4_p_V_15 (119)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:27  %buffer1_1_96_4x4_p_V_15 = load i8* %buffer1_1_96_4x4_p_V_3, align 1


 <State 9>: 5.73ns
ST_9: buffer1_1_96_4x4_p_V_8 (112)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:20  %buffer1_1_96_4x4_p_V_8 = load i8* %buffer1_1_96_4x4_p_V_6, align 1

ST_9: buffer1_1_96_4x4_p_V_9 (113)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:21  %buffer1_1_96_4x4_p_V_9 = load i8* %buffer1_1_96_4x4_p_V_5, align 1

ST_9: buffer1_1_96_4x4_p_V_10 (114)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:22  %buffer1_1_96_4x4_p_V_10 = load i8* %buffer1_1_96_4x4_p_V_1, align 1

ST_9: buffer1_1_96_4x4_p_V_11 (115)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:23  %buffer1_1_96_4x4_p_V_11 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_9: buffer1_1_96_4x4_p_V_12 (116)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:24  %buffer1_1_96_4x4_p_V_12 = load i8* %buffer1_1_96_4x4_p_V_4, align 1

ST_9: buffer1_1_96_4x4_p_V_13 (117)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:25  %buffer1_1_96_4x4_p_V_13 = load i8* %buffer1_1_96_4x4_p_V_7, align 1

ST_9: buffer1_1_96_4x4_p_V_14 (118)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:26  %buffer1_1_96_4x4_p_V_14 = load i8* %buffer1_1_96_4x4_p_V_2, align 1

ST_9: buffer1_1_96_4x4_p_V_15 (119)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:27  %buffer1_1_96_4x4_p_V_15 = load i8* %buffer1_1_96_4x4_p_V_3, align 1

ST_9: tmp_42 (120)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:28  %tmp_42 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %buffer1_1_96_4x4_p_V_8, i8 %buffer1_1_96_4x4_p_V_9, i8 %buffer1_1_96_4x4_p_V_10, i8 %buffer1_1_96_4x4_p_V_11, i8 %buffer1_1_96_4x4_p_V_12, i8 %buffer1_1_96_4x4_p_V_13, i8 %buffer1_1_96_4x4_p_V_14, i8 %buffer1_1_96_4x4_p_V_15, i3 %tmp_81)


 <State 10>: 6.43ns
ST_10: OP1_V (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:19  %OP1_V = sext i8 %weight_V_load to i16

ST_10: OP2_V (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:29  %OP2_V = sext i8 %tmp_42 to i16

ST_10: p_Val2_2 (122)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:30  %p_Val2_2 = mul i16 %OP1_V, %OP2_V

ST_10: tmp_97 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:36  %tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 5)


 <State 11>: 6.78ns
ST_11: tmp_53 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:31  %tmp_53 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_21, i6 0)

ST_11: tmp_65_cast (124)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:32  %tmp_65_cast = sext i14 %tmp_53 to i16

ST_11: p_Val2_22 (125)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:33  %p_Val2_22 = add i16 %tmp_65_cast, %p_Val2_2

ST_11: signbit (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:34  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_22, i32 15)

ST_11: p_Val2_23 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:35  %p_Val2_23 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_22, i32 6, i32 13)

ST_11: tmp_54 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:37  %tmp_54 = zext i1 %tmp_97 to i8

ST_11: tmp_98 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node carry)
_ifconv:38  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_22, i32 13)

ST_11: p_Val2_24 (131)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:39  %p_Val2_24 = add i8 %p_Val2_23, %tmp_54

ST_11: newsignbit (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:40  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_24, i32 7)

ST_11: tmp_55 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node carry)
_ifconv:41  %tmp_55 = xor i1 %newsignbit, true

ST_11: carry (134)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802 (out node of the LUT)
_ifconv:42  %carry = and i1 %tmp_98, %tmp_55

ST_11: tmp_56 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:44  %tmp_56 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_22, i32 14, i32 15)


 <State 12>: 8.28ns
ST_12: tmp_100 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:43  %tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_22, i32 14)

ST_12: Range1_all_ones (137)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:45  %Range1_all_ones = icmp eq i2 %tmp_56, -1

ST_12: Range1_all_zeros (138)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:46  %Range1_all_zeros = icmp eq i2 %tmp_56, 0

ST_12: deleted_zeros (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:47  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_12: tmp_57 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:48  %tmp_57 = xor i1 %tmp_100, true

ST_12: p_41_i_i (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:49  %p_41_i_i = and i1 %signbit, %tmp_57

ST_12: deleted_ones (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:50  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_12: p_38_i_i (143)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:51  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_12: p_not_i_i (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:52  %p_not_i_i = xor i1 %deleted_zeros, true

ST_12: brmerge_i_i3 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:53  %brmerge_i_i3 = or i1 %newsignbit, %p_not_i_i

ST_12: tmp_58 (146)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802
_ifconv:54  %tmp_58 = xor i1 %signbit, true

ST_12: overflow (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:55  %overflow = and i1 %brmerge_i_i3, %tmp_58

ST_12: brmerge40_demorgan_i (148)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802 (out node of the LUT)
_ifconv:56  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_12: tmp4_demorgan (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node underflow)
_ifconv:57  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_12: tmp4 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node underflow)
_ifconv:58  %tmp4 = xor i1 %tmp4_demorgan, true

ST_12: underflow (151)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802 (out node of the LUT)
_ifconv:59  %underflow = and i1 %signbit, %tmp4

ST_12: brmerge_i_i_i (152)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802 (out node of the LUT)
_ifconv:60  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 13>: 4.14ns
ST_13: tmp5 (153)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node sum_V)
_ifconv:61  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_58

ST_13: underflow_not (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node sum_V)
_ifconv:62  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_13: p_Val2_24_mux (155)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802 (out node of the LUT)
_ifconv:63  %p_Val2_24_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_24

ST_13: p_Val2_s_40 (156)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:802 (grouped into LUT with out node sum_V)
_ifconv:64  %p_Val2_s_40 = select i1 %underflow, i8 -128, i8 %p_Val2_24

ST_13: sum_V (157)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:802 (out node of the LUT)
_ifconv:65  %sum_V = select i1 %underflow_not, i8 %p_Val2_24_mux, i8 %p_Val2_s_40

ST_13: StgValue_167 (158)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:801
_ifconv:66  br label %.preheader


 <State 14>: 4.62ns
ST_14: tmp_43 (162)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:0  %tmp_43 = sext i8 %p_Val2_s to i9

ST_14: p_Val2_18 (163)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:1  %p_Val2_18 = load i8* %bias_V_addr, align 1

ST_14: tmp_44 (164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:2  %tmp_44 = sext i8 %p_Val2_18 to i9

ST_14: p_Val2_19 (165)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:3  %p_Val2_19 = add i9 %tmp_43, %tmp_44

ST_14: isneg (166)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_19, i32 8)

ST_14: result_V (167)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:5  %result_V = add i8 %p_Val2_s, %p_Val2_18

ST_14: newsignbit_4 (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805
_ifconv1:6  %newsignbit_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 15>: 7.39ns
ST_15: tmp_45 (169)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_45 = xor i1 %newsignbit_4, true

ST_15: underflow_4 (170)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_4 = and i1 %isneg, %tmp_45

ST_15: brmerge_i_i (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_4

ST_15: isneg_not (172)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_15: brmerge9 (173)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_4, %isneg_not

ST_15: result_V_mux (174)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:805 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_15: p_result_V (175)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:805 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_4, i8 -128, i8 %result_V

ST_15: result_1 (176)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:805 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_15: tmp_46_cast (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
_ifconv1:15  %tmp_46_cast = zext i3 %w to i13

ST_15: tmp_87 (178)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:806
_ifconv1:16  %tmp_87 = add i13 %tmp_86, %tmp_46_cast

ST_15: tmp_98_cast (179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
_ifconv1:17  %tmp_98_cast = zext i13 %tmp_87 to i64

ST_15: output_V_addr (180)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:806
_ifconv1:18  %output_V_addr = getelementptr [3456 x i8]* %output_V, i64 0, i64 %tmp_98_cast

ST_15: StgValue_187 (181)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:806
_ifconv1:19  store i8 %result_1, i8* %output_V_addr, align 1

ST_15: w_3 (182)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:798
_ifconv1:20  %w_3 = add i3 %w, 1

ST_15: StgValue_189 (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:798
_ifconv1:21  br label %.preheader46



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:796) [14]  (1.59 ns)

 <State 2>: 2.91ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:796) [14]  (0 ns)
	'icmp' operation ('exitcond9', acceleartor_hls_padding/components.cpp:796) [15]  (2.91 ns)

 <State 3>: 4.66ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:797) [43]  (0 ns)
	'add' operation ('tmp_84', acceleartor_hls_padding/components.cpp:806) [49]  (2.33 ns)
	'sub' operation ('tmp_86', acceleartor_hls_padding/components.cpp:806) [53]  (2.34 ns)

 <State 4>: 2.26ns
The critical path consists of the following:
	'add' operation ('h', acceleartor_hls_padding/components.cpp:797) [185]  (2.26 ns)

 <State 5>: 4.44ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', acceleartor_hls_padding/components.cpp:800) [64]  (0 ns)
	'add' operation ('tmp2', acceleartor_hls_padding/components.cpp:802) [74]  (2.17 ns)
	'add' operation ('tmp_48', acceleartor_hls_padding/components.cpp:802) [76]  (2.26 ns)

 <State 6>: 4.64ns
The critical path consists of the following:
	'add' operation ('tmp_91', acceleartor_hls_padding/components.cpp:802) [78]  (2.32 ns)
	'sub' operation ('tmp_93', acceleartor_hls_padding/components.cpp:802) [82]  (2.32 ns)

 <State 7>: 6.76ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', acceleartor_hls_padding/components.cpp:801) [86]  (0 ns)
	'add' operation ('tmp3', acceleartor_hls_padding/components.cpp:802) [96]  (2.17 ns)
	'add' operation ('tmp_51', acceleartor_hls_padding/components.cpp:802) [98]  (2.26 ns)
	'add' operation ('tmp_95', acceleartor_hls_padding/components.cpp:802) [100]  (2.32 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buffer1_1_96_4x4_p_V_6', acceleartor_hls_padding/components.cpp:802) [108]  (0 ns)
	'load' operation ('buffer1_1_96_4x4_p_V_8', acceleartor_hls_padding/components.cpp:802) on array 'buffer1_1_96_4x4_p_V_8' [112]  (3.25 ns)

 <State 9>: 5.73ns
The critical path consists of the following:
	'load' operation ('buffer1_1_96_4x4_p_V_8', acceleartor_hls_padding/components.cpp:802) on array 'buffer1_1_96_4x4_p_V_8' [112]  (3.25 ns)
	'mux' operation ('tmp_42', acceleartor_hls_padding/components.cpp:802) [120]  (2.48 ns)

 <State 10>: 6.43ns
The critical path consists of the following:
	'mul' operation ('__Val2__', acceleartor_hls_padding/components.cpp:802) [122]  (6.43 ns)

 <State 11>: 6.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:802) [125]  (2.39 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:802) [131]  (2.32 ns)
	'xor' operation ('tmp_55', acceleartor_hls_padding/components.cpp:802) [133]  (0 ns)
	'and' operation ('carry', acceleartor_hls_padding/components.cpp:802) [134]  (2.07 ns)

 <State 12>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:802) [137]  (2.07 ns)
	'and' operation ('p_38_i_i', acceleartor_hls_padding/components.cpp:802) [143]  (2.07 ns)
	'or' operation ('tmp4_demorgan', acceleartor_hls_padding/components.cpp:802) [149]  (0 ns)
	'xor' operation ('tmp4', acceleartor_hls_padding/components.cpp:802) [150]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:802) [151]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:802) [152]  (2.07 ns)

 <State 13>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_24_mux', acceleartor_hls_padding/components.cpp:802) [155]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_padding/components.cpp:802) [157]  (2.07 ns)

 <State 14>: 4.62ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:805) on array 'bias_V' [163]  (2.3 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:805) [165]  (2.32 ns)

 <State 15>: 7.39ns
The critical path consists of the following:
	'xor' operation ('tmp_45', acceleartor_hls_padding/components.cpp:805) [169]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:805) [170]  (0 ns)
	'select' operation ('p_result_V', acceleartor_hls_padding/components.cpp:805) [175]  (2.07 ns)
	'select' operation ('result_1', acceleartor_hls_padding/components.cpp:805) [176]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:806) of variable 'result_1', acceleartor_hls_padding/components.cpp:805 on array 'output_V' [181]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
