module signext(
	input logic [31:0] a,
	output logic [64:0] y);

	always_comb begin
		
	end
endmodule