#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Jul 25 14:16:46 2024
# Process ID: 14108
# Current directory: C:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.runs/synth_1
# Command line: vivado.exe -log ML_Regression_fil.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ML_Regression_fil.tcl
# Log file: C:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.runs/synth_1/ML_Regression_fil.vds
# Journal file: C:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.runs/synth_1\vivado.jou
# Running On: DESKTOP-AG0E59D, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 16, Host memory: 16781 MB
#-----------------------------------------------------------
source ML_Regression_fil.tcl -notrace
Command: synth_design -top ML_Regression_fil -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13480
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1567.090 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ML_Regression_fil' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.vhd:26]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.runs/synth_1/.Xil/Vivado-14108-DESKTOP-AG0E59D/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'u_clk_wiz_0' of component 'clk_wiz_0' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.vhd:113]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.runs/synth_1/.Xil/Vivado-14108-DESKTOP-AG0E59D/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'BSCANE2' declared at 'C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:884' bound to instance 'u_BSCANE2' of component 'BSCANE2' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.vhd:121]
INFO: [Synth 8-6157] synthesizing module 'BSCANE2' [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-6155] done synthesizing module 'BSCANE2' (1#1) [C:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-3491] module 'jtag_mac' declared at 'C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/jtag_mac.v:13' bound to instance 'u_jtag_mac' of component 'jtag_mac' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.vhd:136]
INFO: [Synth 8-6157] synthesizing module 'jtag_mac' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/jtag_mac.v:13]
INFO: [Synth 8-638] synthesizing module 'simcycle_fifo_wrapper' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/simcycle_fifo_wrapper.vhd:28]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/simcycle_fifo_wrapper.vhd:30]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/simcycle_fifo_wrapper.vhd:30]
INFO: [Synth 8-3491] module 'simcycle_fifo' declared at 'C:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.runs/synth_1/.Xil/Vivado-14108-DESKTOP-AG0E59D/realtime/simcycle_fifo_stub.vhdl:5' bound to instance 'u_simcycle_fifo' of component 'simcycle_fifo' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/simcycle_fifo_wrapper.vhd:46]
INFO: [Synth 8-638] synthesizing module 'simcycle_fifo' [C:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.runs/synth_1/.Xil/Vivado-14108-DESKTOP-AG0E59D/realtime/simcycle_fifo_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'simcycle_fifo_wrapper' (2#1) [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/simcycle_fifo_wrapper.vhd:28]
INFO: [Synth 8-638] synthesizing module 'jtag_mac_fifo_wrapper' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/jtag_mac_fifo_wrapper.vhd:30]
WARNING: [Synth 8-5640] Port 'wr_rst_busy' is missing in component declaration [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/jtag_mac_fifo_wrapper.vhd:32]
WARNING: [Synth 8-5640] Port 'rd_rst_busy' is missing in component declaration [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/jtag_mac_fifo_wrapper.vhd:32]
INFO: [Synth 8-3491] module 'jtag_mac_fifo' declared at 'C:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.runs/synth_1/.Xil/Vivado-14108-DESKTOP-AG0E59D/realtime/jtag_mac_fifo_stub.vhdl:5' bound to instance 'u_jtag_mac_fifo' of component 'jtag_mac_fifo' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/jtag_mac_fifo_wrapper.vhd:50]
INFO: [Synth 8-638] synthesizing module 'jtag_mac_fifo' [C:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.runs/synth_1/.Xil/Vivado-14108-DESKTOP-AG0E59D/realtime/jtag_mac_fifo_stub.vhdl:24]
INFO: [Synth 8-256] done synthesizing module 'jtag_mac_fifo_wrapper' (3#1) [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/jtag_mac_fifo_wrapper.vhd:30]
WARNING: [Synth 8-7071] port 'almost_full' of module 'jtag_mac_fifo_wrapper' is unconnected for instance 'u_pre_chif_fifo' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/jtag_mac.v:69]
WARNING: [Synth 8-7023] instance 'u_pre_chif_fifo' of module 'jtag_mac_fifo_wrapper' has 11 connections declared, but only 10 given [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/jtag_mac.v:69]
WARNING: [Synth 8-567] referenced signal 'wr_len' should be on the sensitivity list [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/jtag_mac.v:188]
WARNING: [Synth 8-567] referenced signal 'skip_len' should be on the sensitivity list [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/jtag_mac.v:188]
WARNING: [Synth 8-567] referenced signal 'act_rd_len' should be on the sensitivity list [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/jtag_mac.v:188]
INFO: [Synth 8-6155] done synthesizing module 'jtag_mac' (4#1) [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/jtag_mac.v:13]
INFO: [Synth 8-3491] module 'mwfil_chiftop' declared at 'C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chiftop.vhd:13' bound to instance 'u_mwfil_chiftop' of component 'mwfil_chiftop' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.vhd:154]
INFO: [Synth 8-638] synthesizing module 'mwfil_chiftop' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chiftop.vhd:27]
	Parameter INWORD bound to: 11 - type: integer 
	Parameter OUTWORD bound to: 2 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter HASENABLE bound to: 0 - type: integer 
	Parameter FREERUNNING bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_chifcore' declared at 'C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chifcore.vhd:14' bound to instance 'u_mwfil_chifcore' of component 'mwfil_chifcore' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chiftop.vhd:76]
INFO: [Synth 8-638] synthesizing module 'mwfil_chifcore' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chifcore.vhd:48]
	Parameter INWORD bound to: 11 - type: integer 
	Parameter OUTWORD bound to: 2 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter HASENABLE bound to: 0 - type: integer 
	Parameter FREERUNNING bound to: 0 - type: integer 
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_bus2dut' declared at 'C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_bus2dut.vhd:13' bound to instance 'u_bus2dut' of component 'mwfil_bus2dut' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chifcore.vhd:186]
INFO: [Synth 8-638] synthesizing module 'mwfil_bus2dut' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_bus2dut.vhd:34]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_bus2dut' (5#1) [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_bus2dut.vhd:34]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 88 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_udfifo' declared at 'C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_udfifo.vhd:14' bound to instance 'u_b2dfifo' of component 'mwfil_udfifo' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chifcore.vhd:201]
INFO: [Synth 8-638] synthesizing module 'mwfil_udfifo' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 88 - type: integer 
	Parameter DATA bound to: 88 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dpscram' declared at 'C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_dpscram.vhd:12' bound to instance 'u_dpscram' of component 'mwfil_dpscram' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_udfifo.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mwfil_dpscram' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_dpscram.vhd:31]
	Parameter DATA bound to: 88 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dpscram' (6#1) [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_dpscram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mwfil_udfifo' (7#1) [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter HASENABLE bound to: 0 - type: integer 
	Parameter FREERUNNING bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_controller' declared at 'C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_controller.vhd:15' bound to instance 'u_controller' of component 'mwfil_controller' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chifcore.vhd:228]
INFO: [Synth 8-638] synthesizing module 'mwfil_controller' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_controller.vhd:45]
	Parameter HASENABLE bound to: 0 - type: integer 
	Parameter FREERUNNING bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net dut_din_valid in module/entity mwfil_controller does not have driver. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_controller.vhd:33]
WARNING: [Synth 8-3848] Net dut_dout_ready in module/entity mwfil_controller does not have driver. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_controller.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'mwfil_controller' (8#1) [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_controller.vhd:45]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_udfifo' declared at 'C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_udfifo.vhd:14' bound to instance 'u_d2bfifo' of component 'mwfil_udfifo' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chifcore.vhd:258]
INFO: [Synth 8-638] synthesizing module 'mwfil_udfifo__parameterized1' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter fifo_depth bound to: 16 - type: integer 
	Parameter fifo_uword bound to: 4 - type: integer 
	Parameter fifo_width bound to: 16 - type: integer 
	Parameter DATA bound to: 16 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dpscram' declared at 'C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_dpscram.vhd:12' bound to instance 'u_dpscram' of component 'mwfil_dpscram' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_udfifo.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mwfil_dpscram__parameterized1' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_dpscram.vhd:31]
	Parameter DATA bound to: 16 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dpscram__parameterized1' (8#1) [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_dpscram.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mwfil_udfifo__parameterized1' (8#1) [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_udfifo.vhd:33]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'mwfil_dut2bus' declared at 'C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_dut2bus.vhd:12' bound to instance 'u_dut2bus' of component 'mwfil_dut2bus' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chifcore.vhd:275]
INFO: [Synth 8-638] synthesizing module 'mwfil_dut2bus' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_dut2bus.vhd:33]
	Parameter WORDSIZE bound to: 8 - type: integer 
	Parameter OUTWORD bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mwfil_dut2bus' (9#1) [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_dut2bus.vhd:33]
WARNING: [Synth 8-3848] Net dut_din_valid in module/entity mwfil_chifcore does not have driver. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chifcore.vhd:42]
WARNING: [Synth 8-3848] Net dut_din_ready_axis_fifo in module/entity mwfil_chifcore does not have driver. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chifcore.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'mwfil_chifcore' (10#1) [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chifcore.vhd:48]
INFO: [Synth 8-3491] module 'ML_Regression_wrapper' declared at 'C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_wrapper.v:8' bound to instance 'u_dut' of component 'ML_Regression_wrapper' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chiftop.vhd:102]
INFO: [Synth 8-6157] synthesizing module 'ML_Regression_wrapper' [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_wrapper.v:8]
INFO: [Synth 8-6157] synthesizing module 'ML_Regression' [C:/Projects/ML On FPGA/hdlsrc/NexusA7MLmodel/ML_Regression.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ML_Regression' (11#1) [C:/Projects/ML On FPGA/hdlsrc/NexusA7MLmodel/ML_Regression.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ML_Regression_wrapper' (12#1) [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_wrapper.v:8]
WARNING: [Synth 8-3848] Net dut_din_ready in module/entity mwfil_chiftop does not have driver. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chiftop.vhd:70]
WARNING: [Synth 8-3848] Net dut_dout_valid in module/entity mwfil_chiftop does not have driver. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chiftop.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'mwfil_chiftop' (13#1) [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/mwfil_chiftop.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'ML_Regression_fil' (14#1) [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.vhd:26]
WARNING: [Synth 8-7129] Port clk in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port enb in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[87] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[86] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[85] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[84] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[83] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[82] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[79] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[63] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[62] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[61] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[60] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[59] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[58] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[57] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[47] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[46] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[45] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[44] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[43] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[42] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[41] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[31] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[30] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[29] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[28] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[15] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[14] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[13] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[12] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[11] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[10] in module ML_Regression_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port dut_din_valid in module mwfil_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port dut_dout_ready in module mwfil_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port dut_din_ready in module mwfil_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port dut_dout_valid in module mwfil_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port dut_din_valid in module mwfil_chifcore is either unconnected or has no load
WARNING: [Synth 8-7129] Port dut_din_ready in module mwfil_chifcore is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1567.090 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1567.090 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1567.090 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1567.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.gen/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'
Finished Parsing XDC File [c:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.gen/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo'
Parsing XDC File [c:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.gen/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
Finished Parsing XDC File [c:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.gen/sources_1/ip/jtag_mac_fifo/jtag_mac_fifo/jtag_mac_fifo_in_context.xdc] for cell 'u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo'
Parsing XDC File [c:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.gen/sources_1/ip/simcycle_fifo/simcycle_fifo/simcycle_fifo_in_context.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
Finished Parsing XDC File [c:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.gen/sources_1/ip/simcycle_fifo/simcycle_fifo/simcycle_fifo_in_context.xdc] for cell 'u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo'
Parsing XDC File [c:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [c:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysclk' already exists, overwriting the previous clock with the same name. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc:1]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ *u_mwfil_chifcore/u_controller/dut_enable_int_reg/C}'. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter {NAME =~ *u_mwfil_chifcore/u_controller/dut_enable_int_reg/Q}'. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc:4]
WARNING: [Vivado 12-2489] -period contains time 15.151515 which will be rounded to 15.152 to ensure it is an integer multiple of 1 picosecond [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc:5]
WARNING: [Vivado 12-2489] -waveform contains time 7.575758 which will be rounded to 7.576 to ensure it is an integer multiple of 1 picosecond [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc:5]
WARNING: [Vivado 12-627] No clocks matched 'clk_out1_clk_wiz_0'. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc:6]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc:6]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks clk_out1_clk_wiz_0]'. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc:6]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-646] clock 'generated_dut_clk' not found. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc:7]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group generated_dut_clk'. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group '. [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc:7]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ML_Regression_fil_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/ML On FPGA/ML_Regression_fil/filsrc/ML_Regression_fil.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ML_Regression_fil_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ML_Regression_fil_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1605.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1605.305 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.305 ; gain = 38.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.305 ; gain = 38.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  {c:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  {c:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for u_jtag_mac/u_pre_chif_fifo/u_jtag_mac_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_jtag_mac/u_post_chif_fifo/u_jtag_mac_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_jtag_mac/u_simcycle_fifo/u_simcycle_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.305 ; gain = 38.215
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'jtag_mac'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                  000000000000001 |                  000000000000000
                 get_cmd |                  000000000000010 |                  000000000000010
              get_wr_len |                  000001000000000 |                  000000000000100
                 get_sim |                  000000000010000 |                  000000000001000
                      wr |                  000000000100000 |                  000000000010000
              get_rd_len |                  001000000000000 |                  000000001000000
                get_skip |                  000010000000000 |                  000000010000000
                exe_skip |                  000000001000000 |                  000000100000000
                rdbk_len |                  000000010000000 |                  000001000000000
                rdbk_dat |                  100000000000000 |                  000010000000000
                user_rst |                  010000000000000 |                  000000000000001
            ver_get_skip |                  000100000000000 |                  000100000000000
            ver_exe_skip |                  000000100000000 |                  001000000000000
            ver_rdbk_len |                  000000000000100 |                  010000000000000
            ver_rdbk_dat |                  000000000001000 |                  100000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'jtag_mac'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1605.305 ; gain = 38.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               88 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---RAMs : 
	               1K Bit	(16 X 88 bit)          RAMs := 1     
	              256 Bit	(16 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   88 Bit        Muxes := 3     
	   3 Input   32 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 8     
	   2 Input   15 Bit        Muxes := 2     
	  15 Input   15 Bit        Muxes := 6     
	  38 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 12    
	   2 Input   13 Bit        Muxes := 3     
	   3 Input   13 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 13    
	   2 Input   10 Bit        Muxes := 12    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP u_dut/u_ML_Regression/Gain5_out1, operation Mode is: (A:0x3a33)*B.
DSP Report: operator u_dut/u_ML_Regression/Gain5_out1 is absorbed into DSP u_dut/u_ML_Regression/Gain5_out1.
DSP Report: Generating DSP u_dut/u_ML_Regression/Add_stage8_add_temp, operation Mode is: PCIN+A:B+C.
DSP Report: operator u_dut/u_ML_Regression/Add_stage8_add_temp is absorbed into DSP u_dut/u_ML_Regression/Add_stage8_add_temp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1605.305 ; gain = 38.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ML_Regression_fil | u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg | 16 x 88(READ_FIRST)    | W |   | 16 x 88(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
+------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------+-----------------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name       | RTL Object                                                            | Inference | Size (Depth x Width) | Primitives  | 
+------------------+-----------------------------------------------------------------------+-----------+----------------------+-------------+
|ML_Regression_fil | u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/mem_reg | Implied   | 16 x 16              | RAM32M x 3  | 
+------------------+-----------------------------------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ML_Regression | (A:0x3a33)*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mwfil_chiftop | PCIN+A:B+C   | 4      | 18     | 27     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sysclk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1619.410 ; gain = 52.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1706.430 ; gain = 139.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ML_Regression_fil | u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg | 16 x 88(READ_FIRST)    | W |   | 16 x 88(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
+------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------------+-----------------------------------------------------------------------+-----------+----------------------+-------------+
|Module Name       | RTL Object                                                            | Inference | Size (Depth x Width) | Primitives  | 
+------------------+-----------------------------------------------------------------------+-----------+----------------------+-------------+
|ML_Regression_fil | u_mwfil_chiftop/u_mwfil_chifcore/DUT2CHIF.u_d2bfifo/u_dpscram/mem_reg | Implied   | 16 x 16              | RAM32M x 3  | 
+------------------+-----------------------------------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_mwfil_chiftop/u_mwfil_chifcore/CHIF2DUT.u_b2dfifo/u_dpscram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1716.488 ; gain = 149.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1716.488 ; gain = 149.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1716.488 ; gain = 149.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1716.488 ; gain = 149.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1716.488 ; gain = 149.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1716.488 ; gain = 149.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1716.488 ; gain = 149.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |jtag_mac_fifo |         2|
|3     |simcycle_fifo |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |clk_wiz_0_bbox       |     1|
|2     |jtag_mac_fifo_bbox   |     1|
|3     |jtag_mac_fifo_bbox_2 |     1|
|4     |simcycle_fifo_bbox   |     1|
|5     |BSCANE2              |     1|
|6     |BUFG                 |     1|
|7     |CARRY4               |   111|
|8     |DSP48E1              |     2|
|10    |LUT1                 |    35|
|11    |LUT2                 |    90|
|12    |LUT3                 |    64|
|13    |LUT4                 |   111|
|14    |LUT5                 |   249|
|15    |LUT6                 |   195|
|16    |RAM32M               |     3|
|17    |RAMB18E1             |     1|
|18    |RAMB36E1             |     1|
|19    |FDRE                 |   483|
|20    |FDSE                 |     6|
+------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1716.488 ; gain = 149.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1716.488 ; gain = 111.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1716.488 ; gain = 149.398
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1718.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1725.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

Synth Design complete, checksum: 6cae0946
INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 65 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1725.992 ; gain = 158.902
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Projects/ML On FPGA/ML_Regression_fil/fpgaproj/ML_Regression_fil.runs/synth_1/ML_Regression_fil.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ML_Regression_fil_utilization_synth.rpt -pb ML_Regression_fil_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 25 14:17:14 2024...
