// Seed: 2399308416
program module_0;
  assign id_1 = id_1;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  assign id_1 = id_4;
  logic [7:0] id_8;
  assign id_3 = 1;
  id_9(
      .id_0(id_7), .id_1(1), .id_2(1), .id_3(~1 * 1), .id_4(1), .id_5(id_3), .id_6(id_4), .id_7(1)
  );
  final id_8[1] <= id_4;
  module_0();
endmodule
