
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface.v
# synth_design -part xc7z020clg484-3 -top host_interface -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top host_interface -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 97667 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 252373 ; free virtual = 313246
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'host_interface' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface.v:3]
	Parameter RESET_CRC_CR bound to: 6'b000000 
	Parameter CRC_DR bound to: 3'b000 
	Parameter CRC_IDR bound to: 3'b001 
	Parameter CRC_CR bound to: 3'b010 
	Parameter CRC_INIT bound to: 3'b100 
	Parameter CRC_POL bound to: 3'b101 
	Parameter IDLE bound to: 2'b00 
	Parameter BUSY bound to: 2'b01 
	Parameter NON_SEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter OK bound to: 1'b0 
	Parameter ERROR bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'host_interface' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface.v:3]
WARNING: [Synth 8-3917] design host_interface has port HRESP driven by constant 0
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[26]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[25]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[24]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[23]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[22]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[17]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[16]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[15]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[14]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[13]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[12]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[11]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[10]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 252208 ; free virtual = 313082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 252119 ; free virtual = 312992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 80.660 ; free physical = 252116 ; free virtual = 312989
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
WARNING: [Synth 8-3936] Found unconnected internal register 'hsize_pp_reg' and it is trimmed from '3' to '2' bits. [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface.v:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.301 ; gain = 88.660 ; free physical = 252103 ; free virtual = 312977
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module host_interface 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design host_interface has port HRESP driven by constant 0
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[31]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[30]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[29]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[28]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[27]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[26]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[25]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[24]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[23]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[22]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[21]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[20]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[19]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[18]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[17]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[16]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[15]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[14]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[13]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[12]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[11]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[10]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[9]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[8]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[7]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[6]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[5]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[1]
WARNING: [Synth 8-3331] design host_interface has unconnected port HADDR[0]
WARNING: [Synth 8-3331] design host_interface has unconnected port HSIZE[2]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.070 ; gain = 228.430 ; free physical = 251815 ; free virtual = 312678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.070 ; gain = 228.430 ; free physical = 251791 ; free virtual = 312654
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.070 ; gain = 228.430 ; free physical = 251781 ; free virtual = 312643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.070 ; gain = 228.430 ; free physical = 251791 ; free virtual = 312654
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.070 ; gain = 228.430 ; free physical = 251785 ; free virtual = 312648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.070 ; gain = 228.430 ; free physical = 251759 ; free virtual = 312622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.070 ; gain = 228.430 ; free physical = 251757 ; free virtual = 312620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.070 ; gain = 228.430 ; free physical = 251756 ; free virtual = 312619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.070 ; gain = 228.430 ; free physical = 251755 ; free virtual = 312618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |     7|
|3     |LUT5 |    10|
|4     |LUT6 |    39|
|5     |FDRE |    14|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    71|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.070 ; gain = 228.430 ; free physical = 251756 ; free virtual = 312619
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.070 ; gain = 228.430 ; free physical = 251755 ; free virtual = 312617
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.070 ; gain = 228.430 ; free physical = 251764 ; free virtual = 312627
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.227 ; gain = 0.000 ; free physical = 253711 ; free virtual = 314562
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1847.227 ; gain = 373.684 ; free physical = 253756 ; free virtual = 314608
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2403.883 ; gain = 556.656 ; free physical = 253429 ; free virtual = 314287
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports HCLK]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2403.883 ; gain = 0.000 ; free physical = 253429 ; free virtual = 314287
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2427.895 ; gain = 0.000 ; free physical = 253369 ; free virtual = 314227
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "HCLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 253036 ; free virtual = 313913

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 253035 ; free virtual = 313912

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 252756 ; free virtual = 313633
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 252764 ; free virtual = 313641
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 252763 ; free virtual = 313640
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 252763 ; free virtual = 313640
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 252754 ; free virtual = 313631
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 252754 ; free virtual = 313631
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 252752 ; free virtual = 313629
Ending Logic Optimization Task | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 252750 ; free virtual = 313627

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 252698 ; free virtual = 313575

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 252697 ; free virtual = 313574

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 252697 ; free virtual = 313574
Ending Netlist Obfuscation Task | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 252697 ; free virtual = 313574
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2489.930 ; gain = 0.000 ; free physical = 252696 ; free virtual = 313573
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 60dcc5ba
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module host_interface ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2505.910 ; gain = 0.000 ; free physical = 252659 ; free virtual = 313536
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2505.910 ; gain = 0.000 ; free physical = 252638 ; free virtual = 313515
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "HCLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.389 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2505.910 ; gain = 0.000 ; free physical = 252554 ; free virtual = 313431
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2692.094 ; gain = 186.184 ; free physical = 252530 ; free virtual = 313408
Power optimization passes: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2692.094 ; gain = 186.184 ; free physical = 252529 ; free virtual = 313406

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252522 ; free virtual = 313400


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design host_interface ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 14
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252518 ; free virtual = 313395
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 60dcc5ba
Power optimization: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2692.094 ; gain = 202.164 ; free physical = 252520 ; free virtual = 313397
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 25793224 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252545 ; free virtual = 313422
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252552 ; free virtual = 313429
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252561 ; free virtual = 313438
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252560 ; free virtual = 313438
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252567 ; free virtual = 313444

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252567 ; free virtual = 313444
Ending Netlist Obfuscation Task | Checksum: 60dcc5ba

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252567 ; free virtual = 313444
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253131 ; free virtual = 314028
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 247e1433

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253132 ; free virtual = 314028
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253132 ; free virtual = 314028

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1867ae78

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253184 ; free virtual = 314081

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 337e3219

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253201 ; free virtual = 314097

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 337e3219

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253201 ; free virtual = 314098
Phase 1 Placer Initialization | Checksum: 337e3219

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253201 ; free virtual = 314098

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 73301436

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253188 ; free virtual = 314085

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253160 ; free virtual = 314056

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 38498ab4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253160 ; free virtual = 314056
Phase 2 Global Placement | Checksum: b08ea59f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253150 ; free virtual = 314047

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b08ea59f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253150 ; free virtual = 314046

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a841e665

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253148 ; free virtual = 314045

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 6e4da569

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253147 ; free virtual = 314043

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 6e4da569

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253147 ; free virtual = 314043

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18cb6d4be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253127 ; free virtual = 314024

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ee6481e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253126 ; free virtual = 314023

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ee6481e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253125 ; free virtual = 314022
Phase 3 Detail Placement | Checksum: 1ee6481e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253124 ; free virtual = 314021

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17b6e96ef

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 17b6e96ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253120 ; free virtual = 314017
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.442. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2288c23b4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253120 ; free virtual = 314017
Phase 4.1 Post Commit Optimization | Checksum: 2288c23b4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253120 ; free virtual = 314017

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2288c23b4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253121 ; free virtual = 314018

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2288c23b4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253121 ; free virtual = 314018

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253121 ; free virtual = 314018
Phase 4.4 Final Placement Cleanup | Checksum: 1d6298873

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253121 ; free virtual = 314018
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d6298873

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253121 ; free virtual = 314018
Ending Placer Task | Checksum: f60af5a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253135 ; free virtual = 314032
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253135 ; free virtual = 314032
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253104 ; free virtual = 314001
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253104 ; free virtual = 314001
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 253095 ; free virtual = 313994
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "HCLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f60af5a2 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "HREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HSElx" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HSElx". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HRESETn" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HRESETn". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "HCLK" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "buffer_full" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "buffer_full". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "read_wait" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "read_wait". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "reset_pending" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset_pending". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HTRANS[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HTRANS[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HTRANS[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HTRANS[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HWRITE" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HWRITE". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_idr_out[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_idr_out[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_idr_out[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_idr_out[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HWDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HWDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HWDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HWDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_idr_out[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_idr_out[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HWDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HWDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HWDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HWDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HWDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HWDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_idr_out[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_idr_out[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HWDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HWDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HSIZE[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HSIZE[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "HSIZE[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "HSIZE[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_idr_out[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_idr_out[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_idr_out[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_idr_out[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_idr_out[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_idr_out[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_idr_out[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_idr_out[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_out[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_out[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_init_out[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_init_out[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "crc_poly_out[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "crc_poly_out[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1214d3d38

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252274 ; free virtual = 313147
Post Restoration Checksum: NetGraph: 55b459c8 NumContArr: cb98e370 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1214d3d38

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252272 ; free virtual = 313145

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1214d3d38

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252237 ; free virtual = 313110

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1214d3d38

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252237 ; free virtual = 313110
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12367780c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252230 ; free virtual = 313103
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.526  | TNS=0.000  | WHS=0.187  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1b0b6b021

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252229 ; free virtual = 313102

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 154305edc

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252257 ; free virtual = 313130

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.150  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21c558e38

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252252 ; free virtual = 313125
Phase 4 Rip-up And Reroute | Checksum: 21c558e38

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252252 ; free virtual = 313125

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 21c558e38

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252252 ; free virtual = 313125

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21c558e38

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252252 ; free virtual = 313125
Phase 5 Delay and Skew Optimization | Checksum: 21c558e38

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252252 ; free virtual = 313125

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 198e43ecf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252252 ; free virtual = 313125
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.150  | TNS=0.000  | WHS=0.450  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 198e43ecf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252252 ; free virtual = 313125
Phase 6 Post Hold Fix | Checksum: 198e43ecf

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252252 ; free virtual = 313125

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00331366 %
  Global Horizontal Routing Utilization  = 0.0015213 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 216854140

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252294 ; free virtual = 313167

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 216854140

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252293 ; free virtual = 313166

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d1e4a72c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252293 ; free virtual = 313166

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.150  | TNS=0.000  | WHS=0.450  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d1e4a72c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252293 ; free virtual = 313166
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252325 ; free virtual = 313198

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252326 ; free virtual = 313199
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252326 ; free virtual = 313199
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252321 ; free virtual = 313196
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.094 ; gain = 0.000 ; free physical = 252320 ; free virtual = 313194
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "HCLK" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/crcahb_submodules/host_interface/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2725.570 ; gain = 0.000 ; free physical = 252345 ; free virtual = 313173
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:19:39 2022...
