$date
	Sun Jul 06 16:14:22 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fifo_tb $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # data_out [7:0] $end
$var parameter 32 $ DEPTH $end
$var parameter 32 % DW $end
$var reg 1 & clk $end
$var reg 8 ' data_in [7:0] $end
$var reg 1 ( ren $end
$var reg 1 ) rst_n $end
$var reg 1 * wen $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 8 + data_in [7:0] $end
$var wire 8 , data_out [7:0] $end
$var wire 1 " empty $end
$var wire 1 ! full $end
$var wire 1 ( ren $end
$var wire 1 ) rst_n $end
$var wire 1 * wen $end
$var parameter 32 - DEPTH $end
$var parameter 32 . DW $end
$var reg 8 / data_outlcl [7:0] $end
$var reg 1 0 emptylcl $end
$var reg 1 1 fulllcl $end
$var reg 3 2 read_ptr [2:0] $end
$var reg 3 3 write_ptr [2:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 4 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 .
b100 -
b1000 %
b100 $
$end
#0
$dumpvars
b100 4
bx 3
bx 2
01
10
b0 /
b0 ,
b0 +
0*
0)
0(
b0 '
0&
b0 #
1"
0!
$end
#5000
b100 4
1&
#10000
0&
1)
#15000
1&
#20000
0&
b1 '
b1 +
1*
#25000
1&
#30000
0&
0*
#35000
1&
#40000
0&
b10 '
b10 +
1*
#45000
1&
#50000
0&
0*
#55000
1&
#60000
0&
b11 '
b11 +
1*
#65000
1&
#70000
0&
0*
#75000
1&
#80000
0&
b100 '
b100 +
1*
#85000
1&
#90000
0&
0*
#95000
1&
#100000
0&
1(
#105000
1&
#110000
0&
0(
#115000
1&
#120000
0&
1(
#125000
1&
#130000
0&
0(
#135000
1&
#140000
0&
1(
#145000
1&
#150000
0&
0(
#155000
1&
#160000
0&
1(
#165000
1&
#170000
0&
0(
#175000
1&
#180000
0&
