module wideexpr_00452(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = u4;
  assign y1 = (ctrl[3]?1'sb1:$signed((1'sb1)>>(~|((ctrl[4]?$signed(s4):s3)))));
  assign y2 = ($unsigned(s1))^~(5'sb01101);
  assign y3 = $unsigned({2{{{3{+(3'sb010)}},(ctrl[6]?(6'sb110001)^~(s6):$signed(3'sb111)),((5'sb01101)<<(u0))<<(1'b1)}}});
  assign y4 = u4;
  assign y5 = (+(s3))>>>($signed($signed(3'sb011)));
  assign y6 = (ctrl[1]?(ctrl[6]?(ctrl[2]?2'sb11:+((ctrl[3]?4'b1111:s5))):($signed(6'b011100))<<(~|(s4))):(ctrl[6]?s5:((ctrl[0]?(ctrl[5]?s2:3'sb111):$signed(1'b0)))&((s7)-(4'sb0111))));
  assign y7 = (1'sb0)&(-(((ctrl[6]?((ctrl[4]?(s7)<<(s2):(ctrl[1]?s3:s2)))<<((s6)>>((s3)+(s2))):(($signed(4'sb0000))|((6'sb000110)^(5'sb01100)))<<<((ctrl[4]?(6'sb101001)-(4'sb0000):-(u7)))))|((ctrl[7]?-((3'sb111)!=($signed(3'sb101))):$signed({(ctrl[2]?4'b0100:1'b1),-(u6),s0,(s0)>>>(5'b11011)})))));
endmodule
