// Seed: 1833306147
module module_0 (
    input wand id_0,
    input uwire id_1,
    input supply0 id_2,
    output wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wand id_6,
    input wor id_7,
    input wand id_8,
    output supply1 id_9,
    output uwire id_10,
    input wand id_11
);
  assign id_3  = id_8;
  assign id_10 = -1;
  assign id_9  = 1;
  id_13 :
  assert property (@(posedge -1'b0) 1)
  else $unsigned(22);
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd86,
    parameter id_9 = 32'd69
) (
    output tri1 _id_0,
    output supply0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    output wire id_4,
    output uwire id_5,
    input wand id_6,
    input uwire id_7,
    output wor id_8,
    input tri0 _id_9
);
  wire [ 1 : id_9] id_11;
  wire [id_0 : -1] id_12;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_8,
      id_3,
      id_7,
      id_1,
      id_3,
      id_7,
      id_8,
      id_1,
      id_3
  );
  assign modCall_1.id_9 = 0;
  parameter id_13 = -1;
  wire id_14;
  ;
  wire [1 : ""] id_15;
  wire id_16;
endmodule
