$date
	Sat Nov 01 12:53:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module comparador4bit_struct_tb $end
$var wire 1 ! menor_tb $end
$var wire 1 " maior_tb $end
$var wire 1 # igual_tb $end
$var reg 4 $ a_tb [3:0] $end
$var reg 4 % b_tb [3:0] $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 ( b0_n $end
$var wire 1 ) b1_n $end
$var wire 1 * b2_n $end
$var wire 1 + b3_n $end
$var wire 1 , eq_0_w $end
$var wire 1 - eq_1_w $end
$var wire 1 . eq_2_w $end
$var wire 1 / eq_3_w $end
$var wire 1 0 gt_0_w $end
$var wire 1 1 gt_1_w $end
$var wire 1 2 gt_2_w $end
$var wire 1 3 gt_3_w $end
$var wire 1 # igual $end
$var wire 1 4 igual_n $end
$var wire 1 " maior $end
$var wire 1 5 maior_n $end
$var wire 1 ! menor $end
$var wire 1 6 t0 $end
$var wire 1 7 t0_i1 $end
$var wire 1 8 t0_i2 $end
$var wire 1 9 t0_i3 $end
$var wire 1 : t1 $end
$var wire 1 ; t1_i1 $end
$var wire 1 < t1_i2 $end
$var wire 1 = t2 $end
$var wire 1 > t2_i $end
$var wire 1 ? t3 $end
$var wire 1 @ xor_0_w $end
$var wire 1 A xor_1_w $end
$var wire 1 B xor_2_w $end
$var wire 1 C xor_3_w $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0C
0B
0A
0@
0?
0>
0=
0<
1;
0:
09
18
17
06
15
04
03
02
01
00
1/
1.
1-
1,
0+
1*
0)
1(
b1010 '
b1010 &
b1010 %
b1010 $
1#
0"
0!
$end
#100
14
05
0;
07
0#
08
1"
0.
0-
1=
1>
06
09
1+
0(
1B
1A
12
00
b11 %
b11 '
b101 $
b101 &
#200
1!
15
0"
0/
11
0=
0>
1C
0+
0*
1)
1(
02
b1100 %
b1100 '
b10 $
b10 &
#300
0!
05
1"
1?
13
12
0,
1+
1*
1@
10
b0 %
b0 '
b1111 $
b1111 &
#400
1!
15
0"
0+
0*
0)
0(
0?
03
02
01
00
b1111 %
b1111 '
b0 $
b0 &
#600
