INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab1/Advanced/1-3fpga/Lab1_111062109_Crossbar_2x2_4bit_fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fanout_1x2
INFO: [VRFC 10-311] analyzing module Dmux_1x2_4bit
INFO: [VRFC 10-311] analyzing module Mux_2x1_4bit
INFO: [VRFC 10-311] analyzing module Crossbar_2x2_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab1/Advanced/1-3fpga/1-3FPGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
