`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    13:58:20 06/27/2014 
// Design Name: 
// Module Name:    speed_select 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module speed_select(
				clk,rst_n,
				bps_start,clk_bps
			);

input clk;	// 50MHzä¸»æ—¶é’
input rst_n;	//ä½ç”µå¹³å¤ä½ä¿¡å
input bps_start;	//æ¥æ”¶åˆ°æ•°æ®åï¼Œæ³¢ç‰¹ç‡æ—¶é’Ÿå¯åŠ¨ä¿¡å·ç½®ä½
output clk_bps;	// clk_bpsçš„é«˜ç”µå¹³ä¸ºæ¥æ”¶æˆ–è€…å‘é€æ•°æ®ä½çš„ä¸­é—´é‡‡æ ·ç‚¹ 

/*
parameter 		bps9600 	= 5207,	//æ³¢ç‰¹ç‡ä¸º9600bps
			 	bps19200 	= 2603,	//æ³¢ç‰¹ç‡ä¸º19200bps
				bps38400 	= 1301,	//æ³¢ç‰¹ç‡ä¸º38400bps
				bps57600 	= 867,	//æ³¢ç‰¹ç‡ä¸º57600bps
				bps115200	= 433;	//æ³¢ç‰¹ç‡ä¸º115200bps
            bps230400   =217
parameter 		bps9600_2 	= 2603,
				bps19200_2	= 1301,
				bps38400_2	= 650,
				bps57600_2	= 433,
				bps115200_2 = 216; 
            bps230400 =108				
*/

	//ä»¥ä¸‹æ³¢ç‰¹ç‡åˆ†é¢‘è®¡æ•°å€¼å¯å‚ç…§ä¸Šé¢çš„å‚æ•°è¿›è¡Œæ›´æ”
`define		BPS_PARA		1301	//æ³¢ç‰¹ç‡ä¸º9600æ—¶çš„åˆ†é¢‘è®¡æ•°å€
`define 	BPS_PARA_2		650	//æ³¢ç‰¹ç‡ä¸º9600æ—¶çš„åˆ†é¢‘è®¡æ•°å€¼çš„ä¸€åŠï¼Œç”¨äºæ•°æ®é‡‡æ ·

reg[12:0] cnt;			//åˆ†é¢‘è®¡æ•°
reg clk_bps_r;			//æ³¢ç‰¹ç‡æ—¶é’Ÿå¯„å­˜å™¨

//----------------------------------------------------------
//reg[2:0] uart_ctrl;	// uartæ³¢ç‰¹ç‡é€‰æ‹©å¯„å­˜å™
//----------------------------------------------------------

always @ (posedge clk or negedge rst_n)
	if(!rst_n) cnt <= 13'd0;
	else if((cnt == `BPS_PARA) || !bps_start) cnt <= 13'd0;	//æ³¢ç‰¹ç‡è®¡æ•°æ¸…é›
	else cnt <= cnt+1'b1;			//æ³¢ç‰¹ç‡æ—¶é’Ÿè®¡æ•°å¯åŠ

always @ (posedge clk or negedge rst_n)
	if(!rst_n) clk_bps_r <= 1'b0;
	else if(cnt == `BPS_PARA_2) clk_bps_r <= 1'b1;	// clk_bps_ré«˜ç”µå¹³ä¸ºæ¥æ”¶æ•°æ®ä½çš„ä¸­é—´é‡‡æ ·ç‚åŒæ—¶ä¹Ÿä½œä¸ºå‘é€æ•°æ®çš„æ•°æ®æ”¹å˜ç‚
	else clk_bps_r <= 1'b0;

assign clk_bps = clk_bps_r;

endmodule