

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_45_1'
================================================================
* Date:           Tue May 10 10:12:19 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.345 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    106|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      46|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      46|    151|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |i_6_fu_97_p2             |         +|   0|  0|  23|          16|           1|
    |ret_V_fu_124_p2          |         +|   0|  0|  24|          17|          13|
    |and_ln1547_fu_158_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1547_1_fu_142_p2  |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1547_fu_116_p2    |      icmp|   0|  0|  13|          16|          12|
    |icmp_ln45_fu_91_p2       |      icmp|   0|  0|  13|          16|          16|
    |overflow_1_fu_164_p3     |    select|   0|  0|   8|           1|           8|
    |overflow_2_fu_172_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 106|          86|          78|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|   16|         32|
    |i_fu_48                  |   9|          2|   16|         32|
    |overflow_4_fu_44         |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   42|         84|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_48                           |  16|   0|   16|          0|
    |icmp_ln45_reg_204                 |   1|   0|    1|          0|
    |lhs_reg_213                       |  16|   0|   16|          0|
    |overflow_4_fu_44                  |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  46|   0|   46|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  nnlayer_Pipeline_VITIS_LOOP_45_1|  return value|
|numOfOutputNeurons     |   in|   16|     ap_none|                numOfOutputNeurons|        scalar|
|overflow_4_out         |  out|    8|      ap_vld|                    overflow_4_out|       pointer|
|overflow_4_out_ap_vld  |  out|    1|      ap_vld|                    overflow_4_out|       pointer|
|output_V_address0      |  out|    7|   ap_memory|                          output_V|         array|
|output_V_ce0           |  out|    1|   ap_memory|                          output_V|         array|
|output_V_q0            |   in|   16|   ap_memory|                          output_V|         array|
+-----------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%overflow_4 = alloca i32 1"   --->   Operation 6 'alloca' 'overflow_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%numOfOutputNeurons_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %numOfOutputNeurons"   --->   Operation 8 'read' 'numOfOutputNeurons_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %overflow_4"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_5 = load i16 %i" [HLS_Project/neural_layer.cpp:45]   --->   Operation 12 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.42ns)   --->   "%icmp_ln45 = icmp_eq  i16 %i_5, i16 %numOfOutputNeurons_read" [HLS_Project/neural_layer.cpp:45]   --->   Operation 14 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.07ns)   --->   "%i_6 = add i16 %i_5, i16 1" [HLS_Project/neural_layer.cpp:45]   --->   Operation 15 'add' 'i_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i.split_ifconv, void %._crit_edge869.loopexit.exitStub" [HLS_Project/neural_layer.cpp:45]   --->   Operation 16 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i16 %i_5" [HLS_Project/neural_layer.cpp:46]   --->   Operation 17 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr i16 %output_V, i64 0, i64 %zext_ln46"   --->   Operation 18 'getelementptr' 'output_V_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%lhs = load i7 %output_V_addr"   --->   Operation 19 'load' 'lhs' <Predicate = (!icmp_ln45)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln45 = store i16 %i_6, i16 %i" [HLS_Project/neural_layer.cpp:45]   --->   Operation 20 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%lhs = load i7 %output_V_addr"   --->   Operation 21 'load' 'lhs' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%overflow_4_load = load i8 %overflow_4"   --->   Operation 36 'load' 'overflow_4_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %overflow_4_out, i8 %overflow_4_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.34>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%overflow_4_load_1 = load i8 %overflow_4"   --->   Operation 22 'load' 'overflow_4_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [HLS_Project/neural_layer.cpp:43]   --->   Operation 23 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln1547 = icmp_sgt  i16 %lhs, i16 2816"   --->   Operation 24 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1246 = zext i16 %lhs"   --->   Operation 25 'zext' 'zext_ln1246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.07ns)   --->   "%ret_V = add i17 %zext_ln1246, i17 128256"   --->   Operation 26 'add' 'ret_V' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %overflow_4_load_1, i8 0"   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1547 = sext i16 %shl_ln"   --->   Operation 28 'sext' 'sext_ln1547' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.43ns)   --->   "%icmp_ln1547_1 = icmp_sgt  i17 %ret_V, i17 %sext_ln1547"   --->   Operation 29 'icmp' 'icmp_ln1547_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%overflow = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %ret_V, i32 8, i32 15"   --->   Operation 30 'partselect' 'overflow' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%and_ln1547 = and i1 %icmp_ln1547, i1 %icmp_ln1547_1"   --->   Operation 31 'and' 'and_ln1547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node overflow_2)   --->   "%overflow_1 = select i1 %and_ln1547, i8 %overflow, i8 %overflow_4_load_1"   --->   Operation 32 'select' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.24ns) (out node of the LUT)   --->   "%overflow_2 = select i1 %icmp_ln1547, i8 %overflow_1, i8 %overflow_4_load_1"   --->   Operation 33 'select' 'overflow_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln1547 = store i8 %overflow_2, i8 %overflow_4"   --->   Operation 34 'store' 'store_ln1547' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZgtILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit464.i.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ numOfOutputNeurons]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ overflow_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
overflow_4              (alloca        ) [ 0111]
i                       (alloca        ) [ 0100]
numOfOutputNeurons_read (read          ) [ 0000]
store_ln0               (store         ) [ 0000]
store_ln0               (store         ) [ 0000]
br_ln0                  (br            ) [ 0000]
i_5                     (load          ) [ 0000]
specpipeline_ln0        (specpipeline  ) [ 0000]
icmp_ln45               (icmp          ) [ 0110]
i_6                     (add           ) [ 0000]
br_ln45                 (br            ) [ 0000]
zext_ln46               (zext          ) [ 0000]
output_V_addr           (getelementptr ) [ 0110]
store_ln45              (store         ) [ 0000]
lhs                     (load          ) [ 0101]
overflow_4_load_1       (load          ) [ 0000]
specloopname_ln43       (specloopname  ) [ 0000]
icmp_ln1547             (icmp          ) [ 0000]
zext_ln1246             (zext          ) [ 0000]
ret_V                   (add           ) [ 0000]
shl_ln                  (bitconcatenate) [ 0000]
sext_ln1547             (sext          ) [ 0000]
icmp_ln1547_1           (icmp          ) [ 0000]
overflow                (partselect    ) [ 0000]
and_ln1547              (and           ) [ 0000]
overflow_1              (select        ) [ 0000]
overflow_2              (select        ) [ 0000]
store_ln1547            (store         ) [ 0000]
br_ln0                  (br            ) [ 0000]
overflow_4_load         (load          ) [ 0000]
write_ln0               (write         ) [ 0000]
ret_ln0                 (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="numOfOutputNeurons">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfOutputNeurons"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="overflow_4_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="overflow_4_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="overflow_4_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="overflow_4/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="numOfOutputNeurons_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfOutputNeurons_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln0_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="output_V_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="16" slack="0"/>
<pin id="69" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_5_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln45_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_6_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln46_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln45_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="overflow_4_load_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="2"/>
<pin id="115" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="overflow_4_load_1/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln1547_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="1"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="zext_ln1246_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="1"/>
<pin id="123" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1246/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="ret_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="13" slack="0"/>
<pin id="127" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="shl_ln_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln1547_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1547/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln1547_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="0" index="1" bw="17" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1547_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="overflow_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="17" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="0" index="3" bw="5" slack="0"/>
<pin id="153" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="overflow/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="and_ln1547_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1547/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="overflow_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="overflow_1/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="overflow_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="overflow_2/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln1547_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="2"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1547/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="overflow_4_load_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="overflow_4_load/2 "/>
</bind>
</comp>

<comp id="189" class="1005" name="overflow_4_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="overflow_4 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="204" class="1005" name="icmp_ln45_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="208" class="1005" name="output_V_addr_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="1"/>
<pin id="210" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="213" class="1005" name="lhs_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="1"/>
<pin id="215" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="42" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="52" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="88" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="88" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="112"><net_src comp="97" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="113" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="124" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="138" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="124" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="38" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="162"><net_src comp="116" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="142" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="148" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="113" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="116" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="164" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="113" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="185" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="192"><net_src comp="44" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="48" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="207"><net_src comp="91" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="65" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="216"><net_src comp="72" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="121" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: overflow_4_out | {2 }
	Port: output_V | {}
 - Input state : 
	Port: nnlayer_Pipeline_VITIS_LOOP_45_1 : numOfOutputNeurons | {1 }
	Port: nnlayer_Pipeline_VITIS_LOOP_45_1 : output_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_5 : 1
		icmp_ln45 : 2
		i_6 : 2
		br_ln45 : 3
		zext_ln46 : 2
		output_V_addr : 3
		lhs : 4
		store_ln45 : 3
	State 2
		write_ln0 : 1
	State 3
		ret_V : 1
		shl_ln : 1
		sext_ln1547 : 2
		icmp_ln1547_1 : 3
		overflow : 2
		and_ln1547 : 4
		overflow_1 : 4
		overflow_2 : 5
		store_ln1547 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |              i_6_fu_97             |    0    |    23   |
|          |            ret_V_fu_124            |    0    |    23   |
|----------|------------------------------------|---------|---------|
|          |           icmp_ln45_fu_91          |    0    |    13   |
|   icmp   |         icmp_ln1547_fu_116         |    0    |    13   |
|          |        icmp_ln1547_1_fu_142        |    0    |    13   |
|----------|------------------------------------|---------|---------|
|  select  |          overflow_1_fu_164         |    0    |    8    |
|          |          overflow_2_fu_172         |    0    |    8    |
|----------|------------------------------------|---------|---------|
|    and   |          and_ln1547_fu_158         |    0    |    2    |
|----------|------------------------------------|---------|---------|
|   read   | numOfOutputNeurons_read_read_fu_52 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |        write_ln0_write_fu_58       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |          zext_ln46_fu_103          |    0    |    0    |
|          |         zext_ln1246_fu_121         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|            shl_ln_fu_130           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |         sext_ln1547_fu_138         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|partselect|           overflow_fu_148          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   103   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      i_reg_197      |   16   |
|  icmp_ln45_reg_204  |    1   |
|     lhs_reg_213     |   16   |
|output_V_addr_reg_208|    7   |
|  overflow_4_reg_189 |    8   |
+---------------------+--------+
|        Total        |   48   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   48   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   48   |   112  |
+-----------+--------+--------+--------+
