Determining compilation order of HDL files
Analyzing VHDL file ALU_up_down.vhf
Restoring VHDL parse-tree ieee.std_logic_1164 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_1164.vdb
Restoring VHDL parse-tree std.standard from
c:/xilinx/10.1/ise/vhdl/hdp/nt/std/standard.vdb
Restoring VHDL parse-tree ieee.numeric_std from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/numeric_std.vdb
Restoring VHDL parse-tree unisim.vcomponents from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Analyzing VHDL file Counter.vhf
Analyzing VHDL file tb_Counter.vhw
Restoring VHDL parse-tree ieee.std_logic_textio from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_textio.vdb
Restoring VHDL parse-tree std.textio from
c:/xilinx/10.1/ise/vhdl/hdp/nt/std/textio.vdb
Restoring VHDL parse-tree ieee.std_logic_arith from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_arith.vdb
Restoring VHDL parse-tree ieee.std_logic_unsigned from
c:/xilinx/10.1/ise/vhdl/hdp/nt/ieee/std_logic_unsigned.vdb
Saving VHDL parse-tree work.alu_up_down into
c:/users/xiongzeyu/desktop/lab4/isim/work/alu_up_down.vdb
Saving VHDL parse-tree work.m2_1_mxilinx_counter into
c:/users/xiongzeyu/desktop/lab4/isim/work/m2_1_mxilinx_counter.vdb
Saving VHDL parse-tree work.counter into
c:/users/xiongzeyu/desktop/lab4/isim/work/counter.vdb
Saving VHDL parse-tree work.tb_counter into
c:/users/xiongzeyu/desktop/lab4/isim/work/tb_counter.vdb
Starting static elaboration
WARNING:HDLCompiler:746 - "N:/K.31/rtf/vhdl/src/ieee/numeric_std.vhd" Line 867.
   Range is empty (null range)
WARNING:HDLCompiler:746 - "N:/K.31/rtf/vhdl/src/ieee/numeric_std.vhd" Line 868.
   Range is empty (null range)
Restoring VHDL parse-tree unisim.inv from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.xor2 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.and2 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.fd from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.and2b1 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Restoring VHDL parse-tree unisim.or2 from
c:/xilinx/10.1/ise/vhdl/hdp/nt/unisim/unisim.vdbl
Completed static elaboration
Fuse Memory Usage: 89912 Kb
Fuse CPU Usage: 499 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Using precompiled package textio from library std
Using precompiled package std_logic_textio from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling package vcomponents
Compiling architecture inv_v of entity inv [inv_default]
Compiling architecture xor2_v of entity xor2 [xor2_default]
Compiling architecture and2_v of entity and2 [and2_default]
Compiling architecture behavioral of entity alu_up_down [alu_up_down_default]
Compiling architecture fd_v of entity fd [\FD('0')\]
Compiling architecture and2b1_v of entity and2b1 [and2b1_default]
Compiling architecture or2_v of entity or2 [or2_default]
Compiling architecture behavioral of entity m2_1_mxilinx_counter
[m2_1_mxilinx_counter_default]
Compiling architecture behavioral of entity counter [counter_default]
Compiling architecture testbench_arch of entity tb_counter
Compiled 27 VHDL Units
Built simulation executable tb_Counter_isim_beh.exe
Fuse Memory Usage: 91000 Kb
Fuse CPU Usage: 608 ms
