
Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000acc8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  0800ae68  0800ae68  0001ae68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b2b8  0800b2b8  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800b2b8  0800b2b8  0001b2b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b2c0  0800b2c0  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b2c0  0800b2c0  0001b2c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b2c4  0800b2c4  0001b2c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800b2c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000059c  200001dc  0800b4a4  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000778  0800b4a4  00020778  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011668  00000000  00000000  0002024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a74  00000000  00000000  000318b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001020  00000000  00000000  00034330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c7e  00000000  00000000  00035350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019471  00000000  00000000  00035fce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001368a  00000000  00000000  0004f43f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009d1b1  00000000  00000000  00062ac9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005824  00000000  00000000  000ffc7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000044  00000000  00000000  001054a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ae50 	.word	0x0800ae50

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	0800ae50 	.word	0x0800ae50

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9a6 	b.w	8000ffc <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9e08      	ldr	r6, [sp, #32]
 8000d3a:	460d      	mov	r5, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	460f      	mov	r7, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4694      	mov	ip, r2
 8000d48:	d965      	bls.n	8000e16 <__udivmoddi4+0xe2>
 8000d4a:	fab2 f382 	clz	r3, r2
 8000d4e:	b143      	cbz	r3, 8000d62 <__udivmoddi4+0x2e>
 8000d50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d54:	f1c3 0220 	rsb	r2, r3, #32
 8000d58:	409f      	lsls	r7, r3
 8000d5a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d5e:	4317      	orrs	r7, r2
 8000d60:	409c      	lsls	r4, r3
 8000d62:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d66:	fa1f f58c 	uxth.w	r5, ip
 8000d6a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d6e:	0c22      	lsrs	r2, r4, #16
 8000d70:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d74:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d78:	fb01 f005 	mul.w	r0, r1, r5
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	d90a      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d80:	eb1c 0202 	adds.w	r2, ip, r2
 8000d84:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d88:	f080 811c 	bcs.w	8000fc4 <__udivmoddi4+0x290>
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	f240 8119 	bls.w	8000fc4 <__udivmoddi4+0x290>
 8000d92:	3902      	subs	r1, #2
 8000d94:	4462      	add	r2, ip
 8000d96:	1a12      	subs	r2, r2, r0
 8000d98:	b2a4      	uxth	r4, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000da6:	fb00 f505 	mul.w	r5, r0, r5
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	d90a      	bls.n	8000dc4 <__udivmoddi4+0x90>
 8000dae:	eb1c 0404 	adds.w	r4, ip, r4
 8000db2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db6:	f080 8107 	bcs.w	8000fc8 <__udivmoddi4+0x294>
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	f240 8104 	bls.w	8000fc8 <__udivmoddi4+0x294>
 8000dc0:	4464      	add	r4, ip
 8000dc2:	3802      	subs	r0, #2
 8000dc4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11e      	cbz	r6, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40dc      	lsrs	r4, r3
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d908      	bls.n	8000df0 <__udivmoddi4+0xbc>
 8000dde:	2e00      	cmp	r6, #0
 8000de0:	f000 80ed 	beq.w	8000fbe <__udivmoddi4+0x28a>
 8000de4:	2100      	movs	r1, #0
 8000de6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dea:	4608      	mov	r0, r1
 8000dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df0:	fab3 f183 	clz	r1, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d149      	bne.n	8000e8c <__udivmoddi4+0x158>
 8000df8:	42ab      	cmp	r3, r5
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0xce>
 8000dfc:	4282      	cmp	r2, r0
 8000dfe:	f200 80f8 	bhi.w	8000ff2 <__udivmoddi4+0x2be>
 8000e02:	1a84      	subs	r4, r0, r2
 8000e04:	eb65 0203 	sbc.w	r2, r5, r3
 8000e08:	2001      	movs	r0, #1
 8000e0a:	4617      	mov	r7, r2
 8000e0c:	2e00      	cmp	r6, #0
 8000e0e:	d0e2      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	e9c6 4700 	strd	r4, r7, [r6]
 8000e14:	e7df      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e16:	b902      	cbnz	r2, 8000e1a <__udivmoddi4+0xe6>
 8000e18:	deff      	udf	#255	; 0xff
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	f040 8090 	bne.w	8000f44 <__udivmoddi4+0x210>
 8000e24:	1a8a      	subs	r2, r1, r2
 8000e26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2a:	fa1f fe8c 	uxth.w	lr, ip
 8000e2e:	2101      	movs	r1, #1
 8000e30:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e34:	fb07 2015 	mls	r0, r7, r5, r2
 8000e38:	0c22      	lsrs	r2, r4, #16
 8000e3a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e3e:	fb0e f005 	mul.w	r0, lr, r5
 8000e42:	4290      	cmp	r0, r2
 8000e44:	d908      	bls.n	8000e58 <__udivmoddi4+0x124>
 8000e46:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e4e:	d202      	bcs.n	8000e56 <__udivmoddi4+0x122>
 8000e50:	4290      	cmp	r0, r2
 8000e52:	f200 80cb 	bhi.w	8000fec <__udivmoddi4+0x2b8>
 8000e56:	4645      	mov	r5, r8
 8000e58:	1a12      	subs	r2, r2, r0
 8000e5a:	b2a4      	uxth	r4, r4
 8000e5c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e60:	fb07 2210 	mls	r2, r7, r0, r2
 8000e64:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e68:	fb0e fe00 	mul.w	lr, lr, r0
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	d908      	bls.n	8000e82 <__udivmoddi4+0x14e>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x14c>
 8000e7a:	45a6      	cmp	lr, r4
 8000e7c:	f200 80bb 	bhi.w	8000ff6 <__udivmoddi4+0x2c2>
 8000e80:	4610      	mov	r0, r2
 8000e82:	eba4 040e 	sub.w	r4, r4, lr
 8000e86:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8a:	e79f      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e8c:	f1c1 0720 	rsb	r7, r1, #32
 8000e90:	408b      	lsls	r3, r1
 8000e92:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e96:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e9e:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea2:	40fd      	lsrs	r5, r7
 8000ea4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea8:	4323      	orrs	r3, r4
 8000eaa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eae:	fa1f fe8c 	uxth.w	lr, ip
 8000eb2:	fb09 5518 	mls	r5, r9, r8, r5
 8000eb6:	0c1c      	lsrs	r4, r3, #16
 8000eb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ebc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec0:	42a5      	cmp	r5, r4
 8000ec2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ec6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eca:	d90b      	bls.n	8000ee4 <__udivmoddi4+0x1b0>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ed4:	f080 8088 	bcs.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ed8:	42a5      	cmp	r5, r4
 8000eda:	f240 8085 	bls.w	8000fe8 <__udivmoddi4+0x2b4>
 8000ede:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee2:	4464      	add	r4, ip
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	b29d      	uxth	r5, r3
 8000ee8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eec:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x1da>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f04:	d26c      	bcs.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f06:	45a6      	cmp	lr, r4
 8000f08:	d96a      	bls.n	8000fe0 <__udivmoddi4+0x2ac>
 8000f0a:	3b02      	subs	r3, #2
 8000f0c:	4464      	add	r4, ip
 8000f0e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f12:	fba3 9502 	umull	r9, r5, r3, r2
 8000f16:	eba4 040e 	sub.w	r4, r4, lr
 8000f1a:	42ac      	cmp	r4, r5
 8000f1c:	46c8      	mov	r8, r9
 8000f1e:	46ae      	mov	lr, r5
 8000f20:	d356      	bcc.n	8000fd0 <__udivmoddi4+0x29c>
 8000f22:	d053      	beq.n	8000fcc <__udivmoddi4+0x298>
 8000f24:	b156      	cbz	r6, 8000f3c <__udivmoddi4+0x208>
 8000f26:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f2e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f32:	40ca      	lsrs	r2, r1
 8000f34:	40cc      	lsrs	r4, r1
 8000f36:	4317      	orrs	r7, r2
 8000f38:	e9c6 7400 	strd	r7, r4, [r6]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	2100      	movs	r1, #0
 8000f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f44:	f1c3 0120 	rsb	r1, r3, #32
 8000f48:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f4c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f50:	fa25 f101 	lsr.w	r1, r5, r1
 8000f54:	409d      	lsls	r5, r3
 8000f56:	432a      	orrs	r2, r5
 8000f58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f5c:	fa1f fe8c 	uxth.w	lr, ip
 8000f60:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f64:	fb07 1510 	mls	r5, r7, r0, r1
 8000f68:	0c11      	lsrs	r1, r2, #16
 8000f6a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f6e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f72:	428d      	cmp	r5, r1
 8000f74:	fa04 f403 	lsl.w	r4, r4, r3
 8000f78:	d908      	bls.n	8000f8c <__udivmoddi4+0x258>
 8000f7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f7e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f82:	d22f      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f84:	428d      	cmp	r5, r1
 8000f86:	d92d      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000f88:	3802      	subs	r0, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	1b49      	subs	r1, r1, r5
 8000f8e:	b292      	uxth	r2, r2
 8000f90:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f94:	fb07 1115 	mls	r1, r7, r5, r1
 8000f98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f9c:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa0:	4291      	cmp	r1, r2
 8000fa2:	d908      	bls.n	8000fb6 <__udivmoddi4+0x282>
 8000fa4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fa8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fac:	d216      	bcs.n	8000fdc <__udivmoddi4+0x2a8>
 8000fae:	4291      	cmp	r1, r2
 8000fb0:	d914      	bls.n	8000fdc <__udivmoddi4+0x2a8>
 8000fb2:	3d02      	subs	r5, #2
 8000fb4:	4462      	add	r2, ip
 8000fb6:	1a52      	subs	r2, r2, r1
 8000fb8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fbc:	e738      	b.n	8000e30 <__udivmoddi4+0xfc>
 8000fbe:	4631      	mov	r1, r6
 8000fc0:	4630      	mov	r0, r6
 8000fc2:	e708      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000fc4:	4639      	mov	r1, r7
 8000fc6:	e6e6      	b.n	8000d96 <__udivmoddi4+0x62>
 8000fc8:	4610      	mov	r0, r2
 8000fca:	e6fb      	b.n	8000dc4 <__udivmoddi4+0x90>
 8000fcc:	4548      	cmp	r0, r9
 8000fce:	d2a9      	bcs.n	8000f24 <__udivmoddi4+0x1f0>
 8000fd0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fd8:	3b01      	subs	r3, #1
 8000fda:	e7a3      	b.n	8000f24 <__udivmoddi4+0x1f0>
 8000fdc:	4645      	mov	r5, r8
 8000fde:	e7ea      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000fe0:	462b      	mov	r3, r5
 8000fe2:	e794      	b.n	8000f0e <__udivmoddi4+0x1da>
 8000fe4:	4640      	mov	r0, r8
 8000fe6:	e7d1      	b.n	8000f8c <__udivmoddi4+0x258>
 8000fe8:	46d0      	mov	r8, sl
 8000fea:	e77b      	b.n	8000ee4 <__udivmoddi4+0x1b0>
 8000fec:	3d02      	subs	r5, #2
 8000fee:	4462      	add	r2, ip
 8000ff0:	e732      	b.n	8000e58 <__udivmoddi4+0x124>
 8000ff2:	4608      	mov	r0, r1
 8000ff4:	e70a      	b.n	8000e0c <__udivmoddi4+0xd8>
 8000ff6:	4464      	add	r4, ip
 8000ff8:	3802      	subs	r0, #2
 8000ffa:	e742      	b.n	8000e82 <__udivmoddi4+0x14e>

08000ffc <__aeabi_idiv0>:
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop

08001000 <BNO08X_GetData>:
#include "BNO08X.h"

static uint8_t RX_Data[19];
static UART_HandleTypeDef huart;

void BNO08X_GetData(BNO08X_Typedef *sensorData){
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
    sensorData->header = RX_Data[0];
 8001008:	4b34      	ldr	r3, [pc, #208]	; (80010dc <BNO08X_GetData+0xdc>)
 800100a:	781a      	ldrb	r2, [r3, #0]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	701a      	strb	r2, [r3, #0]
    sensorData->index = RX_Data[2];
 8001010:	4b32      	ldr	r3, [pc, #200]	; (80010dc <BNO08X_GetData+0xdc>)
 8001012:	789a      	ldrb	r2, [r3, #2]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	705a      	strb	r2, [r3, #1]
    sensorData->yaw = (int16_t)((RX_Data[4] << 8) | RX_Data[3]);
 8001018:	4b30      	ldr	r3, [pc, #192]	; (80010dc <BNO08X_GetData+0xdc>)
 800101a:	791b      	ldrb	r3, [r3, #4]
 800101c:	021b      	lsls	r3, r3, #8
 800101e:	b21a      	sxth	r2, r3
 8001020:	4b2e      	ldr	r3, [pc, #184]	; (80010dc <BNO08X_GetData+0xdc>)
 8001022:	78db      	ldrb	r3, [r3, #3]
 8001024:	b21b      	sxth	r3, r3
 8001026:	4313      	orrs	r3, r2
 8001028:	b21a      	sxth	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	805a      	strh	r2, [r3, #2]
    sensorData->pitch = (int16_t)((RX_Data[6] << 8) | RX_Data[5]);
 800102e:	4b2b      	ldr	r3, [pc, #172]	; (80010dc <BNO08X_GetData+0xdc>)
 8001030:	799b      	ldrb	r3, [r3, #6]
 8001032:	021b      	lsls	r3, r3, #8
 8001034:	b21a      	sxth	r2, r3
 8001036:	4b29      	ldr	r3, [pc, #164]	; (80010dc <BNO08X_GetData+0xdc>)
 8001038:	795b      	ldrb	r3, [r3, #5]
 800103a:	b21b      	sxth	r3, r3
 800103c:	4313      	orrs	r3, r2
 800103e:	b21a      	sxth	r2, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	809a      	strh	r2, [r3, #4]
    sensorData->roll = (int16_t)((RX_Data[8] << 8) | RX_Data[7]);
 8001044:	4b25      	ldr	r3, [pc, #148]	; (80010dc <BNO08X_GetData+0xdc>)
 8001046:	7a1b      	ldrb	r3, [r3, #8]
 8001048:	021b      	lsls	r3, r3, #8
 800104a:	b21a      	sxth	r2, r3
 800104c:	4b23      	ldr	r3, [pc, #140]	; (80010dc <BNO08X_GetData+0xdc>)
 800104e:	79db      	ldrb	r3, [r3, #7]
 8001050:	b21b      	sxth	r3, r3
 8001052:	4313      	orrs	r3, r2
 8001054:	b21a      	sxth	r2, r3
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	80da      	strh	r2, [r3, #6]
    sensorData->x_acceleration = (int16_t)((RX_Data[10] << 8) | RX_Data[9]);
 800105a:	4b20      	ldr	r3, [pc, #128]	; (80010dc <BNO08X_GetData+0xdc>)
 800105c:	7a9b      	ldrb	r3, [r3, #10]
 800105e:	021b      	lsls	r3, r3, #8
 8001060:	b21a      	sxth	r2, r3
 8001062:	4b1e      	ldr	r3, [pc, #120]	; (80010dc <BNO08X_GetData+0xdc>)
 8001064:	7a5b      	ldrb	r3, [r3, #9]
 8001066:	b21b      	sxth	r3, r3
 8001068:	4313      	orrs	r3, r2
 800106a:	b21a      	sxth	r2, r3
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	811a      	strh	r2, [r3, #8]
    sensorData->y_acceleration = (int16_t)((RX_Data[12] << 8) | RX_Data[11]);
 8001070:	4b1a      	ldr	r3, [pc, #104]	; (80010dc <BNO08X_GetData+0xdc>)
 8001072:	7b1b      	ldrb	r3, [r3, #12]
 8001074:	021b      	lsls	r3, r3, #8
 8001076:	b21a      	sxth	r2, r3
 8001078:	4b18      	ldr	r3, [pc, #96]	; (80010dc <BNO08X_GetData+0xdc>)
 800107a:	7adb      	ldrb	r3, [r3, #11]
 800107c:	b21b      	sxth	r3, r3
 800107e:	4313      	orrs	r3, r2
 8001080:	b21a      	sxth	r2, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	815a      	strh	r2, [r3, #10]
    sensorData->z_acceleration = (int16_t)((RX_Data[14] << 8) | RX_Data[13]);
 8001086:	4b15      	ldr	r3, [pc, #84]	; (80010dc <BNO08X_GetData+0xdc>)
 8001088:	7b9b      	ldrb	r3, [r3, #14]
 800108a:	021b      	lsls	r3, r3, #8
 800108c:	b21a      	sxth	r2, r3
 800108e:	4b13      	ldr	r3, [pc, #76]	; (80010dc <BNO08X_GetData+0xdc>)
 8001090:	7b5b      	ldrb	r3, [r3, #13]
 8001092:	b21b      	sxth	r3, r3
 8001094:	4313      	orrs	r3, r2
 8001096:	b21a      	sxth	r2, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	819a      	strh	r2, [r3, #12]

    // MI, MR, Reserved bytes
    for (int i = 0; i < 3; i++) {
 800109c:	2300      	movs	r3, #0
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	e00c      	b.n	80010bc <BNO08X_GetData+0xbc>
        sensorData->mi_mr_reserved[i] = RX_Data[15 + i];
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	330f      	adds	r3, #15
 80010a6:	4a0d      	ldr	r2, [pc, #52]	; (80010dc <BNO08X_GetData+0xdc>)
 80010a8:	5cd1      	ldrb	r1, [r2, r3]
 80010aa:	687a      	ldr	r2, [r7, #4]
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	4413      	add	r3, r2
 80010b0:	330e      	adds	r3, #14
 80010b2:	460a      	mov	r2, r1
 80010b4:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 3; i++) {
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	3301      	adds	r3, #1
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	2b02      	cmp	r3, #2
 80010c0:	ddef      	ble.n	80010a2 <BNO08X_GetData+0xa2>
    }

    sensorData->checksum = RX_Data[18];
 80010c2:	4b06      	ldr	r3, [pc, #24]	; (80010dc <BNO08X_GetData+0xdc>)
 80010c4:	7c9a      	ldrb	r2, [r3, #18]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	745a      	strb	r2, [r3, #17]
    HAL_UART_Receive_DMA(&huart, RX_Data, sizeof(RX_Data));
 80010ca:	2213      	movs	r2, #19
 80010cc:	4903      	ldr	r1, [pc, #12]	; (80010dc <BNO08X_GetData+0xdc>)
 80010ce:	4804      	ldr	r0, [pc, #16]	; (80010e0 <BNO08X_GetData+0xe0>)
 80010d0:	f004 f9dd 	bl	800548e <HAL_UART_Receive_DMA>
}
 80010d4:	bf00      	nop
 80010d6:	3710      	adds	r7, #16
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	200001f8 	.word	0x200001f8
 80010e0:	2000020c 	.word	0x2000020c

080010e4 <BNO08X_Init>:

void BNO08X_Init(UART_HandleTypeDef *huart_instance){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	huart = *huart_instance;
 80010ec:	4a08      	ldr	r2, [pc, #32]	; (8001110 <BNO08X_Init+0x2c>)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4610      	mov	r0, r2
 80010f2:	4619      	mov	r1, r3
 80010f4:	2348      	movs	r3, #72	; 0x48
 80010f6:	461a      	mov	r2, r3
 80010f8:	f006 faf1 	bl	80076de <memcpy>
	HAL_UART_Receive_DMA(&huart, RX_Data, sizeof(RX_Data));
 80010fc:	2213      	movs	r2, #19
 80010fe:	4905      	ldr	r1, [pc, #20]	; (8001114 <BNO08X_Init+0x30>)
 8001100:	4803      	ldr	r0, [pc, #12]	; (8001110 <BNO08X_Init+0x2c>)
 8001102:	f004 f9c4 	bl	800548e <HAL_UART_Receive_DMA>
}
 8001106:	bf00      	nop
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	2000020c 	.word	0x2000020c
 8001114:	200001f8 	.word	0x200001f8

08001118 <DWT_Delay_Init>:
uint16_t SUM; uint8_t Presence = 0;

#include "DHT22.h"

uint32_t DWT_Delay_Init(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800111c:	4b14      	ldr	r3, [pc, #80]	; (8001170 <DWT_Delay_Init+0x58>)
 800111e:	68db      	ldr	r3, [r3, #12]
 8001120:	4a13      	ldr	r2, [pc, #76]	; (8001170 <DWT_Delay_Init+0x58>)
 8001122:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001126:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001128:	4b11      	ldr	r3, [pc, #68]	; (8001170 <DWT_Delay_Init+0x58>)
 800112a:	68db      	ldr	r3, [r3, #12]
 800112c:	4a10      	ldr	r2, [pc, #64]	; (8001170 <DWT_Delay_Init+0x58>)
 800112e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001132:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001134:	4b0f      	ldr	r3, [pc, #60]	; (8001174 <DWT_Delay_Init+0x5c>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a0e      	ldr	r2, [pc, #56]	; (8001174 <DWT_Delay_Init+0x5c>)
 800113a:	f023 0301 	bic.w	r3, r3, #1
 800113e:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001140:	4b0c      	ldr	r3, [pc, #48]	; (8001174 <DWT_Delay_Init+0x5c>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a0b      	ldr	r2, [pc, #44]	; (8001174 <DWT_Delay_Init+0x5c>)
 8001146:	f043 0301 	orr.w	r3, r3, #1
 800114a:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 800114c:	4b09      	ldr	r3, [pc, #36]	; (8001174 <DWT_Delay_Init+0x5c>)
 800114e:	2200      	movs	r2, #0
 8001150:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8001152:	bf00      	nop
     __ASM volatile ("NOP");
 8001154:	bf00      	nop
  __ASM volatile ("NOP");
 8001156:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8001158:	4b06      	ldr	r3, [pc, #24]	; (8001174 <DWT_Delay_Init+0x5c>)
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8001160:	2300      	movs	r3, #0
 8001162:	e000      	b.n	8001166 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8001164:	2301      	movs	r3, #1
  }
}
 8001166:	4618      	mov	r0, r3
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	e000edf0 	.word	0xe000edf0
 8001174:	e0001000 	.word	0xe0001000

08001178 <delay>:

__STATIC_INLINE void delay(volatile uint32_t microseconds)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8001180:	4b0d      	ldr	r3, [pc, #52]	; (80011b8 <delay+0x40>)
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8001186:	f003 fdc9 	bl	8004d1c <HAL_RCC_GetHCLKFreq>
 800118a:	4603      	mov	r3, r0
 800118c:	4a0b      	ldr	r2, [pc, #44]	; (80011bc <delay+0x44>)
 800118e:	fba2 2303 	umull	r2, r3, r2, r3
 8001192:	0c9b      	lsrs	r3, r3, #18
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	fb02 f303 	mul.w	r3, r2, r3
 800119a:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 800119c:	bf00      	nop
 800119e:	4b06      	ldr	r3, [pc, #24]	; (80011b8 <delay+0x40>)
 80011a0:	685a      	ldr	r2, [r3, #4]
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	1ad2      	subs	r2, r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d3f8      	bcc.n	800119e <delay+0x26>
}
 80011ac:	bf00      	nop
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	e0001000 	.word	0xe0001000
 80011bc:	431bde83 	.word	0x431bde83

080011c0 <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b088      	sub	sp, #32
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	460b      	mov	r3, r1
 80011ca:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011cc:	f107 030c 	add.w	r3, r7, #12
 80011d0:	2200      	movs	r2, #0
 80011d2:	601a      	str	r2, [r3, #0]
 80011d4:	605a      	str	r2, [r3, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	60da      	str	r2, [r3, #12]
 80011da:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 80011dc:	887b      	ldrh	r3, [r7, #2]
 80011de:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e0:	2301      	movs	r3, #1
 80011e2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e4:	2300      	movs	r3, #0
 80011e6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	4619      	mov	r1, r3
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f002 ffba 	bl	8004168 <HAL_GPIO_Init>
}
 80011f4:	bf00      	nop
 80011f6:	3720      	adds	r7, #32
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b088      	sub	sp, #32
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	460b      	mov	r3, r1
 8001206:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001208:	f107 030c 	add.w	r3, r7, #12
 800120c:	2200      	movs	r2, #0
 800120e:	601a      	str	r2, [r3, #0]
 8001210:	605a      	str	r2, [r3, #4]
 8001212:	609a      	str	r2, [r3, #8]
 8001214:	60da      	str	r2, [r3, #12]
 8001216:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001218:	887b      	ldrh	r3, [r7, #2]
 800121a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800121c:	2300      	movs	r3, #0
 800121e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001220:	2300      	movs	r3, #0
 8001222:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001224:	f107 030c 	add.w	r3, r7, #12
 8001228:	4619      	mov	r1, r3
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f002 ff9c 	bl	8004168 <HAL_GPIO_Init>
}
 8001230:	bf00      	nop
 8001232:	3720      	adds	r7, #32
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <DHT_Start>:


void DHT_Start (void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
	DWT_Delay_Init();
 800123c:	f7ff ff6c 	bl	8001118 <DWT_Delay_Init>
	Set_Pin_Output (DHT_PORT, DHT_PIN);  // set the pin as output
 8001240:	2101      	movs	r1, #1
 8001242:	480d      	ldr	r0, [pc, #52]	; (8001278 <DHT_Start+0x40>)
 8001244:	f7ff ffbc 	bl	80011c0 <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 0);   // pull the pin low
 8001248:	2200      	movs	r2, #0
 800124a:	2101      	movs	r1, #1
 800124c:	480a      	ldr	r0, [pc, #40]	; (8001278 <DHT_Start+0x40>)
 800124e:	f003 f927 	bl	80044a0 <HAL_GPIO_WritePin>

#if defined(TYPE_DHT22)
	delay (1200);  // >1ms delay
 8001252:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 8001256:	f7ff ff8f 	bl	8001178 <delay>
#endif

    HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 1);   // pull the pin high
 800125a:	2201      	movs	r2, #1
 800125c:	2101      	movs	r1, #1
 800125e:	4806      	ldr	r0, [pc, #24]	; (8001278 <DHT_Start+0x40>)
 8001260:	f003 f91e 	bl	80044a0 <HAL_GPIO_WritePin>
    delay (20);   // wait for 30us
 8001264:	2014      	movs	r0, #20
 8001266:	f7ff ff87 	bl	8001178 <delay>
	Set_Pin_Input(DHT_PORT, DHT_PIN);    // set as input
 800126a:	2101      	movs	r1, #1
 800126c:	4802      	ldr	r0, [pc, #8]	; (8001278 <DHT_Start+0x40>)
 800126e:	f7ff ffc5 	bl	80011fc <Set_Pin_Input>
}
 8001272:	bf00      	nop
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	40020000 	.word	0x40020000

0800127c <DHT_Check_Response>:

uint8_t DHT_Check_Response (void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8001282:	2300      	movs	r3, #0
 8001284:	71fb      	strb	r3, [r7, #7]
	delay (40);
 8001286:	2028      	movs	r0, #40	; 0x28
 8001288:	f7ff ff76 	bl	8001178 <delay>
	if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))
 800128c:	2101      	movs	r1, #1
 800128e:	4811      	ldr	r0, [pc, #68]	; (80012d4 <DHT_Check_Response+0x58>)
 8001290:	f003 f8ee 	bl	8004470 <HAL_GPIO_ReadPin>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d10e      	bne.n	80012b8 <DHT_Check_Response+0x3c>
	{
		delay (80);
 800129a:	2050      	movs	r0, #80	; 0x50
 800129c:	f7ff ff6c 	bl	8001178 <delay>
		if ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN))) Response = 1;
 80012a0:	2101      	movs	r1, #1
 80012a2:	480c      	ldr	r0, [pc, #48]	; (80012d4 <DHT_Check_Response+0x58>)
 80012a4:	f003 f8e4 	bl	8004470 <HAL_GPIO_ReadPin>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d002      	beq.n	80012b4 <DHT_Check_Response+0x38>
 80012ae:	2301      	movs	r3, #1
 80012b0:	71fb      	strb	r3, [r7, #7]
 80012b2:	e001      	b.n	80012b8 <DHT_Check_Response+0x3c>
		else Response = -1;
 80012b4:	23ff      	movs	r3, #255	; 0xff
 80012b6:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go low
 80012b8:	bf00      	nop
 80012ba:	2101      	movs	r1, #1
 80012bc:	4805      	ldr	r0, [pc, #20]	; (80012d4 <DHT_Check_Response+0x58>)
 80012be:	f003 f8d7 	bl	8004470 <HAL_GPIO_ReadPin>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1f8      	bne.n	80012ba <DHT_Check_Response+0x3e>

	return Response;
 80012c8:	79fb      	ldrb	r3, [r7, #7]
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	40020000 	.word	0x40020000

080012d8 <DHT_Read>:

uint8_t DHT_Read (void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 80012de:	2300      	movs	r3, #0
 80012e0:	71bb      	strb	r3, [r7, #6]
 80012e2:	e037      	b.n	8001354 <DHT_Read+0x7c>
	{
		while (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go high
 80012e4:	bf00      	nop
 80012e6:	2101      	movs	r1, #1
 80012e8:	481e      	ldr	r0, [pc, #120]	; (8001364 <DHT_Read+0x8c>)
 80012ea:	f003 f8c1 	bl	8004470 <HAL_GPIO_ReadPin>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d0f8      	beq.n	80012e6 <DHT_Read+0xe>
		delay (40);   // wait for 40 us
 80012f4:	2028      	movs	r0, #40	; 0x28
 80012f6:	f7ff ff3f 	bl	8001178 <delay>
		if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))   // if the pin is low
 80012fa:	2101      	movs	r1, #1
 80012fc:	4819      	ldr	r0, [pc, #100]	; (8001364 <DHT_Read+0x8c>)
 80012fe:	f003 f8b7 	bl	8004470 <HAL_GPIO_ReadPin>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d10e      	bne.n	8001326 <DHT_Read+0x4e>
		{
			i&= ~(1<<(7-j));   // write 0
 8001308:	79bb      	ldrb	r3, [r7, #6]
 800130a:	f1c3 0307 	rsb	r3, r3, #7
 800130e:	2201      	movs	r2, #1
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	b25b      	sxtb	r3, r3
 8001316:	43db      	mvns	r3, r3
 8001318:	b25a      	sxtb	r2, r3
 800131a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131e:	4013      	ands	r3, r2
 8001320:	b25b      	sxtb	r3, r3
 8001322:	71fb      	strb	r3, [r7, #7]
 8001324:	e00b      	b.n	800133e <DHT_Read+0x66>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8001326:	79bb      	ldrb	r3, [r7, #6]
 8001328:	f1c3 0307 	rsb	r3, r3, #7
 800132c:	2201      	movs	r2, #1
 800132e:	fa02 f303 	lsl.w	r3, r2, r3
 8001332:	b25a      	sxtb	r2, r3
 8001334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001338:	4313      	orrs	r3, r2
 800133a:	b25b      	sxtb	r3, r3
 800133c:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));  // wait for the pin to go low
 800133e:	bf00      	nop
 8001340:	2101      	movs	r1, #1
 8001342:	4808      	ldr	r0, [pc, #32]	; (8001364 <DHT_Read+0x8c>)
 8001344:	f003 f894 	bl	8004470 <HAL_GPIO_ReadPin>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d1f8      	bne.n	8001340 <DHT_Read+0x68>
	for (j=0;j<8;j++)
 800134e:	79bb      	ldrb	r3, [r7, #6]
 8001350:	3301      	adds	r3, #1
 8001352:	71bb      	strb	r3, [r7, #6]
 8001354:	79bb      	ldrb	r3, [r7, #6]
 8001356:	2b07      	cmp	r3, #7
 8001358:	d9c4      	bls.n	80012e4 <DHT_Read+0xc>
	}
	return i;
 800135a:	79fb      	ldrb	r3, [r7, #7]
}
 800135c:	4618      	mov	r0, r3
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40020000 	.word	0x40020000

08001368 <DHT_GetData>:



void DHT_GetData (DHT_Typedef *DHT_Data)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
	Presence = DHT_Check_Response ();
 8001370:	f7ff ff84 	bl	800127c <DHT_Check_Response>
 8001374:	4603      	mov	r3, r0
 8001376:	461a      	mov	r2, r3
 8001378:	4b27      	ldr	r3, [pc, #156]	; (8001418 <DHT_GetData+0xb0>)
 800137a:	701a      	strb	r2, [r3, #0]
	Rh_byte1 = DHT_Read ();
 800137c:	f7ff ffac 	bl	80012d8 <DHT_Read>
 8001380:	4603      	mov	r3, r0
 8001382:	461a      	mov	r2, r3
 8001384:	4b25      	ldr	r3, [pc, #148]	; (800141c <DHT_GetData+0xb4>)
 8001386:	701a      	strb	r2, [r3, #0]
	Rh_byte2 = DHT_Read ();
 8001388:	f7ff ffa6 	bl	80012d8 <DHT_Read>
 800138c:	4603      	mov	r3, r0
 800138e:	461a      	mov	r2, r3
 8001390:	4b23      	ldr	r3, [pc, #140]	; (8001420 <DHT_GetData+0xb8>)
 8001392:	701a      	strb	r2, [r3, #0]
	Temp_byte1 = DHT_Read ();
 8001394:	f7ff ffa0 	bl	80012d8 <DHT_Read>
 8001398:	4603      	mov	r3, r0
 800139a:	461a      	mov	r2, r3
 800139c:	4b21      	ldr	r3, [pc, #132]	; (8001424 <DHT_GetData+0xbc>)
 800139e:	701a      	strb	r2, [r3, #0]
	Temp_byte2 = DHT_Read ();
 80013a0:	f7ff ff9a 	bl	80012d8 <DHT_Read>
 80013a4:	4603      	mov	r3, r0
 80013a6:	461a      	mov	r2, r3
 80013a8:	4b1f      	ldr	r3, [pc, #124]	; (8001428 <DHT_GetData+0xc0>)
 80013aa:	701a      	strb	r2, [r3, #0]
	SUM = DHT_Read();
 80013ac:	f7ff ff94 	bl	80012d8 <DHT_Read>
 80013b0:	4603      	mov	r3, r0
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	4b1d      	ldr	r3, [pc, #116]	; (800142c <DHT_GetData+0xc4>)
 80013b6:	801a      	strh	r2, [r3, #0]

	if (SUM == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))
 80013b8:	4b1c      	ldr	r3, [pc, #112]	; (800142c <DHT_GetData+0xc4>)
 80013ba:	881b      	ldrh	r3, [r3, #0]
 80013bc:	4619      	mov	r1, r3
 80013be:	4b17      	ldr	r3, [pc, #92]	; (800141c <DHT_GetData+0xb4>)
 80013c0:	781b      	ldrb	r3, [r3, #0]
 80013c2:	461a      	mov	r2, r3
 80013c4:	4b16      	ldr	r3, [pc, #88]	; (8001420 <DHT_GetData+0xb8>)
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	4413      	add	r3, r2
 80013ca:	4a16      	ldr	r2, [pc, #88]	; (8001424 <DHT_GetData+0xbc>)
 80013cc:	7812      	ldrb	r2, [r2, #0]
 80013ce:	4413      	add	r3, r2
 80013d0:	4a15      	ldr	r2, [pc, #84]	; (8001428 <DHT_GetData+0xc0>)
 80013d2:	7812      	ldrb	r2, [r2, #0]
 80013d4:	4413      	add	r3, r2
 80013d6:	4299      	cmp	r1, r3
 80013d8:	d119      	bne.n	800140e <DHT_GetData+0xa6>
	{
		#if defined(TYPE_DHT22)
			DHT_Data->Temperature = ((Temp_byte1<<8)|Temp_byte2);
 80013da:	4b12      	ldr	r3, [pc, #72]	; (8001424 <DHT_GetData+0xbc>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	021b      	lsls	r3, r3, #8
 80013e0:	4a11      	ldr	r2, [pc, #68]	; (8001428 <DHT_GetData+0xc0>)
 80013e2:	7812      	ldrb	r2, [r2, #0]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	ee07 3a90 	vmov	s15, r3
 80013ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	edc3 7a00 	vstr	s15, [r3]
			DHT_Data->Humidity = ((Rh_byte1<<8)|Rh_byte2);
 80013f4:	4b09      	ldr	r3, [pc, #36]	; (800141c <DHT_GetData+0xb4>)
 80013f6:	781b      	ldrb	r3, [r3, #0]
 80013f8:	021b      	lsls	r3, r3, #8
 80013fa:	4a09      	ldr	r2, [pc, #36]	; (8001420 <DHT_GetData+0xb8>)
 80013fc:	7812      	ldrb	r2, [r2, #0]
 80013fe:	4313      	orrs	r3, r2
 8001400:	ee07 3a90 	vmov	s15, r3
 8001404:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	edc3 7a01 	vstr	s15, [r3, #4]
		#endif
	}
}
 800140e:	bf00      	nop
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	2000025a 	.word	0x2000025a
 800141c:	20000254 	.word	0x20000254
 8001420:	20000255 	.word	0x20000255
 8001424:	20000256 	.word	0x20000256
 8001428:	20000257 	.word	0x20000257
 800142c:	20000258 	.word	0x20000258

08001430 <hx711_init>:
 *      Author: greatreyhan
 */

#include "HX711.h"

void hx711_init(hx711_t *hx711, GPIO_TypeDef *clk_gpio, uint16_t clk_pin, GPIO_TypeDef *dat_gpio, uint16_t dat_pin){
 8001430:	b580      	push	{r7, lr}
 8001432:	b08a      	sub	sp, #40	; 0x28
 8001434:	af00      	add	r7, sp, #0
 8001436:	60f8      	str	r0, [r7, #12]
 8001438:	60b9      	str	r1, [r7, #8]
 800143a:	603b      	str	r3, [r7, #0]
 800143c:	4613      	mov	r3, r2
 800143e:	80fb      	strh	r3, [r7, #6]
  hx711->clk_gpio = clk_gpio;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	601a      	str	r2, [r3, #0]
  hx711->clk_pin = clk_pin;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	88fa      	ldrh	r2, [r7, #6]
 800144a:	811a      	strh	r2, [r3, #8]
  hx711->dat_gpio = dat_gpio;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	683a      	ldr	r2, [r7, #0]
 8001450:	605a      	str	r2, [r3, #4]
  hx711->dat_pin = dat_pin;
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001456:	815a      	strh	r2, [r3, #10]

  GPIO_InitTypeDef  gpio = {0};
 8001458:	f107 0314 	add.w	r3, r7, #20
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 8001468:	2301      	movs	r3, #1
 800146a:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 8001470:	2302      	movs	r3, #2
 8001472:	623b      	str	r3, [r7, #32]
  gpio.Pin = clk_pin;
 8001474:	88fb      	ldrh	r3, [r7, #6]
 8001476:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(clk_gpio, &gpio);
 8001478:	f107 0314 	add.w	r3, r7, #20
 800147c:	4619      	mov	r1, r3
 800147e:	68b8      	ldr	r0, [r7, #8]
 8001480:	f002 fe72 	bl	8004168 <HAL_GPIO_Init>
  gpio.Mode = GPIO_MODE_INPUT;
 8001484:	2300      	movs	r3, #0
 8001486:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_PULLUP;
 8001488:	2301      	movs	r3, #1
 800148a:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 800148c:	2302      	movs	r3, #2
 800148e:	623b      	str	r3, [r7, #32]
  gpio.Pin = dat_pin;
 8001490:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001492:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(dat_gpio, &gpio);
 8001494:	f107 0314 	add.w	r3, r7, #20
 8001498:	4619      	mov	r1, r3
 800149a:	6838      	ldr	r0, [r7, #0]
 800149c:	f002 fe64 	bl	8004168 <HAL_GPIO_Init>

}
 80014a0:	bf00      	nop
 80014a2:	3728      	adds	r7, #40	; 0x28
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}

080014a8 <set_scale>:

void set_scale(hx711_t *hx711, float Ascale, float Bscale){
 80014a8:	b480      	push	{r7}
 80014aa:	b085      	sub	sp, #20
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	60f8      	str	r0, [r7, #12]
 80014b0:	ed87 0a02 	vstr	s0, [r7, #8]
 80014b4:	edc7 0a01 	vstr	s1, [r7, #4]
	hx711->Ascale = Ascale;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	68ba      	ldr	r2, [r7, #8]
 80014bc:	611a      	str	r2, [r3, #16]
	hx711->Bscale = Bscale;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	61da      	str	r2, [r3, #28]
}
 80014c4:	bf00      	nop
 80014c6:	3714      	adds	r7, #20
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr

080014d0 <set_gain>:

void set_gain(hx711_t *hx711, uint8_t Again, uint8_t Bgain){
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	460b      	mov	r3, r1
 80014da:	70fb      	strb	r3, [r7, #3]
 80014dc:	4613      	mov	r3, r2
 80014de:	70bb      	strb	r3, [r7, #2]
	switch (Again) {
 80014e0:	78fb      	ldrb	r3, [r7, #3]
 80014e2:	2b40      	cmp	r3, #64	; 0x40
 80014e4:	d005      	beq.n	80014f2 <set_gain+0x22>
 80014e6:	2b80      	cmp	r3, #128	; 0x80
 80014e8:	d107      	bne.n	80014fa <set_gain+0x2a>
			case 128:
				hx711->Again = 1;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2201      	movs	r2, #1
 80014ee:	751a      	strb	r2, [r3, #20]
				break;
 80014f0:	e003      	b.n	80014fa <set_gain+0x2a>
			case 64:
				hx711->Again = 3;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2203      	movs	r2, #3
 80014f6:	751a      	strb	r2, [r3, #20]
				break;
 80014f8:	bf00      	nop
		}
	hx711->Bgain = 2;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	2202      	movs	r2, #2
 80014fe:	f883 2020 	strb.w	r2, [r3, #32]
}
 8001502:	bf00      	nop
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr

0800150e <set_offset>:

void set_offset(hx711_t *hx711, long offset, uint8_t channel){
 800150e:	b480      	push	{r7}
 8001510:	b085      	sub	sp, #20
 8001512:	af00      	add	r7, sp, #0
 8001514:	60f8      	str	r0, [r7, #12]
 8001516:	60b9      	str	r1, [r7, #8]
 8001518:	4613      	mov	r3, r2
 800151a:	71fb      	strb	r3, [r7, #7]
	if(channel == CHANNEL_A) hx711->Aoffset = offset;
 800151c:	79fb      	ldrb	r3, [r7, #7]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d103      	bne.n	800152a <set_offset+0x1c>
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	68ba      	ldr	r2, [r7, #8]
 8001526:	60da      	str	r2, [r3, #12]
	else hx711->Boffset = offset;
}
 8001528:	e002      	b.n	8001530 <set_offset+0x22>
	else hx711->Boffset = offset;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	68ba      	ldr	r2, [r7, #8]
 800152e:	619a      	str	r2, [r3, #24]
}
 8001530:	bf00      	nop
 8001532:	3714      	adds	r7, #20
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr

0800153c <shiftIn>:

uint8_t shiftIn(hx711_t *hx711, uint8_t bitOrder) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	460b      	mov	r3, r1
 8001546:	70fb      	strb	r3, [r7, #3]
    uint8_t value = 0;
 8001548:	2300      	movs	r3, #0
 800154a:	73fb      	strb	r3, [r7, #15]
    uint8_t i;

    for(i = 0; i < 8; ++i) {
 800154c:	2300      	movs	r3, #0
 800154e:	73bb      	strb	r3, [r7, #14]
 8001550:	e03e      	b.n	80015d0 <shiftIn+0x94>
    	HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, SET);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6818      	ldr	r0, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	891b      	ldrh	r3, [r3, #8]
 800155a:	2201      	movs	r2, #1
 800155c:	4619      	mov	r1, r3
 800155e:	f002 ff9f 	bl	80044a0 <HAL_GPIO_WritePin>
        if(bitOrder == 0)
 8001562:	78fb      	ldrb	r3, [r7, #3]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d113      	bne.n	8001590 <shiftIn+0x54>
            value |= HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) << i;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685a      	ldr	r2, [r3, #4]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	895b      	ldrh	r3, [r3, #10]
 8001570:	4619      	mov	r1, r3
 8001572:	4610      	mov	r0, r2
 8001574:	f002 ff7c 	bl	8004470 <HAL_GPIO_ReadPin>
 8001578:	4603      	mov	r3, r0
 800157a:	461a      	mov	r2, r3
 800157c:	7bbb      	ldrb	r3, [r7, #14]
 800157e:	fa02 f303 	lsl.w	r3, r2, r3
 8001582:	b25a      	sxtb	r2, r3
 8001584:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001588:	4313      	orrs	r3, r2
 800158a:	b25b      	sxtb	r3, r3
 800158c:	73fb      	strb	r3, [r7, #15]
 800158e:	e014      	b.n	80015ba <shiftIn+0x7e>
        else
            value |= HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) << (7 - i);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685a      	ldr	r2, [r3, #4]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	895b      	ldrh	r3, [r3, #10]
 8001598:	4619      	mov	r1, r3
 800159a:	4610      	mov	r0, r2
 800159c:	f002 ff68 	bl	8004470 <HAL_GPIO_ReadPin>
 80015a0:	4603      	mov	r3, r0
 80015a2:	461a      	mov	r2, r3
 80015a4:	7bbb      	ldrb	r3, [r7, #14]
 80015a6:	f1c3 0307 	rsb	r3, r3, #7
 80015aa:	fa02 f303 	lsl.w	r3, r2, r3
 80015ae:	b25a      	sxtb	r2, r3
 80015b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	b25b      	sxtb	r3, r3
 80015b8:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, RESET);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6818      	ldr	r0, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	891b      	ldrh	r3, [r3, #8]
 80015c2:	2200      	movs	r2, #0
 80015c4:	4619      	mov	r1, r3
 80015c6:	f002 ff6b 	bl	80044a0 <HAL_GPIO_WritePin>
    for(i = 0; i < 8; ++i) {
 80015ca:	7bbb      	ldrb	r3, [r7, #14]
 80015cc:	3301      	adds	r3, #1
 80015ce:	73bb      	strb	r3, [r7, #14]
 80015d0:	7bbb      	ldrb	r3, [r7, #14]
 80015d2:	2b07      	cmp	r3, #7
 80015d4:	d9bd      	bls.n	8001552 <shiftIn+0x16>
    }
    return value;
 80015d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <is_ready>:

bool is_ready(hx711_t *hx711) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_RESET){
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	685a      	ldr	r2, [r3, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	895b      	ldrh	r3, [r3, #10]
 80015f0:	4619      	mov	r1, r3
 80015f2:	4610      	mov	r0, r2
 80015f4:	f002 ff3c 	bl	8004470 <HAL_GPIO_ReadPin>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d101      	bne.n	8001602 <is_ready+0x22>
		return 1;
 80015fe:	2301      	movs	r3, #1
 8001600:	e000      	b.n	8001604 <is_ready+0x24>
	}
	return 0;
 8001602:	2300      	movs	r3, #0
}
 8001604:	4618      	mov	r0, r3
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <wait_ready>:

void wait_ready(hx711_t *hx711) {
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
	while (!is_ready(hx711)) {
 8001614:	e002      	b.n	800161c <wait_ready+0x10>
		HAL_Delay(0);
 8001616:	2000      	movs	r0, #0
 8001618:	f001 fc7c 	bl	8002f14 <HAL_Delay>
	while (!is_ready(hx711)) {
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff ffdf 	bl	80015e0 <is_ready>
 8001622:	4603      	mov	r3, r0
 8001624:	f083 0301 	eor.w	r3, r3, #1
 8001628:	b2db      	uxtb	r3, r3
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1f3      	bne.n	8001616 <wait_ready+0xa>
	}
}
 800162e:	bf00      	nop
 8001630:	bf00      	nop
 8001632:	3708      	adds	r7, #8
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <read>:

long read(hx711_t *hx711, uint8_t channel){
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
 8001640:	460b      	mov	r3, r1
 8001642:	70fb      	strb	r3, [r7, #3]
	wait_ready(hx711);
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f7ff ffe1 	bl	800160c <wait_ready>
	unsigned long value = 0;
 800164a:	2300      	movs	r3, #0
 800164c:	60fb      	str	r3, [r7, #12]
	uint8_t data[3] = { 0 };
 800164e:	4b2e      	ldr	r3, [pc, #184]	; (8001708 <read+0xd0>)
 8001650:	881b      	ldrh	r3, [r3, #0]
 8001652:	813b      	strh	r3, [r7, #8]
 8001654:	2300      	movs	r3, #0
 8001656:	72bb      	strb	r3, [r7, #10]
	uint8_t filler = 0x00;
 8001658:	2300      	movs	r3, #0
 800165a:	75fb      	strb	r3, [r7, #23]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800165c:	b672      	cpsid	i
}
 800165e:	bf00      	nop

	noInterrupts();

	data[2] = shiftIn(hx711, 1);
 8001660:	2101      	movs	r1, #1
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f7ff ff6a 	bl	800153c <shiftIn>
 8001668:	4603      	mov	r3, r0
 800166a:	72bb      	strb	r3, [r7, #10]
	data[1] = shiftIn(hx711, 1);
 800166c:	2101      	movs	r1, #1
 800166e:	6878      	ldr	r0, [r7, #4]
 8001670:	f7ff ff64 	bl	800153c <shiftIn>
 8001674:	4603      	mov	r3, r0
 8001676:	727b      	strb	r3, [r7, #9]
	data[0] = shiftIn(hx711, 1);
 8001678:	2101      	movs	r1, #1
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f7ff ff5e 	bl	800153c <shiftIn>
 8001680:	4603      	mov	r3, r0
 8001682:	723b      	strb	r3, [r7, #8]

	uint8_t gain = 0;
 8001684:	2300      	movs	r3, #0
 8001686:	75bb      	strb	r3, [r7, #22]
	if(channel == 0) gain = hx711->Again;
 8001688:	78fb      	ldrb	r3, [r7, #3]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d103      	bne.n	8001696 <read+0x5e>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	7d1b      	ldrb	r3, [r3, #20]
 8001692:	75bb      	strb	r3, [r7, #22]
 8001694:	e003      	b.n	800169e <read+0x66>
	else gain = hx711->Bgain;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f893 3020 	ldrb.w	r3, [r3, #32]
 800169c:	75bb      	strb	r3, [r7, #22]

	for (unsigned int i = 0; i < gain; i++) {
 800169e:	2300      	movs	r3, #0
 80016a0:	613b      	str	r3, [r7, #16]
 80016a2:	e012      	b.n	80016ca <read+0x92>
		HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, SET);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6818      	ldr	r0, [r3, #0]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	891b      	ldrh	r3, [r3, #8]
 80016ac:	2201      	movs	r2, #1
 80016ae:	4619      	mov	r1, r3
 80016b0:	f002 fef6 	bl	80044a0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, RESET);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6818      	ldr	r0, [r3, #0]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	891b      	ldrh	r3, [r3, #8]
 80016bc:	2200      	movs	r2, #0
 80016be:	4619      	mov	r1, r3
 80016c0:	f002 feee 	bl	80044a0 <HAL_GPIO_WritePin>
	for (unsigned int i = 0; i < gain; i++) {
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	3301      	adds	r3, #1
 80016c8:	613b      	str	r3, [r7, #16]
 80016ca:	7dbb      	ldrb	r3, [r7, #22]
 80016cc:	693a      	ldr	r2, [r7, #16]
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d3e8      	bcc.n	80016a4 <read+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 80016d2:	b662      	cpsie	i
}
 80016d4:	bf00      	nop
	}

	interrupts();

	if (data[2] & 0x80) {
 80016d6:	7abb      	ldrb	r3, [r7, #10]
 80016d8:	b25b      	sxtb	r3, r3
 80016da:	2b00      	cmp	r3, #0
 80016dc:	da02      	bge.n	80016e4 <read+0xac>
		filler = 0xFF;
 80016de:	23ff      	movs	r3, #255	; 0xff
 80016e0:	75fb      	strb	r3, [r7, #23]
 80016e2:	e001      	b.n	80016e8 <read+0xb0>
	} else {
		filler = 0x00;
 80016e4:	2300      	movs	r3, #0
 80016e6:	75fb      	strb	r3, [r7, #23]
	}

	value = ( (unsigned long)(filler) << 24
 80016e8:	7dfb      	ldrb	r3, [r7, #23]
 80016ea:	061a      	lsls	r2, r3, #24
			| (unsigned long)(data[2]) << 16
 80016ec:	7abb      	ldrb	r3, [r7, #10]
 80016ee:	041b      	lsls	r3, r3, #16
 80016f0:	431a      	orrs	r2, r3
			| (unsigned long)(data[1]) << 8
 80016f2:	7a7b      	ldrb	r3, [r7, #9]
 80016f4:	021b      	lsls	r3, r3, #8
 80016f6:	4313      	orrs	r3, r2
			| (unsigned long)(data[0]) );
 80016f8:	7a3a      	ldrb	r2, [r7, #8]
	value = ( (unsigned long)(filler) << 24
 80016fa:	4313      	orrs	r3, r2
 80016fc:	60fb      	str	r3, [r7, #12]

	return (long)(value);
 80016fe:	68fb      	ldr	r3, [r7, #12]
}
 8001700:	4618      	mov	r0, r3
 8001702:	3718      	adds	r7, #24
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	0800ae68 	.word	0x0800ae68

0800170c <read_average>:

long read_average(hx711_t *hx711, int8_t times, uint8_t channel) {
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	460b      	mov	r3, r1
 8001716:	70fb      	strb	r3, [r7, #3]
 8001718:	4613      	mov	r3, r2
 800171a:	70bb      	strb	r3, [r7, #2]
	long sum = 0;
 800171c:	2300      	movs	r3, #0
 800171e:	60fb      	str	r3, [r7, #12]
	for (int8_t i = 0; i < times; i++) {
 8001720:	2300      	movs	r3, #0
 8001722:	72fb      	strb	r3, [r7, #11]
 8001724:	e011      	b.n	800174a <read_average+0x3e>
		sum += read(hx711, channel);
 8001726:	78bb      	ldrb	r3, [r7, #2]
 8001728:	4619      	mov	r1, r3
 800172a:	6878      	ldr	r0, [r7, #4]
 800172c:	f7ff ff84 	bl	8001638 <read>
 8001730:	4602      	mov	r2, r0
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	4413      	add	r3, r2
 8001736:	60fb      	str	r3, [r7, #12]
		HAL_Delay(0);
 8001738:	2000      	movs	r0, #0
 800173a:	f001 fbeb 	bl	8002f14 <HAL_Delay>
	for (int8_t i = 0; i < times; i++) {
 800173e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001742:	b2db      	uxtb	r3, r3
 8001744:	3301      	adds	r3, #1
 8001746:	b2db      	uxtb	r3, r3
 8001748:	72fb      	strb	r3, [r7, #11]
 800174a:	f997 200b 	ldrsb.w	r2, [r7, #11]
 800174e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001752:	429a      	cmp	r2, r3
 8001754:	dbe7      	blt.n	8001726 <read_average+0x1a>
	}
	return sum / times;
 8001756:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	fb92 f3f3 	sdiv	r3, r2, r3
}
 8001760:	4618      	mov	r0, r3
 8001762:	3710      	adds	r7, #16
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <get_value>:

double get_value(hx711_t *hx711, int8_t times, uint8_t channel) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	460b      	mov	r3, r1
 8001772:	70fb      	strb	r3, [r7, #3]
 8001774:	4613      	mov	r3, r2
 8001776:	70bb      	strb	r3, [r7, #2]
	long offset = 0;
 8001778:	2300      	movs	r3, #0
 800177a:	60fb      	str	r3, [r7, #12]
	if(channel == CHANNEL_A) offset = hx711->Aoffset;
 800177c:	78bb      	ldrb	r3, [r7, #2]
 800177e:	2b00      	cmp	r3, #0
 8001780:	d103      	bne.n	800178a <get_value+0x22>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	60fb      	str	r3, [r7, #12]
 8001788:	e002      	b.n	8001790 <get_value+0x28>
	else offset = hx711->Boffset;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	699b      	ldr	r3, [r3, #24]
 800178e:	60fb      	str	r3, [r7, #12]
	return read_average(hx711, times, channel) - offset;
 8001790:	78ba      	ldrb	r2, [r7, #2]
 8001792:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001796:	4619      	mov	r1, r3
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff ffb7 	bl	800170c <read_average>
 800179e:	4602      	mov	r2, r0
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7fe fec5 	bl	8000534 <__aeabi_i2d>
 80017aa:	4602      	mov	r2, r0
 80017ac:	460b      	mov	r3, r1
 80017ae:	ec43 2b17 	vmov	d7, r2, r3
}
 80017b2:	eeb0 0a47 	vmov.f32	s0, s14
 80017b6:	eef0 0a67 	vmov.f32	s1, s15
 80017ba:	3710      	adds	r7, #16
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}

080017c0 <tare>:

void tare(hx711_t *hx711, uint8_t times, uint8_t channel) {
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b084      	sub	sp, #16
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	460b      	mov	r3, r1
 80017ca:	70fb      	strb	r3, [r7, #3]
 80017cc:	4613      	mov	r3, r2
 80017ce:	70bb      	strb	r3, [r7, #2]
	read(hx711, channel);
 80017d0:	78bb      	ldrb	r3, [r7, #2]
 80017d2:	4619      	mov	r1, r3
 80017d4:	6878      	ldr	r0, [r7, #4]
 80017d6:	f7ff ff2f 	bl	8001638 <read>
	double sum = read_average(hx711, times, channel);
 80017da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80017de:	78ba      	ldrb	r2, [r7, #2]
 80017e0:	4619      	mov	r1, r3
 80017e2:	6878      	ldr	r0, [r7, #4]
 80017e4:	f7ff ff92 	bl	800170c <read_average>
 80017e8:	4603      	mov	r3, r0
 80017ea:	4618      	mov	r0, r3
 80017ec:	f7fe fea2 	bl	8000534 <__aeabi_i2d>
 80017f0:	4602      	mov	r2, r0
 80017f2:	460b      	mov	r3, r1
 80017f4:	e9c7 2302 	strd	r2, r3, [r7, #8]
	set_offset(hx711, sum, channel);
 80017f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80017fc:	f7ff f9b4 	bl	8000b68 <__aeabi_d2iz>
 8001800:	4601      	mov	r1, r0
 8001802:	78bb      	ldrb	r3, [r7, #2]
 8001804:	461a      	mov	r2, r3
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f7ff fe81 	bl	800150e <set_offset>
}
 800180c:	bf00      	nop
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}

08001814 <tare_all>:

void tare_all(hx711_t *hx711, uint8_t times) {
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	460b      	mov	r3, r1
 800181e:	70fb      	strb	r3, [r7, #3]
	tare(hx711, times, CHANNEL_A);
 8001820:	78fb      	ldrb	r3, [r7, #3]
 8001822:	2200      	movs	r2, #0
 8001824:	4619      	mov	r1, r3
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f7ff ffca 	bl	80017c0 <tare>
	tare(hx711, times, CHANNEL_B);
 800182c:	78fb      	ldrb	r3, [r7, #3]
 800182e:	2201      	movs	r2, #1
 8001830:	4619      	mov	r1, r3
 8001832:	6878      	ldr	r0, [r7, #4]
 8001834:	f7ff ffc4 	bl	80017c0 <tare>
}
 8001838:	bf00      	nop
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <get_weight>:

float get_weight(hx711_t *hx711, int8_t times, uint8_t channel) {
 8001840:	b5b0      	push	{r4, r5, r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	460b      	mov	r3, r1
 800184a:	70fb      	strb	r3, [r7, #3]
 800184c:	4613      	mov	r3, r2
 800184e:	70bb      	strb	r3, [r7, #2]
	read(hx711, channel);
 8001850:	78bb      	ldrb	r3, [r7, #2]
 8001852:	4619      	mov	r1, r3
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff feef 	bl	8001638 <read>
	float scale = 0;
 800185a:	f04f 0300 	mov.w	r3, #0
 800185e:	60fb      	str	r3, [r7, #12]
	if(channel == CHANNEL_A) scale = hx711->Ascale;
 8001860:	78bb      	ldrb	r3, [r7, #2]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d103      	bne.n	800186e <get_weight+0x2e>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	691b      	ldr	r3, [r3, #16]
 800186a:	60fb      	str	r3, [r7, #12]
 800186c:	e002      	b.n	8001874 <get_weight+0x34>
	else scale = hx711->Bscale;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	69db      	ldr	r3, [r3, #28]
 8001872:	60fb      	str	r3, [r7, #12]
	return get_value(hx711, times, channel) / scale;
 8001874:	78ba      	ldrb	r2, [r7, #2]
 8001876:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800187a:	4619      	mov	r1, r3
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff ff73 	bl	8001768 <get_value>
 8001882:	ec55 4b10 	vmov	r4, r5, d0
 8001886:	68f8      	ldr	r0, [r7, #12]
 8001888:	f7fe fe66 	bl	8000558 <__aeabi_f2d>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	4620      	mov	r0, r4
 8001892:	4629      	mov	r1, r5
 8001894:	f7fe ffe2 	bl	800085c <__aeabi_ddiv>
 8001898:	4602      	mov	r2, r0
 800189a:	460b      	mov	r3, r1
 800189c:	4610      	mov	r0, r2
 800189e:	4619      	mov	r1, r3
 80018a0:	f7ff f9aa 	bl	8000bf8 <__aeabi_d2f>
 80018a4:	4603      	mov	r3, r0
 80018a6:	ee07 3a90 	vmov	s15, r3
}
 80018aa:	eeb0 0a67 	vmov.f32	s0, s15
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bdb0      	pop	{r4, r5, r7, pc}

080018b4 <hx711_start>:

// User Defined Function

void hx711_start(hx711_t *hx711, GPIO_TypeDef *clk_gpio, uint16_t clk_pin, GPIO_TypeDef *dat_gpio, uint16_t dat_pin){
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b086      	sub	sp, #24
 80018b8:	af02      	add	r7, sp, #8
 80018ba:	60f8      	str	r0, [r7, #12]
 80018bc:	60b9      	str	r1, [r7, #8]
 80018be:	603b      	str	r3, [r7, #0]
 80018c0:	4613      	mov	r3, r2
 80018c2:	80fb      	strh	r3, [r7, #6]
//	snprintf(Buffer, sizeof(Buffer), "HX711 initialization\n\r");
//	HAL_UART_Transmit(&huart6,(uint8_t*)Buffer, strlen(Buffer), 100);

	/* Initialize the hx711 sensors */
	hx711_init(hx711, clk_gpio, clk_pin, dat_gpio, dat_pin);
 80018c4:	88fa      	ldrh	r2, [r7, #6]
 80018c6:	8b3b      	ldrh	r3, [r7, #24]
 80018c8:	9300      	str	r3, [sp, #0]
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	68f8      	ldr	r0, [r7, #12]
 80018d0:	f7ff fdae 	bl	8001430 <hx711_init>

	/* Configure gain for each channel (see datasheet for details) */
	set_gain(hx711, 128, 32);
 80018d4:	2220      	movs	r2, #32
 80018d6:	2180      	movs	r1, #128	; 0x80
 80018d8:	68f8      	ldr	r0, [r7, #12]
 80018da:	f7ff fdf9 	bl	80014d0 <set_gain>

	/* Set HX711 scaling factor (see README for procedure) */
	set_scale(hx711, 1, 1);
 80018de:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80018e2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80018e6:	68f8      	ldr	r0, [r7, #12]
 80018e8:	f7ff fdde 	bl	80014a8 <set_scale>

	/* Tare weight */
	tare_all(hx711, 10);
 80018ec:	210a      	movs	r1, #10
 80018ee:	68f8      	ldr	r0, [r7, #12]
 80018f0:	f7ff ff90 	bl	8001814 <tare_all>

//	snprintf(Buffer, sizeof(Buffer), "HX711 module has been initialized\n");
//	HAL_UART_Transmit(&huart6,(uint8_t*)Buffer, strlen(Buffer), 100);
}
 80018f4:	bf00      	nop
 80018f6:	3710      	adds	r7, #16
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}

080018fc <hx711_measure_weight>:
//	snprintf(Buffer, sizeof(Buffer), "Weight %f \r\n", weight);
//	HAL_UART_Transmit(&huart6,(uint8_t*)Buffer, strlen(Buffer), 100);
	return weight;
}

float hx711_measure_weight(hx711_t hx711){
 80018fc:	b084      	sub	sp, #16
 80018fe:	b580      	push	{r7, lr}
 8001900:	b082      	sub	sp, #8
 8001902:	af00      	add	r7, sp, #0
 8001904:	f107 0c10 	add.w	ip, r7, #16
 8001908:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	long weightA = 0;
 800190c:	2300      	movs	r3, #0
 800190e:	607b      	str	r3, [r7, #4]
	long weightB = 0;
 8001910:	2300      	movs	r3, #0
 8001912:	603b      	str	r3, [r7, #0]

	// Measure the weight for channel A
	weightA = get_weight(&hx711, 10, CHANNEL_A);
 8001914:	2200      	movs	r2, #0
 8001916:	210a      	movs	r1, #10
 8001918:	f107 0010 	add.w	r0, r7, #16
 800191c:	f7ff ff90 	bl	8001840 <get_weight>
 8001920:	eef0 7a40 	vmov.f32	s15, s0
 8001924:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001928:	ee17 3a90 	vmov	r3, s15
 800192c:	607b      	str	r3, [r7, #4]
	// Weight cannot be negative
	weightA = (weightA < 0) ? 0 : weightA;
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001934:	607b      	str	r3, [r7, #4]

	// Measure the weight for channel B
	weightB = get_weight(&hx711, 10, CHANNEL_B);
 8001936:	2201      	movs	r2, #1
 8001938:	210a      	movs	r1, #10
 800193a:	f107 0010 	add.w	r0, r7, #16
 800193e:	f7ff ff7f 	bl	8001840 <get_weight>
 8001942:	eef0 7a40 	vmov.f32	s15, s0
 8001946:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800194a:	ee17 3a90 	vmov	r3, s15
 800194e:	603b      	str	r3, [r7, #0]
	// Weight cannot be negative
	weightB = (weightB < 0) ? 0 : weightB;
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001956:	603b      	str	r3, [r7, #0]

	return weightA;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	ee07 3a90 	vmov	s15, r3
 800195e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8001962:	eeb0 0a67 	vmov.f32	s0, s15
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800196e:	b004      	add	sp, #16
 8001970:	4770      	bx	lr
	...

08001974 <VoltCurrent_Init>:
static float sensitivity = 0.1;
static float const_voltage = 1.488;

ADC_HandleTypeDef hadc;

void VoltCurrent_Init(ADC_HandleTypeDef *hadc_config){
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
	hadc = *hadc_config;
 800197c:	4a05      	ldr	r2, [pc, #20]	; (8001994 <VoltCurrent_Init+0x20>)
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4610      	mov	r0, r2
 8001982:	4619      	mov	r1, r3
 8001984:	2348      	movs	r3, #72	; 0x48
 8001986:	461a      	mov	r2, r3
 8001988:	f005 fea9 	bl	80076de <memcpy>
}
 800198c:	bf00      	nop
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000264 	.word	0x20000264

08001998 <ADC_Select_Voltage>:

void ADC_Select_Voltage(void){
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
	  ADC_ChannelConfTypeDef sConfig = {0};
 800199e:	463b      	mov	r3, r7
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
	  sConfig.Channel = ADC_CHANNEL_1;
 80019aa:	2301      	movs	r3, #1
 80019ac:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 80019ae:	2301      	movs	r3, #1
 80019b0:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80019b2:	2300      	movs	r3, #0
 80019b4:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80019b6:	463b      	mov	r3, r7
 80019b8:	4619      	mov	r1, r3
 80019ba:	4806      	ldr	r0, [pc, #24]	; (80019d4 <ADC_Select_Voltage+0x3c>)
 80019bc:	f001 fc92 	bl	80032e4 <HAL_ADC_ConfigChannel>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <ADC_Select_Voltage+0x32>
	  {
	    Error_Handler();
 80019c6:	f000 febb 	bl	8002740 <Error_Handler>
	  }
}
 80019ca:	bf00      	nop
 80019cc:	3710      	adds	r7, #16
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	20000264 	.word	0x20000264

080019d8 <ADC_Select_Current>:

void ADC_Select_Current(void){
 80019d8:	b580      	push	{r7, lr}
 80019da:	b084      	sub	sp, #16
 80019dc:	af00      	add	r7, sp, #0
	  ADC_ChannelConfTypeDef sConfig = {0};
 80019de:	463b      	mov	r3, r7
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
	  sConfig.Channel = ADC_CHANNEL_4;
 80019ea:	2304      	movs	r3, #4
 80019ec:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 80019ee:	2301      	movs	r3, #1
 80019f0:	607b      	str	r3, [r7, #4]
	  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80019f2:	463b      	mov	r3, r7
 80019f4:	4619      	mov	r1, r3
 80019f6:	4806      	ldr	r0, [pc, #24]	; (8001a10 <ADC_Select_Current+0x38>)
 80019f8:	f001 fc74 	bl	80032e4 <HAL_ADC_ConfigChannel>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d001      	beq.n	8001a06 <ADC_Select_Current+0x2e>
	  {
	    Error_Handler();
 8001a02:	f000 fe9d 	bl	8002740 <Error_Handler>
	  }
}
 8001a06:	bf00      	nop
 8001a08:	3710      	adds	r7, #16
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000264 	.word	0x20000264

08001a14 <Get_Voltage_Measurement>:

void Get_Voltage_Measurement(Voltage_Current_Typedef *config){
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b082      	sub	sp, #8
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]

	  // Reading Voltage Sensor
	  ADC_Select_Voltage();
 8001a1c:	f7ff ffbc 	bl	8001998 <ADC_Select_Voltage>
	  HAL_ADC_Start(&hadc);
 8001a20:	4812      	ldr	r0, [pc, #72]	; (8001a6c <Get_Voltage_Measurement+0x58>)
 8001a22:	f001 fadf 	bl	8002fe4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc, 1000);
 8001a26:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a2a:	4810      	ldr	r0, [pc, #64]	; (8001a6c <Get_Voltage_Measurement+0x58>)
 8001a2c:	f001 fbc1 	bl	80031b2 <HAL_ADC_PollForConversion>
	  value[0] = HAL_ADC_GetValue(&hadc);
 8001a30:	480e      	ldr	r0, [pc, #56]	; (8001a6c <Get_Voltage_Measurement+0x58>)
 8001a32:	f001 fc49 	bl	80032c8 <HAL_ADC_GetValue>
 8001a36:	4603      	mov	r3, r0
 8001a38:	4a0d      	ldr	r2, [pc, #52]	; (8001a70 <Get_Voltage_Measurement+0x5c>)
 8001a3a:	6013      	str	r3, [r2, #0]
	  config->voltage = (float)value[0]/4095*16.5;
 8001a3c:	4b0c      	ldr	r3, [pc, #48]	; (8001a70 <Get_Voltage_Measurement+0x5c>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	ee07 3a90 	vmov	s15, r3
 8001a44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a48:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8001a74 <Get_Voltage_Measurement+0x60>
 8001a4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a50:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001a78 <Get_Voltage_Measurement+0x64>
 8001a54:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	edc3 7a00 	vstr	s15, [r3]
	  HAL_ADC_Stop(&hadc);
 8001a5e:	4803      	ldr	r0, [pc, #12]	; (8001a6c <Get_Voltage_Measurement+0x58>)
 8001a60:	f001 fb74 	bl	800314c <HAL_ADC_Stop>

}
 8001a64:	bf00      	nop
 8001a66:	3708      	adds	r7, #8
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	20000264 	.word	0x20000264
 8001a70:	2000025c 	.word	0x2000025c
 8001a74:	457ff000 	.word	0x457ff000
 8001a78:	41840000 	.word	0x41840000
 8001a7c:	00000000 	.word	0x00000000

08001a80 <Get_Current_Measurement>:

void Get_Current_Measurement(Voltage_Current_Typedef *config){
 8001a80:	b5b0      	push	{r4, r5, r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]

	  // Reading Current Sensor
	  ADC_Select_Current();
 8001a88:	f7ff ffa6 	bl	80019d8 <ADC_Select_Current>
	  HAL_ADC_Start(&hadc);
 8001a8c:	483a      	ldr	r0, [pc, #232]	; (8001b78 <Get_Current_Measurement+0xf8>)
 8001a8e:	f001 faa9 	bl	8002fe4 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc, 1000);
 8001a92:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001a96:	4838      	ldr	r0, [pc, #224]	; (8001b78 <Get_Current_Measurement+0xf8>)
 8001a98:	f001 fb8b 	bl	80031b2 <HAL_ADC_PollForConversion>
	  value[1] = HAL_ADC_GetValue(&hadc);
 8001a9c:	4836      	ldr	r0, [pc, #216]	; (8001b78 <Get_Current_Measurement+0xf8>)
 8001a9e:	f001 fc13 	bl	80032c8 <HAL_ADC_GetValue>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	4a35      	ldr	r2, [pc, #212]	; (8001b7c <Get_Current_Measurement+0xfc>)
 8001aa6:	6053      	str	r3, [r2, #4]
	  float rawVoltage = (float) value[1]*3.3*2*const_voltage/4095;
 8001aa8:	4b34      	ldr	r3, [pc, #208]	; (8001b7c <Get_Current_Measurement+0xfc>)
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	ee07 3a90 	vmov	s15, r3
 8001ab0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ab4:	ee17 0a90 	vmov	r0, s15
 8001ab8:	f7fe fd4e 	bl	8000558 <__aeabi_f2d>
 8001abc:	a32a      	add	r3, pc, #168	; (adr r3, 8001b68 <Get_Current_Measurement+0xe8>)
 8001abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ac2:	f7fe fda1 	bl	8000608 <__aeabi_dmul>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4610      	mov	r0, r2
 8001acc:	4619      	mov	r1, r3
 8001ace:	4602      	mov	r2, r0
 8001ad0:	460b      	mov	r3, r1
 8001ad2:	f7fe fbe3 	bl	800029c <__adddf3>
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	460b      	mov	r3, r1
 8001ada:	4614      	mov	r4, r2
 8001adc:	461d      	mov	r5, r3
 8001ade:	4b28      	ldr	r3, [pc, #160]	; (8001b80 <Get_Current_Measurement+0x100>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7fe fd38 	bl	8000558 <__aeabi_f2d>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	460b      	mov	r3, r1
 8001aec:	4620      	mov	r0, r4
 8001aee:	4629      	mov	r1, r5
 8001af0:	f7fe fd8a 	bl	8000608 <__aeabi_dmul>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	4610      	mov	r0, r2
 8001afa:	4619      	mov	r1, r3
 8001afc:	a31c      	add	r3, pc, #112	; (adr r3, 8001b70 <Get_Current_Measurement+0xf0>)
 8001afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b02:	f7fe feab 	bl	800085c <__aeabi_ddiv>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	4610      	mov	r0, r2
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	f7ff f873 	bl	8000bf8 <__aeabi_d2f>
 8001b12:	4603      	mov	r3, r0
 8001b14:	60fb      	str	r3, [r7, #12]
	  config->current  = (rawVoltage - 2.5)/sensitivity;
 8001b16:	68f8      	ldr	r0, [r7, #12]
 8001b18:	f7fe fd1e 	bl	8000558 <__aeabi_f2d>
 8001b1c:	f04f 0200 	mov.w	r2, #0
 8001b20:	4b18      	ldr	r3, [pc, #96]	; (8001b84 <Get_Current_Measurement+0x104>)
 8001b22:	f7fe fbb9 	bl	8000298 <__aeabi_dsub>
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	4614      	mov	r4, r2
 8001b2c:	461d      	mov	r5, r3
 8001b2e:	4b16      	ldr	r3, [pc, #88]	; (8001b88 <Get_Current_Measurement+0x108>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f7fe fd10 	bl	8000558 <__aeabi_f2d>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	4620      	mov	r0, r4
 8001b3e:	4629      	mov	r1, r5
 8001b40:	f7fe fe8c 	bl	800085c <__aeabi_ddiv>
 8001b44:	4602      	mov	r2, r0
 8001b46:	460b      	mov	r3, r1
 8001b48:	4610      	mov	r0, r2
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	f7ff f854 	bl	8000bf8 <__aeabi_d2f>
 8001b50:	4602      	mov	r2, r0
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	605a      	str	r2, [r3, #4]
	  HAL_ADC_Stop(&hadc);
 8001b56:	4808      	ldr	r0, [pc, #32]	; (8001b78 <Get_Current_Measurement+0xf8>)
 8001b58:	f001 faf8 	bl	800314c <HAL_ADC_Stop>
}
 8001b5c:	bf00      	nop
 8001b5e:	3710      	adds	r7, #16
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bdb0      	pop	{r4, r5, r7, pc}
 8001b64:	f3af 8000 	nop.w
 8001b68:	66666666 	.word	0x66666666
 8001b6c:	400a6666 	.word	0x400a6666
 8001b70:	00000000 	.word	0x00000000
 8001b74:	40affe00 	.word	0x40affe00
 8001b78:	20000264 	.word	0x20000264
 8001b7c:	2000025c 	.word	0x2000025c
 8001b80:	20000004 	.word	0x20000004
 8001b84:	40040000 	.word	0x40040000
 8001b88:	20000000 	.word	0x20000000

08001b8c <komunikasi_ctrl_init>:
static uint8_t rxbuf_ctrl[3];
static uint8_t rxbuf_get_ctrl[16];

//******************************************** COMMUNICATION TO CONTROL **********************************************//

void komunikasi_ctrl_init(UART_HandleTypeDef* uart_handler){
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
	huart_ctrl = uart_handler;
 8001b94:	4a04      	ldr	r2, [pc, #16]	; (8001ba8 <komunikasi_ctrl_init+0x1c>)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6013      	str	r3, [r2, #0]
}
 8001b9a:	bf00      	nop
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	200002c4 	.word	0x200002c4

08001bac <checksum_ctrl_generator>:

uint8_t checksum_ctrl_generator(uint8_t* arr, uint8_t size){
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	460b      	mov	r3, r1
 8001bb6:	70fb      	strb	r3, [r7, #3]
	uint8_t chksm = 0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; i < size; i++) chksm += arr[i];
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	73bb      	strb	r3, [r7, #14]
 8001bc0:	e009      	b.n	8001bd6 <checksum_ctrl_generator+0x2a>
 8001bc2:	7bbb      	ldrb	r3, [r7, #14]
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	781a      	ldrb	r2, [r3, #0]
 8001bca:	7bfb      	ldrb	r3, [r7, #15]
 8001bcc:	4413      	add	r3, r2
 8001bce:	73fb      	strb	r3, [r7, #15]
 8001bd0:	7bbb      	ldrb	r3, [r7, #14]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	73bb      	strb	r3, [r7, #14]
 8001bd6:	7bba      	ldrb	r2, [r7, #14]
 8001bd8:	78fb      	ldrb	r3, [r7, #3]
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d3f1      	bcc.n	8001bc2 <checksum_ctrl_generator+0x16>
	return (chksm & 0xFF);
 8001bde:	7bfb      	ldrb	r3, [r7, #15]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3714      	adds	r7, #20
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <tx_ctrl_send_BNO08X>:

	if(HAL_UART_Transmit(huart_ctrl, ping, 16, TIMEOUT_SEND) == HAL_OK) return true;
	else return false;
}

bool tx_ctrl_send_BNO08X(BNO08X_Typedef BNO08x){
 8001bec:	b084      	sub	sp, #16
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b084      	sub	sp, #16
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	f107 0c18 	add.w	ip, r7, #24
 8001bf8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint8_t steady[] = {0xA5, 0x5A, 0x02, ((BNO08x.yaw >> 8) & 0XFF), ((BNO08x.yaw) & 0XFF), ((BNO08x.pitch >> 8) & 0XFF), ((BNO08x.pitch) & 0XFF), ((BNO08x.roll >> 8) & 0XFF), ((BNO08x.roll) & 0XFF), ((BNO08x.x_acceleration >> 8) & 0XFF), ((BNO08x.x_acceleration) & 0XFF), ((BNO08x.y_acceleration >> 8) & 0XFF), ((BNO08x.y_acceleration) & 0XFF), ((BNO08x.z_acceleration >> 8) & 0XFF), ((BNO08x.z_acceleration) & 0XFF), 0x00};
 8001bfc:	23a5      	movs	r3, #165	; 0xa5
 8001bfe:	703b      	strb	r3, [r7, #0]
 8001c00:	235a      	movs	r3, #90	; 0x5a
 8001c02:	707b      	strb	r3, [r7, #1]
 8001c04:	2302      	movs	r3, #2
 8001c06:	70bb      	strb	r3, [r7, #2]
 8001c08:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001c0c:	121b      	asrs	r3, r3, #8
 8001c0e:	b21b      	sxth	r3, r3
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	70fb      	strb	r3, [r7, #3]
 8001c14:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	713b      	strb	r3, [r7, #4]
 8001c1c:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c20:	121b      	asrs	r3, r3, #8
 8001c22:	b21b      	sxth	r3, r3
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	717b      	strb	r3, [r7, #5]
 8001c28:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	71bb      	strb	r3, [r7, #6]
 8001c30:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001c34:	121b      	asrs	r3, r3, #8
 8001c36:	b21b      	sxth	r3, r3
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	71fb      	strb	r3, [r7, #7]
 8001c3c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	723b      	strb	r3, [r7, #8]
 8001c44:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001c48:	121b      	asrs	r3, r3, #8
 8001c4a:	b21b      	sxth	r3, r3
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	727b      	strb	r3, [r7, #9]
 8001c50:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	72bb      	strb	r3, [r7, #10]
 8001c58:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001c5c:	121b      	asrs	r3, r3, #8
 8001c5e:	b21b      	sxth	r3, r3
 8001c60:	b2db      	uxtb	r3, r3
 8001c62:	72fb      	strb	r3, [r7, #11]
 8001c64:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	733b      	strb	r3, [r7, #12]
 8001c6c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001c70:	121b      	asrs	r3, r3, #8
 8001c72:	b21b      	sxth	r3, r3
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	737b      	strb	r3, [r7, #13]
 8001c78:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	73bb      	strb	r3, [r7, #14]
 8001c80:	2300      	movs	r3, #0
 8001c82:	73fb      	strb	r3, [r7, #15]
	steady[15] = checksum_ctrl_generator(steady, 16);
 8001c84:	463b      	mov	r3, r7
 8001c86:	2110      	movs	r1, #16
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff8f 	bl	8001bac <checksum_ctrl_generator>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	73fb      	strb	r3, [r7, #15]

	if(HAL_UART_Transmit(huart_ctrl, steady, 16, TIMEOUT_SEND) == HAL_OK) return true;
 8001c92:	4b0a      	ldr	r3, [pc, #40]	; (8001cbc <tx_ctrl_send_BNO08X+0xd0>)
 8001c94:	6818      	ldr	r0, [r3, #0]
 8001c96:	4639      	mov	r1, r7
 8001c98:	2364      	movs	r3, #100	; 0x64
 8001c9a:	2210      	movs	r2, #16
 8001c9c:	f003 fb6c 	bl	8005378 <HAL_UART_Transmit>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d101      	bne.n	8001caa <tx_ctrl_send_BNO08X+0xbe>
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e000      	b.n	8001cac <tx_ctrl_send_BNO08X+0xc0>
	else return false;
 8001caa:	2300      	movs	r3, #0
}
 8001cac:	4618      	mov	r0, r3
 8001cae:	3710      	adds	r7, #16
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001cb6:	b004      	add	sp, #16
 8001cb8:	4770      	bx	lr
 8001cba:	bf00      	nop
 8001cbc:	200002c4 	.word	0x200002c4

08001cc0 <rx_ctrl_start>:

void rx_ctrl_start(void){
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(huart_ctrl,rxbuf_ctrl, 3);
 8001cc4:	4b04      	ldr	r3, [pc, #16]	; (8001cd8 <rx_ctrl_start+0x18>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2203      	movs	r2, #3
 8001cca:	4904      	ldr	r1, [pc, #16]	; (8001cdc <rx_ctrl_start+0x1c>)
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f003 fbde 	bl	800548e <HAL_UART_Receive_DMA>
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200002c4 	.word	0x200002c4
 8001cdc:	200002c8 	.word	0x200002c8

08001ce0 <rx_ctrl_feedback>:

void rx_ctrl_start_get(void){
	HAL_UART_Receive_DMA(huart_ctrl,rxbuf_get_ctrl, 16);
}

void rx_ctrl_feedback(feedback_ctrl_t* fed){
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
	if(rxbuf_ctrl[0] == 0xA5 && rxbuf_ctrl[1]  == 0x5A){
 8001ce8:	4b1c      	ldr	r3, [pc, #112]	; (8001d5c <rx_ctrl_feedback+0x7c>)
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	2ba5      	cmp	r3, #165	; 0xa5
 8001cee:	d12a      	bne.n	8001d46 <rx_ctrl_feedback+0x66>
 8001cf0:	4b1a      	ldr	r3, [pc, #104]	; (8001d5c <rx_ctrl_feedback+0x7c>)
 8001cf2:	785b      	ldrb	r3, [r3, #1]
 8001cf4:	2b5a      	cmp	r3, #90	; 0x5a
 8001cf6:	d126      	bne.n	8001d46 <rx_ctrl_feedback+0x66>
		if(rxbuf_pc[2] == 0x01) fed->ping = true;
 8001cf8:	4b19      	ldr	r3, [pc, #100]	; (8001d60 <rx_ctrl_feedback+0x80>)
 8001cfa:	789b      	ldrb	r3, [r3, #2]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d103      	bne.n	8001d08 <rx_ctrl_feedback+0x28>
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	701a      	strb	r2, [r3, #0]
 8001d06:	e01e      	b.n	8001d46 <rx_ctrl_feedback+0x66>
		else if(rxbuf_pc[2] == 0x02) fed->standby = true;
 8001d08:	4b15      	ldr	r3, [pc, #84]	; (8001d60 <rx_ctrl_feedback+0x80>)
 8001d0a:	789b      	ldrb	r3, [r3, #2]
 8001d0c:	2b02      	cmp	r3, #2
 8001d0e:	d103      	bne.n	8001d18 <rx_ctrl_feedback+0x38>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	705a      	strb	r2, [r3, #1]
 8001d16:	e016      	b.n	8001d46 <rx_ctrl_feedback+0x66>
		else if(rxbuf_pc[2] == 0x03) fed->move = true;
 8001d18:	4b11      	ldr	r3, [pc, #68]	; (8001d60 <rx_ctrl_feedback+0x80>)
 8001d1a:	789b      	ldrb	r3, [r3, #2]
 8001d1c:	2b03      	cmp	r3, #3
 8001d1e:	d103      	bne.n	8001d28 <rx_ctrl_feedback+0x48>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2201      	movs	r2, #1
 8001d24:	709a      	strb	r2, [r3, #2]
 8001d26:	e00e      	b.n	8001d46 <rx_ctrl_feedback+0x66>
		else if(rxbuf_pc[2] == 0x04) fed->rotation = true;
 8001d28:	4b0d      	ldr	r3, [pc, #52]	; (8001d60 <rx_ctrl_feedback+0x80>)
 8001d2a:	789b      	ldrb	r3, [r3, #2]
 8001d2c:	2b04      	cmp	r3, #4
 8001d2e:	d103      	bne.n	8001d38 <rx_ctrl_feedback+0x58>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2201      	movs	r2, #1
 8001d34:	70da      	strb	r2, [r3, #3]
 8001d36:	e006      	b.n	8001d46 <rx_ctrl_feedback+0x66>
		else if(rxbuf_pc[2] == 0x05) fed->req = true;
 8001d38:	4b09      	ldr	r3, [pc, #36]	; (8001d60 <rx_ctrl_feedback+0x80>)
 8001d3a:	789b      	ldrb	r3, [r3, #2]
 8001d3c:	2b05      	cmp	r3, #5
 8001d3e:	d102      	bne.n	8001d46 <rx_ctrl_feedback+0x66>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2201      	movs	r2, #1
 8001d44:	711a      	strb	r2, [r3, #4]
	}
	HAL_UART_Receive_DMA(huart_ctrl,rxbuf_ctrl, 3);
 8001d46:	4b07      	ldr	r3, [pc, #28]	; (8001d64 <rx_ctrl_feedback+0x84>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2203      	movs	r2, #3
 8001d4c:	4903      	ldr	r1, [pc, #12]	; (8001d5c <rx_ctrl_feedback+0x7c>)
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f003 fb9d 	bl	800548e <HAL_UART_Receive_DMA>
}
 8001d54:	bf00      	nop
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	200002c8 	.word	0x200002c8
 8001d60:	200002b0 	.word	0x200002b0
 8001d64:	200002c4 	.word	0x200002c4

08001d68 <komunikasi_pc_init>:
	HAL_UART_Receive_DMA(huart_ctrl, rxbuf_get_ctrl, 16);
}

//**************************************************** COMMUNICATION TO JETSON NANO *******************************************//

void komunikasi_pc_init(UART_HandleTypeDef* uart_handler){
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
	huart_pc = uart_handler;
 8001d70:	4a04      	ldr	r2, [pc, #16]	; (8001d84 <komunikasi_pc_init+0x1c>)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	6013      	str	r3, [r2, #0]
}
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	200002ac 	.word	0x200002ac

08001d88 <checksum_pc_generator>:

uint8_t checksum_pc_generator(uint8_t* arr, uint8_t size){
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	460b      	mov	r3, r1
 8001d92:	70fb      	strb	r3, [r7, #3]
	uint8_t chksm = 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; i < size; i++) chksm += arr[i];
 8001d98:	2300      	movs	r3, #0
 8001d9a:	73bb      	strb	r3, [r7, #14]
 8001d9c:	e009      	b.n	8001db2 <checksum_pc_generator+0x2a>
 8001d9e:	7bbb      	ldrb	r3, [r7, #14]
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	4413      	add	r3, r2
 8001da4:	781a      	ldrb	r2, [r3, #0]
 8001da6:	7bfb      	ldrb	r3, [r7, #15]
 8001da8:	4413      	add	r3, r2
 8001daa:	73fb      	strb	r3, [r7, #15]
 8001dac:	7bbb      	ldrb	r3, [r7, #14]
 8001dae:	3301      	adds	r3, #1
 8001db0:	73bb      	strb	r3, [r7, #14]
 8001db2:	7bba      	ldrb	r2, [r7, #14]
 8001db4:	78fb      	ldrb	r3, [r7, #3]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	d3f1      	bcc.n	8001d9e <checksum_pc_generator+0x16>
	return (chksm & 0xFF);
 8001dba:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3714      	adds	r7, #20
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <tx_pc_send_BNO08X>:
	if(HAL_UART_Transmit(huart_pc, ping, 16, TIMEOUT_SEND) == HAL_OK) return true;
	else return false;
}

//---------------------------------------------------- Send Roll Pitch & Yaw from BNO08X Sensor -------------------------------------------------------------------------//
bool tx_pc_send_BNO08X(BNO08X_Typedef BNO08x){
 8001dc8:	b084      	sub	sp, #16
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b084      	sub	sp, #16
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	f107 0c18 	add.w	ip, r7, #24
 8001dd4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint8_t steady[] = {0xA5, 0x5A, 0x02, ((BNO08x.yaw >> 8) & 0XFF), ((BNO08x.yaw) & 0XFF), ((BNO08x.pitch >> 8) & 0XFF), ((BNO08x.pitch) & 0XFF), ((BNO08x.roll >> 8) & 0XFF), ((BNO08x.roll) & 0XFF), ((BNO08x.x_acceleration >> 8) & 0XFF), ((BNO08x.x_acceleration) & 0XFF), ((BNO08x.y_acceleration >> 8) & 0XFF), ((BNO08x.y_acceleration) & 0XFF), ((BNO08x.z_acceleration >> 8) & 0XFF), ((BNO08x.z_acceleration) & 0XFF), 0x00};
 8001dd8:	23a5      	movs	r3, #165	; 0xa5
 8001dda:	703b      	strb	r3, [r7, #0]
 8001ddc:	235a      	movs	r3, #90	; 0x5a
 8001dde:	707b      	strb	r3, [r7, #1]
 8001de0:	2302      	movs	r3, #2
 8001de2:	70bb      	strb	r3, [r7, #2]
 8001de4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001de8:	121b      	asrs	r3, r3, #8
 8001dea:	b21b      	sxth	r3, r3
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	70fb      	strb	r3, [r7, #3]
 8001df0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	713b      	strb	r3, [r7, #4]
 8001df8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001dfc:	121b      	asrs	r3, r3, #8
 8001dfe:	b21b      	sxth	r3, r3
 8001e00:	b2db      	uxtb	r3, r3
 8001e02:	717b      	strb	r3, [r7, #5]
 8001e04:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	71bb      	strb	r3, [r7, #6]
 8001e0c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001e10:	121b      	asrs	r3, r3, #8
 8001e12:	b21b      	sxth	r3, r3
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	71fb      	strb	r3, [r7, #7]
 8001e18:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	723b      	strb	r3, [r7, #8]
 8001e20:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001e24:	121b      	asrs	r3, r3, #8
 8001e26:	b21b      	sxth	r3, r3
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	727b      	strb	r3, [r7, #9]
 8001e2c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	72bb      	strb	r3, [r7, #10]
 8001e34:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001e38:	121b      	asrs	r3, r3, #8
 8001e3a:	b21b      	sxth	r3, r3
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	72fb      	strb	r3, [r7, #11]
 8001e40:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	733b      	strb	r3, [r7, #12]
 8001e48:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001e4c:	121b      	asrs	r3, r3, #8
 8001e4e:	b21b      	sxth	r3, r3
 8001e50:	b2db      	uxtb	r3, r3
 8001e52:	737b      	strb	r3, [r7, #13]
 8001e54:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	73bb      	strb	r3, [r7, #14]
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	73fb      	strb	r3, [r7, #15]
	steady[15] = checksum_pc_generator(steady, 16);
 8001e60:	463b      	mov	r3, r7
 8001e62:	2110      	movs	r1, #16
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff ff8f 	bl	8001d88 <checksum_pc_generator>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	73fb      	strb	r3, [r7, #15]

	if(HAL_UART_Transmit(huart_pc, steady, 16, TIMEOUT_SEND) == HAL_OK) return true;
 8001e6e:	4b0a      	ldr	r3, [pc, #40]	; (8001e98 <tx_pc_send_BNO08X+0xd0>)
 8001e70:	6818      	ldr	r0, [r3, #0]
 8001e72:	4639      	mov	r1, r7
 8001e74:	2364      	movs	r3, #100	; 0x64
 8001e76:	2210      	movs	r2, #16
 8001e78:	f003 fa7e 	bl	8005378 <HAL_UART_Transmit>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d101      	bne.n	8001e86 <tx_pc_send_BNO08X+0xbe>
 8001e82:	2301      	movs	r3, #1
 8001e84:	e000      	b.n	8001e88 <tx_pc_send_BNO08X+0xc0>
	else return false;
 8001e86:	2300      	movs	r3, #0
}
 8001e88:	4618      	mov	r0, r3
 8001e8a:	3710      	adds	r7, #16
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001e92:	b004      	add	sp, #16
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	200002ac 	.word	0x200002ac

08001e9c <tx_pc_send_Sensor>:
	if(HAL_UART_Transmit(huart_pc, steady, 16, TIMEOUT_SEND) == HAL_OK) return true;
	else return false;
}

//---------------------------------------------------- Send Package Sensor Data -----------------------------------------------------------------------------------------//
bool tx_pc_send_Sensor(sensor_package_t Sensor){
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b088      	sub	sp, #32
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	1d3b      	adds	r3, r7, #4
 8001ea4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	uint8_t steady[] = {0xA5, 0x5A, 0x04, ((Sensor.temperature >> 8) & 0XFF), ((Sensor.temperature) & 0XFF), ((Sensor.humidity >> 8) & 0XFF), ((Sensor.humidity) & 0XFF), ((Sensor.current >> 8) & 0XFF), ((Sensor.current) & 0XFF), ((Sensor.voltage >> 8) & 0XFF), ((Sensor.voltage) & 0XFF), ((Sensor.loadcell >> 8) & 0XFF), ((Sensor.loadcell) & 0XFF), 0x00, 0x00, 0x00};
 8001ea8:	23a5      	movs	r3, #165	; 0xa5
 8001eaa:	743b      	strb	r3, [r7, #16]
 8001eac:	235a      	movs	r3, #90	; 0x5a
 8001eae:	747b      	strb	r3, [r7, #17]
 8001eb0:	2304      	movs	r3, #4
 8001eb2:	74bb      	strb	r3, [r7, #18]
 8001eb4:	88bb      	ldrh	r3, [r7, #4]
 8001eb6:	0a1b      	lsrs	r3, r3, #8
 8001eb8:	b29b      	uxth	r3, r3
 8001eba:	b2db      	uxtb	r3, r3
 8001ebc:	74fb      	strb	r3, [r7, #19]
 8001ebe:	88bb      	ldrh	r3, [r7, #4]
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	753b      	strb	r3, [r7, #20]
 8001ec4:	88fb      	ldrh	r3, [r7, #6]
 8001ec6:	0a1b      	lsrs	r3, r3, #8
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	757b      	strb	r3, [r7, #21]
 8001ece:	88fb      	ldrh	r3, [r7, #6]
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	75bb      	strb	r3, [r7, #22]
 8001ed4:	893b      	ldrh	r3, [r7, #8]
 8001ed6:	0a1b      	lsrs	r3, r3, #8
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	75fb      	strb	r3, [r7, #23]
 8001ede:	893b      	ldrh	r3, [r7, #8]
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	763b      	strb	r3, [r7, #24]
 8001ee4:	897b      	ldrh	r3, [r7, #10]
 8001ee6:	0a1b      	lsrs	r3, r3, #8
 8001ee8:	b29b      	uxth	r3, r3
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	767b      	strb	r3, [r7, #25]
 8001eee:	897b      	ldrh	r3, [r7, #10]
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	76bb      	strb	r3, [r7, #26]
 8001ef4:	89bb      	ldrh	r3, [r7, #12]
 8001ef6:	0a1b      	lsrs	r3, r3, #8
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	76fb      	strb	r3, [r7, #27]
 8001efe:	89bb      	ldrh	r3, [r7, #12]
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	773b      	strb	r3, [r7, #28]
 8001f04:	2300      	movs	r3, #0
 8001f06:	777b      	strb	r3, [r7, #29]
 8001f08:	2300      	movs	r3, #0
 8001f0a:	77bb      	strb	r3, [r7, #30]
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	77fb      	strb	r3, [r7, #31]
	steady[15] = checksum_pc_generator(steady, 16);
 8001f10:	f107 0310 	add.w	r3, r7, #16
 8001f14:	2110      	movs	r1, #16
 8001f16:	4618      	mov	r0, r3
 8001f18:	f7ff ff36 	bl	8001d88 <checksum_pc_generator>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	77fb      	strb	r3, [r7, #31]

	if(HAL_UART_Transmit(huart_pc, steady, 16, TIMEOUT_SEND) == HAL_OK) return true;
 8001f20:	4b08      	ldr	r3, [pc, #32]	; (8001f44 <tx_pc_send_Sensor+0xa8>)
 8001f22:	6818      	ldr	r0, [r3, #0]
 8001f24:	f107 0110 	add.w	r1, r7, #16
 8001f28:	2364      	movs	r3, #100	; 0x64
 8001f2a:	2210      	movs	r2, #16
 8001f2c:	f003 fa24 	bl	8005378 <HAL_UART_Transmit>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d101      	bne.n	8001f3a <tx_pc_send_Sensor+0x9e>
 8001f36:	2301      	movs	r3, #1
 8001f38:	e000      	b.n	8001f3c <tx_pc_send_Sensor+0xa0>
	else return false;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3720      	adds	r7, #32
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	200002ac 	.word	0x200002ac

08001f48 <rx_pc_start_get>:

void rx_pc_start(void){
	HAL_UART_Receive_DMA(huart_pc,rxbuf_pc, 3);
}

void rx_pc_start_get(void){
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(huart_pc,rxbuf_get_pc, 16);
 8001f4c:	4b04      	ldr	r3, [pc, #16]	; (8001f60 <rx_pc_start_get+0x18>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2210      	movs	r2, #16
 8001f52:	4904      	ldr	r1, [pc, #16]	; (8001f64 <rx_pc_start_get+0x1c>)
 8001f54:	4618      	mov	r0, r3
 8001f56:	f003 fa9a 	bl	800548e <HAL_UART_Receive_DMA>
}
 8001f5a:	bf00      	nop
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	200002ac 	.word	0x200002ac
 8001f64:	200002b4 	.word	0x200002b4

08001f68 <rx_pc_get>:
		else if(rxbuf_pc[2] == 0x05) fed->req = true;
	}
	HAL_UART_Receive_DMA(huart_pc,rxbuf_pc, 3);
}

void rx_pc_get(com_pc_get_t* get){
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < 16; i++){
 8001f70:	2300      	movs	r3, #0
 8001f72:	60fb      	str	r3, [r7, #12]
 8001f74:	e0a7      	b.n	80020c6 <rx_pc_get+0x15e>
		if((rxbuf_get_pc[i] == 0xA5) && (rxbuf_get_pc[i+1] == 0x5A)){
 8001f76:	4a5b      	ldr	r2, [pc, #364]	; (80020e4 <rx_pc_get+0x17c>)
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	2ba5      	cmp	r3, #165	; 0xa5
 8001f80:	f040 809e 	bne.w	80020c0 <rx_pc_get+0x158>
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	3301      	adds	r3, #1
 8001f88:	4a56      	ldr	r2, [pc, #344]	; (80020e4 <rx_pc_get+0x17c>)
 8001f8a:	5cd3      	ldrb	r3, [r2, r3]
 8001f8c:	2b5a      	cmp	r3, #90	; 0x5a
 8001f8e:	f040 8097 	bne.w	80020c0 <rx_pc_get+0x158>

			// Check for ping
			if(rxbuf_get_pc[i+2] == 0x10){
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	3302      	adds	r3, #2
 8001f96:	4a53      	ldr	r2, [pc, #332]	; (80020e4 <rx_pc_get+0x17c>)
 8001f98:	5cd3      	ldrb	r3, [r2, r3]
 8001f9a:	2b10      	cmp	r3, #16
 8001f9c:	d10a      	bne.n	8001fb4 <rx_pc_get+0x4c>
				get->cmd = PING;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	741a      	strb	r2, [r3, #16]

				#ifdef	USE_FORWARDING
				HAL_UART_Transmit(huart_ctrl, rxbuf_get_pc, 16, TIMEOUT_SEND);
 8001fa4:	4b50      	ldr	r3, [pc, #320]	; (80020e8 <rx_pc_get+0x180>)
 8001fa6:	6818      	ldr	r0, [r3, #0]
 8001fa8:	2364      	movs	r3, #100	; 0x64
 8001faa:	2210      	movs	r2, #16
 8001fac:	494d      	ldr	r1, [pc, #308]	; (80020e4 <rx_pc_get+0x17c>)
 8001fae:	f003 f9e3 	bl	8005378 <HAL_UART_Transmit>
 8001fb2:	e085      	b.n	80020c0 <rx_pc_get+0x158>
				#endif

			}
			// Check for Standby
			else if(rxbuf_get_pc[i+2] == 0x11){
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	3302      	adds	r3, #2
 8001fb8:	4a4a      	ldr	r2, [pc, #296]	; (80020e4 <rx_pc_get+0x17c>)
 8001fba:	5cd3      	ldrb	r3, [r2, r3]
 8001fbc:	2b11      	cmp	r3, #17
 8001fbe:	d126      	bne.n	800200e <rx_pc_get+0xa6>
				get->direction = (rxbuf_get_pc[i+3]);
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	3303      	adds	r3, #3
 8001fc4:	4a47      	ldr	r2, [pc, #284]	; (80020e4 <rx_pc_get+0x17c>)
 8001fc6:	5cd2      	ldrb	r2, [r2, r3]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	731a      	strb	r2, [r3, #12]
				get->speed = (rxbuf_get_pc[i+4]);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	3304      	adds	r3, #4
 8001fd0:	4a44      	ldr	r2, [pc, #272]	; (80020e4 <rx_pc_get+0x17c>)
 8001fd2:	5cd2      	ldrb	r2, [r2, r3]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	735a      	strb	r2, [r3, #13]
				get->distance = (rxbuf_get_pc[i+5] << 8) | rxbuf_get_pc[i+6];
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	3305      	adds	r3, #5
 8001fdc:	4a41      	ldr	r2, [pc, #260]	; (80020e4 <rx_pc_get+0x17c>)
 8001fde:	5cd3      	ldrb	r3, [r2, r3]
 8001fe0:	021b      	lsls	r3, r3, #8
 8001fe2:	b21a      	sxth	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	3306      	adds	r3, #6
 8001fe8:	493e      	ldr	r1, [pc, #248]	; (80020e4 <rx_pc_get+0x17c>)
 8001fea:	5ccb      	ldrb	r3, [r1, r3]
 8001fec:	b21b      	sxth	r3, r3
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	b21b      	sxth	r3, r3
 8001ff2:	b29a      	uxth	r2, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	81da      	strh	r2, [r3, #14]
				get->cmd = ROTATION;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2204      	movs	r2, #4
 8001ffc:	741a      	strb	r2, [r3, #16]

				#ifdef	USE_FORWARDING
				HAL_UART_Transmit(huart_ctrl, rxbuf_get_pc, 16, TIMEOUT_SEND);
 8001ffe:	4b3a      	ldr	r3, [pc, #232]	; (80020e8 <rx_pc_get+0x180>)
 8002000:	6818      	ldr	r0, [r3, #0]
 8002002:	2364      	movs	r3, #100	; 0x64
 8002004:	2210      	movs	r2, #16
 8002006:	4937      	ldr	r1, [pc, #220]	; (80020e4 <rx_pc_get+0x17c>)
 8002008:	f003 f9b6 	bl	8005378 <HAL_UART_Transmit>
 800200c:	e058      	b.n	80020c0 <rx_pc_get+0x158>
				#endif
			}

			// Check for "Move" Instruction Given from Jetson Nano
			else if(rxbuf_get_pc[i+2] == 0x12){
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	3302      	adds	r3, #2
 8002012:	4a34      	ldr	r2, [pc, #208]	; (80020e4 <rx_pc_get+0x17c>)
 8002014:	5cd3      	ldrb	r3, [r2, r3]
 8002016:	2b12      	cmp	r3, #18
 8002018:	d126      	bne.n	8002068 <rx_pc_get+0x100>
				get->direction = (rxbuf_get_pc[i+3]);
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	3303      	adds	r3, #3
 800201e:	4a31      	ldr	r2, [pc, #196]	; (80020e4 <rx_pc_get+0x17c>)
 8002020:	5cd2      	ldrb	r2, [r2, r3]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	731a      	strb	r2, [r3, #12]
				get->speed = (rxbuf_get_pc[i+4]);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	3304      	adds	r3, #4
 800202a:	4a2e      	ldr	r2, [pc, #184]	; (80020e4 <rx_pc_get+0x17c>)
 800202c:	5cd2      	ldrb	r2, [r2, r3]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	735a      	strb	r2, [r3, #13]
				get->distance = (rxbuf_get_pc[i+5] << 8) | rxbuf_get_pc[i+6];
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	3305      	adds	r3, #5
 8002036:	4a2b      	ldr	r2, [pc, #172]	; (80020e4 <rx_pc_get+0x17c>)
 8002038:	5cd3      	ldrb	r3, [r2, r3]
 800203a:	021b      	lsls	r3, r3, #8
 800203c:	b21a      	sxth	r2, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	3306      	adds	r3, #6
 8002042:	4928      	ldr	r1, [pc, #160]	; (80020e4 <rx_pc_get+0x17c>)
 8002044:	5ccb      	ldrb	r3, [r1, r3]
 8002046:	b21b      	sxth	r3, r3
 8002048:	4313      	orrs	r3, r2
 800204a:	b21b      	sxth	r3, r3
 800204c:	b29a      	uxth	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	81da      	strh	r2, [r3, #14]
				get->cmd = MOVE;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2203      	movs	r2, #3
 8002056:	741a      	strb	r2, [r3, #16]

				#ifdef	USE_FORWARDING
				HAL_UART_Transmit(huart_ctrl, rxbuf_get_pc, 16, TIMEOUT_SEND);
 8002058:	4b23      	ldr	r3, [pc, #140]	; (80020e8 <rx_pc_get+0x180>)
 800205a:	6818      	ldr	r0, [r3, #0]
 800205c:	2364      	movs	r3, #100	; 0x64
 800205e:	2210      	movs	r2, #16
 8002060:	4920      	ldr	r1, [pc, #128]	; (80020e4 <rx_pc_get+0x17c>)
 8002062:	f003 f989 	bl	8005378 <HAL_UART_Transmit>
 8002066:	e02b      	b.n	80020c0 <rx_pc_get+0x158>
				#endif
			}

			// Check for "Rotate" Instruction Given from Jetson Nano
			else if(rxbuf_get_pc[i+2] == 0x13){
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	3302      	adds	r3, #2
 800206c:	4a1d      	ldr	r2, [pc, #116]	; (80020e4 <rx_pc_get+0x17c>)
 800206e:	5cd3      	ldrb	r3, [r2, r3]
 8002070:	2b13      	cmp	r3, #19
 8002072:	d125      	bne.n	80020c0 <rx_pc_get+0x158>
				get->direction = (rxbuf_get_pc[i+3]);
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	3303      	adds	r3, #3
 8002078:	4a1a      	ldr	r2, [pc, #104]	; (80020e4 <rx_pc_get+0x17c>)
 800207a:	5cd2      	ldrb	r2, [r2, r3]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	731a      	strb	r2, [r3, #12]
				get->speed = (rxbuf_get_pc[i+4]);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	3304      	adds	r3, #4
 8002084:	4a17      	ldr	r2, [pc, #92]	; (80020e4 <rx_pc_get+0x17c>)
 8002086:	5cd2      	ldrb	r2, [r2, r3]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	735a      	strb	r2, [r3, #13]
				get->distance = (rxbuf_get_pc[i+5] << 8) | rxbuf_get_pc[i+6];
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	3305      	adds	r3, #5
 8002090:	4a14      	ldr	r2, [pc, #80]	; (80020e4 <rx_pc_get+0x17c>)
 8002092:	5cd3      	ldrb	r3, [r2, r3]
 8002094:	021b      	lsls	r3, r3, #8
 8002096:	b21a      	sxth	r2, r3
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	3306      	adds	r3, #6
 800209c:	4911      	ldr	r1, [pc, #68]	; (80020e4 <rx_pc_get+0x17c>)
 800209e:	5ccb      	ldrb	r3, [r1, r3]
 80020a0:	b21b      	sxth	r3, r3
 80020a2:	4313      	orrs	r3, r2
 80020a4:	b21b      	sxth	r3, r3
 80020a6:	b29a      	uxth	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	81da      	strh	r2, [r3, #14]
				get->cmd = STANDBY;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2202      	movs	r2, #2
 80020b0:	741a      	strb	r2, [r3, #16]

				#ifdef	USE_FORWARDING
				HAL_UART_Transmit(huart_ctrl, rxbuf_get_pc, 16, TIMEOUT_SEND);
 80020b2:	4b0d      	ldr	r3, [pc, #52]	; (80020e8 <rx_pc_get+0x180>)
 80020b4:	6818      	ldr	r0, [r3, #0]
 80020b6:	2364      	movs	r3, #100	; 0x64
 80020b8:	2210      	movs	r2, #16
 80020ba:	490a      	ldr	r1, [pc, #40]	; (80020e4 <rx_pc_get+0x17c>)
 80020bc:	f003 f95c 	bl	8005378 <HAL_UART_Transmit>
	for(int i = 0; i < 16; i++){
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	3301      	adds	r3, #1
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2b0f      	cmp	r3, #15
 80020ca:	f77f af54 	ble.w	8001f76 <rx_pc_get+0xe>
				#endif
			}

		}
	}
	HAL_UART_Receive_DMA(huart_pc, rxbuf_get_pc, 16);
 80020ce:	4b07      	ldr	r3, [pc, #28]	; (80020ec <rx_pc_get+0x184>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	2210      	movs	r2, #16
 80020d4:	4903      	ldr	r1, [pc, #12]	; (80020e4 <rx_pc_get+0x17c>)
 80020d6:	4618      	mov	r0, r3
 80020d8:	f003 f9d9 	bl	800548e <HAL_UART_Receive_DMA>
}
 80020dc:	bf00      	nop
 80020de:	3710      	adds	r7, #16
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	200002b4 	.word	0x200002b4
 80020e8:	200002c4 	.word	0x200002c4
 80020ec:	200002ac 	.word	0x200002ac

080020f0 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 0 */

////////////////////////////////////// COMMUNICATION CALLBACK ////////////////////////////////////

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4a0d      	ldr	r2, [pc, #52]	; (8002130 <HAL_UART_RxCpltCallback+0x40>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d103      	bne.n	8002108 <HAL_UART_RxCpltCallback+0x18>

		// Callback for BNO08X Data
		#ifdef USE_BNO08X
	    BNO08X_GetData(&BNO08x_Data);
 8002100:	480c      	ldr	r0, [pc, #48]	; (8002134 <HAL_UART_RxCpltCallback+0x44>)
 8002102:	f7fe ff7d 	bl	8001000 <BNO08X_GetData>
		// Callback Receive data from STM32 Control
		#ifdef USE_COM_CONTROL
		rx_ctrl_feedback(&feedback_control);
		#endif
	}
}
 8002106:	e00e      	b.n	8002126 <HAL_UART_RxCpltCallback+0x36>
	} else if (huart == &huart1) {
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4a0b      	ldr	r2, [pc, #44]	; (8002138 <HAL_UART_RxCpltCallback+0x48>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d103      	bne.n	8002118 <HAL_UART_RxCpltCallback+0x28>
		rx_pc_get(&message_from_pc);
 8002110:	480a      	ldr	r0, [pc, #40]	; (800213c <HAL_UART_RxCpltCallback+0x4c>)
 8002112:	f7ff ff29 	bl	8001f68 <rx_pc_get>
}
 8002116:	e006      	b.n	8002126 <HAL_UART_RxCpltCallback+0x36>
	} else if(huart == &huart6){
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a09      	ldr	r2, [pc, #36]	; (8002140 <HAL_UART_RxCpltCallback+0x50>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d102      	bne.n	8002126 <HAL_UART_RxCpltCallback+0x36>
		rx_ctrl_feedback(&feedback_control);
 8002120:	4808      	ldr	r0, [pc, #32]	; (8002144 <HAL_UART_RxCpltCallback+0x54>)
 8002122:	f7ff fddd 	bl	8001ce0 <rx_ctrl_feedback>
}
 8002126:	bf00      	nop
 8002128:	3708      	adds	r7, #8
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	20000404 	.word	0x20000404
 8002134:	200005b4 	.word	0x200005b4
 8002138:	200003bc 	.word	0x200003bc
 800213c:	20000610 	.word	0x20000610
 8002140:	2000044c 	.word	0x2000044c
 8002144:	20000608 	.word	0x20000608

08002148 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800214a:	b087      	sub	sp, #28
 800214c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800214e:	f000 fe6f 	bl	8002e30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002152:	f000 f897 	bl	8002284 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002156:	f000 fa4b 	bl	80025f0 <MX_GPIO_Init>
  MX_DMA_Init();
 800215a:	f000 fa03 	bl	8002564 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800215e:	f000 f9ad 	bl	80024bc <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 8002162:	f000 f9d5 	bl	8002510 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8002166:	f000 f8f5 	bl	8002354 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800216a:	f000 f97d 	bl	8002468 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 800216e:	f000 f92b 	bl	80023c8 <MX_TIM1_Init>

  ////////////////////////////////////// SENSOR INITIALIZATION ////////////////////////////////////

  // BNO08X initialization
  #ifdef USE_BNO08X
  BNO08X_Init(&huart2);
 8002172:	483a      	ldr	r0, [pc, #232]	; (800225c <main+0x114>)
 8002174:	f7fe ffb6 	bl	80010e4 <BNO08X_Init>
  #endif

  // DHT22 Initialization
  #ifdef USE_DHT22
  DHT_Start();
 8002178:	f7ff f85e 	bl	8001238 <DHT_Start>
  #endif

  // Volt & Current Initialization
  #ifdef USE_VOLT_CURRENT
  VoltCurrent_Init(&hadc1);
 800217c:	4838      	ldr	r0, [pc, #224]	; (8002260 <main+0x118>)
 800217e:	f7ff fbf9 	bl	8001974 <VoltCurrent_Init>
  #endif

  // Load cell Initialization
  #ifdef USE_LOADCELL
  hx711_start(&Loadcell_Data, GPIOB, GPIO_PIN_0, GPIOB, GPIO_PIN_1);
 8002182:	2302      	movs	r3, #2
 8002184:	9300      	str	r3, [sp, #0]
 8002186:	4b37      	ldr	r3, [pc, #220]	; (8002264 <main+0x11c>)
 8002188:	2201      	movs	r2, #1
 800218a:	4936      	ldr	r1, [pc, #216]	; (8002264 <main+0x11c>)
 800218c:	4836      	ldr	r0, [pc, #216]	; (8002268 <main+0x120>)
 800218e:	f7ff fb91 	bl	80018b4 <hx711_start>
  #endif

  // Initialize Communication to Control
  #ifdef USE_COM_CONTROL
  komunikasi_ctrl_init(&huart6);
 8002192:	4836      	ldr	r0, [pc, #216]	; (800226c <main+0x124>)
 8002194:	f7ff fcfa 	bl	8001b8c <komunikasi_ctrl_init>
  rx_ctrl_start();
 8002198:	f7ff fd92 	bl	8001cc0 <rx_ctrl_start>
  #endif

  // Initialize Communication to PC
  #ifdef USE_COM_PC
  komunikasi_pc_init(&huart1);
 800219c:	4834      	ldr	r0, [pc, #208]	; (8002270 <main+0x128>)
 800219e:	f7ff fde3 	bl	8001d68 <komunikasi_pc_init>
  rx_pc_start_get();
 80021a2:	f7ff fed1 	bl	8001f48 <rx_pc_start_get>
  {

	  ////////////////////////////////////// SENSOR READING ////////////////////////////////////

	  // Reading Data in DHT22 Sensor
	  DHT_GetData(&DHT22_Data);
 80021a6:	4833      	ldr	r0, [pc, #204]	; (8002274 <main+0x12c>)
 80021a8:	f7ff f8de 	bl	8001368 <DHT_GetData>
	  Sensor_Data.temperature = DHT22_Data.Temperature;
 80021ac:	4b31      	ldr	r3, [pc, #196]	; (8002274 <main+0x12c>)
 80021ae:	edd3 7a00 	vldr	s15, [r3]
 80021b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021b6:	ee17 3a90 	vmov	r3, s15
 80021ba:	b29a      	uxth	r2, r3
 80021bc:	4b2e      	ldr	r3, [pc, #184]	; (8002278 <main+0x130>)
 80021be:	801a      	strh	r2, [r3, #0]
	  Sensor_Data.humidity = DHT22_Data.Humidity;
 80021c0:	4b2c      	ldr	r3, [pc, #176]	; (8002274 <main+0x12c>)
 80021c2:	edd3 7a01 	vldr	s15, [r3, #4]
 80021c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021ca:	ee17 3a90 	vmov	r3, s15
 80021ce:	b29a      	uxth	r2, r3
 80021d0:	4b29      	ldr	r3, [pc, #164]	; (8002278 <main+0x130>)
 80021d2:	805a      	strh	r2, [r3, #2]

	  // Reading Data in Voltage Sensor
	  Get_Voltage_Measurement(&Volt_Current_Data);
 80021d4:	4829      	ldr	r0, [pc, #164]	; (800227c <main+0x134>)
 80021d6:	f7ff fc1d 	bl	8001a14 <Get_Voltage_Measurement>
	  Sensor_Data.voltage = Volt_Current_Data.voltage;
 80021da:	4b28      	ldr	r3, [pc, #160]	; (800227c <main+0x134>)
 80021dc:	edd3 7a00 	vldr	s15, [r3]
 80021e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021e4:	ee17 3a90 	vmov	r3, s15
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	4b23      	ldr	r3, [pc, #140]	; (8002278 <main+0x130>)
 80021ec:	80da      	strh	r2, [r3, #6]

	  // Reading Data in Current Sensor
	  Get_Current_Measurement(&Volt_Current_Data);
 80021ee:	4823      	ldr	r0, [pc, #140]	; (800227c <main+0x134>)
 80021f0:	f7ff fc46 	bl	8001a80 <Get_Current_Measurement>
	  Sensor_Data.current = Volt_Current_Data.current;
 80021f4:	4b21      	ldr	r3, [pc, #132]	; (800227c <main+0x134>)
 80021f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80021fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80021fe:	ee17 3a90 	vmov	r3, s15
 8002202:	b29a      	uxth	r2, r3
 8002204:	4b1c      	ldr	r3, [pc, #112]	; (8002278 <main+0x130>)
 8002206:	809a      	strh	r2, [r3, #4]

	  // Reading Data in Load cell Sensor
	  Sensor_Data.loadcell = hx711_measure_weight(Loadcell_Data);
 8002208:	4e17      	ldr	r6, [pc, #92]	; (8002268 <main+0x120>)
 800220a:	466d      	mov	r5, sp
 800220c:	f106 0410 	add.w	r4, r6, #16
 8002210:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002212:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002214:	6823      	ldr	r3, [r4, #0]
 8002216:	602b      	str	r3, [r5, #0]
 8002218:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800221c:	f7ff fb6e 	bl	80018fc <hx711_measure_weight>
 8002220:	eef0 7a40 	vmov.f32	s15, s0
 8002224:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002228:	ee17 3a90 	vmov	r3, s15
 800222c:	b29a      	uxth	r2, r3
 800222e:	4b12      	ldr	r3, [pc, #72]	; (8002278 <main+0x130>)
 8002230:	811a      	strh	r2, [r3, #8]

	  ////////////////////////////////////// SENDING DATA TO PC ////////////////////////////////

	  // Sending BNO08X Data
	  tx_pc_send_BNO08X(BNO08x_Data);
 8002232:	4b13      	ldr	r3, [pc, #76]	; (8002280 <main+0x138>)
 8002234:	8a1a      	ldrh	r2, [r3, #16]
 8002236:	f8ad 2000 	strh.w	r2, [sp]
 800223a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800223c:	f7ff fdc4 	bl	8001dc8 <tx_pc_send_BNO08X>

	  // Sending Sensor Data
	  tx_pc_send_Sensor(Sensor_Data);
 8002240:	4b0d      	ldr	r3, [pc, #52]	; (8002278 <main+0x130>)
 8002242:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002246:	f7ff fe29 	bl	8001e9c <tx_pc_send_Sensor>

	  ////////////////////////////////////// SENDING DATA TO CONTROL ///////////////////////////

	  // Sending BNO08X Data
	  tx_ctrl_send_BNO08X(BNO08x_Data);
 800224a:	4b0d      	ldr	r3, [pc, #52]	; (8002280 <main+0x138>)
 800224c:	8a1a      	ldrh	r2, [r3, #16]
 800224e:	f8ad 2000 	strh.w	r2, [sp]
 8002252:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002254:	f7ff fcca 	bl	8001bec <tx_ctrl_send_BNO08X>
	  DHT_GetData(&DHT22_Data);
 8002258:	e7a5      	b.n	80021a6 <main+0x5e>
 800225a:	bf00      	nop
 800225c:	20000404 	.word	0x20000404
 8002260:	200002cc 	.word	0x200002cc
 8002264:	40020400 	.word	0x40020400
 8002268:	200005d8 	.word	0x200005d8
 800226c:	2000044c 	.word	0x2000044c
 8002270:	200003bc 	.word	0x200003bc
 8002274:	200005c8 	.word	0x200005c8
 8002278:	200005fc 	.word	0x200005fc
 800227c:	200005d0 	.word	0x200005d0
 8002280:	200005b4 	.word	0x200005b4

08002284 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b094      	sub	sp, #80	; 0x50
 8002288:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800228a:	f107 0320 	add.w	r3, r7, #32
 800228e:	2230      	movs	r2, #48	; 0x30
 8002290:	2100      	movs	r1, #0
 8002292:	4618      	mov	r0, r3
 8002294:	f005 f9a3 	bl	80075de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002298:	f107 030c 	add.w	r3, r7, #12
 800229c:	2200      	movs	r2, #0
 800229e:	601a      	str	r2, [r3, #0]
 80022a0:	605a      	str	r2, [r3, #4]
 80022a2:	609a      	str	r2, [r3, #8]
 80022a4:	60da      	str	r2, [r3, #12]
 80022a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80022a8:	2300      	movs	r3, #0
 80022aa:	60bb      	str	r3, [r7, #8]
 80022ac:	4b27      	ldr	r3, [pc, #156]	; (800234c <SystemClock_Config+0xc8>)
 80022ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b0:	4a26      	ldr	r2, [pc, #152]	; (800234c <SystemClock_Config+0xc8>)
 80022b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022b6:	6413      	str	r3, [r2, #64]	; 0x40
 80022b8:	4b24      	ldr	r3, [pc, #144]	; (800234c <SystemClock_Config+0xc8>)
 80022ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022c0:	60bb      	str	r3, [r7, #8]
 80022c2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022c4:	2300      	movs	r3, #0
 80022c6:	607b      	str	r3, [r7, #4]
 80022c8:	4b21      	ldr	r3, [pc, #132]	; (8002350 <SystemClock_Config+0xcc>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a20      	ldr	r2, [pc, #128]	; (8002350 <SystemClock_Config+0xcc>)
 80022ce:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80022d2:	6013      	str	r3, [r2, #0]
 80022d4:	4b1e      	ldr	r3, [pc, #120]	; (8002350 <SystemClock_Config+0xcc>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80022dc:	607b      	str	r3, [r7, #4]
 80022de:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80022e0:	2302      	movs	r3, #2
 80022e2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022e4:	2301      	movs	r3, #1
 80022e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022e8:	2310      	movs	r3, #16
 80022ea:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022ec:	2302      	movs	r3, #2
 80022ee:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80022f0:	2300      	movs	r3, #0
 80022f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80022f4:	2308      	movs	r3, #8
 80022f6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80022f8:	2364      	movs	r3, #100	; 0x64
 80022fa:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022fc:	2302      	movs	r3, #2
 80022fe:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002300:	2304      	movs	r3, #4
 8002302:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002304:	f107 0320 	add.w	r3, r7, #32
 8002308:	4618      	mov	r0, r3
 800230a:	f002 f8e3 	bl	80044d4 <HAL_RCC_OscConfig>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d001      	beq.n	8002318 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002314:	f000 fa14 	bl	8002740 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002318:	230f      	movs	r3, #15
 800231a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800231c:	2302      	movs	r3, #2
 800231e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002320:	2300      	movs	r3, #0
 8002322:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002324:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002328:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800232a:	2300      	movs	r3, #0
 800232c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800232e:	f107 030c 	add.w	r3, r7, #12
 8002332:	2103      	movs	r1, #3
 8002334:	4618      	mov	r0, r3
 8002336:	f002 fb45 	bl	80049c4 <HAL_RCC_ClockConfig>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002340:	f000 f9fe 	bl	8002740 <Error_Handler>
  }
}
 8002344:	bf00      	nop
 8002346:	3750      	adds	r7, #80	; 0x50
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	40023800 	.word	0x40023800
 8002350:	40007000 	.word	0x40007000

08002354 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002358:	4b18      	ldr	r3, [pc, #96]	; (80023bc <MX_ADC1_Init+0x68>)
 800235a:	4a19      	ldr	r2, [pc, #100]	; (80023c0 <MX_ADC1_Init+0x6c>)
 800235c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800235e:	4b17      	ldr	r3, [pc, #92]	; (80023bc <MX_ADC1_Init+0x68>)
 8002360:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002364:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002366:	4b15      	ldr	r3, [pc, #84]	; (80023bc <MX_ADC1_Init+0x68>)
 8002368:	2200      	movs	r2, #0
 800236a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800236c:	4b13      	ldr	r3, [pc, #76]	; (80023bc <MX_ADC1_Init+0x68>)
 800236e:	2201      	movs	r2, #1
 8002370:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002372:	4b12      	ldr	r3, [pc, #72]	; (80023bc <MX_ADC1_Init+0x68>)
 8002374:	2201      	movs	r2, #1
 8002376:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002378:	4b10      	ldr	r3, [pc, #64]	; (80023bc <MX_ADC1_Init+0x68>)
 800237a:	2200      	movs	r2, #0
 800237c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002380:	4b0e      	ldr	r3, [pc, #56]	; (80023bc <MX_ADC1_Init+0x68>)
 8002382:	2200      	movs	r2, #0
 8002384:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002386:	4b0d      	ldr	r3, [pc, #52]	; (80023bc <MX_ADC1_Init+0x68>)
 8002388:	4a0e      	ldr	r2, [pc, #56]	; (80023c4 <MX_ADC1_Init+0x70>)
 800238a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800238c:	4b0b      	ldr	r3, [pc, #44]	; (80023bc <MX_ADC1_Init+0x68>)
 800238e:	2200      	movs	r2, #0
 8002390:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002392:	4b0a      	ldr	r3, [pc, #40]	; (80023bc <MX_ADC1_Init+0x68>)
 8002394:	2201      	movs	r2, #1
 8002396:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002398:	4b08      	ldr	r3, [pc, #32]	; (80023bc <MX_ADC1_Init+0x68>)
 800239a:	2200      	movs	r2, #0
 800239c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80023a0:	4b06      	ldr	r3, [pc, #24]	; (80023bc <MX_ADC1_Init+0x68>)
 80023a2:	2201      	movs	r2, #1
 80023a4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80023a6:	4805      	ldr	r0, [pc, #20]	; (80023bc <MX_ADC1_Init+0x68>)
 80023a8:	f000 fdd8 	bl	8002f5c <HAL_ADC_Init>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <MX_ADC1_Init+0x62>
  {
    Error_Handler();
 80023b2:	f000 f9c5 	bl	8002740 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	200002cc 	.word	0x200002cc
 80023c0:	40012000 	.word	0x40012000
 80023c4:	0f000001 	.word	0x0f000001

080023c8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b086      	sub	sp, #24
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023ce:	f107 0308 	add.w	r3, r7, #8
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	605a      	str	r2, [r3, #4]
 80023d8:	609a      	str	r2, [r3, #8]
 80023da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023dc:	463b      	mov	r3, r7
 80023de:	2200      	movs	r2, #0
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80023e4:	4b1e      	ldr	r3, [pc, #120]	; (8002460 <MX_TIM1_Init+0x98>)
 80023e6:	4a1f      	ldr	r2, [pc, #124]	; (8002464 <MX_TIM1_Init+0x9c>)
 80023e8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 80023ea:	4b1d      	ldr	r3, [pc, #116]	; (8002460 <MX_TIM1_Init+0x98>)
 80023ec:	2263      	movs	r2, #99	; 0x63
 80023ee:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023f0:	4b1b      	ldr	r3, [pc, #108]	; (8002460 <MX_TIM1_Init+0x98>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xffff-1;
 80023f6:	4b1a      	ldr	r3, [pc, #104]	; (8002460 <MX_TIM1_Init+0x98>)
 80023f8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80023fc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023fe:	4b18      	ldr	r3, [pc, #96]	; (8002460 <MX_TIM1_Init+0x98>)
 8002400:	2200      	movs	r2, #0
 8002402:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002404:	4b16      	ldr	r3, [pc, #88]	; (8002460 <MX_TIM1_Init+0x98>)
 8002406:	2200      	movs	r2, #0
 8002408:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800240a:	4b15      	ldr	r3, [pc, #84]	; (8002460 <MX_TIM1_Init+0x98>)
 800240c:	2200      	movs	r2, #0
 800240e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002410:	4813      	ldr	r0, [pc, #76]	; (8002460 <MX_TIM1_Init+0x98>)
 8002412:	f002 fcb7 	bl	8004d84 <HAL_TIM_Base_Init>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800241c:	f000 f990 	bl	8002740 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002420:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002424:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002426:	f107 0308 	add.w	r3, r7, #8
 800242a:	4619      	mov	r1, r3
 800242c:	480c      	ldr	r0, [pc, #48]	; (8002460 <MX_TIM1_Init+0x98>)
 800242e:	f002 fcf8 	bl	8004e22 <HAL_TIM_ConfigClockSource>
 8002432:	4603      	mov	r3, r0
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002438:	f000 f982 	bl	8002740 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800243c:	2300      	movs	r3, #0
 800243e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002440:	2300      	movs	r3, #0
 8002442:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002444:	463b      	mov	r3, r7
 8002446:	4619      	mov	r1, r3
 8002448:	4805      	ldr	r0, [pc, #20]	; (8002460 <MX_TIM1_Init+0x98>)
 800244a:	f002 fed7 	bl	80051fc <HAL_TIMEx_MasterConfigSynchronization>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002454:	f000 f974 	bl	8002740 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002458:	bf00      	nop
 800245a:	3718      	adds	r7, #24
 800245c:	46bd      	mov	sp, r7
 800245e:	bd80      	pop	{r7, pc}
 8002460:	20000374 	.word	0x20000374
 8002464:	40010000 	.word	0x40010000

08002468 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800246c:	4b11      	ldr	r3, [pc, #68]	; (80024b4 <MX_USART1_UART_Init+0x4c>)
 800246e:	4a12      	ldr	r2, [pc, #72]	; (80024b8 <MX_USART1_UART_Init+0x50>)
 8002470:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002472:	4b10      	ldr	r3, [pc, #64]	; (80024b4 <MX_USART1_UART_Init+0x4c>)
 8002474:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002478:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800247a:	4b0e      	ldr	r3, [pc, #56]	; (80024b4 <MX_USART1_UART_Init+0x4c>)
 800247c:	2200      	movs	r2, #0
 800247e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002480:	4b0c      	ldr	r3, [pc, #48]	; (80024b4 <MX_USART1_UART_Init+0x4c>)
 8002482:	2200      	movs	r2, #0
 8002484:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002486:	4b0b      	ldr	r3, [pc, #44]	; (80024b4 <MX_USART1_UART_Init+0x4c>)
 8002488:	2200      	movs	r2, #0
 800248a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800248c:	4b09      	ldr	r3, [pc, #36]	; (80024b4 <MX_USART1_UART_Init+0x4c>)
 800248e:	220c      	movs	r2, #12
 8002490:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002492:	4b08      	ldr	r3, [pc, #32]	; (80024b4 <MX_USART1_UART_Init+0x4c>)
 8002494:	2200      	movs	r2, #0
 8002496:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002498:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <MX_USART1_UART_Init+0x4c>)
 800249a:	2200      	movs	r2, #0
 800249c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800249e:	4805      	ldr	r0, [pc, #20]	; (80024b4 <MX_USART1_UART_Init+0x4c>)
 80024a0:	f002 ff1a 	bl	80052d8 <HAL_UART_Init>
 80024a4:	4603      	mov	r3, r0
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d001      	beq.n	80024ae <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80024aa:	f000 f949 	bl	8002740 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	200003bc 	.word	0x200003bc
 80024b8:	40011000 	.word	0x40011000

080024bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80024c0:	4b11      	ldr	r3, [pc, #68]	; (8002508 <MX_USART2_UART_Init+0x4c>)
 80024c2:	4a12      	ldr	r2, [pc, #72]	; (800250c <MX_USART2_UART_Init+0x50>)
 80024c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80024c6:	4b10      	ldr	r3, [pc, #64]	; (8002508 <MX_USART2_UART_Init+0x4c>)
 80024c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80024ce:	4b0e      	ldr	r3, [pc, #56]	; (8002508 <MX_USART2_UART_Init+0x4c>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80024d4:	4b0c      	ldr	r3, [pc, #48]	; (8002508 <MX_USART2_UART_Init+0x4c>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80024da:	4b0b      	ldr	r3, [pc, #44]	; (8002508 <MX_USART2_UART_Init+0x4c>)
 80024dc:	2200      	movs	r2, #0
 80024de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80024e0:	4b09      	ldr	r3, [pc, #36]	; (8002508 <MX_USART2_UART_Init+0x4c>)
 80024e2:	220c      	movs	r2, #12
 80024e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024e6:	4b08      	ldr	r3, [pc, #32]	; (8002508 <MX_USART2_UART_Init+0x4c>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80024ec:	4b06      	ldr	r3, [pc, #24]	; (8002508 <MX_USART2_UART_Init+0x4c>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80024f2:	4805      	ldr	r0, [pc, #20]	; (8002508 <MX_USART2_UART_Init+0x4c>)
 80024f4:	f002 fef0 	bl	80052d8 <HAL_UART_Init>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d001      	beq.n	8002502 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80024fe:	f000 f91f 	bl	8002740 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002502:	bf00      	nop
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	20000404 	.word	0x20000404
 800250c:	40004400 	.word	0x40004400

08002510 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002514:	4b11      	ldr	r3, [pc, #68]	; (800255c <MX_USART6_UART_Init+0x4c>)
 8002516:	4a12      	ldr	r2, [pc, #72]	; (8002560 <MX_USART6_UART_Init+0x50>)
 8002518:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800251a:	4b10      	ldr	r3, [pc, #64]	; (800255c <MX_USART6_UART_Init+0x4c>)
 800251c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002520:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002522:	4b0e      	ldr	r3, [pc, #56]	; (800255c <MX_USART6_UART_Init+0x4c>)
 8002524:	2200      	movs	r2, #0
 8002526:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002528:	4b0c      	ldr	r3, [pc, #48]	; (800255c <MX_USART6_UART_Init+0x4c>)
 800252a:	2200      	movs	r2, #0
 800252c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800252e:	4b0b      	ldr	r3, [pc, #44]	; (800255c <MX_USART6_UART_Init+0x4c>)
 8002530:	2200      	movs	r2, #0
 8002532:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002534:	4b09      	ldr	r3, [pc, #36]	; (800255c <MX_USART6_UART_Init+0x4c>)
 8002536:	220c      	movs	r2, #12
 8002538:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800253a:	4b08      	ldr	r3, [pc, #32]	; (800255c <MX_USART6_UART_Init+0x4c>)
 800253c:	2200      	movs	r2, #0
 800253e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002540:	4b06      	ldr	r3, [pc, #24]	; (800255c <MX_USART6_UART_Init+0x4c>)
 8002542:	2200      	movs	r2, #0
 8002544:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002546:	4805      	ldr	r0, [pc, #20]	; (800255c <MX_USART6_UART_Init+0x4c>)
 8002548:	f002 fec6 	bl	80052d8 <HAL_UART_Init>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002552:	f000 f8f5 	bl	8002740 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	2000044c 	.word	0x2000044c
 8002560:	40011400 	.word	0x40011400

08002564 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	607b      	str	r3, [r7, #4]
 800256e:	4b1f      	ldr	r3, [pc, #124]	; (80025ec <MX_DMA_Init+0x88>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002572:	4a1e      	ldr	r2, [pc, #120]	; (80025ec <MX_DMA_Init+0x88>)
 8002574:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002578:	6313      	str	r3, [r2, #48]	; 0x30
 800257a:	4b1c      	ldr	r3, [pc, #112]	; (80025ec <MX_DMA_Init+0x88>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002582:	607b      	str	r3, [r7, #4]
 8002584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	603b      	str	r3, [r7, #0]
 800258a:	4b18      	ldr	r3, [pc, #96]	; (80025ec <MX_DMA_Init+0x88>)
 800258c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258e:	4a17      	ldr	r2, [pc, #92]	; (80025ec <MX_DMA_Init+0x88>)
 8002590:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002594:	6313      	str	r3, [r2, #48]	; 0x30
 8002596:	4b15      	ldr	r3, [pc, #84]	; (80025ec <MX_DMA_Init+0x88>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800259e:	603b      	str	r3, [r7, #0]
 80025a0:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80025a2:	2200      	movs	r2, #0
 80025a4:	2100      	movs	r1, #0
 80025a6:	2010      	movs	r0, #16
 80025a8:	f001 f9a5 	bl	80038f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80025ac:	2010      	movs	r0, #16
 80025ae:	f001 f9be 	bl	800392e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80025b2:	2200      	movs	r2, #0
 80025b4:	2100      	movs	r1, #0
 80025b6:	2038      	movs	r0, #56	; 0x38
 80025b8:	f001 f99d 	bl	80038f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80025bc:	2038      	movs	r0, #56	; 0x38
 80025be:	f001 f9b6 	bl	800392e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80025c2:	2200      	movs	r2, #0
 80025c4:	2100      	movs	r1, #0
 80025c6:	2039      	movs	r0, #57	; 0x39
 80025c8:	f001 f995 	bl	80038f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80025cc:	2039      	movs	r0, #57	; 0x39
 80025ce:	f001 f9ae 	bl	800392e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80025d2:	2200      	movs	r2, #0
 80025d4:	2100      	movs	r1, #0
 80025d6:	203a      	movs	r0, #58	; 0x3a
 80025d8:	f001 f98d 	bl	80038f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80025dc:	203a      	movs	r0, #58	; 0x3a
 80025de:	f001 f9a6 	bl	800392e <HAL_NVIC_EnableIRQ>

}
 80025e2:	bf00      	nop
 80025e4:	3708      	adds	r7, #8
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	40023800 	.word	0x40023800

080025f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b08a      	sub	sp, #40	; 0x28
 80025f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025f6:	f107 0314 	add.w	r3, r7, #20
 80025fa:	2200      	movs	r2, #0
 80025fc:	601a      	str	r2, [r3, #0]
 80025fe:	605a      	str	r2, [r3, #4]
 8002600:	609a      	str	r2, [r3, #8]
 8002602:	60da      	str	r2, [r3, #12]
 8002604:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002606:	2300      	movs	r3, #0
 8002608:	613b      	str	r3, [r7, #16]
 800260a:	4b49      	ldr	r3, [pc, #292]	; (8002730 <MX_GPIO_Init+0x140>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800260e:	4a48      	ldr	r2, [pc, #288]	; (8002730 <MX_GPIO_Init+0x140>)
 8002610:	f043 0304 	orr.w	r3, r3, #4
 8002614:	6313      	str	r3, [r2, #48]	; 0x30
 8002616:	4b46      	ldr	r3, [pc, #280]	; (8002730 <MX_GPIO_Init+0x140>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800261a:	f003 0304 	and.w	r3, r3, #4
 800261e:	613b      	str	r3, [r7, #16]
 8002620:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	60fb      	str	r3, [r7, #12]
 8002626:	4b42      	ldr	r3, [pc, #264]	; (8002730 <MX_GPIO_Init+0x140>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262a:	4a41      	ldr	r2, [pc, #260]	; (8002730 <MX_GPIO_Init+0x140>)
 800262c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002630:	6313      	str	r3, [r2, #48]	; 0x30
 8002632:	4b3f      	ldr	r3, [pc, #252]	; (8002730 <MX_GPIO_Init+0x140>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002636:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800263a:	60fb      	str	r3, [r7, #12]
 800263c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	60bb      	str	r3, [r7, #8]
 8002642:	4b3b      	ldr	r3, [pc, #236]	; (8002730 <MX_GPIO_Init+0x140>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002646:	4a3a      	ldr	r2, [pc, #232]	; (8002730 <MX_GPIO_Init+0x140>)
 8002648:	f043 0301 	orr.w	r3, r3, #1
 800264c:	6313      	str	r3, [r2, #48]	; 0x30
 800264e:	4b38      	ldr	r3, [pc, #224]	; (8002730 <MX_GPIO_Init+0x140>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	60bb      	str	r3, [r7, #8]
 8002658:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800265a:	2300      	movs	r3, #0
 800265c:	607b      	str	r3, [r7, #4]
 800265e:	4b34      	ldr	r3, [pc, #208]	; (8002730 <MX_GPIO_Init+0x140>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002662:	4a33      	ldr	r2, [pc, #204]	; (8002730 <MX_GPIO_Init+0x140>)
 8002664:	f043 0302 	orr.w	r3, r3, #2
 8002668:	6313      	str	r3, [r2, #48]	; 0x30
 800266a:	4b31      	ldr	r3, [pc, #196]	; (8002730 <MX_GPIO_Init+0x140>)
 800266c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266e:	f003 0302 	and.w	r3, r3, #2
 8002672:	607b      	str	r3, [r7, #4]
 8002674:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8002676:	2200      	movs	r2, #0
 8002678:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800267c:	482d      	ldr	r0, [pc, #180]	; (8002734 <MX_GPIO_Init+0x144>)
 800267e:	f001 ff0f 	bl	80044a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_BLUE_Pin|LED_GREEN_Pin|LED_RED_Pin|MUL_SCK_Pin
 8002682:	2200      	movs	r2, #0
 8002684:	f24e 11f8 	movw	r1, #57848	; 0xe1f8
 8002688:	482b      	ldr	r0, [pc, #172]	; (8002738 <MX_GPIO_Init+0x148>)
 800268a:	f001 ff09 	bl	80044a0 <HAL_GPIO_WritePin>
                          |MUL_Latch_Pin|MUL_MOSI_Pin|LCD_CS_Pin|LCD_RS_Pin
                          |LCD_WR_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 800268e:	2200      	movs	r2, #0
 8002690:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002694:	4829      	ldr	r0, [pc, #164]	; (800273c <MX_GPIO_Init+0x14c>)
 8002696:	f001 ff03 	bl	80044a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_BUILTIN_Pin */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin;
 800269a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800269e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026a0:	2301      	movs	r3, #1
 80026a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a4:	2300      	movs	r3, #0
 80026a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026a8:	2300      	movs	r3, #0
 80026aa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_BUILTIN_GPIO_Port, &GPIO_InitStruct);
 80026ac:	f107 0314 	add.w	r3, r7, #20
 80026b0:	4619      	mov	r1, r3
 80026b2:	4820      	ldr	r0, [pc, #128]	; (8002734 <MX_GPIO_Init+0x144>)
 80026b4:	f001 fd58 	bl	8004168 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT22_Pin */
  GPIO_InitStruct.Pin = DHT22_Pin;
 80026b8:	2301      	movs	r3, #1
 80026ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026bc:	2300      	movs	r3, #0
 80026be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c0:	2300      	movs	r3, #0
 80026c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DHT22_GPIO_Port, &GPIO_InitStruct);
 80026c4:	f107 0314 	add.w	r3, r7, #20
 80026c8:	4619      	mov	r1, r3
 80026ca:	481c      	ldr	r0, [pc, #112]	; (800273c <MX_GPIO_Init+0x14c>)
 80026cc:	f001 fd4c 	bl	8004168 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_BLUE_Pin LED_GREEN_Pin LED_RED_Pin MUL_SCK_Pin
                           MUL_Latch_Pin MUL_MOSI_Pin LCD_CS_Pin LCD_RS_Pin
                           LCD_WR_Pin */
  GPIO_InitStruct.Pin = LED_BLUE_Pin|LED_GREEN_Pin|LED_RED_Pin|MUL_SCK_Pin
 80026d0:	f24e 13f8 	movw	r3, #57848	; 0xe1f8
 80026d4:	617b      	str	r3, [r7, #20]
                          |MUL_Latch_Pin|MUL_MOSI_Pin|LCD_CS_Pin|LCD_RS_Pin
                          |LCD_WR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026d6:	2301      	movs	r3, #1
 80026d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026da:	2300      	movs	r3, #0
 80026dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026de:	2300      	movs	r3, #0
 80026e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026e2:	f107 0314 	add.w	r3, r7, #20
 80026e6:	4619      	mov	r1, r3
 80026e8:	4813      	ldr	r0, [pc, #76]	; (8002738 <MX_GPIO_Init+0x148>)
 80026ea:	f001 fd3d 	bl	8004168 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 80026ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026f4:	2301      	movs	r3, #1
 80026f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f8:	2300      	movs	r3, #0
 80026fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fc:	2300      	movs	r3, #0
 80026fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8002700:	f107 0314 	add.w	r3, r7, #20
 8002704:	4619      	mov	r1, r3
 8002706:	480d      	ldr	r0, [pc, #52]	; (800273c <MX_GPIO_Init+0x14c>)
 8002708:	f001 fd2e 	bl	8004168 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RD_Pin */
  GPIO_InitStruct.Pin = LCD_RD_Pin;
 800270c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002710:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002712:	2300      	movs	r3, #0
 8002714:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002716:	2300      	movs	r3, #0
 8002718:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LCD_RD_GPIO_Port, &GPIO_InitStruct);
 800271a:	f107 0314 	add.w	r3, r7, #20
 800271e:	4619      	mov	r1, r3
 8002720:	4805      	ldr	r0, [pc, #20]	; (8002738 <MX_GPIO_Init+0x148>)
 8002722:	f001 fd21 	bl	8004168 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002726:	bf00      	nop
 8002728:	3728      	adds	r7, #40	; 0x28
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40023800 	.word	0x40023800
 8002734:	40020800 	.word	0x40020800
 8002738:	40020400 	.word	0x40020400
 800273c:	40020000 	.word	0x40020000

08002740 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002744:	b672      	cpsid	i
}
 8002746:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002748:	e7fe      	b.n	8002748 <Error_Handler+0x8>
	...

0800274c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002752:	2300      	movs	r3, #0
 8002754:	607b      	str	r3, [r7, #4]
 8002756:	4b10      	ldr	r3, [pc, #64]	; (8002798 <HAL_MspInit+0x4c>)
 8002758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800275a:	4a0f      	ldr	r2, [pc, #60]	; (8002798 <HAL_MspInit+0x4c>)
 800275c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002760:	6453      	str	r3, [r2, #68]	; 0x44
 8002762:	4b0d      	ldr	r3, [pc, #52]	; (8002798 <HAL_MspInit+0x4c>)
 8002764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002766:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800276a:	607b      	str	r3, [r7, #4]
 800276c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800276e:	2300      	movs	r3, #0
 8002770:	603b      	str	r3, [r7, #0]
 8002772:	4b09      	ldr	r3, [pc, #36]	; (8002798 <HAL_MspInit+0x4c>)
 8002774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002776:	4a08      	ldr	r2, [pc, #32]	; (8002798 <HAL_MspInit+0x4c>)
 8002778:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800277c:	6413      	str	r3, [r2, #64]	; 0x40
 800277e:	4b06      	ldr	r3, [pc, #24]	; (8002798 <HAL_MspInit+0x4c>)
 8002780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002786:	603b      	str	r3, [r7, #0]
 8002788:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	40023800 	.word	0x40023800

0800279c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b08a      	sub	sp, #40	; 0x28
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027a4:	f107 0314 	add.w	r3, r7, #20
 80027a8:	2200      	movs	r2, #0
 80027aa:	601a      	str	r2, [r3, #0]
 80027ac:	605a      	str	r2, [r3, #4]
 80027ae:	609a      	str	r2, [r3, #8]
 80027b0:	60da      	str	r2, [r3, #12]
 80027b2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a2f      	ldr	r2, [pc, #188]	; (8002878 <HAL_ADC_MspInit+0xdc>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d157      	bne.n	800286e <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	613b      	str	r3, [r7, #16]
 80027c2:	4b2e      	ldr	r3, [pc, #184]	; (800287c <HAL_ADC_MspInit+0xe0>)
 80027c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027c6:	4a2d      	ldr	r2, [pc, #180]	; (800287c <HAL_ADC_MspInit+0xe0>)
 80027c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027cc:	6453      	str	r3, [r2, #68]	; 0x44
 80027ce:	4b2b      	ldr	r3, [pc, #172]	; (800287c <HAL_ADC_MspInit+0xe0>)
 80027d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027d6:	613b      	str	r3, [r7, #16]
 80027d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027da:	2300      	movs	r3, #0
 80027dc:	60fb      	str	r3, [r7, #12]
 80027de:	4b27      	ldr	r3, [pc, #156]	; (800287c <HAL_ADC_MspInit+0xe0>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e2:	4a26      	ldr	r2, [pc, #152]	; (800287c <HAL_ADC_MspInit+0xe0>)
 80027e4:	f043 0301 	orr.w	r3, r3, #1
 80027e8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ea:	4b24      	ldr	r3, [pc, #144]	; (800287c <HAL_ADC_MspInit+0xe0>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 80027f6:	2312      	movs	r3, #18
 80027f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027fa:	2303      	movs	r3, #3
 80027fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002802:	f107 0314 	add.w	r3, r7, #20
 8002806:	4619      	mov	r1, r3
 8002808:	481d      	ldr	r0, [pc, #116]	; (8002880 <HAL_ADC_MspInit+0xe4>)
 800280a:	f001 fcad 	bl	8004168 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800280e:	4b1d      	ldr	r3, [pc, #116]	; (8002884 <HAL_ADC_MspInit+0xe8>)
 8002810:	4a1d      	ldr	r2, [pc, #116]	; (8002888 <HAL_ADC_MspInit+0xec>)
 8002812:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002814:	4b1b      	ldr	r3, [pc, #108]	; (8002884 <HAL_ADC_MspInit+0xe8>)
 8002816:	2200      	movs	r2, #0
 8002818:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800281a:	4b1a      	ldr	r3, [pc, #104]	; (8002884 <HAL_ADC_MspInit+0xe8>)
 800281c:	2200      	movs	r2, #0
 800281e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002820:	4b18      	ldr	r3, [pc, #96]	; (8002884 <HAL_ADC_MspInit+0xe8>)
 8002822:	2200      	movs	r2, #0
 8002824:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002826:	4b17      	ldr	r3, [pc, #92]	; (8002884 <HAL_ADC_MspInit+0xe8>)
 8002828:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800282c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800282e:	4b15      	ldr	r3, [pc, #84]	; (8002884 <HAL_ADC_MspInit+0xe8>)
 8002830:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002834:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002836:	4b13      	ldr	r3, [pc, #76]	; (8002884 <HAL_ADC_MspInit+0xe8>)
 8002838:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800283c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800283e:	4b11      	ldr	r3, [pc, #68]	; (8002884 <HAL_ADC_MspInit+0xe8>)
 8002840:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002844:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002846:	4b0f      	ldr	r3, [pc, #60]	; (8002884 <HAL_ADC_MspInit+0xe8>)
 8002848:	2200      	movs	r2, #0
 800284a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800284c:	4b0d      	ldr	r3, [pc, #52]	; (8002884 <HAL_ADC_MspInit+0xe8>)
 800284e:	2200      	movs	r2, #0
 8002850:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002852:	480c      	ldr	r0, [pc, #48]	; (8002884 <HAL_ADC_MspInit+0xe8>)
 8002854:	f001 f886 	bl	8003964 <HAL_DMA_Init>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800285e:	f7ff ff6f 	bl	8002740 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a07      	ldr	r2, [pc, #28]	; (8002884 <HAL_ADC_MspInit+0xe8>)
 8002866:	639a      	str	r2, [r3, #56]	; 0x38
 8002868:	4a06      	ldr	r2, [pc, #24]	; (8002884 <HAL_ADC_MspInit+0xe8>)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800286e:	bf00      	nop
 8002870:	3728      	adds	r7, #40	; 0x28
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40012000 	.word	0x40012000
 800287c:	40023800 	.word	0x40023800
 8002880:	40020000 	.word	0x40020000
 8002884:	20000314 	.word	0x20000314
 8002888:	40026410 	.word	0x40026410

0800288c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a0b      	ldr	r2, [pc, #44]	; (80028c8 <HAL_TIM_Base_MspInit+0x3c>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d10d      	bne.n	80028ba <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800289e:	2300      	movs	r3, #0
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	4b0a      	ldr	r3, [pc, #40]	; (80028cc <HAL_TIM_Base_MspInit+0x40>)
 80028a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a6:	4a09      	ldr	r2, [pc, #36]	; (80028cc <HAL_TIM_Base_MspInit+0x40>)
 80028a8:	f043 0301 	orr.w	r3, r3, #1
 80028ac:	6453      	str	r3, [r2, #68]	; 0x44
 80028ae:	4b07      	ldr	r3, [pc, #28]	; (80028cc <HAL_TIM_Base_MspInit+0x40>)
 80028b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	60fb      	str	r3, [r7, #12]
 80028b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80028ba:	bf00      	nop
 80028bc:	3714      	adds	r7, #20
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr
 80028c6:	bf00      	nop
 80028c8:	40010000 	.word	0x40010000
 80028cc:	40023800 	.word	0x40023800

080028d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b08e      	sub	sp, #56	; 0x38
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	605a      	str	r2, [r3, #4]
 80028e2:	609a      	str	r2, [r3, #8]
 80028e4:	60da      	str	r2, [r3, #12]
 80028e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a96      	ldr	r2, [pc, #600]	; (8002b48 <HAL_UART_MspInit+0x278>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d15c      	bne.n	80029ac <HAL_UART_MspInit+0xdc>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028f2:	2300      	movs	r3, #0
 80028f4:	623b      	str	r3, [r7, #32]
 80028f6:	4b95      	ldr	r3, [pc, #596]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 80028f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028fa:	4a94      	ldr	r2, [pc, #592]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 80028fc:	f043 0310 	orr.w	r3, r3, #16
 8002900:	6453      	str	r3, [r2, #68]	; 0x44
 8002902:	4b92      	ldr	r3, [pc, #584]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 8002904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002906:	f003 0310 	and.w	r3, r3, #16
 800290a:	623b      	str	r3, [r7, #32]
 800290c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800290e:	2300      	movs	r3, #0
 8002910:	61fb      	str	r3, [r7, #28]
 8002912:	4b8e      	ldr	r3, [pc, #568]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 8002914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002916:	4a8d      	ldr	r2, [pc, #564]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 8002918:	f043 0301 	orr.w	r3, r3, #1
 800291c:	6313      	str	r3, [r2, #48]	; 0x30
 800291e:	4b8b      	ldr	r3, [pc, #556]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	61fb      	str	r3, [r7, #28]
 8002928:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800292a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800292e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002930:	2302      	movs	r3, #2
 8002932:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002934:	2300      	movs	r3, #0
 8002936:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002938:	2303      	movs	r3, #3
 800293a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800293c:	2307      	movs	r3, #7
 800293e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002940:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002944:	4619      	mov	r1, r3
 8002946:	4882      	ldr	r0, [pc, #520]	; (8002b50 <HAL_UART_MspInit+0x280>)
 8002948:	f001 fc0e 	bl	8004168 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800294c:	4b81      	ldr	r3, [pc, #516]	; (8002b54 <HAL_UART_MspInit+0x284>)
 800294e:	4a82      	ldr	r2, [pc, #520]	; (8002b58 <HAL_UART_MspInit+0x288>)
 8002950:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002952:	4b80      	ldr	r3, [pc, #512]	; (8002b54 <HAL_UART_MspInit+0x284>)
 8002954:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002958:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800295a:	4b7e      	ldr	r3, [pc, #504]	; (8002b54 <HAL_UART_MspInit+0x284>)
 800295c:	2200      	movs	r2, #0
 800295e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002960:	4b7c      	ldr	r3, [pc, #496]	; (8002b54 <HAL_UART_MspInit+0x284>)
 8002962:	2200      	movs	r2, #0
 8002964:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002966:	4b7b      	ldr	r3, [pc, #492]	; (8002b54 <HAL_UART_MspInit+0x284>)
 8002968:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800296c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800296e:	4b79      	ldr	r3, [pc, #484]	; (8002b54 <HAL_UART_MspInit+0x284>)
 8002970:	2200      	movs	r2, #0
 8002972:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002974:	4b77      	ldr	r3, [pc, #476]	; (8002b54 <HAL_UART_MspInit+0x284>)
 8002976:	2200      	movs	r2, #0
 8002978:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800297a:	4b76      	ldr	r3, [pc, #472]	; (8002b54 <HAL_UART_MspInit+0x284>)
 800297c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002980:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002982:	4b74      	ldr	r3, [pc, #464]	; (8002b54 <HAL_UART_MspInit+0x284>)
 8002984:	2200      	movs	r2, #0
 8002986:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002988:	4b72      	ldr	r3, [pc, #456]	; (8002b54 <HAL_UART_MspInit+0x284>)
 800298a:	2200      	movs	r2, #0
 800298c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800298e:	4871      	ldr	r0, [pc, #452]	; (8002b54 <HAL_UART_MspInit+0x284>)
 8002990:	f000 ffe8 	bl	8003964 <HAL_DMA_Init>
 8002994:	4603      	mov	r3, r0
 8002996:	2b00      	cmp	r3, #0
 8002998:	d001      	beq.n	800299e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800299a:	f7ff fed1 	bl	8002740 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a6c      	ldr	r2, [pc, #432]	; (8002b54 <HAL_UART_MspInit+0x284>)
 80029a2:	63da      	str	r2, [r3, #60]	; 0x3c
 80029a4:	4a6b      	ldr	r2, [pc, #428]	; (8002b54 <HAL_UART_MspInit+0x284>)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80029aa:	e0c9      	b.n	8002b40 <HAL_UART_MspInit+0x270>
  else if(huart->Instance==USART2)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a6a      	ldr	r2, [pc, #424]	; (8002b5c <HAL_UART_MspInit+0x28c>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d15b      	bne.n	8002a6e <HAL_UART_MspInit+0x19e>
    __HAL_RCC_USART2_CLK_ENABLE();
 80029b6:	2300      	movs	r3, #0
 80029b8:	61bb      	str	r3, [r7, #24]
 80029ba:	4b64      	ldr	r3, [pc, #400]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 80029bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029be:	4a63      	ldr	r2, [pc, #396]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 80029c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029c4:	6413      	str	r3, [r2, #64]	; 0x40
 80029c6:	4b61      	ldr	r3, [pc, #388]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 80029c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029ce:	61bb      	str	r3, [r7, #24]
 80029d0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d2:	2300      	movs	r3, #0
 80029d4:	617b      	str	r3, [r7, #20]
 80029d6:	4b5d      	ldr	r3, [pc, #372]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 80029d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029da:	4a5c      	ldr	r2, [pc, #368]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 80029dc:	f043 0301 	orr.w	r3, r3, #1
 80029e0:	6313      	str	r3, [r2, #48]	; 0x30
 80029e2:	4b5a      	ldr	r3, [pc, #360]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 80029e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e6:	f003 0301 	and.w	r3, r3, #1
 80029ea:	617b      	str	r3, [r7, #20]
 80029ec:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80029ee:	230c      	movs	r3, #12
 80029f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f2:	2302      	movs	r3, #2
 80029f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f6:	2300      	movs	r3, #0
 80029f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029fa:	2303      	movs	r3, #3
 80029fc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029fe:	2307      	movs	r3, #7
 8002a00:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a06:	4619      	mov	r1, r3
 8002a08:	4851      	ldr	r0, [pc, #324]	; (8002b50 <HAL_UART_MspInit+0x280>)
 8002a0a:	f001 fbad 	bl	8004168 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002a0e:	4b54      	ldr	r3, [pc, #336]	; (8002b60 <HAL_UART_MspInit+0x290>)
 8002a10:	4a54      	ldr	r2, [pc, #336]	; (8002b64 <HAL_UART_MspInit+0x294>)
 8002a12:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002a14:	4b52      	ldr	r3, [pc, #328]	; (8002b60 <HAL_UART_MspInit+0x290>)
 8002a16:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a1a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a1c:	4b50      	ldr	r3, [pc, #320]	; (8002b60 <HAL_UART_MspInit+0x290>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a22:	4b4f      	ldr	r3, [pc, #316]	; (8002b60 <HAL_UART_MspInit+0x290>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a28:	4b4d      	ldr	r3, [pc, #308]	; (8002b60 <HAL_UART_MspInit+0x290>)
 8002a2a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a2e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a30:	4b4b      	ldr	r3, [pc, #300]	; (8002b60 <HAL_UART_MspInit+0x290>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a36:	4b4a      	ldr	r3, [pc, #296]	; (8002b60 <HAL_UART_MspInit+0x290>)
 8002a38:	2200      	movs	r2, #0
 8002a3a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002a3c:	4b48      	ldr	r3, [pc, #288]	; (8002b60 <HAL_UART_MspInit+0x290>)
 8002a3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a42:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a44:	4b46      	ldr	r3, [pc, #280]	; (8002b60 <HAL_UART_MspInit+0x290>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a4a:	4b45      	ldr	r3, [pc, #276]	; (8002b60 <HAL_UART_MspInit+0x290>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002a50:	4843      	ldr	r0, [pc, #268]	; (8002b60 <HAL_UART_MspInit+0x290>)
 8002a52:	f000 ff87 	bl	8003964 <HAL_DMA_Init>
 8002a56:	4603      	mov	r3, r0
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d001      	beq.n	8002a60 <HAL_UART_MspInit+0x190>
      Error_Handler();
 8002a5c:	f7ff fe70 	bl	8002740 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	4a3f      	ldr	r2, [pc, #252]	; (8002b60 <HAL_UART_MspInit+0x290>)
 8002a64:	63da      	str	r2, [r3, #60]	; 0x3c
 8002a66:	4a3e      	ldr	r2, [pc, #248]	; (8002b60 <HAL_UART_MspInit+0x290>)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002a6c:	e068      	b.n	8002b40 <HAL_UART_MspInit+0x270>
  else if(huart->Instance==USART6)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a3d      	ldr	r2, [pc, #244]	; (8002b68 <HAL_UART_MspInit+0x298>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d163      	bne.n	8002b40 <HAL_UART_MspInit+0x270>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002a78:	2300      	movs	r3, #0
 8002a7a:	613b      	str	r3, [r7, #16]
 8002a7c:	4b33      	ldr	r3, [pc, #204]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 8002a7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a80:	4a32      	ldr	r2, [pc, #200]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 8002a82:	f043 0320 	orr.w	r3, r3, #32
 8002a86:	6453      	str	r3, [r2, #68]	; 0x44
 8002a88:	4b30      	ldr	r3, [pc, #192]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 8002a8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a8c:	f003 0320 	and.w	r3, r3, #32
 8002a90:	613b      	str	r3, [r7, #16]
 8002a92:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a94:	2300      	movs	r3, #0
 8002a96:	60fb      	str	r3, [r7, #12]
 8002a98:	4b2c      	ldr	r3, [pc, #176]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 8002a9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9c:	4a2b      	ldr	r2, [pc, #172]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 8002a9e:	f043 0301 	orr.w	r3, r3, #1
 8002aa2:	6313      	str	r3, [r2, #48]	; 0x30
 8002aa4:	4b29      	ldr	r3, [pc, #164]	; (8002b4c <HAL_UART_MspInit+0x27c>)
 8002aa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa8:	f003 0301 	and.w	r3, r3, #1
 8002aac:	60fb      	str	r3, [r7, #12]
 8002aae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002ab0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002ab4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aba:	2300      	movs	r3, #0
 8002abc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002ac2:	2308      	movs	r3, #8
 8002ac4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ac6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002aca:	4619      	mov	r1, r3
 8002acc:	4820      	ldr	r0, [pc, #128]	; (8002b50 <HAL_UART_MspInit+0x280>)
 8002ace:	f001 fb4b 	bl	8004168 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002ad2:	4b26      	ldr	r3, [pc, #152]	; (8002b6c <HAL_UART_MspInit+0x29c>)
 8002ad4:	4a26      	ldr	r2, [pc, #152]	; (8002b70 <HAL_UART_MspInit+0x2a0>)
 8002ad6:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002ad8:	4b24      	ldr	r3, [pc, #144]	; (8002b6c <HAL_UART_MspInit+0x29c>)
 8002ada:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8002ade:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ae0:	4b22      	ldr	r3, [pc, #136]	; (8002b6c <HAL_UART_MspInit+0x29c>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ae6:	4b21      	ldr	r3, [pc, #132]	; (8002b6c <HAL_UART_MspInit+0x29c>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002aec:	4b1f      	ldr	r3, [pc, #124]	; (8002b6c <HAL_UART_MspInit+0x29c>)
 8002aee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002af2:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002af4:	4b1d      	ldr	r3, [pc, #116]	; (8002b6c <HAL_UART_MspInit+0x29c>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002afa:	4b1c      	ldr	r3, [pc, #112]	; (8002b6c <HAL_UART_MspInit+0x29c>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002b00:	4b1a      	ldr	r3, [pc, #104]	; (8002b6c <HAL_UART_MspInit+0x29c>)
 8002b02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b06:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002b08:	4b18      	ldr	r3, [pc, #96]	; (8002b6c <HAL_UART_MspInit+0x29c>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b0e:	4b17      	ldr	r3, [pc, #92]	; (8002b6c <HAL_UART_MspInit+0x29c>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002b14:	4815      	ldr	r0, [pc, #84]	; (8002b6c <HAL_UART_MspInit+0x29c>)
 8002b16:	f000 ff25 	bl	8003964 <HAL_DMA_Init>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <HAL_UART_MspInit+0x254>
      Error_Handler();
 8002b20:	f7ff fe0e 	bl	8002740 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a11      	ldr	r2, [pc, #68]	; (8002b6c <HAL_UART_MspInit+0x29c>)
 8002b28:	63da      	str	r2, [r3, #60]	; 0x3c
 8002b2a:	4a10      	ldr	r2, [pc, #64]	; (8002b6c <HAL_UART_MspInit+0x29c>)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002b30:	2200      	movs	r2, #0
 8002b32:	2100      	movs	r1, #0
 8002b34:	2047      	movs	r0, #71	; 0x47
 8002b36:	f000 fede 	bl	80038f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002b3a:	2047      	movs	r0, #71	; 0x47
 8002b3c:	f000 fef7 	bl	800392e <HAL_NVIC_EnableIRQ>
}
 8002b40:	bf00      	nop
 8002b42:	3738      	adds	r7, #56	; 0x38
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	40011000 	.word	0x40011000
 8002b4c:	40023800 	.word	0x40023800
 8002b50:	40020000 	.word	0x40020000
 8002b54:	20000494 	.word	0x20000494
 8002b58:	40026440 	.word	0x40026440
 8002b5c:	40004400 	.word	0x40004400
 8002b60:	200004f4 	.word	0x200004f4
 8002b64:	40026088 	.word	0x40026088
 8002b68:	40011400 	.word	0x40011400
 8002b6c:	20000554 	.word	0x20000554
 8002b70:	40026428 	.word	0x40026428

08002b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b78:	e7fe      	b.n	8002b78 <NMI_Handler+0x4>

08002b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b7e:	e7fe      	b.n	8002b7e <HardFault_Handler+0x4>

08002b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b84:	e7fe      	b.n	8002b84 <MemManage_Handler+0x4>

08002b86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b86:	b480      	push	{r7}
 8002b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b8a:	e7fe      	b.n	8002b8a <BusFault_Handler+0x4>

08002b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b90:	e7fe      	b.n	8002b90 <UsageFault_Handler+0x4>

08002b92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b92:	b480      	push	{r7}
 8002b94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr

08002ba0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ba4:	bf00      	nop
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr

08002bae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bae:	b480      	push	{r7}
 8002bb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bb2:	bf00      	nop
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bba:	4770      	bx	lr

08002bbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bc0:	f000 f988 	bl	8002ed4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bc4:	bf00      	nop
 8002bc6:	bd80      	pop	{r7, pc}

08002bc8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002bcc:	4802      	ldr	r0, [pc, #8]	; (8002bd8 <DMA1_Stream5_IRQHandler+0x10>)
 8002bce:	f001 f861 	bl	8003c94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002bd2:	bf00      	nop
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	200004f4 	.word	0x200004f4

08002bdc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002be0:	4802      	ldr	r0, [pc, #8]	; (8002bec <DMA2_Stream0_IRQHandler+0x10>)
 8002be2:	f001 f857 	bl	8003c94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002be6:	bf00      	nop
 8002be8:	bd80      	pop	{r7, pc}
 8002bea:	bf00      	nop
 8002bec:	20000314 	.word	0x20000314

08002bf0 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002bf4:	4802      	ldr	r0, [pc, #8]	; (8002c00 <DMA2_Stream1_IRQHandler+0x10>)
 8002bf6:	f001 f84d 	bl	8003c94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002bfa:	bf00      	nop
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	20000554 	.word	0x20000554

08002c04 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002c08:	4802      	ldr	r0, [pc, #8]	; (8002c14 <DMA2_Stream2_IRQHandler+0x10>)
 8002c0a:	f001 f843 	bl	8003c94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002c0e:	bf00      	nop
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	20000494 	.word	0x20000494

08002c18 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002c1c:	4802      	ldr	r0, [pc, #8]	; (8002c28 <USART6_IRQHandler+0x10>)
 8002c1e:	f002 fc5b 	bl	80054d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002c22:	bf00      	nop
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	2000044c 	.word	0x2000044c

08002c2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  return 1;
 8002c30:	2301      	movs	r3, #1
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr

08002c3c <_kill>:

int _kill(int pid, int sig)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c46:	f004 fd1d 	bl	8007684 <__errno>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2216      	movs	r2, #22
 8002c4e:	601a      	str	r2, [r3, #0]
  return -1;
 8002c50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <_exit>:

void _exit (int status)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c64:	f04f 31ff 	mov.w	r1, #4294967295
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f7ff ffe7 	bl	8002c3c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c6e:	e7fe      	b.n	8002c6e <_exit+0x12>

08002c70 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	617b      	str	r3, [r7, #20]
 8002c80:	e00a      	b.n	8002c98 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c82:	f3af 8000 	nop.w
 8002c86:	4601      	mov	r1, r0
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	1c5a      	adds	r2, r3, #1
 8002c8c:	60ba      	str	r2, [r7, #8]
 8002c8e:	b2ca      	uxtb	r2, r1
 8002c90:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	3301      	adds	r3, #1
 8002c96:	617b      	str	r3, [r7, #20]
 8002c98:	697a      	ldr	r2, [r7, #20]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	dbf0      	blt.n	8002c82 <_read+0x12>
  }

  return len;
 8002ca0:	687b      	ldr	r3, [r7, #4]
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3718      	adds	r7, #24
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b086      	sub	sp, #24
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	60f8      	str	r0, [r7, #12]
 8002cb2:	60b9      	str	r1, [r7, #8]
 8002cb4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	617b      	str	r3, [r7, #20]
 8002cba:	e009      	b.n	8002cd0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	1c5a      	adds	r2, r3, #1
 8002cc0:	60ba      	str	r2, [r7, #8]
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	3301      	adds	r3, #1
 8002cce:	617b      	str	r3, [r7, #20]
 8002cd0:	697a      	ldr	r2, [r7, #20]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	dbf1      	blt.n	8002cbc <_write+0x12>
  }
  return len;
 8002cd8:	687b      	ldr	r3, [r7, #4]
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	3718      	adds	r7, #24
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <_close>:

int _close(int file)
{
 8002ce2:	b480      	push	{r7}
 8002ce4:	b083      	sub	sp, #12
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002cea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	370c      	adds	r7, #12
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf8:	4770      	bx	lr

08002cfa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002cfa:	b480      	push	{r7}
 8002cfc:	b083      	sub	sp, #12
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
 8002d02:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d0a:	605a      	str	r2, [r3, #4]
  return 0;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	370c      	adds	r7, #12
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr

08002d1a <_isatty>:

int _isatty(int file)
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	b083      	sub	sp, #12
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d22:	2301      	movs	r3, #1
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b085      	sub	sp, #20
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	60f8      	str	r0, [r7, #12]
 8002d38:	60b9      	str	r1, [r7, #8]
 8002d3a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3714      	adds	r7, #20
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr
	...

08002d4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d54:	4a14      	ldr	r2, [pc, #80]	; (8002da8 <_sbrk+0x5c>)
 8002d56:	4b15      	ldr	r3, [pc, #84]	; (8002dac <_sbrk+0x60>)
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d60:	4b13      	ldr	r3, [pc, #76]	; (8002db0 <_sbrk+0x64>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d102      	bne.n	8002d6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d68:	4b11      	ldr	r3, [pc, #68]	; (8002db0 <_sbrk+0x64>)
 8002d6a:	4a12      	ldr	r2, [pc, #72]	; (8002db4 <_sbrk+0x68>)
 8002d6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d6e:	4b10      	ldr	r3, [pc, #64]	; (8002db0 <_sbrk+0x64>)
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4413      	add	r3, r2
 8002d76:	693a      	ldr	r2, [r7, #16]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d207      	bcs.n	8002d8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d7c:	f004 fc82 	bl	8007684 <__errno>
 8002d80:	4603      	mov	r3, r0
 8002d82:	220c      	movs	r2, #12
 8002d84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d86:	f04f 33ff 	mov.w	r3, #4294967295
 8002d8a:	e009      	b.n	8002da0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d8c:	4b08      	ldr	r3, [pc, #32]	; (8002db0 <_sbrk+0x64>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d92:	4b07      	ldr	r3, [pc, #28]	; (8002db0 <_sbrk+0x64>)
 8002d94:	681a      	ldr	r2, [r3, #0]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4413      	add	r3, r2
 8002d9a:	4a05      	ldr	r2, [pc, #20]	; (8002db0 <_sbrk+0x64>)
 8002d9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3718      	adds	r7, #24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	20020000 	.word	0x20020000
 8002dac:	00000400 	.word	0x00000400
 8002db0:	20000624 	.word	0x20000624
 8002db4:	20000778 	.word	0x20000778

08002db8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002db8:	b480      	push	{r7}
 8002dba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002dbc:	4b06      	ldr	r3, [pc, #24]	; (8002dd8 <SystemInit+0x20>)
 8002dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dc2:	4a05      	ldr	r2, [pc, #20]	; (8002dd8 <SystemInit+0x20>)
 8002dc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002dc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002dcc:	bf00      	nop
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	e000ed00 	.word	0xe000ed00

08002ddc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002ddc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e14 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002de0:	f7ff ffea 	bl	8002db8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002de4:	480c      	ldr	r0, [pc, #48]	; (8002e18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002de6:	490d      	ldr	r1, [pc, #52]	; (8002e1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002de8:	4a0d      	ldr	r2, [pc, #52]	; (8002e20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002dea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002dec:	e002      	b.n	8002df4 <LoopCopyDataInit>

08002dee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002dee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002df0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002df2:	3304      	adds	r3, #4

08002df4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002df4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002df6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002df8:	d3f9      	bcc.n	8002dee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dfa:	4a0a      	ldr	r2, [pc, #40]	; (8002e24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002dfc:	4c0a      	ldr	r4, [pc, #40]	; (8002e28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002dfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e00:	e001      	b.n	8002e06 <LoopFillZerobss>

08002e02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e04:	3204      	adds	r2, #4

08002e06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e08:	d3fb      	bcc.n	8002e02 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002e0a:	f004 fc41 	bl	8007690 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e0e:	f7ff f99b 	bl	8002148 <main>
  bx  lr    
 8002e12:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002e14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e1c:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002e20:	0800b2c8 	.word	0x0800b2c8
  ldr r2, =_sbss
 8002e24:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002e28:	20000778 	.word	0x20000778

08002e2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e2c:	e7fe      	b.n	8002e2c <ADC_IRQHandler>
	...

08002e30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e34:	4b0e      	ldr	r3, [pc, #56]	; (8002e70 <HAL_Init+0x40>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a0d      	ldr	r2, [pc, #52]	; (8002e70 <HAL_Init+0x40>)
 8002e3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e3e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e40:	4b0b      	ldr	r3, [pc, #44]	; (8002e70 <HAL_Init+0x40>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a0a      	ldr	r2, [pc, #40]	; (8002e70 <HAL_Init+0x40>)
 8002e46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e4a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e4c:	4b08      	ldr	r3, [pc, #32]	; (8002e70 <HAL_Init+0x40>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a07      	ldr	r2, [pc, #28]	; (8002e70 <HAL_Init+0x40>)
 8002e52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e56:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e58:	2003      	movs	r0, #3
 8002e5a:	f000 fd41 	bl	80038e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e5e:	200f      	movs	r0, #15
 8002e60:	f000 f808 	bl	8002e74 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e64:	f7ff fc72 	bl	800274c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e68:	2300      	movs	r3, #0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	40023c00 	.word	0x40023c00

08002e74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b082      	sub	sp, #8
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e7c:	4b12      	ldr	r3, [pc, #72]	; (8002ec8 <HAL_InitTick+0x54>)
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	4b12      	ldr	r3, [pc, #72]	; (8002ecc <HAL_InitTick+0x58>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	4619      	mov	r1, r3
 8002e86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e92:	4618      	mov	r0, r3
 8002e94:	f000 fd59 	bl	800394a <HAL_SYSTICK_Config>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e00e      	b.n	8002ec0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2b0f      	cmp	r3, #15
 8002ea6:	d80a      	bhi.n	8002ebe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	6879      	ldr	r1, [r7, #4]
 8002eac:	f04f 30ff 	mov.w	r0, #4294967295
 8002eb0:	f000 fd21 	bl	80038f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002eb4:	4a06      	ldr	r2, [pc, #24]	; (8002ed0 <HAL_InitTick+0x5c>)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	e000      	b.n	8002ec0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3708      	adds	r7, #8
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	20000008 	.word	0x20000008
 8002ecc:	20000010 	.word	0x20000010
 8002ed0:	2000000c 	.word	0x2000000c

08002ed4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ed8:	4b06      	ldr	r3, [pc, #24]	; (8002ef4 <HAL_IncTick+0x20>)
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	461a      	mov	r2, r3
 8002ede:	4b06      	ldr	r3, [pc, #24]	; (8002ef8 <HAL_IncTick+0x24>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4413      	add	r3, r2
 8002ee4:	4a04      	ldr	r2, [pc, #16]	; (8002ef8 <HAL_IncTick+0x24>)
 8002ee6:	6013      	str	r3, [r2, #0]
}
 8002ee8:	bf00      	nop
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	20000010 	.word	0x20000010
 8002ef8:	20000628 	.word	0x20000628

08002efc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
  return uwTick;
 8002f00:	4b03      	ldr	r3, [pc, #12]	; (8002f10 <HAL_GetTick+0x14>)
 8002f02:	681b      	ldr	r3, [r3, #0]
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	20000628 	.word	0x20000628

08002f14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f1c:	f7ff ffee 	bl	8002efc <HAL_GetTick>
 8002f20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f2c:	d005      	beq.n	8002f3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f2e:	4b0a      	ldr	r3, [pc, #40]	; (8002f58 <HAL_Delay+0x44>)
 8002f30:	781b      	ldrb	r3, [r3, #0]
 8002f32:	461a      	mov	r2, r3
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	4413      	add	r3, r2
 8002f38:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f3a:	bf00      	nop
 8002f3c:	f7ff ffde 	bl	8002efc <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	68fa      	ldr	r2, [r7, #12]
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d8f7      	bhi.n	8002f3c <HAL_Delay+0x28>
  {
  }
}
 8002f4c:	bf00      	nop
 8002f4e:	bf00      	nop
 8002f50:	3710      	adds	r7, #16
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	20000010 	.word	0x20000010

08002f5c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f64:	2300      	movs	r3, #0
 8002f66:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e033      	b.n	8002fda <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d109      	bne.n	8002f8e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f7ff fc0e 	bl	800279c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	f003 0310 	and.w	r3, r3, #16
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d118      	bne.n	8002fcc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002fa2:	f023 0302 	bic.w	r3, r3, #2
 8002fa6:	f043 0202 	orr.w	r2, r3, #2
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f000 faca 	bl	8003548 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fbe:	f023 0303 	bic.w	r3, r3, #3
 8002fc2:	f043 0201 	orr.w	r2, r3, #1
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	641a      	str	r2, [r3, #64]	; 0x40
 8002fca:	e001      	b.n	8002fd0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002fd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
	...

08002fe4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002fec:	2300      	movs	r3, #0
 8002fee:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d101      	bne.n	8002ffe <HAL_ADC_Start+0x1a>
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	e097      	b.n	800312e <HAL_ADC_Start+0x14a>
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2201      	movs	r2, #1
 8003002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f003 0301 	and.w	r3, r3, #1
 8003010:	2b01      	cmp	r3, #1
 8003012:	d018      	beq.n	8003046 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689a      	ldr	r2, [r3, #8]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f042 0201 	orr.w	r2, r2, #1
 8003022:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003024:	4b45      	ldr	r3, [pc, #276]	; (800313c <HAL_ADC_Start+0x158>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a45      	ldr	r2, [pc, #276]	; (8003140 <HAL_ADC_Start+0x15c>)
 800302a:	fba2 2303 	umull	r2, r3, r2, r3
 800302e:	0c9a      	lsrs	r2, r3, #18
 8003030:	4613      	mov	r3, r2
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	4413      	add	r3, r2
 8003036:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003038:	e002      	b.n	8003040 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	3b01      	subs	r3, #1
 800303e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d1f9      	bne.n	800303a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f003 0301 	and.w	r3, r3, #1
 8003050:	2b01      	cmp	r3, #1
 8003052:	d15f      	bne.n	8003114 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003058:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800305c:	f023 0301 	bic.w	r3, r3, #1
 8003060:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003072:	2b00      	cmp	r3, #0
 8003074:	d007      	beq.n	8003086 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800307e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800308e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003092:	d106      	bne.n	80030a2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003098:	f023 0206 	bic.w	r2, r3, #6
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	645a      	str	r2, [r3, #68]	; 0x44
 80030a0:	e002      	b.n	80030a8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80030b0:	4b24      	ldr	r3, [pc, #144]	; (8003144 <HAL_ADC_Start+0x160>)
 80030b2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80030bc:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	f003 031f 	and.w	r3, r3, #31
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d10f      	bne.n	80030ea <HAL_ADC_Start+0x106>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d129      	bne.n	800312c <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	689a      	ldr	r2, [r3, #8]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80030e6:	609a      	str	r2, [r3, #8]
 80030e8:	e020      	b.n	800312c <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a16      	ldr	r2, [pc, #88]	; (8003148 <HAL_ADC_Start+0x164>)
 80030f0:	4293      	cmp	r3, r2
 80030f2:	d11b      	bne.n	800312c <HAL_ADC_Start+0x148>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	689b      	ldr	r3, [r3, #8]
 80030fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d114      	bne.n	800312c <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	689a      	ldr	r2, [r3, #8]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003110:	609a      	str	r2, [r3, #8]
 8003112:	e00b      	b.n	800312c <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003118:	f043 0210 	orr.w	r2, r3, #16
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003124:	f043 0201 	orr.w	r2, r3, #1
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3714      	adds	r7, #20
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	20000008 	.word	0x20000008
 8003140:	431bde83 	.word	0x431bde83
 8003144:	40012300 	.word	0x40012300
 8003148:	40012000 	.word	0x40012000

0800314c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800315a:	2b01      	cmp	r3, #1
 800315c:	d101      	bne.n	8003162 <HAL_ADC_Stop+0x16>
 800315e:	2302      	movs	r3, #2
 8003160:	e021      	b.n	80031a6 <HAL_ADC_Stop+0x5a>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2201      	movs	r2, #1
 8003166:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	689a      	ldr	r2, [r3, #8]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f022 0201 	bic.w	r2, r2, #1
 8003178:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	f003 0301 	and.w	r3, r3, #1
 8003184:	2b00      	cmp	r3, #0
 8003186:	d109      	bne.n	800319c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003190:	f023 0301 	bic.w	r3, r3, #1
 8003194:	f043 0201 	orr.w	r2, r3, #1
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2200      	movs	r2, #0
 80031a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80031a4:	2300      	movs	r3, #0
}
 80031a6:	4618      	mov	r0, r3
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80031b2:	b580      	push	{r7, lr}
 80031b4:	b084      	sub	sp, #16
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
 80031ba:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80031bc:	2300      	movs	r3, #0
 80031be:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80031ce:	d113      	bne.n	80031f8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80031da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031de:	d10b      	bne.n	80031f8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e4:	f043 0220 	orr.w	r2, r3, #32
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2200      	movs	r2, #0
 80031f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e063      	b.n	80032c0 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80031f8:	f7ff fe80 	bl	8002efc <HAL_GetTick>
 80031fc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80031fe:	e021      	b.n	8003244 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003206:	d01d      	beq.n	8003244 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d007      	beq.n	800321e <HAL_ADC_PollForConversion+0x6c>
 800320e:	f7ff fe75 	bl	8002efc <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	683a      	ldr	r2, [r7, #0]
 800321a:	429a      	cmp	r2, r3
 800321c:	d212      	bcs.n	8003244 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0302 	and.w	r3, r3, #2
 8003228:	2b02      	cmp	r3, #2
 800322a:	d00b      	beq.n	8003244 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003230:	f043 0204 	orr.w	r2, r3, #4
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8003240:	2303      	movs	r3, #3
 8003242:	e03d      	b.n	80032c0 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0302 	and.w	r3, r3, #2
 800324e:	2b02      	cmp	r3, #2
 8003250:	d1d6      	bne.n	8003200 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f06f 0212 	mvn.w	r2, #18
 800325a:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003260:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d123      	bne.n	80032be <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800327a:	2b00      	cmp	r3, #0
 800327c:	d11f      	bne.n	80032be <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003284:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003288:	2b00      	cmp	r3, #0
 800328a:	d006      	beq.n	800329a <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003296:	2b00      	cmp	r3, #0
 8003298:	d111      	bne.n	80032be <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d105      	bne.n	80032be <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b6:	f043 0201 	orr.w	r2, r3, #1
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
	...

080032e4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b085      	sub	sp, #20
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80032ee:	2300      	movs	r3, #0
 80032f0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d101      	bne.n	8003300 <HAL_ADC_ConfigChannel+0x1c>
 80032fc:	2302      	movs	r3, #2
 80032fe:	e113      	b.n	8003528 <HAL_ADC_ConfigChannel+0x244>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	2b09      	cmp	r3, #9
 800330e:	d925      	bls.n	800335c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	68d9      	ldr	r1, [r3, #12]
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	b29b      	uxth	r3, r3
 800331c:	461a      	mov	r2, r3
 800331e:	4613      	mov	r3, r2
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	4413      	add	r3, r2
 8003324:	3b1e      	subs	r3, #30
 8003326:	2207      	movs	r2, #7
 8003328:	fa02 f303 	lsl.w	r3, r2, r3
 800332c:	43da      	mvns	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	400a      	ands	r2, r1
 8003334:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	68d9      	ldr	r1, [r3, #12]
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	689a      	ldr	r2, [r3, #8]
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	b29b      	uxth	r3, r3
 8003346:	4618      	mov	r0, r3
 8003348:	4603      	mov	r3, r0
 800334a:	005b      	lsls	r3, r3, #1
 800334c:	4403      	add	r3, r0
 800334e:	3b1e      	subs	r3, #30
 8003350:	409a      	lsls	r2, r3
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	430a      	orrs	r2, r1
 8003358:	60da      	str	r2, [r3, #12]
 800335a:	e022      	b.n	80033a2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6919      	ldr	r1, [r3, #16]
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	b29b      	uxth	r3, r3
 8003368:	461a      	mov	r2, r3
 800336a:	4613      	mov	r3, r2
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	4413      	add	r3, r2
 8003370:	2207      	movs	r2, #7
 8003372:	fa02 f303 	lsl.w	r3, r2, r3
 8003376:	43da      	mvns	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	400a      	ands	r2, r1
 800337e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	6919      	ldr	r1, [r3, #16]
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	689a      	ldr	r2, [r3, #8]
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	b29b      	uxth	r3, r3
 8003390:	4618      	mov	r0, r3
 8003392:	4603      	mov	r3, r0
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	4403      	add	r3, r0
 8003398:	409a      	lsls	r2, r3
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	430a      	orrs	r2, r1
 80033a0:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	2b06      	cmp	r3, #6
 80033a8:	d824      	bhi.n	80033f4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685a      	ldr	r2, [r3, #4]
 80033b4:	4613      	mov	r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	4413      	add	r3, r2
 80033ba:	3b05      	subs	r3, #5
 80033bc:	221f      	movs	r2, #31
 80033be:	fa02 f303 	lsl.w	r3, r2, r3
 80033c2:	43da      	mvns	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	400a      	ands	r2, r1
 80033ca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	4618      	mov	r0, r3
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	685a      	ldr	r2, [r3, #4]
 80033de:	4613      	mov	r3, r2
 80033e0:	009b      	lsls	r3, r3, #2
 80033e2:	4413      	add	r3, r2
 80033e4:	3b05      	subs	r3, #5
 80033e6:	fa00 f203 	lsl.w	r2, r0, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	430a      	orrs	r2, r1
 80033f0:	635a      	str	r2, [r3, #52]	; 0x34
 80033f2:	e04c      	b.n	800348e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	2b0c      	cmp	r3, #12
 80033fa:	d824      	bhi.n	8003446 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685a      	ldr	r2, [r3, #4]
 8003406:	4613      	mov	r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	4413      	add	r3, r2
 800340c:	3b23      	subs	r3, #35	; 0x23
 800340e:	221f      	movs	r2, #31
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	43da      	mvns	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	400a      	ands	r2, r1
 800341c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	b29b      	uxth	r3, r3
 800342a:	4618      	mov	r0, r3
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685a      	ldr	r2, [r3, #4]
 8003430:	4613      	mov	r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	4413      	add	r3, r2
 8003436:	3b23      	subs	r3, #35	; 0x23
 8003438:	fa00 f203 	lsl.w	r2, r0, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	631a      	str	r2, [r3, #48]	; 0x30
 8003444:	e023      	b.n	800348e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	685a      	ldr	r2, [r3, #4]
 8003450:	4613      	mov	r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	4413      	add	r3, r2
 8003456:	3b41      	subs	r3, #65	; 0x41
 8003458:	221f      	movs	r2, #31
 800345a:	fa02 f303 	lsl.w	r3, r2, r3
 800345e:	43da      	mvns	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	400a      	ands	r2, r1
 8003466:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	b29b      	uxth	r3, r3
 8003474:	4618      	mov	r0, r3
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685a      	ldr	r2, [r3, #4]
 800347a:	4613      	mov	r3, r2
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	4413      	add	r3, r2
 8003480:	3b41      	subs	r3, #65	; 0x41
 8003482:	fa00 f203 	lsl.w	r2, r0, r3
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	430a      	orrs	r2, r1
 800348c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800348e:	4b29      	ldr	r3, [pc, #164]	; (8003534 <HAL_ADC_ConfigChannel+0x250>)
 8003490:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a28      	ldr	r2, [pc, #160]	; (8003538 <HAL_ADC_ConfigChannel+0x254>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d10f      	bne.n	80034bc <HAL_ADC_ConfigChannel+0x1d8>
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	2b12      	cmp	r3, #18
 80034a2:	d10b      	bne.n	80034bc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a1d      	ldr	r2, [pc, #116]	; (8003538 <HAL_ADC_ConfigChannel+0x254>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d12b      	bne.n	800351e <HAL_ADC_ConfigChannel+0x23a>
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a1c      	ldr	r2, [pc, #112]	; (800353c <HAL_ADC_ConfigChannel+0x258>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d003      	beq.n	80034d8 <HAL_ADC_ConfigChannel+0x1f4>
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	2b11      	cmp	r3, #17
 80034d6:	d122      	bne.n	800351e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a11      	ldr	r2, [pc, #68]	; (800353c <HAL_ADC_ConfigChannel+0x258>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d111      	bne.n	800351e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80034fa:	4b11      	ldr	r3, [pc, #68]	; (8003540 <HAL_ADC_ConfigChannel+0x25c>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a11      	ldr	r2, [pc, #68]	; (8003544 <HAL_ADC_ConfigChannel+0x260>)
 8003500:	fba2 2303 	umull	r2, r3, r2, r3
 8003504:	0c9a      	lsrs	r2, r3, #18
 8003506:	4613      	mov	r3, r2
 8003508:	009b      	lsls	r3, r3, #2
 800350a:	4413      	add	r3, r2
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003510:	e002      	b.n	8003518 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	3b01      	subs	r3, #1
 8003516:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1f9      	bne.n	8003512 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	3714      	adds	r7, #20
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr
 8003534:	40012300 	.word	0x40012300
 8003538:	40012000 	.word	0x40012000
 800353c:	10000012 	.word	0x10000012
 8003540:	20000008 	.word	0x20000008
 8003544:	431bde83 	.word	0x431bde83

08003548 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003548:	b480      	push	{r7}
 800354a:	b085      	sub	sp, #20
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003550:	4b79      	ldr	r3, [pc, #484]	; (8003738 <ADC_Init+0x1f0>)
 8003552:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	685a      	ldr	r2, [r3, #4]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	431a      	orrs	r2, r3
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800357c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	6859      	ldr	r1, [r3, #4]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	691b      	ldr	r3, [r3, #16]
 8003588:	021a      	lsls	r2, r3, #8
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685a      	ldr	r2, [r3, #4]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80035a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	6859      	ldr	r1, [r3, #4]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	689a      	ldr	r2, [r3, #8]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	430a      	orrs	r2, r1
 80035b2:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	689a      	ldr	r2, [r3, #8]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	6899      	ldr	r1, [r3, #8]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	68da      	ldr	r2, [r3, #12]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	430a      	orrs	r2, r1
 80035d4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035da:	4a58      	ldr	r2, [pc, #352]	; (800373c <ADC_Init+0x1f4>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d022      	beq.n	8003626 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689a      	ldr	r2, [r3, #8]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80035ee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	6899      	ldr	r1, [r3, #8]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	430a      	orrs	r2, r1
 8003600:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	689a      	ldr	r2, [r3, #8]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003610:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	6899      	ldr	r1, [r3, #8]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	430a      	orrs	r2, r1
 8003622:	609a      	str	r2, [r3, #8]
 8003624:	e00f      	b.n	8003646 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	689a      	ldr	r2, [r3, #8]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003634:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	689a      	ldr	r2, [r3, #8]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003644:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	689a      	ldr	r2, [r3, #8]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f022 0202 	bic.w	r2, r2, #2
 8003654:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	6899      	ldr	r1, [r3, #8]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	7e1b      	ldrb	r3, [r3, #24]
 8003660:	005a      	lsls	r2, r3, #1
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	430a      	orrs	r2, r1
 8003668:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d01b      	beq.n	80036ac <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003682:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003692:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	6859      	ldr	r1, [r3, #4]
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800369e:	3b01      	subs	r3, #1
 80036a0:	035a      	lsls	r2, r3, #13
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	430a      	orrs	r2, r1
 80036a8:	605a      	str	r2, [r3, #4]
 80036aa:	e007      	b.n	80036bc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	685a      	ldr	r2, [r3, #4]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036ba:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80036ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	69db      	ldr	r3, [r3, #28]
 80036d6:	3b01      	subs	r3, #1
 80036d8:	051a      	lsls	r2, r3, #20
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	689a      	ldr	r2, [r3, #8]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80036f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	6899      	ldr	r1, [r3, #8]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80036fe:	025a      	lsls	r2, r3, #9
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	689a      	ldr	r2, [r3, #8]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003716:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6899      	ldr	r1, [r3, #8]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	029a      	lsls	r2, r3, #10
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	430a      	orrs	r2, r1
 800372a:	609a      	str	r2, [r3, #8]
}
 800372c:	bf00      	nop
 800372e:	3714      	adds	r7, #20
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr
 8003738:	40012300 	.word	0x40012300
 800373c:	0f000001 	.word	0x0f000001

08003740 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003740:	b480      	push	{r7}
 8003742:	b085      	sub	sp, #20
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	f003 0307 	and.w	r3, r3, #7
 800374e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003750:	4b0c      	ldr	r3, [pc, #48]	; (8003784 <__NVIC_SetPriorityGrouping+0x44>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003756:	68ba      	ldr	r2, [r7, #8]
 8003758:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800375c:	4013      	ands	r3, r2
 800375e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003768:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800376c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003770:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003772:	4a04      	ldr	r2, [pc, #16]	; (8003784 <__NVIC_SetPriorityGrouping+0x44>)
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	60d3      	str	r3, [r2, #12]
}
 8003778:	bf00      	nop
 800377a:	3714      	adds	r7, #20
 800377c:	46bd      	mov	sp, r7
 800377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003782:	4770      	bx	lr
 8003784:	e000ed00 	.word	0xe000ed00

08003788 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003788:	b480      	push	{r7}
 800378a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800378c:	4b04      	ldr	r3, [pc, #16]	; (80037a0 <__NVIC_GetPriorityGrouping+0x18>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	0a1b      	lsrs	r3, r3, #8
 8003792:	f003 0307 	and.w	r3, r3, #7
}
 8003796:	4618      	mov	r0, r3
 8003798:	46bd      	mov	sp, r7
 800379a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379e:	4770      	bx	lr
 80037a0:	e000ed00 	.word	0xe000ed00

080037a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	4603      	mov	r3, r0
 80037ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	db0b      	blt.n	80037ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037b6:	79fb      	ldrb	r3, [r7, #7]
 80037b8:	f003 021f 	and.w	r2, r3, #31
 80037bc:	4907      	ldr	r1, [pc, #28]	; (80037dc <__NVIC_EnableIRQ+0x38>)
 80037be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c2:	095b      	lsrs	r3, r3, #5
 80037c4:	2001      	movs	r0, #1
 80037c6:	fa00 f202 	lsl.w	r2, r0, r2
 80037ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	e000e100 	.word	0xe000e100

080037e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	4603      	mov	r3, r0
 80037e8:	6039      	str	r1, [r7, #0]
 80037ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	db0a      	blt.n	800380a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	b2da      	uxtb	r2, r3
 80037f8:	490c      	ldr	r1, [pc, #48]	; (800382c <__NVIC_SetPriority+0x4c>)
 80037fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037fe:	0112      	lsls	r2, r2, #4
 8003800:	b2d2      	uxtb	r2, r2
 8003802:	440b      	add	r3, r1
 8003804:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003808:	e00a      	b.n	8003820 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	b2da      	uxtb	r2, r3
 800380e:	4908      	ldr	r1, [pc, #32]	; (8003830 <__NVIC_SetPriority+0x50>)
 8003810:	79fb      	ldrb	r3, [r7, #7]
 8003812:	f003 030f 	and.w	r3, r3, #15
 8003816:	3b04      	subs	r3, #4
 8003818:	0112      	lsls	r2, r2, #4
 800381a:	b2d2      	uxtb	r2, r2
 800381c:	440b      	add	r3, r1
 800381e:	761a      	strb	r2, [r3, #24]
}
 8003820:	bf00      	nop
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr
 800382c:	e000e100 	.word	0xe000e100
 8003830:	e000ed00 	.word	0xe000ed00

08003834 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003834:	b480      	push	{r7}
 8003836:	b089      	sub	sp, #36	; 0x24
 8003838:	af00      	add	r7, sp, #0
 800383a:	60f8      	str	r0, [r7, #12]
 800383c:	60b9      	str	r1, [r7, #8]
 800383e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	f003 0307 	and.w	r3, r3, #7
 8003846:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003848:	69fb      	ldr	r3, [r7, #28]
 800384a:	f1c3 0307 	rsb	r3, r3, #7
 800384e:	2b04      	cmp	r3, #4
 8003850:	bf28      	it	cs
 8003852:	2304      	movcs	r3, #4
 8003854:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	3304      	adds	r3, #4
 800385a:	2b06      	cmp	r3, #6
 800385c:	d902      	bls.n	8003864 <NVIC_EncodePriority+0x30>
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	3b03      	subs	r3, #3
 8003862:	e000      	b.n	8003866 <NVIC_EncodePriority+0x32>
 8003864:	2300      	movs	r3, #0
 8003866:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003868:	f04f 32ff 	mov.w	r2, #4294967295
 800386c:	69bb      	ldr	r3, [r7, #24]
 800386e:	fa02 f303 	lsl.w	r3, r2, r3
 8003872:	43da      	mvns	r2, r3
 8003874:	68bb      	ldr	r3, [r7, #8]
 8003876:	401a      	ands	r2, r3
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800387c:	f04f 31ff 	mov.w	r1, #4294967295
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	fa01 f303 	lsl.w	r3, r1, r3
 8003886:	43d9      	mvns	r1, r3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800388c:	4313      	orrs	r3, r2
         );
}
 800388e:	4618      	mov	r0, r3
 8003890:	3724      	adds	r7, #36	; 0x24
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
	...

0800389c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	3b01      	subs	r3, #1
 80038a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038ac:	d301      	bcc.n	80038b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038ae:	2301      	movs	r3, #1
 80038b0:	e00f      	b.n	80038d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038b2:	4a0a      	ldr	r2, [pc, #40]	; (80038dc <SysTick_Config+0x40>)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	3b01      	subs	r3, #1
 80038b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038ba:	210f      	movs	r1, #15
 80038bc:	f04f 30ff 	mov.w	r0, #4294967295
 80038c0:	f7ff ff8e 	bl	80037e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038c4:	4b05      	ldr	r3, [pc, #20]	; (80038dc <SysTick_Config+0x40>)
 80038c6:	2200      	movs	r2, #0
 80038c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038ca:	4b04      	ldr	r3, [pc, #16]	; (80038dc <SysTick_Config+0x40>)
 80038cc:	2207      	movs	r2, #7
 80038ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	e000e010 	.word	0xe000e010

080038e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038e8:	6878      	ldr	r0, [r7, #4]
 80038ea:	f7ff ff29 	bl	8003740 <__NVIC_SetPriorityGrouping>
}
 80038ee:	bf00      	nop
 80038f0:	3708      	adds	r7, #8
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b086      	sub	sp, #24
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	4603      	mov	r3, r0
 80038fe:	60b9      	str	r1, [r7, #8]
 8003900:	607a      	str	r2, [r7, #4]
 8003902:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003904:	2300      	movs	r3, #0
 8003906:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003908:	f7ff ff3e 	bl	8003788 <__NVIC_GetPriorityGrouping>
 800390c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	68b9      	ldr	r1, [r7, #8]
 8003912:	6978      	ldr	r0, [r7, #20]
 8003914:	f7ff ff8e 	bl	8003834 <NVIC_EncodePriority>
 8003918:	4602      	mov	r2, r0
 800391a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800391e:	4611      	mov	r1, r2
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff ff5d 	bl	80037e0 <__NVIC_SetPriority>
}
 8003926:	bf00      	nop
 8003928:	3718      	adds	r7, #24
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}

0800392e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800392e:	b580      	push	{r7, lr}
 8003930:	b082      	sub	sp, #8
 8003932:	af00      	add	r7, sp, #0
 8003934:	4603      	mov	r3, r0
 8003936:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003938:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800393c:	4618      	mov	r0, r3
 800393e:	f7ff ff31 	bl	80037a4 <__NVIC_EnableIRQ>
}
 8003942:	bf00      	nop
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}

0800394a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800394a:	b580      	push	{r7, lr}
 800394c:	b082      	sub	sp, #8
 800394e:	af00      	add	r7, sp, #0
 8003950:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f7ff ffa2 	bl	800389c <SysTick_Config>
 8003958:	4603      	mov	r3, r0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3708      	adds	r7, #8
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
	...

08003964 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b086      	sub	sp, #24
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800396c:	2300      	movs	r3, #0
 800396e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003970:	f7ff fac4 	bl	8002efc <HAL_GetTick>
 8003974:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d101      	bne.n	8003980 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e099      	b.n	8003ab4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2202      	movs	r2, #2
 8003984:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2200      	movs	r2, #0
 800398c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f022 0201 	bic.w	r2, r2, #1
 800399e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039a0:	e00f      	b.n	80039c2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80039a2:	f7ff faab 	bl	8002efc <HAL_GetTick>
 80039a6:	4602      	mov	r2, r0
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	1ad3      	subs	r3, r2, r3
 80039ac:	2b05      	cmp	r3, #5
 80039ae:	d908      	bls.n	80039c2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2220      	movs	r2, #32
 80039b4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2203      	movs	r2, #3
 80039ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e078      	b.n	8003ab4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0301 	and.w	r3, r3, #1
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d1e8      	bne.n	80039a2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80039d8:	697a      	ldr	r2, [r7, #20]
 80039da:	4b38      	ldr	r3, [pc, #224]	; (8003abc <HAL_DMA_Init+0x158>)
 80039dc:	4013      	ands	r3, r2
 80039de:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	685a      	ldr	r2, [r3, #4]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	689b      	ldr	r3, [r3, #8]
 80039e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	691b      	ldr	r3, [r3, #16]
 80039f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	699b      	ldr	r3, [r3, #24]
 8003a00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003a06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6a1b      	ldr	r3, [r3, #32]
 8003a0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	4313      	orrs	r3, r2
 8003a12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a18:	2b04      	cmp	r3, #4
 8003a1a:	d107      	bne.n	8003a2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a24:	4313      	orrs	r3, r2
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	697a      	ldr	r2, [r7, #20]
 8003a32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	f023 0307 	bic.w	r3, r3, #7
 8003a42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a48:	697a      	ldr	r2, [r7, #20]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a52:	2b04      	cmp	r3, #4
 8003a54:	d117      	bne.n	8003a86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a5a:	697a      	ldr	r2, [r7, #20]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d00e      	beq.n	8003a86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	f000 fb01 	bl	8004070 <DMA_CheckFifoParam>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d008      	beq.n	8003a86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2240      	movs	r2, #64	; 0x40
 8003a78:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003a82:	2301      	movs	r3, #1
 8003a84:	e016      	b.n	8003ab4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	f000 fab8 	bl	8004004 <DMA_CalcBaseAndBitshift>
 8003a94:	4603      	mov	r3, r0
 8003a96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a9c:	223f      	movs	r2, #63	; 0x3f
 8003a9e:	409a      	lsls	r2, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2201      	movs	r2, #1
 8003aae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3718      	adds	r7, #24
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}
 8003abc:	f010803f 	.word	0xf010803f

08003ac0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
 8003acc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ad6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d101      	bne.n	8003ae6 <HAL_DMA_Start_IT+0x26>
 8003ae2:	2302      	movs	r3, #2
 8003ae4:	e040      	b.n	8003b68 <HAL_DMA_Start_IT+0xa8>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2201      	movs	r2, #1
 8003aea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	2b01      	cmp	r3, #1
 8003af8:	d12f      	bne.n	8003b5a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2202      	movs	r2, #2
 8003afe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2200      	movs	r2, #0
 8003b06:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	68b9      	ldr	r1, [r7, #8]
 8003b0e:	68f8      	ldr	r0, [r7, #12]
 8003b10:	f000 fa4a 	bl	8003fa8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b18:	223f      	movs	r2, #63	; 0x3f
 8003b1a:	409a      	lsls	r2, r3
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f042 0216 	orr.w	r2, r2, #22
 8003b2e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d007      	beq.n	8003b48 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f042 0208 	orr.w	r2, r2, #8
 8003b46:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f042 0201 	orr.w	r2, r2, #1
 8003b56:	601a      	str	r2, [r3, #0]
 8003b58:	e005      	b.n	8003b66 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003b62:	2302      	movs	r3, #2
 8003b64:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003b66:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3718      	adds	r7, #24
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b7c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b7e:	f7ff f9bd 	bl	8002efc <HAL_GetTick>
 8003b82:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d008      	beq.n	8003ba2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2280      	movs	r2, #128	; 0x80
 8003b94:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e052      	b.n	8003c48 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f022 0216 	bic.w	r2, r2, #22
 8003bb0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	695a      	ldr	r2, [r3, #20]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003bc0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d103      	bne.n	8003bd2 <HAL_DMA_Abort+0x62>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d007      	beq.n	8003be2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f022 0208 	bic.w	r2, r2, #8
 8003be0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f022 0201 	bic.w	r2, r2, #1
 8003bf0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bf2:	e013      	b.n	8003c1c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bf4:	f7ff f982 	bl	8002efc <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b05      	cmp	r3, #5
 8003c00:	d90c      	bls.n	8003c1c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2220      	movs	r2, #32
 8003c06:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2203      	movs	r2, #3
 8003c0c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003c18:	2303      	movs	r3, #3
 8003c1a:	e015      	b.n	8003c48 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1e4      	bne.n	8003bf4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c2e:	223f      	movs	r2, #63	; 0x3f
 8003c30:	409a      	lsls	r2, r3
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3710      	adds	r7, #16
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d004      	beq.n	8003c6e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2280      	movs	r2, #128	; 0x80
 8003c68:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e00c      	b.n	8003c88 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2205      	movs	r2, #5
 8003c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f022 0201 	bic.w	r2, r2, #1
 8003c84:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c86:	2300      	movs	r3, #0
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	370c      	adds	r7, #12
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003ca0:	4b8e      	ldr	r3, [pc, #568]	; (8003edc <HAL_DMA_IRQHandler+0x248>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a8e      	ldr	r2, [pc, #568]	; (8003ee0 <HAL_DMA_IRQHandler+0x24c>)
 8003ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8003caa:	0a9b      	lsrs	r3, r3, #10
 8003cac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cb2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cbe:	2208      	movs	r2, #8
 8003cc0:	409a      	lsls	r2, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	4013      	ands	r3, r2
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d01a      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0304 	and.w	r3, r3, #4
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d013      	beq.n	8003d00 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f022 0204 	bic.w	r2, r2, #4
 8003ce6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cec:	2208      	movs	r2, #8
 8003cee:	409a      	lsls	r2, r3
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf8:	f043 0201 	orr.w	r2, r3, #1
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d04:	2201      	movs	r2, #1
 8003d06:	409a      	lsls	r2, r3
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d012      	beq.n	8003d36 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d00b      	beq.n	8003d36 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d22:	2201      	movs	r2, #1
 8003d24:	409a      	lsls	r2, r3
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d2e:	f043 0202 	orr.w	r2, r3, #2
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d3a:	2204      	movs	r2, #4
 8003d3c:	409a      	lsls	r2, r3
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	4013      	ands	r3, r2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d012      	beq.n	8003d6c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0302 	and.w	r3, r3, #2
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00b      	beq.n	8003d6c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d58:	2204      	movs	r2, #4
 8003d5a:	409a      	lsls	r2, r3
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d64:	f043 0204 	orr.w	r2, r3, #4
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d70:	2210      	movs	r2, #16
 8003d72:	409a      	lsls	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	4013      	ands	r3, r2
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d043      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0308 	and.w	r3, r3, #8
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d03c      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d8e:	2210      	movs	r2, #16
 8003d90:	409a      	lsls	r2, r3
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d018      	beq.n	8003dd6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d108      	bne.n	8003dc4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d024      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	4798      	blx	r3
 8003dc2:	e01f      	b.n	8003e04 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d01b      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	4798      	blx	r3
 8003dd4:	e016      	b.n	8003e04 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d107      	bne.n	8003df4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f022 0208 	bic.w	r2, r2, #8
 8003df2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d003      	beq.n	8003e04 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e08:	2220      	movs	r2, #32
 8003e0a:	409a      	lsls	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	f000 808f 	beq.w	8003f34 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0310 	and.w	r3, r3, #16
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	f000 8087 	beq.w	8003f34 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e2a:	2220      	movs	r2, #32
 8003e2c:	409a      	lsls	r2, r3
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	2b05      	cmp	r3, #5
 8003e3c:	d136      	bne.n	8003eac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0216 	bic.w	r2, r2, #22
 8003e4c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	695a      	ldr	r2, [r3, #20]
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e5c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d103      	bne.n	8003e6e <HAL_DMA_IRQHandler+0x1da>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d007      	beq.n	8003e7e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f022 0208 	bic.w	r2, r2, #8
 8003e7c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e82:	223f      	movs	r2, #63	; 0x3f
 8003e84:	409a      	lsls	r2, r3
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d07e      	beq.n	8003fa0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	4798      	blx	r3
        }
        return;
 8003eaa:	e079      	b.n	8003fa0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d01d      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d10d      	bne.n	8003ee4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d031      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed4:	6878      	ldr	r0, [r7, #4]
 8003ed6:	4798      	blx	r3
 8003ed8:	e02c      	b.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
 8003eda:	bf00      	nop
 8003edc:	20000008 	.word	0x20000008
 8003ee0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d023      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	4798      	blx	r3
 8003ef4:	e01e      	b.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d10f      	bne.n	8003f24 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681a      	ldr	r2, [r3, #0]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f022 0210 	bic.w	r2, r2, #16
 8003f12:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d003      	beq.n	8003f34 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d032      	beq.n	8003fa2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d022      	beq.n	8003f8e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2205      	movs	r2, #5
 8003f4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f022 0201 	bic.w	r2, r2, #1
 8003f5e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	3301      	adds	r3, #1
 8003f64:	60bb      	str	r3, [r7, #8]
 8003f66:	697a      	ldr	r2, [r7, #20]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d307      	bcc.n	8003f7c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1f2      	bne.n	8003f60 <HAL_DMA_IRQHandler+0x2cc>
 8003f7a:	e000      	b.n	8003f7e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003f7c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2201      	movs	r2, #1
 8003f82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d005      	beq.n	8003fa2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	4798      	blx	r3
 8003f9e:	e000      	b.n	8003fa2 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003fa0:	bf00      	nop
    }
  }
}
 8003fa2:	3718      	adds	r7, #24
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	60f8      	str	r0, [r7, #12]
 8003fb0:	60b9      	str	r1, [r7, #8]
 8003fb2:	607a      	str	r2, [r7, #4]
 8003fb4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003fc4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	683a      	ldr	r2, [r7, #0]
 8003fcc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	2b40      	cmp	r3, #64	; 0x40
 8003fd4:	d108      	bne.n	8003fe8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68ba      	ldr	r2, [r7, #8]
 8003fe4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003fe6:	e007      	b.n	8003ff8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	68ba      	ldr	r2, [r7, #8]
 8003fee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	687a      	ldr	r2, [r7, #4]
 8003ff6:	60da      	str	r2, [r3, #12]
}
 8003ff8:	bf00      	nop
 8003ffa:	3714      	adds	r7, #20
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr

08004004 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	b2db      	uxtb	r3, r3
 8004012:	3b10      	subs	r3, #16
 8004014:	4a14      	ldr	r2, [pc, #80]	; (8004068 <DMA_CalcBaseAndBitshift+0x64>)
 8004016:	fba2 2303 	umull	r2, r3, r2, r3
 800401a:	091b      	lsrs	r3, r3, #4
 800401c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800401e:	4a13      	ldr	r2, [pc, #76]	; (800406c <DMA_CalcBaseAndBitshift+0x68>)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	4413      	add	r3, r2
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	461a      	mov	r2, r3
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2b03      	cmp	r3, #3
 8004030:	d909      	bls.n	8004046 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800403a:	f023 0303 	bic.w	r3, r3, #3
 800403e:	1d1a      	adds	r2, r3, #4
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	659a      	str	r2, [r3, #88]	; 0x58
 8004044:	e007      	b.n	8004056 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800404e:	f023 0303 	bic.w	r3, r3, #3
 8004052:	687a      	ldr	r2, [r7, #4]
 8004054:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800405a:	4618      	mov	r0, r3
 800405c:	3714      	adds	r7, #20
 800405e:	46bd      	mov	sp, r7
 8004060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004064:	4770      	bx	lr
 8004066:	bf00      	nop
 8004068:	aaaaaaab 	.word	0xaaaaaaab
 800406c:	0800ae84 	.word	0x0800ae84

08004070 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004070:	b480      	push	{r7}
 8004072:	b085      	sub	sp, #20
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004078:	2300      	movs	r3, #0
 800407a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004080:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d11f      	bne.n	80040ca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	2b03      	cmp	r3, #3
 800408e:	d856      	bhi.n	800413e <DMA_CheckFifoParam+0xce>
 8004090:	a201      	add	r2, pc, #4	; (adr r2, 8004098 <DMA_CheckFifoParam+0x28>)
 8004092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004096:	bf00      	nop
 8004098:	080040a9 	.word	0x080040a9
 800409c:	080040bb 	.word	0x080040bb
 80040a0:	080040a9 	.word	0x080040a9
 80040a4:	0800413f 	.word	0x0800413f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d046      	beq.n	8004142 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040b8:	e043      	b.n	8004142 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040be:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80040c2:	d140      	bne.n	8004146 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040c8:	e03d      	b.n	8004146 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040d2:	d121      	bne.n	8004118 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	2b03      	cmp	r3, #3
 80040d8:	d837      	bhi.n	800414a <DMA_CheckFifoParam+0xda>
 80040da:	a201      	add	r2, pc, #4	; (adr r2, 80040e0 <DMA_CheckFifoParam+0x70>)
 80040dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e0:	080040f1 	.word	0x080040f1
 80040e4:	080040f7 	.word	0x080040f7
 80040e8:	080040f1 	.word	0x080040f1
 80040ec:	08004109 	.word	0x08004109
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	73fb      	strb	r3, [r7, #15]
      break;
 80040f4:	e030      	b.n	8004158 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d025      	beq.n	800414e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004106:	e022      	b.n	800414e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800410c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004110:	d11f      	bne.n	8004152 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004116:	e01c      	b.n	8004152 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	2b02      	cmp	r3, #2
 800411c:	d903      	bls.n	8004126 <DMA_CheckFifoParam+0xb6>
 800411e:	68bb      	ldr	r3, [r7, #8]
 8004120:	2b03      	cmp	r3, #3
 8004122:	d003      	beq.n	800412c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004124:	e018      	b.n	8004158 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	73fb      	strb	r3, [r7, #15]
      break;
 800412a:	e015      	b.n	8004158 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004130:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004134:	2b00      	cmp	r3, #0
 8004136:	d00e      	beq.n	8004156 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	73fb      	strb	r3, [r7, #15]
      break;
 800413c:	e00b      	b.n	8004156 <DMA_CheckFifoParam+0xe6>
      break;
 800413e:	bf00      	nop
 8004140:	e00a      	b.n	8004158 <DMA_CheckFifoParam+0xe8>
      break;
 8004142:	bf00      	nop
 8004144:	e008      	b.n	8004158 <DMA_CheckFifoParam+0xe8>
      break;
 8004146:	bf00      	nop
 8004148:	e006      	b.n	8004158 <DMA_CheckFifoParam+0xe8>
      break;
 800414a:	bf00      	nop
 800414c:	e004      	b.n	8004158 <DMA_CheckFifoParam+0xe8>
      break;
 800414e:	bf00      	nop
 8004150:	e002      	b.n	8004158 <DMA_CheckFifoParam+0xe8>
      break;   
 8004152:	bf00      	nop
 8004154:	e000      	b.n	8004158 <DMA_CheckFifoParam+0xe8>
      break;
 8004156:	bf00      	nop
    }
  } 
  
  return status; 
 8004158:	7bfb      	ldrb	r3, [r7, #15]
}
 800415a:	4618      	mov	r0, r3
 800415c:	3714      	adds	r7, #20
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop

08004168 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004168:	b480      	push	{r7}
 800416a:	b089      	sub	sp, #36	; 0x24
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004172:	2300      	movs	r3, #0
 8004174:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004176:	2300      	movs	r3, #0
 8004178:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800417a:	2300      	movs	r3, #0
 800417c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800417e:	2300      	movs	r3, #0
 8004180:	61fb      	str	r3, [r7, #28]
 8004182:	e159      	b.n	8004438 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004184:	2201      	movs	r2, #1
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	fa02 f303 	lsl.w	r3, r2, r3
 800418c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	697a      	ldr	r2, [r7, #20]
 8004194:	4013      	ands	r3, r2
 8004196:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004198:	693a      	ldr	r2, [r7, #16]
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	429a      	cmp	r2, r3
 800419e:	f040 8148 	bne.w	8004432 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f003 0303 	and.w	r3, r3, #3
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	d005      	beq.n	80041ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041b6:	2b02      	cmp	r3, #2
 80041b8:	d130      	bne.n	800421c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	005b      	lsls	r3, r3, #1
 80041c4:	2203      	movs	r2, #3
 80041c6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ca:	43db      	mvns	r3, r3
 80041cc:	69ba      	ldr	r2, [r7, #24]
 80041ce:	4013      	ands	r3, r2
 80041d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	68da      	ldr	r2, [r3, #12]
 80041d6:	69fb      	ldr	r3, [r7, #28]
 80041d8:	005b      	lsls	r3, r3, #1
 80041da:	fa02 f303 	lsl.w	r3, r2, r3
 80041de:	69ba      	ldr	r2, [r7, #24]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	69ba      	ldr	r2, [r7, #24]
 80041e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041f0:	2201      	movs	r2, #1
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	fa02 f303 	lsl.w	r3, r2, r3
 80041f8:	43db      	mvns	r3, r3
 80041fa:	69ba      	ldr	r2, [r7, #24]
 80041fc:	4013      	ands	r3, r2
 80041fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	091b      	lsrs	r3, r3, #4
 8004206:	f003 0201 	and.w	r2, r3, #1
 800420a:	69fb      	ldr	r3, [r7, #28]
 800420c:	fa02 f303 	lsl.w	r3, r2, r3
 8004210:	69ba      	ldr	r2, [r7, #24]
 8004212:	4313      	orrs	r3, r2
 8004214:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	69ba      	ldr	r2, [r7, #24]
 800421a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	f003 0303 	and.w	r3, r3, #3
 8004224:	2b03      	cmp	r3, #3
 8004226:	d017      	beq.n	8004258 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800422e:	69fb      	ldr	r3, [r7, #28]
 8004230:	005b      	lsls	r3, r3, #1
 8004232:	2203      	movs	r2, #3
 8004234:	fa02 f303 	lsl.w	r3, r2, r3
 8004238:	43db      	mvns	r3, r3
 800423a:	69ba      	ldr	r2, [r7, #24]
 800423c:	4013      	ands	r3, r2
 800423e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	689a      	ldr	r2, [r3, #8]
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	fa02 f303 	lsl.w	r3, r2, r3
 800424c:	69ba      	ldr	r2, [r7, #24]
 800424e:	4313      	orrs	r3, r2
 8004250:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	69ba      	ldr	r2, [r7, #24]
 8004256:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f003 0303 	and.w	r3, r3, #3
 8004260:	2b02      	cmp	r3, #2
 8004262:	d123      	bne.n	80042ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	08da      	lsrs	r2, r3, #3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	3208      	adds	r2, #8
 800426c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004270:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004272:	69fb      	ldr	r3, [r7, #28]
 8004274:	f003 0307 	and.w	r3, r3, #7
 8004278:	009b      	lsls	r3, r3, #2
 800427a:	220f      	movs	r2, #15
 800427c:	fa02 f303 	lsl.w	r3, r2, r3
 8004280:	43db      	mvns	r3, r3
 8004282:	69ba      	ldr	r2, [r7, #24]
 8004284:	4013      	ands	r3, r2
 8004286:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	691a      	ldr	r2, [r3, #16]
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	f003 0307 	and.w	r3, r3, #7
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	fa02 f303 	lsl.w	r3, r2, r3
 8004298:	69ba      	ldr	r2, [r7, #24]
 800429a:	4313      	orrs	r3, r2
 800429c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	08da      	lsrs	r2, r3, #3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	3208      	adds	r2, #8
 80042a6:	69b9      	ldr	r1, [r7, #24]
 80042a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	005b      	lsls	r3, r3, #1
 80042b6:	2203      	movs	r2, #3
 80042b8:	fa02 f303 	lsl.w	r3, r2, r3
 80042bc:	43db      	mvns	r3, r3
 80042be:	69ba      	ldr	r2, [r7, #24]
 80042c0:	4013      	ands	r3, r2
 80042c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f003 0203 	and.w	r2, r3, #3
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	005b      	lsls	r3, r3, #1
 80042d0:	fa02 f303 	lsl.w	r3, r2, r3
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	69ba      	ldr	r2, [r7, #24]
 80042de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	f000 80a2 	beq.w	8004432 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042ee:	2300      	movs	r3, #0
 80042f0:	60fb      	str	r3, [r7, #12]
 80042f2:	4b57      	ldr	r3, [pc, #348]	; (8004450 <HAL_GPIO_Init+0x2e8>)
 80042f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f6:	4a56      	ldr	r2, [pc, #344]	; (8004450 <HAL_GPIO_Init+0x2e8>)
 80042f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042fc:	6453      	str	r3, [r2, #68]	; 0x44
 80042fe:	4b54      	ldr	r3, [pc, #336]	; (8004450 <HAL_GPIO_Init+0x2e8>)
 8004300:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004302:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004306:	60fb      	str	r3, [r7, #12]
 8004308:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800430a:	4a52      	ldr	r2, [pc, #328]	; (8004454 <HAL_GPIO_Init+0x2ec>)
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	089b      	lsrs	r3, r3, #2
 8004310:	3302      	adds	r3, #2
 8004312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004316:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	f003 0303 	and.w	r3, r3, #3
 800431e:	009b      	lsls	r3, r3, #2
 8004320:	220f      	movs	r2, #15
 8004322:	fa02 f303 	lsl.w	r3, r2, r3
 8004326:	43db      	mvns	r3, r3
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	4013      	ands	r3, r2
 800432c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a49      	ldr	r2, [pc, #292]	; (8004458 <HAL_GPIO_Init+0x2f0>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d019      	beq.n	800436a <HAL_GPIO_Init+0x202>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a48      	ldr	r2, [pc, #288]	; (800445c <HAL_GPIO_Init+0x2f4>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d013      	beq.n	8004366 <HAL_GPIO_Init+0x1fe>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4a47      	ldr	r2, [pc, #284]	; (8004460 <HAL_GPIO_Init+0x2f8>)
 8004342:	4293      	cmp	r3, r2
 8004344:	d00d      	beq.n	8004362 <HAL_GPIO_Init+0x1fa>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	4a46      	ldr	r2, [pc, #280]	; (8004464 <HAL_GPIO_Init+0x2fc>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d007      	beq.n	800435e <HAL_GPIO_Init+0x1f6>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	4a45      	ldr	r2, [pc, #276]	; (8004468 <HAL_GPIO_Init+0x300>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d101      	bne.n	800435a <HAL_GPIO_Init+0x1f2>
 8004356:	2304      	movs	r3, #4
 8004358:	e008      	b.n	800436c <HAL_GPIO_Init+0x204>
 800435a:	2307      	movs	r3, #7
 800435c:	e006      	b.n	800436c <HAL_GPIO_Init+0x204>
 800435e:	2303      	movs	r3, #3
 8004360:	e004      	b.n	800436c <HAL_GPIO_Init+0x204>
 8004362:	2302      	movs	r3, #2
 8004364:	e002      	b.n	800436c <HAL_GPIO_Init+0x204>
 8004366:	2301      	movs	r3, #1
 8004368:	e000      	b.n	800436c <HAL_GPIO_Init+0x204>
 800436a:	2300      	movs	r3, #0
 800436c:	69fa      	ldr	r2, [r7, #28]
 800436e:	f002 0203 	and.w	r2, r2, #3
 8004372:	0092      	lsls	r2, r2, #2
 8004374:	4093      	lsls	r3, r2
 8004376:	69ba      	ldr	r2, [r7, #24]
 8004378:	4313      	orrs	r3, r2
 800437a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800437c:	4935      	ldr	r1, [pc, #212]	; (8004454 <HAL_GPIO_Init+0x2ec>)
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	089b      	lsrs	r3, r3, #2
 8004382:	3302      	adds	r3, #2
 8004384:	69ba      	ldr	r2, [r7, #24]
 8004386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800438a:	4b38      	ldr	r3, [pc, #224]	; (800446c <HAL_GPIO_Init+0x304>)
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	43db      	mvns	r3, r3
 8004394:	69ba      	ldr	r2, [r7, #24]
 8004396:	4013      	ands	r3, r2
 8004398:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d003      	beq.n	80043ae <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80043a6:	69ba      	ldr	r2, [r7, #24]
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80043ae:	4a2f      	ldr	r2, [pc, #188]	; (800446c <HAL_GPIO_Init+0x304>)
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80043b4:	4b2d      	ldr	r3, [pc, #180]	; (800446c <HAL_GPIO_Init+0x304>)
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	43db      	mvns	r3, r3
 80043be:	69ba      	ldr	r2, [r7, #24]
 80043c0:	4013      	ands	r3, r2
 80043c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d003      	beq.n	80043d8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	4313      	orrs	r3, r2
 80043d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043d8:	4a24      	ldr	r2, [pc, #144]	; (800446c <HAL_GPIO_Init+0x304>)
 80043da:	69bb      	ldr	r3, [r7, #24]
 80043dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043de:	4b23      	ldr	r3, [pc, #140]	; (800446c <HAL_GPIO_Init+0x304>)
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	43db      	mvns	r3, r3
 80043e8:	69ba      	ldr	r2, [r7, #24]
 80043ea:	4013      	ands	r3, r2
 80043ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d003      	beq.n	8004402 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80043fa:	69ba      	ldr	r2, [r7, #24]
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	4313      	orrs	r3, r2
 8004400:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004402:	4a1a      	ldr	r2, [pc, #104]	; (800446c <HAL_GPIO_Init+0x304>)
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004408:	4b18      	ldr	r3, [pc, #96]	; (800446c <HAL_GPIO_Init+0x304>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	43db      	mvns	r3, r3
 8004412:	69ba      	ldr	r2, [r7, #24]
 8004414:	4013      	ands	r3, r2
 8004416:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d003      	beq.n	800442c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004424:	69ba      	ldr	r2, [r7, #24]
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	4313      	orrs	r3, r2
 800442a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800442c:	4a0f      	ldr	r2, [pc, #60]	; (800446c <HAL_GPIO_Init+0x304>)
 800442e:	69bb      	ldr	r3, [r7, #24]
 8004430:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	3301      	adds	r3, #1
 8004436:	61fb      	str	r3, [r7, #28]
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	2b0f      	cmp	r3, #15
 800443c:	f67f aea2 	bls.w	8004184 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004440:	bf00      	nop
 8004442:	bf00      	nop
 8004444:	3724      	adds	r7, #36	; 0x24
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	40023800 	.word	0x40023800
 8004454:	40013800 	.word	0x40013800
 8004458:	40020000 	.word	0x40020000
 800445c:	40020400 	.word	0x40020400
 8004460:	40020800 	.word	0x40020800
 8004464:	40020c00 	.word	0x40020c00
 8004468:	40021000 	.word	0x40021000
 800446c:	40013c00 	.word	0x40013c00

08004470 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004470:	b480      	push	{r7}
 8004472:	b085      	sub	sp, #20
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	460b      	mov	r3, r1
 800447a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	691a      	ldr	r2, [r3, #16]
 8004480:	887b      	ldrh	r3, [r7, #2]
 8004482:	4013      	ands	r3, r2
 8004484:	2b00      	cmp	r3, #0
 8004486:	d002      	beq.n	800448e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004488:	2301      	movs	r3, #1
 800448a:	73fb      	strb	r3, [r7, #15]
 800448c:	e001      	b.n	8004492 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800448e:	2300      	movs	r3, #0
 8004490:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004492:	7bfb      	ldrb	r3, [r7, #15]
}
 8004494:	4618      	mov	r0, r3
 8004496:	3714      	adds	r7, #20
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	460b      	mov	r3, r1
 80044aa:	807b      	strh	r3, [r7, #2]
 80044ac:	4613      	mov	r3, r2
 80044ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044b0:	787b      	ldrb	r3, [r7, #1]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d003      	beq.n	80044be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044b6:	887a      	ldrh	r2, [r7, #2]
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80044bc:	e003      	b.n	80044c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80044be:	887b      	ldrh	r3, [r7, #2]
 80044c0:	041a      	lsls	r2, r3, #16
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	619a      	str	r2, [r3, #24]
}
 80044c6:	bf00      	nop
 80044c8:	370c      	adds	r7, #12
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
	...

080044d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d101      	bne.n	80044e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044e2:	2301      	movs	r3, #1
 80044e4:	e267      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d075      	beq.n	80045de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80044f2:	4b88      	ldr	r3, [pc, #544]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f003 030c 	and.w	r3, r3, #12
 80044fa:	2b04      	cmp	r3, #4
 80044fc:	d00c      	beq.n	8004518 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80044fe:	4b85      	ldr	r3, [pc, #532]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004506:	2b08      	cmp	r3, #8
 8004508:	d112      	bne.n	8004530 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800450a:	4b82      	ldr	r3, [pc, #520]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004512:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004516:	d10b      	bne.n	8004530 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004518:	4b7e      	ldr	r3, [pc, #504]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004520:	2b00      	cmp	r3, #0
 8004522:	d05b      	beq.n	80045dc <HAL_RCC_OscConfig+0x108>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d157      	bne.n	80045dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e242      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004538:	d106      	bne.n	8004548 <HAL_RCC_OscConfig+0x74>
 800453a:	4b76      	ldr	r3, [pc, #472]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a75      	ldr	r2, [pc, #468]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 8004540:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004544:	6013      	str	r3, [r2, #0]
 8004546:	e01d      	b.n	8004584 <HAL_RCC_OscConfig+0xb0>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004550:	d10c      	bne.n	800456c <HAL_RCC_OscConfig+0x98>
 8004552:	4b70      	ldr	r3, [pc, #448]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a6f      	ldr	r2, [pc, #444]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 8004558:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800455c:	6013      	str	r3, [r2, #0]
 800455e:	4b6d      	ldr	r3, [pc, #436]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a6c      	ldr	r2, [pc, #432]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 8004564:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004568:	6013      	str	r3, [r2, #0]
 800456a:	e00b      	b.n	8004584 <HAL_RCC_OscConfig+0xb0>
 800456c:	4b69      	ldr	r3, [pc, #420]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a68      	ldr	r2, [pc, #416]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 8004572:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004576:	6013      	str	r3, [r2, #0]
 8004578:	4b66      	ldr	r3, [pc, #408]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a65      	ldr	r2, [pc, #404]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 800457e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004582:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d013      	beq.n	80045b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800458c:	f7fe fcb6 	bl	8002efc <HAL_GetTick>
 8004590:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004592:	e008      	b.n	80045a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004594:	f7fe fcb2 	bl	8002efc <HAL_GetTick>
 8004598:	4602      	mov	r2, r0
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	1ad3      	subs	r3, r2, r3
 800459e:	2b64      	cmp	r3, #100	; 0x64
 80045a0:	d901      	bls.n	80045a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e207      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a6:	4b5b      	ldr	r3, [pc, #364]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d0f0      	beq.n	8004594 <HAL_RCC_OscConfig+0xc0>
 80045b2:	e014      	b.n	80045de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045b4:	f7fe fca2 	bl	8002efc <HAL_GetTick>
 80045b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ba:	e008      	b.n	80045ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045bc:	f7fe fc9e 	bl	8002efc <HAL_GetTick>
 80045c0:	4602      	mov	r2, r0
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	1ad3      	subs	r3, r2, r3
 80045c6:	2b64      	cmp	r3, #100	; 0x64
 80045c8:	d901      	bls.n	80045ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045ca:	2303      	movs	r3, #3
 80045cc:	e1f3      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ce:	4b51      	ldr	r3, [pc, #324]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1f0      	bne.n	80045bc <HAL_RCC_OscConfig+0xe8>
 80045da:	e000      	b.n	80045de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0302 	and.w	r3, r3, #2
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d063      	beq.n	80046b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045ea:	4b4a      	ldr	r3, [pc, #296]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f003 030c 	and.w	r3, r3, #12
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d00b      	beq.n	800460e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80045f6:	4b47      	ldr	r3, [pc, #284]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80045fe:	2b08      	cmp	r3, #8
 8004600:	d11c      	bne.n	800463c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004602:	4b44      	ldr	r3, [pc, #272]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800460a:	2b00      	cmp	r3, #0
 800460c:	d116      	bne.n	800463c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800460e:	4b41      	ldr	r3, [pc, #260]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0302 	and.w	r3, r3, #2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d005      	beq.n	8004626 <HAL_RCC_OscConfig+0x152>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	2b01      	cmp	r3, #1
 8004620:	d001      	beq.n	8004626 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	e1c7      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004626:	4b3b      	ldr	r3, [pc, #236]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	691b      	ldr	r3, [r3, #16]
 8004632:	00db      	lsls	r3, r3, #3
 8004634:	4937      	ldr	r1, [pc, #220]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 8004636:	4313      	orrs	r3, r2
 8004638:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800463a:	e03a      	b.n	80046b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d020      	beq.n	8004686 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004644:	4b34      	ldr	r3, [pc, #208]	; (8004718 <HAL_RCC_OscConfig+0x244>)
 8004646:	2201      	movs	r2, #1
 8004648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800464a:	f7fe fc57 	bl	8002efc <HAL_GetTick>
 800464e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004650:	e008      	b.n	8004664 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004652:	f7fe fc53 	bl	8002efc <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	2b02      	cmp	r3, #2
 800465e:	d901      	bls.n	8004664 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004660:	2303      	movs	r3, #3
 8004662:	e1a8      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004664:	4b2b      	ldr	r3, [pc, #172]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f003 0302 	and.w	r3, r3, #2
 800466c:	2b00      	cmp	r3, #0
 800466e:	d0f0      	beq.n	8004652 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004670:	4b28      	ldr	r3, [pc, #160]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	691b      	ldr	r3, [r3, #16]
 800467c:	00db      	lsls	r3, r3, #3
 800467e:	4925      	ldr	r1, [pc, #148]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 8004680:	4313      	orrs	r3, r2
 8004682:	600b      	str	r3, [r1, #0]
 8004684:	e015      	b.n	80046b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004686:	4b24      	ldr	r3, [pc, #144]	; (8004718 <HAL_RCC_OscConfig+0x244>)
 8004688:	2200      	movs	r2, #0
 800468a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800468c:	f7fe fc36 	bl	8002efc <HAL_GetTick>
 8004690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004692:	e008      	b.n	80046a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004694:	f7fe fc32 	bl	8002efc <HAL_GetTick>
 8004698:	4602      	mov	r2, r0
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	1ad3      	subs	r3, r2, r3
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d901      	bls.n	80046a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046a2:	2303      	movs	r3, #3
 80046a4:	e187      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046a6:	4b1b      	ldr	r3, [pc, #108]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f003 0302 	and.w	r3, r3, #2
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d1f0      	bne.n	8004694 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0308 	and.w	r3, r3, #8
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d036      	beq.n	800472c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d016      	beq.n	80046f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046c6:	4b15      	ldr	r3, [pc, #84]	; (800471c <HAL_RCC_OscConfig+0x248>)
 80046c8:	2201      	movs	r2, #1
 80046ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046cc:	f7fe fc16 	bl	8002efc <HAL_GetTick>
 80046d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046d2:	e008      	b.n	80046e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046d4:	f7fe fc12 	bl	8002efc <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d901      	bls.n	80046e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	e167      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046e6:	4b0b      	ldr	r3, [pc, #44]	; (8004714 <HAL_RCC_OscConfig+0x240>)
 80046e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80046ea:	f003 0302 	and.w	r3, r3, #2
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d0f0      	beq.n	80046d4 <HAL_RCC_OscConfig+0x200>
 80046f2:	e01b      	b.n	800472c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046f4:	4b09      	ldr	r3, [pc, #36]	; (800471c <HAL_RCC_OscConfig+0x248>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046fa:	f7fe fbff 	bl	8002efc <HAL_GetTick>
 80046fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004700:	e00e      	b.n	8004720 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004702:	f7fe fbfb 	bl	8002efc <HAL_GetTick>
 8004706:	4602      	mov	r2, r0
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	1ad3      	subs	r3, r2, r3
 800470c:	2b02      	cmp	r3, #2
 800470e:	d907      	bls.n	8004720 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004710:	2303      	movs	r3, #3
 8004712:	e150      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
 8004714:	40023800 	.word	0x40023800
 8004718:	42470000 	.word	0x42470000
 800471c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004720:	4b88      	ldr	r3, [pc, #544]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 8004722:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004724:	f003 0302 	and.w	r3, r3, #2
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1ea      	bne.n	8004702 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0304 	and.w	r3, r3, #4
 8004734:	2b00      	cmp	r3, #0
 8004736:	f000 8097 	beq.w	8004868 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800473a:	2300      	movs	r3, #0
 800473c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800473e:	4b81      	ldr	r3, [pc, #516]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 8004740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004746:	2b00      	cmp	r3, #0
 8004748:	d10f      	bne.n	800476a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800474a:	2300      	movs	r3, #0
 800474c:	60bb      	str	r3, [r7, #8]
 800474e:	4b7d      	ldr	r3, [pc, #500]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 8004750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004752:	4a7c      	ldr	r2, [pc, #496]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 8004754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004758:	6413      	str	r3, [r2, #64]	; 0x40
 800475a:	4b7a      	ldr	r3, [pc, #488]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 800475c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800475e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004762:	60bb      	str	r3, [r7, #8]
 8004764:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004766:	2301      	movs	r3, #1
 8004768:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800476a:	4b77      	ldr	r3, [pc, #476]	; (8004948 <HAL_RCC_OscConfig+0x474>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004772:	2b00      	cmp	r3, #0
 8004774:	d118      	bne.n	80047a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004776:	4b74      	ldr	r3, [pc, #464]	; (8004948 <HAL_RCC_OscConfig+0x474>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	4a73      	ldr	r2, [pc, #460]	; (8004948 <HAL_RCC_OscConfig+0x474>)
 800477c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004780:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004782:	f7fe fbbb 	bl	8002efc <HAL_GetTick>
 8004786:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004788:	e008      	b.n	800479c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800478a:	f7fe fbb7 	bl	8002efc <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	2b02      	cmp	r3, #2
 8004796:	d901      	bls.n	800479c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	e10c      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800479c:	4b6a      	ldr	r3, [pc, #424]	; (8004948 <HAL_RCC_OscConfig+0x474>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d0f0      	beq.n	800478a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	2b01      	cmp	r3, #1
 80047ae:	d106      	bne.n	80047be <HAL_RCC_OscConfig+0x2ea>
 80047b0:	4b64      	ldr	r3, [pc, #400]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 80047b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047b4:	4a63      	ldr	r2, [pc, #396]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 80047b6:	f043 0301 	orr.w	r3, r3, #1
 80047ba:	6713      	str	r3, [r2, #112]	; 0x70
 80047bc:	e01c      	b.n	80047f8 <HAL_RCC_OscConfig+0x324>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	2b05      	cmp	r3, #5
 80047c4:	d10c      	bne.n	80047e0 <HAL_RCC_OscConfig+0x30c>
 80047c6:	4b5f      	ldr	r3, [pc, #380]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 80047c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047ca:	4a5e      	ldr	r2, [pc, #376]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 80047cc:	f043 0304 	orr.w	r3, r3, #4
 80047d0:	6713      	str	r3, [r2, #112]	; 0x70
 80047d2:	4b5c      	ldr	r3, [pc, #368]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 80047d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047d6:	4a5b      	ldr	r2, [pc, #364]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 80047d8:	f043 0301 	orr.w	r3, r3, #1
 80047dc:	6713      	str	r3, [r2, #112]	; 0x70
 80047de:	e00b      	b.n	80047f8 <HAL_RCC_OscConfig+0x324>
 80047e0:	4b58      	ldr	r3, [pc, #352]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 80047e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047e4:	4a57      	ldr	r2, [pc, #348]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 80047e6:	f023 0301 	bic.w	r3, r3, #1
 80047ea:	6713      	str	r3, [r2, #112]	; 0x70
 80047ec:	4b55      	ldr	r3, [pc, #340]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 80047ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047f0:	4a54      	ldr	r2, [pc, #336]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 80047f2:	f023 0304 	bic.w	r3, r3, #4
 80047f6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d015      	beq.n	800482c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004800:	f7fe fb7c 	bl	8002efc <HAL_GetTick>
 8004804:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004806:	e00a      	b.n	800481e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004808:	f7fe fb78 	bl	8002efc <HAL_GetTick>
 800480c:	4602      	mov	r2, r0
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	f241 3288 	movw	r2, #5000	; 0x1388
 8004816:	4293      	cmp	r3, r2
 8004818:	d901      	bls.n	800481e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e0cb      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800481e:	4b49      	ldr	r3, [pc, #292]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 8004820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004822:	f003 0302 	and.w	r3, r3, #2
 8004826:	2b00      	cmp	r3, #0
 8004828:	d0ee      	beq.n	8004808 <HAL_RCC_OscConfig+0x334>
 800482a:	e014      	b.n	8004856 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800482c:	f7fe fb66 	bl	8002efc <HAL_GetTick>
 8004830:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004832:	e00a      	b.n	800484a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004834:	f7fe fb62 	bl	8002efc <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004842:	4293      	cmp	r3, r2
 8004844:	d901      	bls.n	800484a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e0b5      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800484a:	4b3e      	ldr	r3, [pc, #248]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 800484c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800484e:	f003 0302 	and.w	r3, r3, #2
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1ee      	bne.n	8004834 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004856:	7dfb      	ldrb	r3, [r7, #23]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d105      	bne.n	8004868 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800485c:	4b39      	ldr	r3, [pc, #228]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 800485e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004860:	4a38      	ldr	r2, [pc, #224]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 8004862:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004866:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	2b00      	cmp	r3, #0
 800486e:	f000 80a1 	beq.w	80049b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004872:	4b34      	ldr	r3, [pc, #208]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f003 030c 	and.w	r3, r3, #12
 800487a:	2b08      	cmp	r3, #8
 800487c:	d05c      	beq.n	8004938 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	2b02      	cmp	r3, #2
 8004884:	d141      	bne.n	800490a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004886:	4b31      	ldr	r3, [pc, #196]	; (800494c <HAL_RCC_OscConfig+0x478>)
 8004888:	2200      	movs	r2, #0
 800488a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800488c:	f7fe fb36 	bl	8002efc <HAL_GetTick>
 8004890:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004892:	e008      	b.n	80048a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004894:	f7fe fb32 	bl	8002efc <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d901      	bls.n	80048a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e087      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048a6:	4b27      	ldr	r3, [pc, #156]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1f0      	bne.n	8004894 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	69da      	ldr	r2, [r3, #28]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a1b      	ldr	r3, [r3, #32]
 80048ba:	431a      	orrs	r2, r3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c0:	019b      	lsls	r3, r3, #6
 80048c2:	431a      	orrs	r2, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048c8:	085b      	lsrs	r3, r3, #1
 80048ca:	3b01      	subs	r3, #1
 80048cc:	041b      	lsls	r3, r3, #16
 80048ce:	431a      	orrs	r2, r3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048d4:	061b      	lsls	r3, r3, #24
 80048d6:	491b      	ldr	r1, [pc, #108]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048dc:	4b1b      	ldr	r3, [pc, #108]	; (800494c <HAL_RCC_OscConfig+0x478>)
 80048de:	2201      	movs	r2, #1
 80048e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e2:	f7fe fb0b 	bl	8002efc <HAL_GetTick>
 80048e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048e8:	e008      	b.n	80048fc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048ea:	f7fe fb07 	bl	8002efc <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d901      	bls.n	80048fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e05c      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048fc:	4b11      	ldr	r3, [pc, #68]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d0f0      	beq.n	80048ea <HAL_RCC_OscConfig+0x416>
 8004908:	e054      	b.n	80049b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800490a:	4b10      	ldr	r3, [pc, #64]	; (800494c <HAL_RCC_OscConfig+0x478>)
 800490c:	2200      	movs	r2, #0
 800490e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004910:	f7fe faf4 	bl	8002efc <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004918:	f7fe faf0 	bl	8002efc <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b02      	cmp	r3, #2
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e045      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800492a:	4b06      	ldr	r3, [pc, #24]	; (8004944 <HAL_RCC_OscConfig+0x470>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1f0      	bne.n	8004918 <HAL_RCC_OscConfig+0x444>
 8004936:	e03d      	b.n	80049b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	699b      	ldr	r3, [r3, #24]
 800493c:	2b01      	cmp	r3, #1
 800493e:	d107      	bne.n	8004950 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e038      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
 8004944:	40023800 	.word	0x40023800
 8004948:	40007000 	.word	0x40007000
 800494c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004950:	4b1b      	ldr	r3, [pc, #108]	; (80049c0 <HAL_RCC_OscConfig+0x4ec>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	699b      	ldr	r3, [r3, #24]
 800495a:	2b01      	cmp	r3, #1
 800495c:	d028      	beq.n	80049b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004968:	429a      	cmp	r2, r3
 800496a:	d121      	bne.n	80049b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004976:	429a      	cmp	r2, r3
 8004978:	d11a      	bne.n	80049b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004980:	4013      	ands	r3, r2
 8004982:	687a      	ldr	r2, [r7, #4]
 8004984:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004986:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004988:	4293      	cmp	r3, r2
 800498a:	d111      	bne.n	80049b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004996:	085b      	lsrs	r3, r3, #1
 8004998:	3b01      	subs	r3, #1
 800499a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800499c:	429a      	cmp	r2, r3
 800499e:	d107      	bne.n	80049b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d001      	beq.n	80049b4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80049b0:	2301      	movs	r3, #1
 80049b2:	e000      	b.n	80049b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80049b4:	2300      	movs	r3, #0
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3718      	adds	r7, #24
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
 80049be:	bf00      	nop
 80049c0:	40023800 	.word	0x40023800

080049c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
 80049cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d101      	bne.n	80049d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049d4:	2301      	movs	r3, #1
 80049d6:	e0cc      	b.n	8004b72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80049d8:	4b68      	ldr	r3, [pc, #416]	; (8004b7c <HAL_RCC_ClockConfig+0x1b8>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0307 	and.w	r3, r3, #7
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d90c      	bls.n	8004a00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049e6:	4b65      	ldr	r3, [pc, #404]	; (8004b7c <HAL_RCC_ClockConfig+0x1b8>)
 80049e8:	683a      	ldr	r2, [r7, #0]
 80049ea:	b2d2      	uxtb	r2, r2
 80049ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ee:	4b63      	ldr	r3, [pc, #396]	; (8004b7c <HAL_RCC_ClockConfig+0x1b8>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f003 0307 	and.w	r3, r3, #7
 80049f6:	683a      	ldr	r2, [r7, #0]
 80049f8:	429a      	cmp	r2, r3
 80049fa:	d001      	beq.n	8004a00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e0b8      	b.n	8004b72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0302 	and.w	r3, r3, #2
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d020      	beq.n	8004a4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f003 0304 	and.w	r3, r3, #4
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d005      	beq.n	8004a24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a18:	4b59      	ldr	r3, [pc, #356]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	4a58      	ldr	r2, [pc, #352]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004a22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0308 	and.w	r3, r3, #8
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d005      	beq.n	8004a3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a30:	4b53      	ldr	r3, [pc, #332]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	4a52      	ldr	r2, [pc, #328]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004a3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a3c:	4b50      	ldr	r3, [pc, #320]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	689b      	ldr	r3, [r3, #8]
 8004a48:	494d      	ldr	r1, [pc, #308]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0301 	and.w	r3, r3, #1
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d044      	beq.n	8004ae4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d107      	bne.n	8004a72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a62:	4b47      	ldr	r3, [pc, #284]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d119      	bne.n	8004aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e07f      	b.n	8004b72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	2b02      	cmp	r3, #2
 8004a78:	d003      	beq.n	8004a82 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004a7e:	2b03      	cmp	r3, #3
 8004a80:	d107      	bne.n	8004a92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a82:	4b3f      	ldr	r3, [pc, #252]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d109      	bne.n	8004aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e06f      	b.n	8004b72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a92:	4b3b      	ldr	r3, [pc, #236]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0302 	and.w	r3, r3, #2
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d101      	bne.n	8004aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e067      	b.n	8004b72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004aa2:	4b37      	ldr	r3, [pc, #220]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	f023 0203 	bic.w	r2, r3, #3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	4934      	ldr	r1, [pc, #208]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ab4:	f7fe fa22 	bl	8002efc <HAL_GetTick>
 8004ab8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aba:	e00a      	b.n	8004ad2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004abc:	f7fe fa1e 	bl	8002efc <HAL_GetTick>
 8004ac0:	4602      	mov	r2, r0
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e04f      	b.n	8004b72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ad2:	4b2b      	ldr	r3, [pc, #172]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f003 020c 	and.w	r2, r3, #12
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d1eb      	bne.n	8004abc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004ae4:	4b25      	ldr	r3, [pc, #148]	; (8004b7c <HAL_RCC_ClockConfig+0x1b8>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f003 0307 	and.w	r3, r3, #7
 8004aec:	683a      	ldr	r2, [r7, #0]
 8004aee:	429a      	cmp	r2, r3
 8004af0:	d20c      	bcs.n	8004b0c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004af2:	4b22      	ldr	r3, [pc, #136]	; (8004b7c <HAL_RCC_ClockConfig+0x1b8>)
 8004af4:	683a      	ldr	r2, [r7, #0]
 8004af6:	b2d2      	uxtb	r2, r2
 8004af8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004afa:	4b20      	ldr	r3, [pc, #128]	; (8004b7c <HAL_RCC_ClockConfig+0x1b8>)
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f003 0307 	and.w	r3, r3, #7
 8004b02:	683a      	ldr	r2, [r7, #0]
 8004b04:	429a      	cmp	r2, r3
 8004b06:	d001      	beq.n	8004b0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	e032      	b.n	8004b72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0304 	and.w	r3, r3, #4
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d008      	beq.n	8004b2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b18:	4b19      	ldr	r3, [pc, #100]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	68db      	ldr	r3, [r3, #12]
 8004b24:	4916      	ldr	r1, [pc, #88]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0308 	and.w	r3, r3, #8
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d009      	beq.n	8004b4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b36:	4b12      	ldr	r3, [pc, #72]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	691b      	ldr	r3, [r3, #16]
 8004b42:	00db      	lsls	r3, r3, #3
 8004b44:	490e      	ldr	r1, [pc, #56]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004b4a:	f000 f821 	bl	8004b90 <HAL_RCC_GetSysClockFreq>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	4b0b      	ldr	r3, [pc, #44]	; (8004b80 <HAL_RCC_ClockConfig+0x1bc>)
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	091b      	lsrs	r3, r3, #4
 8004b56:	f003 030f 	and.w	r3, r3, #15
 8004b5a:	490a      	ldr	r1, [pc, #40]	; (8004b84 <HAL_RCC_ClockConfig+0x1c0>)
 8004b5c:	5ccb      	ldrb	r3, [r1, r3]
 8004b5e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b62:	4a09      	ldr	r2, [pc, #36]	; (8004b88 <HAL_RCC_ClockConfig+0x1c4>)
 8004b64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004b66:	4b09      	ldr	r3, [pc, #36]	; (8004b8c <HAL_RCC_ClockConfig+0x1c8>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7fe f982 	bl	8002e74 <HAL_InitTick>

  return HAL_OK;
 8004b70:	2300      	movs	r3, #0
}
 8004b72:	4618      	mov	r0, r3
 8004b74:	3710      	adds	r7, #16
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	40023c00 	.word	0x40023c00
 8004b80:	40023800 	.word	0x40023800
 8004b84:	0800ae6c 	.word	0x0800ae6c
 8004b88:	20000008 	.word	0x20000008
 8004b8c:	2000000c 	.word	0x2000000c

08004b90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b94:	b090      	sub	sp, #64	; 0x40
 8004b96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	637b      	str	r3, [r7, #52]	; 0x34
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ba8:	4b59      	ldr	r3, [pc, #356]	; (8004d10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	f003 030c 	and.w	r3, r3, #12
 8004bb0:	2b08      	cmp	r3, #8
 8004bb2:	d00d      	beq.n	8004bd0 <HAL_RCC_GetSysClockFreq+0x40>
 8004bb4:	2b08      	cmp	r3, #8
 8004bb6:	f200 80a1 	bhi.w	8004cfc <HAL_RCC_GetSysClockFreq+0x16c>
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d002      	beq.n	8004bc4 <HAL_RCC_GetSysClockFreq+0x34>
 8004bbe:	2b04      	cmp	r3, #4
 8004bc0:	d003      	beq.n	8004bca <HAL_RCC_GetSysClockFreq+0x3a>
 8004bc2:	e09b      	b.n	8004cfc <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bc4:	4b53      	ldr	r3, [pc, #332]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x184>)
 8004bc6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004bc8:	e09b      	b.n	8004d02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004bca:	4b53      	ldr	r3, [pc, #332]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x188>)
 8004bcc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004bce:	e098      	b.n	8004d02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004bd0:	4b4f      	ldr	r3, [pc, #316]	; (8004d10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bd8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004bda:	4b4d      	ldr	r3, [pc, #308]	; (8004d10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d028      	beq.n	8004c38 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004be6:	4b4a      	ldr	r3, [pc, #296]	; (8004d10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	099b      	lsrs	r3, r3, #6
 8004bec:	2200      	movs	r2, #0
 8004bee:	623b      	str	r3, [r7, #32]
 8004bf0:	627a      	str	r2, [r7, #36]	; 0x24
 8004bf2:	6a3b      	ldr	r3, [r7, #32]
 8004bf4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004bf8:	2100      	movs	r1, #0
 8004bfa:	4b47      	ldr	r3, [pc, #284]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x188>)
 8004bfc:	fb03 f201 	mul.w	r2, r3, r1
 8004c00:	2300      	movs	r3, #0
 8004c02:	fb00 f303 	mul.w	r3, r0, r3
 8004c06:	4413      	add	r3, r2
 8004c08:	4a43      	ldr	r2, [pc, #268]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x188>)
 8004c0a:	fba0 1202 	umull	r1, r2, r0, r2
 8004c0e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004c10:	460a      	mov	r2, r1
 8004c12:	62ba      	str	r2, [r7, #40]	; 0x28
 8004c14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004c16:	4413      	add	r3, r2
 8004c18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	61bb      	str	r3, [r7, #24]
 8004c20:	61fa      	str	r2, [r7, #28]
 8004c22:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c26:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004c2a:	f7fc f835 	bl	8000c98 <__aeabi_uldivmod>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	460b      	mov	r3, r1
 8004c32:	4613      	mov	r3, r2
 8004c34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c36:	e053      	b.n	8004ce0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c38:	4b35      	ldr	r3, [pc, #212]	; (8004d10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	099b      	lsrs	r3, r3, #6
 8004c3e:	2200      	movs	r2, #0
 8004c40:	613b      	str	r3, [r7, #16]
 8004c42:	617a      	str	r2, [r7, #20]
 8004c44:	693b      	ldr	r3, [r7, #16]
 8004c46:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004c4a:	f04f 0b00 	mov.w	fp, #0
 8004c4e:	4652      	mov	r2, sl
 8004c50:	465b      	mov	r3, fp
 8004c52:	f04f 0000 	mov.w	r0, #0
 8004c56:	f04f 0100 	mov.w	r1, #0
 8004c5a:	0159      	lsls	r1, r3, #5
 8004c5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c60:	0150      	lsls	r0, r2, #5
 8004c62:	4602      	mov	r2, r0
 8004c64:	460b      	mov	r3, r1
 8004c66:	ebb2 080a 	subs.w	r8, r2, sl
 8004c6a:	eb63 090b 	sbc.w	r9, r3, fp
 8004c6e:	f04f 0200 	mov.w	r2, #0
 8004c72:	f04f 0300 	mov.w	r3, #0
 8004c76:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004c7a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004c7e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004c82:	ebb2 0408 	subs.w	r4, r2, r8
 8004c86:	eb63 0509 	sbc.w	r5, r3, r9
 8004c8a:	f04f 0200 	mov.w	r2, #0
 8004c8e:	f04f 0300 	mov.w	r3, #0
 8004c92:	00eb      	lsls	r3, r5, #3
 8004c94:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c98:	00e2      	lsls	r2, r4, #3
 8004c9a:	4614      	mov	r4, r2
 8004c9c:	461d      	mov	r5, r3
 8004c9e:	eb14 030a 	adds.w	r3, r4, sl
 8004ca2:	603b      	str	r3, [r7, #0]
 8004ca4:	eb45 030b 	adc.w	r3, r5, fp
 8004ca8:	607b      	str	r3, [r7, #4]
 8004caa:	f04f 0200 	mov.w	r2, #0
 8004cae:	f04f 0300 	mov.w	r3, #0
 8004cb2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cb6:	4629      	mov	r1, r5
 8004cb8:	028b      	lsls	r3, r1, #10
 8004cba:	4621      	mov	r1, r4
 8004cbc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cc0:	4621      	mov	r1, r4
 8004cc2:	028a      	lsls	r2, r1, #10
 8004cc4:	4610      	mov	r0, r2
 8004cc6:	4619      	mov	r1, r3
 8004cc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cca:	2200      	movs	r2, #0
 8004ccc:	60bb      	str	r3, [r7, #8]
 8004cce:	60fa      	str	r2, [r7, #12]
 8004cd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004cd4:	f7fb ffe0 	bl	8000c98 <__aeabi_uldivmod>
 8004cd8:	4602      	mov	r2, r0
 8004cda:	460b      	mov	r3, r1
 8004cdc:	4613      	mov	r3, r2
 8004cde:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004ce0:	4b0b      	ldr	r3, [pc, #44]	; (8004d10 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	0c1b      	lsrs	r3, r3, #16
 8004ce6:	f003 0303 	and.w	r3, r3, #3
 8004cea:	3301      	adds	r3, #1
 8004cec:	005b      	lsls	r3, r3, #1
 8004cee:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8004cf0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004cf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004cfa:	e002      	b.n	8004d02 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004cfc:	4b05      	ldr	r3, [pc, #20]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x184>)
 8004cfe:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004d00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3740      	adds	r7, #64	; 0x40
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d0e:	bf00      	nop
 8004d10:	40023800 	.word	0x40023800
 8004d14:	00f42400 	.word	0x00f42400
 8004d18:	017d7840 	.word	0x017d7840

08004d1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d20:	4b03      	ldr	r3, [pc, #12]	; (8004d30 <HAL_RCC_GetHCLKFreq+0x14>)
 8004d22:	681b      	ldr	r3, [r3, #0]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	46bd      	mov	sp, r7
 8004d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2c:	4770      	bx	lr
 8004d2e:	bf00      	nop
 8004d30:	20000008 	.word	0x20000008

08004d34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004d38:	f7ff fff0 	bl	8004d1c <HAL_RCC_GetHCLKFreq>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	4b05      	ldr	r3, [pc, #20]	; (8004d54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	0a9b      	lsrs	r3, r3, #10
 8004d44:	f003 0307 	and.w	r3, r3, #7
 8004d48:	4903      	ldr	r1, [pc, #12]	; (8004d58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d4a:	5ccb      	ldrb	r3, [r1, r3]
 8004d4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	40023800 	.word	0x40023800
 8004d58:	0800ae7c 	.word	0x0800ae7c

08004d5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004d60:	f7ff ffdc 	bl	8004d1c <HAL_RCC_GetHCLKFreq>
 8004d64:	4602      	mov	r2, r0
 8004d66:	4b05      	ldr	r3, [pc, #20]	; (8004d7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	0b5b      	lsrs	r3, r3, #13
 8004d6c:	f003 0307 	and.w	r3, r3, #7
 8004d70:	4903      	ldr	r1, [pc, #12]	; (8004d80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d72:	5ccb      	ldrb	r3, [r1, r3]
 8004d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	40023800 	.word	0x40023800
 8004d80:	0800ae7c 	.word	0x0800ae7c

08004d84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d101      	bne.n	8004d96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e041      	b.n	8004e1a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d9c:	b2db      	uxtb	r3, r3
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d106      	bne.n	8004db0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f7fd fd6e 	bl	800288c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2202      	movs	r2, #2
 8004db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	3304      	adds	r3, #4
 8004dc0:	4619      	mov	r1, r3
 8004dc2:	4610      	mov	r0, r2
 8004dc4:	f000 f8f4 	bl	8004fb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2201      	movs	r2, #1
 8004ddc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2201      	movs	r2, #1
 8004de4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3708      	adds	r7, #8
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bd80      	pop	{r7, pc}

08004e22 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b084      	sub	sp, #16
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	6078      	str	r0, [r7, #4]
 8004e2a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d101      	bne.n	8004e3e <HAL_TIM_ConfigClockSource+0x1c>
 8004e3a:	2302      	movs	r3, #2
 8004e3c:	e0b4      	b.n	8004fa8 <HAL_TIM_ConfigClockSource+0x186>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2201      	movs	r2, #1
 8004e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2202      	movs	r2, #2
 8004e4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e56:	68bb      	ldr	r3, [r7, #8]
 8004e58:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e5c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e64:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	68ba      	ldr	r2, [r7, #8]
 8004e6c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e76:	d03e      	beq.n	8004ef6 <HAL_TIM_ConfigClockSource+0xd4>
 8004e78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e7c:	f200 8087 	bhi.w	8004f8e <HAL_TIM_ConfigClockSource+0x16c>
 8004e80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e84:	f000 8086 	beq.w	8004f94 <HAL_TIM_ConfigClockSource+0x172>
 8004e88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e8c:	d87f      	bhi.n	8004f8e <HAL_TIM_ConfigClockSource+0x16c>
 8004e8e:	2b70      	cmp	r3, #112	; 0x70
 8004e90:	d01a      	beq.n	8004ec8 <HAL_TIM_ConfigClockSource+0xa6>
 8004e92:	2b70      	cmp	r3, #112	; 0x70
 8004e94:	d87b      	bhi.n	8004f8e <HAL_TIM_ConfigClockSource+0x16c>
 8004e96:	2b60      	cmp	r3, #96	; 0x60
 8004e98:	d050      	beq.n	8004f3c <HAL_TIM_ConfigClockSource+0x11a>
 8004e9a:	2b60      	cmp	r3, #96	; 0x60
 8004e9c:	d877      	bhi.n	8004f8e <HAL_TIM_ConfigClockSource+0x16c>
 8004e9e:	2b50      	cmp	r3, #80	; 0x50
 8004ea0:	d03c      	beq.n	8004f1c <HAL_TIM_ConfigClockSource+0xfa>
 8004ea2:	2b50      	cmp	r3, #80	; 0x50
 8004ea4:	d873      	bhi.n	8004f8e <HAL_TIM_ConfigClockSource+0x16c>
 8004ea6:	2b40      	cmp	r3, #64	; 0x40
 8004ea8:	d058      	beq.n	8004f5c <HAL_TIM_ConfigClockSource+0x13a>
 8004eaa:	2b40      	cmp	r3, #64	; 0x40
 8004eac:	d86f      	bhi.n	8004f8e <HAL_TIM_ConfigClockSource+0x16c>
 8004eae:	2b30      	cmp	r3, #48	; 0x30
 8004eb0:	d064      	beq.n	8004f7c <HAL_TIM_ConfigClockSource+0x15a>
 8004eb2:	2b30      	cmp	r3, #48	; 0x30
 8004eb4:	d86b      	bhi.n	8004f8e <HAL_TIM_ConfigClockSource+0x16c>
 8004eb6:	2b20      	cmp	r3, #32
 8004eb8:	d060      	beq.n	8004f7c <HAL_TIM_ConfigClockSource+0x15a>
 8004eba:	2b20      	cmp	r3, #32
 8004ebc:	d867      	bhi.n	8004f8e <HAL_TIM_ConfigClockSource+0x16c>
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d05c      	beq.n	8004f7c <HAL_TIM_ConfigClockSource+0x15a>
 8004ec2:	2b10      	cmp	r3, #16
 8004ec4:	d05a      	beq.n	8004f7c <HAL_TIM_ConfigClockSource+0x15a>
 8004ec6:	e062      	b.n	8004f8e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ed8:	f000 f970 	bl	80051bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	689b      	ldr	r3, [r3, #8]
 8004ee2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004eea:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	68ba      	ldr	r2, [r7, #8]
 8004ef2:	609a      	str	r2, [r3, #8]
      break;
 8004ef4:	e04f      	b.n	8004f96 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004f06:	f000 f959 	bl	80051bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	689a      	ldr	r2, [r3, #8]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f18:	609a      	str	r2, [r3, #8]
      break;
 8004f1a:	e03c      	b.n	8004f96 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f28:	461a      	mov	r2, r3
 8004f2a:	f000 f8cd 	bl	80050c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	2150      	movs	r1, #80	; 0x50
 8004f34:	4618      	mov	r0, r3
 8004f36:	f000 f926 	bl	8005186 <TIM_ITRx_SetConfig>
      break;
 8004f3a:	e02c      	b.n	8004f96 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f48:	461a      	mov	r2, r3
 8004f4a:	f000 f8ec 	bl	8005126 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2160      	movs	r1, #96	; 0x60
 8004f54:	4618      	mov	r0, r3
 8004f56:	f000 f916 	bl	8005186 <TIM_ITRx_SetConfig>
      break;
 8004f5a:	e01c      	b.n	8004f96 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f68:	461a      	mov	r2, r3
 8004f6a:	f000 f8ad 	bl	80050c8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2140      	movs	r1, #64	; 0x40
 8004f74:	4618      	mov	r0, r3
 8004f76:	f000 f906 	bl	8005186 <TIM_ITRx_SetConfig>
      break;
 8004f7a:	e00c      	b.n	8004f96 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4619      	mov	r1, r3
 8004f86:	4610      	mov	r0, r2
 8004f88:	f000 f8fd 	bl	8005186 <TIM_ITRx_SetConfig>
      break;
 8004f8c:	e003      	b.n	8004f96 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	73fb      	strb	r3, [r7, #15]
      break;
 8004f92:	e000      	b.n	8004f96 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004f94:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2201      	movs	r2, #1
 8004f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004fa6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3710      	adds	r7, #16
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	4a3a      	ldr	r2, [pc, #232]	; (80050ac <TIM_Base_SetConfig+0xfc>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d00f      	beq.n	8004fe8 <TIM_Base_SetConfig+0x38>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fce:	d00b      	beq.n	8004fe8 <TIM_Base_SetConfig+0x38>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	4a37      	ldr	r2, [pc, #220]	; (80050b0 <TIM_Base_SetConfig+0x100>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d007      	beq.n	8004fe8 <TIM_Base_SetConfig+0x38>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	4a36      	ldr	r2, [pc, #216]	; (80050b4 <TIM_Base_SetConfig+0x104>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d003      	beq.n	8004fe8 <TIM_Base_SetConfig+0x38>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	4a35      	ldr	r2, [pc, #212]	; (80050b8 <TIM_Base_SetConfig+0x108>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d108      	bne.n	8004ffa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	68fa      	ldr	r2, [r7, #12]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4a2b      	ldr	r2, [pc, #172]	; (80050ac <TIM_Base_SetConfig+0xfc>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d01b      	beq.n	800503a <TIM_Base_SetConfig+0x8a>
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005008:	d017      	beq.n	800503a <TIM_Base_SetConfig+0x8a>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	4a28      	ldr	r2, [pc, #160]	; (80050b0 <TIM_Base_SetConfig+0x100>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d013      	beq.n	800503a <TIM_Base_SetConfig+0x8a>
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	4a27      	ldr	r2, [pc, #156]	; (80050b4 <TIM_Base_SetConfig+0x104>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d00f      	beq.n	800503a <TIM_Base_SetConfig+0x8a>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	4a26      	ldr	r2, [pc, #152]	; (80050b8 <TIM_Base_SetConfig+0x108>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d00b      	beq.n	800503a <TIM_Base_SetConfig+0x8a>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	4a25      	ldr	r2, [pc, #148]	; (80050bc <TIM_Base_SetConfig+0x10c>)
 8005026:	4293      	cmp	r3, r2
 8005028:	d007      	beq.n	800503a <TIM_Base_SetConfig+0x8a>
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4a24      	ldr	r2, [pc, #144]	; (80050c0 <TIM_Base_SetConfig+0x110>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d003      	beq.n	800503a <TIM_Base_SetConfig+0x8a>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	4a23      	ldr	r2, [pc, #140]	; (80050c4 <TIM_Base_SetConfig+0x114>)
 8005036:	4293      	cmp	r3, r2
 8005038:	d108      	bne.n	800504c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005040:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	4313      	orrs	r3, r2
 800504a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	4313      	orrs	r3, r2
 8005058:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	68fa      	ldr	r2, [r7, #12]
 800505e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	689a      	ldr	r2, [r3, #8]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4a0e      	ldr	r2, [pc, #56]	; (80050ac <TIM_Base_SetConfig+0xfc>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d103      	bne.n	8005080 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	691a      	ldr	r2, [r3, #16]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2201      	movs	r2, #1
 8005084:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	691b      	ldr	r3, [r3, #16]
 800508a:	f003 0301 	and.w	r3, r3, #1
 800508e:	2b01      	cmp	r3, #1
 8005090:	d105      	bne.n	800509e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	f023 0201 	bic.w	r2, r3, #1
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	611a      	str	r2, [r3, #16]
  }
}
 800509e:	bf00      	nop
 80050a0:	3714      	adds	r7, #20
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	40010000 	.word	0x40010000
 80050b0:	40000400 	.word	0x40000400
 80050b4:	40000800 	.word	0x40000800
 80050b8:	40000c00 	.word	0x40000c00
 80050bc:	40014000 	.word	0x40014000
 80050c0:	40014400 	.word	0x40014400
 80050c4:	40014800 	.word	0x40014800

080050c8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b087      	sub	sp, #28
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6a1b      	ldr	r3, [r3, #32]
 80050d8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6a1b      	ldr	r3, [r3, #32]
 80050de:	f023 0201 	bic.w	r2, r3, #1
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80050f2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	011b      	lsls	r3, r3, #4
 80050f8:	693a      	ldr	r2, [r7, #16]
 80050fa:	4313      	orrs	r3, r2
 80050fc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	f023 030a 	bic.w	r3, r3, #10
 8005104:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005106:	697a      	ldr	r2, [r7, #20]
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	4313      	orrs	r3, r2
 800510c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	693a      	ldr	r2, [r7, #16]
 8005112:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	697a      	ldr	r2, [r7, #20]
 8005118:	621a      	str	r2, [r3, #32]
}
 800511a:	bf00      	nop
 800511c:	371c      	adds	r7, #28
 800511e:	46bd      	mov	sp, r7
 8005120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005124:	4770      	bx	lr

08005126 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005126:	b480      	push	{r7}
 8005128:	b087      	sub	sp, #28
 800512a:	af00      	add	r7, sp, #0
 800512c:	60f8      	str	r0, [r7, #12]
 800512e:	60b9      	str	r1, [r7, #8]
 8005130:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6a1b      	ldr	r3, [r3, #32]
 8005136:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6a1b      	ldr	r3, [r3, #32]
 800513c:	f023 0210 	bic.w	r2, r3, #16
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	699b      	ldr	r3, [r3, #24]
 8005148:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005150:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	031b      	lsls	r3, r3, #12
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	4313      	orrs	r3, r2
 800515a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005162:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	011b      	lsls	r3, r3, #4
 8005168:	697a      	ldr	r2, [r7, #20]
 800516a:	4313      	orrs	r3, r2
 800516c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	697a      	ldr	r2, [r7, #20]
 8005178:	621a      	str	r2, [r3, #32]
}
 800517a:	bf00      	nop
 800517c:	371c      	adds	r7, #28
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr

08005186 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005186:	b480      	push	{r7}
 8005188:	b085      	sub	sp, #20
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
 800518e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800519c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800519e:	683a      	ldr	r2, [r7, #0]
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	f043 0307 	orr.w	r3, r3, #7
 80051a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	609a      	str	r2, [r3, #8]
}
 80051b0:	bf00      	nop
 80051b2:	3714      	adds	r7, #20
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr

080051bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80051bc:	b480      	push	{r7}
 80051be:	b087      	sub	sp, #28
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	60f8      	str	r0, [r7, #12]
 80051c4:	60b9      	str	r1, [r7, #8]
 80051c6:	607a      	str	r2, [r7, #4]
 80051c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	689b      	ldr	r3, [r3, #8]
 80051ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	021a      	lsls	r2, r3, #8
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	431a      	orrs	r2, r3
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	697a      	ldr	r2, [r7, #20]
 80051e6:	4313      	orrs	r3, r2
 80051e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	697a      	ldr	r2, [r7, #20]
 80051ee:	609a      	str	r2, [r3, #8]
}
 80051f0:	bf00      	nop
 80051f2:	371c      	adds	r7, #28
 80051f4:	46bd      	mov	sp, r7
 80051f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fa:	4770      	bx	lr

080051fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b085      	sub	sp, #20
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800520c:	2b01      	cmp	r3, #1
 800520e:	d101      	bne.n	8005214 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005210:	2302      	movs	r3, #2
 8005212:	e050      	b.n	80052b6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2202      	movs	r2, #2
 8005220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	685b      	ldr	r3, [r3, #4]
 800522a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800523a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	4313      	orrs	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a1c      	ldr	r2, [pc, #112]	; (80052c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d018      	beq.n	800528a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005260:	d013      	beq.n	800528a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a18      	ldr	r2, [pc, #96]	; (80052c8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d00e      	beq.n	800528a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4a16      	ldr	r2, [pc, #88]	; (80052cc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d009      	beq.n	800528a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a15      	ldr	r2, [pc, #84]	; (80052d0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d004      	beq.n	800528a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a13      	ldr	r2, [pc, #76]	; (80052d4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d10c      	bne.n	80052a4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005290:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	68ba      	ldr	r2, [r7, #8]
 8005298:	4313      	orrs	r3, r2
 800529a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68ba      	ldr	r2, [r7, #8]
 80052a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052b4:	2300      	movs	r3, #0
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3714      	adds	r7, #20
 80052ba:	46bd      	mov	sp, r7
 80052bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop
 80052c4:	40010000 	.word	0x40010000
 80052c8:	40000400 	.word	0x40000400
 80052cc:	40000800 	.word	0x40000800
 80052d0:	40000c00 	.word	0x40000c00
 80052d4:	40014000 	.word	0x40014000

080052d8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d101      	bne.n	80052ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	e042      	b.n	8005370 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052f0:	b2db      	uxtb	r3, r3
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d106      	bne.n	8005304 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f7fd fae6 	bl	80028d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2224      	movs	r2, #36	; 0x24
 8005308:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	68da      	ldr	r2, [r3, #12]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800531a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 ff4f 	bl	80061c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	691a      	ldr	r2, [r3, #16]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005330:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	695a      	ldr	r2, [r3, #20]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005340:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	68da      	ldr	r2, [r3, #12]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005350:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2220      	movs	r2, #32
 800535c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2220      	movs	r2, #32
 8005364:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2200      	movs	r2, #0
 800536c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	3708      	adds	r7, #8
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}

08005378 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b08a      	sub	sp, #40	; 0x28
 800537c:	af02      	add	r7, sp, #8
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	60b9      	str	r1, [r7, #8]
 8005382:	603b      	str	r3, [r7, #0]
 8005384:	4613      	mov	r3, r2
 8005386:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005388:	2300      	movs	r3, #0
 800538a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005392:	b2db      	uxtb	r3, r3
 8005394:	2b20      	cmp	r3, #32
 8005396:	d175      	bne.n	8005484 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d002      	beq.n	80053a4 <HAL_UART_Transmit+0x2c>
 800539e:	88fb      	ldrh	r3, [r7, #6]
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d101      	bne.n	80053a8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	e06e      	b.n	8005486 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2200      	movs	r2, #0
 80053ac:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2221      	movs	r2, #33	; 0x21
 80053b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053b6:	f7fd fda1 	bl	8002efc <HAL_GetTick>
 80053ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	88fa      	ldrh	r2, [r7, #6]
 80053c0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	88fa      	ldrh	r2, [r7, #6]
 80053c6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	689b      	ldr	r3, [r3, #8]
 80053cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053d0:	d108      	bne.n	80053e4 <HAL_UART_Transmit+0x6c>
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	691b      	ldr	r3, [r3, #16]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d104      	bne.n	80053e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80053da:	2300      	movs	r3, #0
 80053dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	61bb      	str	r3, [r7, #24]
 80053e2:	e003      	b.n	80053ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053e8:	2300      	movs	r3, #0
 80053ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80053ec:	e02e      	b.n	800544c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	9300      	str	r3, [sp, #0]
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	2200      	movs	r2, #0
 80053f6:	2180      	movs	r1, #128	; 0x80
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f000 fc27 	bl	8005c4c <UART_WaitOnFlagUntilTimeout>
 80053fe:	4603      	mov	r3, r0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d005      	beq.n	8005410 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2220      	movs	r2, #32
 8005408:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 800540c:	2303      	movs	r3, #3
 800540e:	e03a      	b.n	8005486 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005410:	69fb      	ldr	r3, [r7, #28]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d10b      	bne.n	800542e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	881b      	ldrh	r3, [r3, #0]
 800541a:	461a      	mov	r2, r3
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005424:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	3302      	adds	r3, #2
 800542a:	61bb      	str	r3, [r7, #24]
 800542c:	e007      	b.n	800543e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	781a      	ldrb	r2, [r3, #0]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	3301      	adds	r3, #1
 800543c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005442:	b29b      	uxth	r3, r3
 8005444:	3b01      	subs	r3, #1
 8005446:	b29a      	uxth	r2, r3
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005450:	b29b      	uxth	r3, r3
 8005452:	2b00      	cmp	r3, #0
 8005454:	d1cb      	bne.n	80053ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	9300      	str	r3, [sp, #0]
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	2200      	movs	r2, #0
 800545e:	2140      	movs	r1, #64	; 0x40
 8005460:	68f8      	ldr	r0, [r7, #12]
 8005462:	f000 fbf3 	bl	8005c4c <UART_WaitOnFlagUntilTimeout>
 8005466:	4603      	mov	r3, r0
 8005468:	2b00      	cmp	r3, #0
 800546a:	d005      	beq.n	8005478 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2220      	movs	r2, #32
 8005470:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005474:	2303      	movs	r3, #3
 8005476:	e006      	b.n	8005486 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2220      	movs	r2, #32
 800547c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005480:	2300      	movs	r3, #0
 8005482:	e000      	b.n	8005486 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005484:	2302      	movs	r3, #2
  }
}
 8005486:	4618      	mov	r0, r3
 8005488:	3720      	adds	r7, #32
 800548a:	46bd      	mov	sp, r7
 800548c:	bd80      	pop	{r7, pc}

0800548e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800548e:	b580      	push	{r7, lr}
 8005490:	b084      	sub	sp, #16
 8005492:	af00      	add	r7, sp, #0
 8005494:	60f8      	str	r0, [r7, #12]
 8005496:	60b9      	str	r1, [r7, #8]
 8005498:	4613      	mov	r3, r2
 800549a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	2b20      	cmp	r3, #32
 80054a6:	d112      	bne.n	80054ce <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d002      	beq.n	80054b4 <HAL_UART_Receive_DMA+0x26>
 80054ae:	88fb      	ldrh	r3, [r7, #6]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d101      	bne.n	80054b8 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	e00b      	b.n	80054d0 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2200      	movs	r2, #0
 80054bc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80054be:	88fb      	ldrh	r3, [r7, #6]
 80054c0:	461a      	mov	r2, r3
 80054c2:	68b9      	ldr	r1, [r7, #8]
 80054c4:	68f8      	ldr	r0, [r7, #12]
 80054c6:	f000 fc1b 	bl	8005d00 <UART_Start_Receive_DMA>
 80054ca:	4603      	mov	r3, r0
 80054cc:	e000      	b.n	80054d0 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80054ce:	2302      	movs	r3, #2
  }
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3710      	adds	r7, #16
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b0ba      	sub	sp, #232	; 0xe8
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	695b      	ldr	r3, [r3, #20]
 80054fa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80054fe:	2300      	movs	r3, #0
 8005500:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005504:	2300      	movs	r3, #0
 8005506:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800550a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800550e:	f003 030f 	and.w	r3, r3, #15
 8005512:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005516:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800551a:	2b00      	cmp	r3, #0
 800551c:	d10f      	bne.n	800553e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800551e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005522:	f003 0320 	and.w	r3, r3, #32
 8005526:	2b00      	cmp	r3, #0
 8005528:	d009      	beq.n	800553e <HAL_UART_IRQHandler+0x66>
 800552a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800552e:	f003 0320 	and.w	r3, r3, #32
 8005532:	2b00      	cmp	r3, #0
 8005534:	d003      	beq.n	800553e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 fd83 	bl	8006042 <UART_Receive_IT>
      return;
 800553c:	e25b      	b.n	80059f6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800553e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005542:	2b00      	cmp	r3, #0
 8005544:	f000 80de 	beq.w	8005704 <HAL_UART_IRQHandler+0x22c>
 8005548:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	2b00      	cmp	r3, #0
 8005552:	d106      	bne.n	8005562 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005554:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005558:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800555c:	2b00      	cmp	r3, #0
 800555e:	f000 80d1 	beq.w	8005704 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005562:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00b      	beq.n	8005586 <HAL_UART_IRQHandler+0xae>
 800556e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005576:	2b00      	cmp	r3, #0
 8005578:	d005      	beq.n	8005586 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800557e:	f043 0201 	orr.w	r2, r3, #1
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800558a:	f003 0304 	and.w	r3, r3, #4
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00b      	beq.n	80055aa <HAL_UART_IRQHandler+0xd2>
 8005592:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005596:	f003 0301 	and.w	r3, r3, #1
 800559a:	2b00      	cmp	r3, #0
 800559c:	d005      	beq.n	80055aa <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055a2:	f043 0202 	orr.w	r2, r3, #2
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80055aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055ae:	f003 0302 	and.w	r3, r3, #2
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d00b      	beq.n	80055ce <HAL_UART_IRQHandler+0xf6>
 80055b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d005      	beq.n	80055ce <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055c6:	f043 0204 	orr.w	r2, r3, #4
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80055ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055d2:	f003 0308 	and.w	r3, r3, #8
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d011      	beq.n	80055fe <HAL_UART_IRQHandler+0x126>
 80055da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055de:	f003 0320 	and.w	r3, r3, #32
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d105      	bne.n	80055f2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80055e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d005      	beq.n	80055fe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055f6:	f043 0208 	orr.w	r2, r3, #8
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005602:	2b00      	cmp	r3, #0
 8005604:	f000 81f2 	beq.w	80059ec <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005608:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800560c:	f003 0320 	and.w	r3, r3, #32
 8005610:	2b00      	cmp	r3, #0
 8005612:	d008      	beq.n	8005626 <HAL_UART_IRQHandler+0x14e>
 8005614:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005618:	f003 0320 	and.w	r3, r3, #32
 800561c:	2b00      	cmp	r3, #0
 800561e:	d002      	beq.n	8005626 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f000 fd0e 	bl	8006042 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	695b      	ldr	r3, [r3, #20]
 800562c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005630:	2b40      	cmp	r3, #64	; 0x40
 8005632:	bf0c      	ite	eq
 8005634:	2301      	moveq	r3, #1
 8005636:	2300      	movne	r3, #0
 8005638:	b2db      	uxtb	r3, r3
 800563a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005642:	f003 0308 	and.w	r3, r3, #8
 8005646:	2b00      	cmp	r3, #0
 8005648:	d103      	bne.n	8005652 <HAL_UART_IRQHandler+0x17a>
 800564a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800564e:	2b00      	cmp	r3, #0
 8005650:	d04f      	beq.n	80056f2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 fc16 	bl	8005e84 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005662:	2b40      	cmp	r3, #64	; 0x40
 8005664:	d141      	bne.n	80056ea <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	3314      	adds	r3, #20
 800566c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005670:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005674:	e853 3f00 	ldrex	r3, [r3]
 8005678:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800567c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005680:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005684:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	3314      	adds	r3, #20
 800568e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005692:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005696:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800569e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80056a2:	e841 2300 	strex	r3, r2, [r1]
 80056a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80056aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1d9      	bne.n	8005666 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d013      	beq.n	80056e2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056be:	4a7e      	ldr	r2, [pc, #504]	; (80058b8 <HAL_UART_IRQHandler+0x3e0>)
 80056c0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056c6:	4618      	mov	r0, r3
 80056c8:	f7fe fac2 	bl	8003c50 <HAL_DMA_Abort_IT>
 80056cc:	4603      	mov	r3, r0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d016      	beq.n	8005700 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80056d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80056d8:	687a      	ldr	r2, [r7, #4]
 80056da:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80056dc:	4610      	mov	r0, r2
 80056de:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056e0:	e00e      	b.n	8005700 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 f99e 	bl	8005a24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056e8:	e00a      	b.n	8005700 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 f99a 	bl	8005a24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056f0:	e006      	b.n	8005700 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80056f2:	6878      	ldr	r0, [r7, #4]
 80056f4:	f000 f996 	bl	8005a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2200      	movs	r2, #0
 80056fc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80056fe:	e175      	b.n	80059ec <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005700:	bf00      	nop
    return;
 8005702:	e173      	b.n	80059ec <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005708:	2b01      	cmp	r3, #1
 800570a:	f040 814f 	bne.w	80059ac <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800570e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005712:	f003 0310 	and.w	r3, r3, #16
 8005716:	2b00      	cmp	r3, #0
 8005718:	f000 8148 	beq.w	80059ac <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800571c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005720:	f003 0310 	and.w	r3, r3, #16
 8005724:	2b00      	cmp	r3, #0
 8005726:	f000 8141 	beq.w	80059ac <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800572a:	2300      	movs	r3, #0
 800572c:	60bb      	str	r3, [r7, #8]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	60bb      	str	r3, [r7, #8]
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	60bb      	str	r3, [r7, #8]
 800573e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	695b      	ldr	r3, [r3, #20]
 8005746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800574a:	2b40      	cmp	r3, #64	; 0x40
 800574c:	f040 80b6 	bne.w	80058bc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800575c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005760:	2b00      	cmp	r3, #0
 8005762:	f000 8145 	beq.w	80059f0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800576a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800576e:	429a      	cmp	r2, r3
 8005770:	f080 813e 	bcs.w	80059f0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800577a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005780:	69db      	ldr	r3, [r3, #28]
 8005782:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005786:	f000 8088 	beq.w	800589a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	330c      	adds	r3, #12
 8005790:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005794:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005798:	e853 3f00 	ldrex	r3, [r3]
 800579c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80057a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80057a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	330c      	adds	r3, #12
 80057b2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80057b6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80057ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057be:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80057c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80057c6:	e841 2300 	strex	r3, r2, [r1]
 80057ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80057ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d1d9      	bne.n	800578a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	3314      	adds	r3, #20
 80057dc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80057e0:	e853 3f00 	ldrex	r3, [r3]
 80057e4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80057e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80057e8:	f023 0301 	bic.w	r3, r3, #1
 80057ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	3314      	adds	r3, #20
 80057f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80057fa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80057fe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005800:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005802:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005806:	e841 2300 	strex	r3, r2, [r1]
 800580a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800580c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800580e:	2b00      	cmp	r3, #0
 8005810:	d1e1      	bne.n	80057d6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	3314      	adds	r3, #20
 8005818:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800581a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800581c:	e853 3f00 	ldrex	r3, [r3]
 8005820:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005822:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005824:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005828:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	3314      	adds	r3, #20
 8005832:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005836:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005838:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800583c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800583e:	e841 2300 	strex	r3, r2, [r1]
 8005842:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005844:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005846:	2b00      	cmp	r3, #0
 8005848:	d1e3      	bne.n	8005812 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2220      	movs	r2, #32
 800584e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	330c      	adds	r3, #12
 800585e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005860:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005862:	e853 3f00 	ldrex	r3, [r3]
 8005866:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005868:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800586a:	f023 0310 	bic.w	r3, r3, #16
 800586e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	330c      	adds	r3, #12
 8005878:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800587c:	65ba      	str	r2, [r7, #88]	; 0x58
 800587e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005880:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005882:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005884:	e841 2300 	strex	r3, r2, [r1]
 8005888:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800588a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1e3      	bne.n	8005858 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005894:	4618      	mov	r0, r3
 8005896:	f7fe f96b 	bl	8003b70 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2202      	movs	r2, #2
 800589e:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	b29b      	uxth	r3, r3
 80058ae:	4619      	mov	r1, r3
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f000 f8c1 	bl	8005a38 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80058b6:	e09b      	b.n	80059f0 <HAL_UART_IRQHandler+0x518>
 80058b8:	08005f4b 	.word	0x08005f4b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	1ad3      	subs	r3, r2, r3
 80058c8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	f000 808e 	beq.w	80059f4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80058d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80058dc:	2b00      	cmp	r3, #0
 80058de:	f000 8089 	beq.w	80059f4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	330c      	adds	r3, #12
 80058e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058ec:	e853 3f00 	ldrex	r3, [r3]
 80058f0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80058f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058f4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80058f8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	330c      	adds	r3, #12
 8005902:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005906:	647a      	str	r2, [r7, #68]	; 0x44
 8005908:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800590a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800590c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800590e:	e841 2300 	strex	r3, r2, [r1]
 8005912:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005914:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005916:	2b00      	cmp	r3, #0
 8005918:	d1e3      	bne.n	80058e2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	3314      	adds	r3, #20
 8005920:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005924:	e853 3f00 	ldrex	r3, [r3]
 8005928:	623b      	str	r3, [r7, #32]
   return(result);
 800592a:	6a3b      	ldr	r3, [r7, #32]
 800592c:	f023 0301 	bic.w	r3, r3, #1
 8005930:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	3314      	adds	r3, #20
 800593a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800593e:	633a      	str	r2, [r7, #48]	; 0x30
 8005940:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005942:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005944:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005946:	e841 2300 	strex	r3, r2, [r1]
 800594a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800594c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800594e:	2b00      	cmp	r3, #0
 8005950:	d1e3      	bne.n	800591a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2220      	movs	r2, #32
 8005956:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	330c      	adds	r3, #12
 8005966:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	e853 3f00 	ldrex	r3, [r3]
 800596e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f023 0310 	bic.w	r3, r3, #16
 8005976:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	330c      	adds	r3, #12
 8005980:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005984:	61fa      	str	r2, [r7, #28]
 8005986:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005988:	69b9      	ldr	r1, [r7, #24]
 800598a:	69fa      	ldr	r2, [r7, #28]
 800598c:	e841 2300 	strex	r3, r2, [r1]
 8005990:	617b      	str	r3, [r7, #20]
   return(result);
 8005992:	697b      	ldr	r3, [r7, #20]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d1e3      	bne.n	8005960 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2202      	movs	r2, #2
 800599c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800599e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80059a2:	4619      	mov	r1, r3
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f000 f847 	bl	8005a38 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80059aa:	e023      	b.n	80059f4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80059ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d009      	beq.n	80059cc <HAL_UART_IRQHandler+0x4f4>
 80059b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d003      	beq.n	80059cc <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80059c4:	6878      	ldr	r0, [r7, #4]
 80059c6:	f000 fad4 	bl	8005f72 <UART_Transmit_IT>
    return;
 80059ca:	e014      	b.n	80059f6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80059cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d00e      	beq.n	80059f6 <HAL_UART_IRQHandler+0x51e>
 80059d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d008      	beq.n	80059f6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f000 fb14 	bl	8006012 <UART_EndTransmit_IT>
    return;
 80059ea:	e004      	b.n	80059f6 <HAL_UART_IRQHandler+0x51e>
    return;
 80059ec:	bf00      	nop
 80059ee:	e002      	b.n	80059f6 <HAL_UART_IRQHandler+0x51e>
      return;
 80059f0:	bf00      	nop
 80059f2:	e000      	b.n	80059f6 <HAL_UART_IRQHandler+0x51e>
      return;
 80059f4:	bf00      	nop
  }
}
 80059f6:	37e8      	adds	r7, #232	; 0xe8
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}

080059fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a04:	bf00      	nop
 8005a06:	370c      	adds	r7, #12
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0e:	4770      	bx	lr

08005a10 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005a18:	bf00      	nop
 8005a1a:	370c      	adds	r7, #12
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	4770      	bx	lr

08005a24 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a24:	b480      	push	{r7}
 8005a26:	b083      	sub	sp, #12
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a2c:	bf00      	nop
 8005a2e:	370c      	adds	r7, #12
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr

08005a38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	460b      	mov	r3, r1
 8005a42:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005a44:	bf00      	nop
 8005a46:	370c      	adds	r7, #12
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4e:	4770      	bx	lr

08005a50 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b09c      	sub	sp, #112	; 0x70
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a5c:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d172      	bne.n	8005b52 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8005a6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a6e:	2200      	movs	r2, #0
 8005a70:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	330c      	adds	r3, #12
 8005a78:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a7c:	e853 3f00 	ldrex	r3, [r3]
 8005a80:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005a82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a88:	66bb      	str	r3, [r7, #104]	; 0x68
 8005a8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	330c      	adds	r3, #12
 8005a90:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8005a92:	65ba      	str	r2, [r7, #88]	; 0x58
 8005a94:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a96:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005a98:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005a9a:	e841 2300 	strex	r3, r2, [r1]
 8005a9e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005aa0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d1e5      	bne.n	8005a72 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005aa6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	3314      	adds	r3, #20
 8005aac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ab0:	e853 3f00 	ldrex	r3, [r3]
 8005ab4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005ab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ab8:	f023 0301 	bic.w	r3, r3, #1
 8005abc:	667b      	str	r3, [r7, #100]	; 0x64
 8005abe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	3314      	adds	r3, #20
 8005ac4:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005ac6:	647a      	str	r2, [r7, #68]	; 0x44
 8005ac8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aca:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005acc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ace:	e841 2300 	strex	r3, r2, [r1]
 8005ad2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ad4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1e5      	bne.n	8005aa6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ada:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	3314      	adds	r3, #20
 8005ae0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ae4:	e853 3f00 	ldrex	r3, [r3]
 8005ae8:	623b      	str	r3, [r7, #32]
   return(result);
 8005aea:	6a3b      	ldr	r3, [r7, #32]
 8005aec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005af0:	663b      	str	r3, [r7, #96]	; 0x60
 8005af2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	3314      	adds	r3, #20
 8005af8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005afa:	633a      	str	r2, [r7, #48]	; 0x30
 8005afc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005b00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b02:	e841 2300 	strex	r3, r2, [r1]
 8005b06:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d1e5      	bne.n	8005ada <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005b0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b10:	2220      	movs	r2, #32
 8005b12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d119      	bne.n	8005b52 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	330c      	adds	r3, #12
 8005b24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	e853 3f00 	ldrex	r3, [r3]
 8005b2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f023 0310 	bic.w	r3, r3, #16
 8005b34:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005b36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	330c      	adds	r3, #12
 8005b3c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005b3e:	61fa      	str	r2, [r7, #28]
 8005b40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b42:	69b9      	ldr	r1, [r7, #24]
 8005b44:	69fa      	ldr	r2, [r7, #28]
 8005b46:	e841 2300 	strex	r3, r2, [r1]
 8005b4a:	617b      	str	r3, [r7, #20]
   return(result);
 8005b4c:	697b      	ldr	r3, [r7, #20]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d1e5      	bne.n	8005b1e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b54:	2200      	movs	r2, #0
 8005b56:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d106      	bne.n	8005b6e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b62:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005b64:	4619      	mov	r1, r3
 8005b66:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005b68:	f7ff ff66 	bl	8005a38 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005b6c:	e002      	b.n	8005b74 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005b6e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8005b70:	f7fc fabe 	bl	80020f0 <HAL_UART_RxCpltCallback>
}
 8005b74:	bf00      	nop
 8005b76:	3770      	adds	r7, #112	; 0x70
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd80      	pop	{r7, pc}

08005b7c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b88:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d108      	bne.n	8005baa <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005b9c:	085b      	lsrs	r3, r3, #1
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	4619      	mov	r1, r3
 8005ba2:	68f8      	ldr	r0, [r7, #12]
 8005ba4:	f7ff ff48 	bl	8005a38 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005ba8:	e002      	b.n	8005bb0 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8005baa:	68f8      	ldr	r0, [r7, #12]
 8005bac:	f7ff ff30 	bl	8005a10 <HAL_UART_RxHalfCpltCallback>
}
 8005bb0:	bf00      	nop
 8005bb2:	3710      	adds	r7, #16
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}

08005bb8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b084      	sub	sp, #16
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005bc8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	695b      	ldr	r3, [r3, #20]
 8005bd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bd4:	2b80      	cmp	r3, #128	; 0x80
 8005bd6:	bf0c      	ite	eq
 8005bd8:	2301      	moveq	r3, #1
 8005bda:	2300      	movne	r3, #0
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	2b21      	cmp	r3, #33	; 0x21
 8005bea:	d108      	bne.n	8005bfe <UART_DMAError+0x46>
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d005      	beq.n	8005bfe <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005bf8:	68b8      	ldr	r0, [r7, #8]
 8005bfa:	f000 f91b 	bl	8005e34 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	695b      	ldr	r3, [r3, #20]
 8005c04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c08:	2b40      	cmp	r3, #64	; 0x40
 8005c0a:	bf0c      	ite	eq
 8005c0c:	2301      	moveq	r3, #1
 8005c0e:	2300      	movne	r3, #0
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	2b22      	cmp	r3, #34	; 0x22
 8005c1e:	d108      	bne.n	8005c32 <UART_DMAError+0x7a>
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d005      	beq.n	8005c32 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005c2c:	68b8      	ldr	r0, [r7, #8]
 8005c2e:	f000 f929 	bl	8005e84 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c36:	f043 0210 	orr.w	r2, r3, #16
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c3e:	68b8      	ldr	r0, [r7, #8]
 8005c40:	f7ff fef0 	bl	8005a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c44:	bf00      	nop
 8005c46:	3710      	adds	r7, #16
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b086      	sub	sp, #24
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	603b      	str	r3, [r7, #0]
 8005c58:	4613      	mov	r3, r2
 8005c5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c5c:	e03b      	b.n	8005cd6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c5e:	6a3b      	ldr	r3, [r7, #32]
 8005c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c64:	d037      	beq.n	8005cd6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c66:	f7fd f949 	bl	8002efc <HAL_GetTick>
 8005c6a:	4602      	mov	r2, r0
 8005c6c:	683b      	ldr	r3, [r7, #0]
 8005c6e:	1ad3      	subs	r3, r2, r3
 8005c70:	6a3a      	ldr	r2, [r7, #32]
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d302      	bcc.n	8005c7c <UART_WaitOnFlagUntilTimeout+0x30>
 8005c76:	6a3b      	ldr	r3, [r7, #32]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d101      	bne.n	8005c80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005c7c:	2303      	movs	r3, #3
 8005c7e:	e03a      	b.n	8005cf6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	f003 0304 	and.w	r3, r3, #4
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d023      	beq.n	8005cd6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	2b80      	cmp	r3, #128	; 0x80
 8005c92:	d020      	beq.n	8005cd6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005c94:	68bb      	ldr	r3, [r7, #8]
 8005c96:	2b40      	cmp	r3, #64	; 0x40
 8005c98:	d01d      	beq.n	8005cd6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0308 	and.w	r3, r3, #8
 8005ca4:	2b08      	cmp	r3, #8
 8005ca6:	d116      	bne.n	8005cd6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005ca8:	2300      	movs	r3, #0
 8005caa:	617b      	str	r3, [r7, #20]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	617b      	str	r3, [r7, #20]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	617b      	str	r3, [r7, #20]
 8005cbc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005cbe:	68f8      	ldr	r0, [r7, #12]
 8005cc0:	f000 f8e0 	bl	8005e84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2208      	movs	r2, #8
 8005cc8:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e00f      	b.n	8005cf6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	4013      	ands	r3, r2
 8005ce0:	68ba      	ldr	r2, [r7, #8]
 8005ce2:	429a      	cmp	r2, r3
 8005ce4:	bf0c      	ite	eq
 8005ce6:	2301      	moveq	r3, #1
 8005ce8:	2300      	movne	r3, #0
 8005cea:	b2db      	uxtb	r3, r3
 8005cec:	461a      	mov	r2, r3
 8005cee:	79fb      	ldrb	r3, [r7, #7]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d0b4      	beq.n	8005c5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005cf4:	2300      	movs	r3, #0
}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3718      	adds	r7, #24
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bd80      	pop	{r7, pc}
	...

08005d00 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b098      	sub	sp, #96	; 0x60
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	60f8      	str	r0, [r7, #12]
 8005d08:	60b9      	str	r1, [r7, #8]
 8005d0a:	4613      	mov	r3, r2
 8005d0c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8005d0e:	68ba      	ldr	r2, [r7, #8]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	88fa      	ldrh	r2, [r7, #6]
 8005d18:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2222      	movs	r2, #34	; 0x22
 8005d24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d2c:	4a3e      	ldr	r2, [pc, #248]	; (8005e28 <UART_Start_Receive_DMA+0x128>)
 8005d2e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d34:	4a3d      	ldr	r2, [pc, #244]	; (8005e2c <UART_Start_Receive_DMA+0x12c>)
 8005d36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d3c:	4a3c      	ldr	r2, [pc, #240]	; (8005e30 <UART_Start_Receive_DMA+0x130>)
 8005d3e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d44:	2200      	movs	r2, #0
 8005d46:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005d48:	f107 0308 	add.w	r3, r7, #8
 8005d4c:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	3304      	adds	r3, #4
 8005d58:	4619      	mov	r1, r3
 8005d5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005d5c:	681a      	ldr	r2, [r3, #0]
 8005d5e:	88fb      	ldrh	r3, [r7, #6]
 8005d60:	f7fd feae 	bl	8003ac0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8005d64:	2300      	movs	r3, #0
 8005d66:	613b      	str	r3, [r7, #16]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	613b      	str	r3, [r7, #16]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	613b      	str	r3, [r7, #16]
 8005d78:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	691b      	ldr	r3, [r3, #16]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d019      	beq.n	8005db6 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	330c      	adds	r3, #12
 8005d88:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d8c:	e853 3f00 	ldrex	r3, [r3]
 8005d90:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d92:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d98:	65bb      	str	r3, [r7, #88]	; 0x58
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	330c      	adds	r3, #12
 8005da0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005da2:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005da4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005da8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005daa:	e841 2300 	strex	r3, r2, [r1]
 8005dae:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005db0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1e5      	bne.n	8005d82 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	3314      	adds	r3, #20
 8005dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dc0:	e853 3f00 	ldrex	r3, [r3]
 8005dc4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dc8:	f043 0301 	orr.w	r3, r3, #1
 8005dcc:	657b      	str	r3, [r7, #84]	; 0x54
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	3314      	adds	r3, #20
 8005dd4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005dd6:	63ba      	str	r2, [r7, #56]	; 0x38
 8005dd8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dda:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8005ddc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005dde:	e841 2300 	strex	r3, r2, [r1]
 8005de2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1e5      	bne.n	8005db6 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	3314      	adds	r3, #20
 8005df0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df2:	69bb      	ldr	r3, [r7, #24]
 8005df4:	e853 3f00 	ldrex	r3, [r3]
 8005df8:	617b      	str	r3, [r7, #20]
   return(result);
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e00:	653b      	str	r3, [r7, #80]	; 0x50
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	3314      	adds	r3, #20
 8005e08:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005e0a:	627a      	str	r2, [r7, #36]	; 0x24
 8005e0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e0e:	6a39      	ldr	r1, [r7, #32]
 8005e10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e12:	e841 2300 	strex	r3, r2, [r1]
 8005e16:	61fb      	str	r3, [r7, #28]
   return(result);
 8005e18:	69fb      	ldr	r3, [r7, #28]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d1e5      	bne.n	8005dea <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8005e1e:	2300      	movs	r3, #0
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3760      	adds	r7, #96	; 0x60
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}
 8005e28:	08005a51 	.word	0x08005a51
 8005e2c:	08005b7d 	.word	0x08005b7d
 8005e30:	08005bb9 	.word	0x08005bb9

08005e34 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b089      	sub	sp, #36	; 0x24
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	330c      	adds	r3, #12
 8005e42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	e853 3f00 	ldrex	r3, [r3]
 8005e4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005e52:	61fb      	str	r3, [r7, #28]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	330c      	adds	r3, #12
 8005e5a:	69fa      	ldr	r2, [r7, #28]
 8005e5c:	61ba      	str	r2, [r7, #24]
 8005e5e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e60:	6979      	ldr	r1, [r7, #20]
 8005e62:	69ba      	ldr	r2, [r7, #24]
 8005e64:	e841 2300 	strex	r3, r2, [r1]
 8005e68:	613b      	str	r3, [r7, #16]
   return(result);
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d1e5      	bne.n	8005e3c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2220      	movs	r2, #32
 8005e74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8005e78:	bf00      	nop
 8005e7a:	3724      	adds	r7, #36	; 0x24
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b095      	sub	sp, #84	; 0x54
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	330c      	adds	r3, #12
 8005e92:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e96:	e853 3f00 	ldrex	r3, [r3]
 8005e9a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e9e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005ea2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	330c      	adds	r3, #12
 8005eaa:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005eac:	643a      	str	r2, [r7, #64]	; 0x40
 8005eae:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005eb2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005eb4:	e841 2300 	strex	r3, r2, [r1]
 8005eb8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d1e5      	bne.n	8005e8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	3314      	adds	r3, #20
 8005ec6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec8:	6a3b      	ldr	r3, [r7, #32]
 8005eca:	e853 3f00 	ldrex	r3, [r3]
 8005ece:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ed0:	69fb      	ldr	r3, [r7, #28]
 8005ed2:	f023 0301 	bic.w	r3, r3, #1
 8005ed6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	3314      	adds	r3, #20
 8005ede:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ee0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ee2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ee6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ee8:	e841 2300 	strex	r3, r2, [r1]
 8005eec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d1e5      	bne.n	8005ec0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d119      	bne.n	8005f30 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	330c      	adds	r3, #12
 8005f02:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	e853 3f00 	ldrex	r3, [r3]
 8005f0a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	f023 0310 	bic.w	r3, r3, #16
 8005f12:	647b      	str	r3, [r7, #68]	; 0x44
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	330c      	adds	r3, #12
 8005f1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f1c:	61ba      	str	r2, [r7, #24]
 8005f1e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f20:	6979      	ldr	r1, [r7, #20]
 8005f22:	69ba      	ldr	r2, [r7, #24]
 8005f24:	e841 2300 	strex	r3, r2, [r1]
 8005f28:	613b      	str	r3, [r7, #16]
   return(result);
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d1e5      	bne.n	8005efc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2220      	movs	r2, #32
 8005f34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005f3e:	bf00      	nop
 8005f40:	3754      	adds	r7, #84	; 0x54
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr

08005f4a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f4a:	b580      	push	{r7, lr}
 8005f4c:	b084      	sub	sp, #16
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f56:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f64:	68f8      	ldr	r0, [r7, #12]
 8005f66:	f7ff fd5d 	bl	8005a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f6a:	bf00      	nop
 8005f6c:	3710      	adds	r7, #16
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}

08005f72 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005f72:	b480      	push	{r7}
 8005f74:	b085      	sub	sp, #20
 8005f76:	af00      	add	r7, sp, #0
 8005f78:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	2b21      	cmp	r3, #33	; 0x21
 8005f84:	d13e      	bne.n	8006004 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	689b      	ldr	r3, [r3, #8]
 8005f8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f8e:	d114      	bne.n	8005fba <UART_Transmit_IT+0x48>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	691b      	ldr	r3, [r3, #16]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d110      	bne.n	8005fba <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a1b      	ldr	r3, [r3, #32]
 8005f9c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	881b      	ldrh	r3, [r3, #0]
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005fac:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6a1b      	ldr	r3, [r3, #32]
 8005fb2:	1c9a      	adds	r2, r3, #2
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	621a      	str	r2, [r3, #32]
 8005fb8:	e008      	b.n	8005fcc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6a1b      	ldr	r3, [r3, #32]
 8005fbe:	1c59      	adds	r1, r3, #1
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	6211      	str	r1, [r2, #32]
 8005fc4:	781a      	ldrb	r2, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	3b01      	subs	r3, #1
 8005fd4:	b29b      	uxth	r3, r3
 8005fd6:	687a      	ldr	r2, [r7, #4]
 8005fd8:	4619      	mov	r1, r3
 8005fda:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d10f      	bne.n	8006000 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68da      	ldr	r2, [r3, #12]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005fee:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	68da      	ldr	r2, [r3, #12]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ffe:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006000:	2300      	movs	r3, #0
 8006002:	e000      	b.n	8006006 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006004:	2302      	movs	r3, #2
  }
}
 8006006:	4618      	mov	r0, r3
 8006008:	3714      	adds	r7, #20
 800600a:	46bd      	mov	sp, r7
 800600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006010:	4770      	bx	lr

08006012 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006012:	b580      	push	{r7, lr}
 8006014:	b082      	sub	sp, #8
 8006016:	af00      	add	r7, sp, #0
 8006018:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68da      	ldr	r2, [r3, #12]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006028:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2220      	movs	r2, #32
 800602e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f7ff fce2 	bl	80059fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3708      	adds	r7, #8
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}

08006042 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006042:	b580      	push	{r7, lr}
 8006044:	b08c      	sub	sp, #48	; 0x30
 8006046:	af00      	add	r7, sp, #0
 8006048:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006050:	b2db      	uxtb	r3, r3
 8006052:	2b22      	cmp	r3, #34	; 0x22
 8006054:	f040 80ae 	bne.w	80061b4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006060:	d117      	bne.n	8006092 <UART_Receive_IT+0x50>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d113      	bne.n	8006092 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800606a:	2300      	movs	r3, #0
 800606c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006072:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	685b      	ldr	r3, [r3, #4]
 800607a:	b29b      	uxth	r3, r3
 800607c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006080:	b29a      	uxth	r2, r3
 8006082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006084:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800608a:	1c9a      	adds	r2, r3, #2
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	629a      	str	r2, [r3, #40]	; 0x28
 8006090:	e026      	b.n	80060e0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006096:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006098:	2300      	movs	r3, #0
 800609a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060a4:	d007      	beq.n	80060b6 <UART_Receive_IT+0x74>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d10a      	bne.n	80060c4 <UART_Receive_IT+0x82>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d106      	bne.n	80060c4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	b2da      	uxtb	r2, r3
 80060be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060c0:	701a      	strb	r2, [r3, #0]
 80060c2:	e008      	b.n	80060d6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	b2db      	uxtb	r3, r3
 80060cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060d0:	b2da      	uxtb	r2, r3
 80060d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060d4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060da:	1c5a      	adds	r2, r3, #1
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	3b01      	subs	r3, #1
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	687a      	ldr	r2, [r7, #4]
 80060ec:	4619      	mov	r1, r3
 80060ee:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d15d      	bne.n	80061b0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68da      	ldr	r2, [r3, #12]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f022 0220 	bic.w	r2, r2, #32
 8006102:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	68da      	ldr	r2, [r3, #12]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006112:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	695a      	ldr	r2, [r3, #20]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f022 0201 	bic.w	r2, r2, #1
 8006122:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2220      	movs	r2, #32
 8006128:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006136:	2b01      	cmp	r3, #1
 8006138:	d135      	bne.n	80061a6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	330c      	adds	r3, #12
 8006146:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	e853 3f00 	ldrex	r3, [r3]
 800614e:	613b      	str	r3, [r7, #16]
   return(result);
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	f023 0310 	bic.w	r3, r3, #16
 8006156:	627b      	str	r3, [r7, #36]	; 0x24
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	330c      	adds	r3, #12
 800615e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006160:	623a      	str	r2, [r7, #32]
 8006162:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006164:	69f9      	ldr	r1, [r7, #28]
 8006166:	6a3a      	ldr	r2, [r7, #32]
 8006168:	e841 2300 	strex	r3, r2, [r1]
 800616c:	61bb      	str	r3, [r7, #24]
   return(result);
 800616e:	69bb      	ldr	r3, [r7, #24]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d1e5      	bne.n	8006140 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f003 0310 	and.w	r3, r3, #16
 800617e:	2b10      	cmp	r3, #16
 8006180:	d10a      	bne.n	8006198 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006182:	2300      	movs	r3, #0
 8006184:	60fb      	str	r3, [r7, #12]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	60fb      	str	r3, [r7, #12]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	60fb      	str	r3, [r7, #12]
 8006196:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800619c:	4619      	mov	r1, r3
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f7ff fc4a 	bl	8005a38 <HAL_UARTEx_RxEventCallback>
 80061a4:	e002      	b.n	80061ac <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f7fb ffa2 	bl	80020f0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80061ac:	2300      	movs	r3, #0
 80061ae:	e002      	b.n	80061b6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80061b0:	2300      	movs	r3, #0
 80061b2:	e000      	b.n	80061b6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80061b4:	2302      	movs	r3, #2
  }
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3730      	adds	r7, #48	; 0x30
 80061ba:	46bd      	mov	sp, r7
 80061bc:	bd80      	pop	{r7, pc}
	...

080061c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061c4:	b0c0      	sub	sp, #256	; 0x100
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	691b      	ldr	r3, [r3, #16]
 80061d4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80061d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061dc:	68d9      	ldr	r1, [r3, #12]
 80061de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061e2:	681a      	ldr	r2, [r3, #0]
 80061e4:	ea40 0301 	orr.w	r3, r0, r1
 80061e8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80061ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061ee:	689a      	ldr	r2, [r3, #8]
 80061f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061f4:	691b      	ldr	r3, [r3, #16]
 80061f6:	431a      	orrs	r2, r3
 80061f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061fc:	695b      	ldr	r3, [r3, #20]
 80061fe:	431a      	orrs	r2, r3
 8006200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006204:	69db      	ldr	r3, [r3, #28]
 8006206:	4313      	orrs	r3, r2
 8006208:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800620c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	68db      	ldr	r3, [r3, #12]
 8006214:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006218:	f021 010c 	bic.w	r1, r1, #12
 800621c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006226:	430b      	orrs	r3, r1
 8006228:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800622a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	695b      	ldr	r3, [r3, #20]
 8006232:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006236:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800623a:	6999      	ldr	r1, [r3, #24]
 800623c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006240:	681a      	ldr	r2, [r3, #0]
 8006242:	ea40 0301 	orr.w	r3, r0, r1
 8006246:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800624c:	681a      	ldr	r2, [r3, #0]
 800624e:	4b8f      	ldr	r3, [pc, #572]	; (800648c <UART_SetConfig+0x2cc>)
 8006250:	429a      	cmp	r2, r3
 8006252:	d005      	beq.n	8006260 <UART_SetConfig+0xa0>
 8006254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006258:	681a      	ldr	r2, [r3, #0]
 800625a:	4b8d      	ldr	r3, [pc, #564]	; (8006490 <UART_SetConfig+0x2d0>)
 800625c:	429a      	cmp	r2, r3
 800625e:	d104      	bne.n	800626a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006260:	f7fe fd7c 	bl	8004d5c <HAL_RCC_GetPCLK2Freq>
 8006264:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006268:	e003      	b.n	8006272 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800626a:	f7fe fd63 	bl	8004d34 <HAL_RCC_GetPCLK1Freq>
 800626e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006272:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006276:	69db      	ldr	r3, [r3, #28]
 8006278:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800627c:	f040 810c 	bne.w	8006498 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006280:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006284:	2200      	movs	r2, #0
 8006286:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800628a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800628e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006292:	4622      	mov	r2, r4
 8006294:	462b      	mov	r3, r5
 8006296:	1891      	adds	r1, r2, r2
 8006298:	65b9      	str	r1, [r7, #88]	; 0x58
 800629a:	415b      	adcs	r3, r3
 800629c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800629e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80062a2:	4621      	mov	r1, r4
 80062a4:	eb12 0801 	adds.w	r8, r2, r1
 80062a8:	4629      	mov	r1, r5
 80062aa:	eb43 0901 	adc.w	r9, r3, r1
 80062ae:	f04f 0200 	mov.w	r2, #0
 80062b2:	f04f 0300 	mov.w	r3, #0
 80062b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80062ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80062be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80062c2:	4690      	mov	r8, r2
 80062c4:	4699      	mov	r9, r3
 80062c6:	4623      	mov	r3, r4
 80062c8:	eb18 0303 	adds.w	r3, r8, r3
 80062cc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80062d0:	462b      	mov	r3, r5
 80062d2:	eb49 0303 	adc.w	r3, r9, r3
 80062d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80062da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	2200      	movs	r2, #0
 80062e2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80062e6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80062ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80062ee:	460b      	mov	r3, r1
 80062f0:	18db      	adds	r3, r3, r3
 80062f2:	653b      	str	r3, [r7, #80]	; 0x50
 80062f4:	4613      	mov	r3, r2
 80062f6:	eb42 0303 	adc.w	r3, r2, r3
 80062fa:	657b      	str	r3, [r7, #84]	; 0x54
 80062fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006300:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006304:	f7fa fcc8 	bl	8000c98 <__aeabi_uldivmod>
 8006308:	4602      	mov	r2, r0
 800630a:	460b      	mov	r3, r1
 800630c:	4b61      	ldr	r3, [pc, #388]	; (8006494 <UART_SetConfig+0x2d4>)
 800630e:	fba3 2302 	umull	r2, r3, r3, r2
 8006312:	095b      	lsrs	r3, r3, #5
 8006314:	011c      	lsls	r4, r3, #4
 8006316:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800631a:	2200      	movs	r2, #0
 800631c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006320:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006324:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006328:	4642      	mov	r2, r8
 800632a:	464b      	mov	r3, r9
 800632c:	1891      	adds	r1, r2, r2
 800632e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006330:	415b      	adcs	r3, r3
 8006332:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006334:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006338:	4641      	mov	r1, r8
 800633a:	eb12 0a01 	adds.w	sl, r2, r1
 800633e:	4649      	mov	r1, r9
 8006340:	eb43 0b01 	adc.w	fp, r3, r1
 8006344:	f04f 0200 	mov.w	r2, #0
 8006348:	f04f 0300 	mov.w	r3, #0
 800634c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006350:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006354:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006358:	4692      	mov	sl, r2
 800635a:	469b      	mov	fp, r3
 800635c:	4643      	mov	r3, r8
 800635e:	eb1a 0303 	adds.w	r3, sl, r3
 8006362:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006366:	464b      	mov	r3, r9
 8006368:	eb4b 0303 	adc.w	r3, fp, r3
 800636c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	2200      	movs	r2, #0
 8006378:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800637c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006380:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006384:	460b      	mov	r3, r1
 8006386:	18db      	adds	r3, r3, r3
 8006388:	643b      	str	r3, [r7, #64]	; 0x40
 800638a:	4613      	mov	r3, r2
 800638c:	eb42 0303 	adc.w	r3, r2, r3
 8006390:	647b      	str	r3, [r7, #68]	; 0x44
 8006392:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006396:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800639a:	f7fa fc7d 	bl	8000c98 <__aeabi_uldivmod>
 800639e:	4602      	mov	r2, r0
 80063a0:	460b      	mov	r3, r1
 80063a2:	4611      	mov	r1, r2
 80063a4:	4b3b      	ldr	r3, [pc, #236]	; (8006494 <UART_SetConfig+0x2d4>)
 80063a6:	fba3 2301 	umull	r2, r3, r3, r1
 80063aa:	095b      	lsrs	r3, r3, #5
 80063ac:	2264      	movs	r2, #100	; 0x64
 80063ae:	fb02 f303 	mul.w	r3, r2, r3
 80063b2:	1acb      	subs	r3, r1, r3
 80063b4:	00db      	lsls	r3, r3, #3
 80063b6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80063ba:	4b36      	ldr	r3, [pc, #216]	; (8006494 <UART_SetConfig+0x2d4>)
 80063bc:	fba3 2302 	umull	r2, r3, r3, r2
 80063c0:	095b      	lsrs	r3, r3, #5
 80063c2:	005b      	lsls	r3, r3, #1
 80063c4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80063c8:	441c      	add	r4, r3
 80063ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063ce:	2200      	movs	r2, #0
 80063d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80063d4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80063d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80063dc:	4642      	mov	r2, r8
 80063de:	464b      	mov	r3, r9
 80063e0:	1891      	adds	r1, r2, r2
 80063e2:	63b9      	str	r1, [r7, #56]	; 0x38
 80063e4:	415b      	adcs	r3, r3
 80063e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80063e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80063ec:	4641      	mov	r1, r8
 80063ee:	1851      	adds	r1, r2, r1
 80063f0:	6339      	str	r1, [r7, #48]	; 0x30
 80063f2:	4649      	mov	r1, r9
 80063f4:	414b      	adcs	r3, r1
 80063f6:	637b      	str	r3, [r7, #52]	; 0x34
 80063f8:	f04f 0200 	mov.w	r2, #0
 80063fc:	f04f 0300 	mov.w	r3, #0
 8006400:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006404:	4659      	mov	r1, fp
 8006406:	00cb      	lsls	r3, r1, #3
 8006408:	4651      	mov	r1, sl
 800640a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800640e:	4651      	mov	r1, sl
 8006410:	00ca      	lsls	r2, r1, #3
 8006412:	4610      	mov	r0, r2
 8006414:	4619      	mov	r1, r3
 8006416:	4603      	mov	r3, r0
 8006418:	4642      	mov	r2, r8
 800641a:	189b      	adds	r3, r3, r2
 800641c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006420:	464b      	mov	r3, r9
 8006422:	460a      	mov	r2, r1
 8006424:	eb42 0303 	adc.w	r3, r2, r3
 8006428:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800642c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006430:	685b      	ldr	r3, [r3, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006438:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800643c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006440:	460b      	mov	r3, r1
 8006442:	18db      	adds	r3, r3, r3
 8006444:	62bb      	str	r3, [r7, #40]	; 0x28
 8006446:	4613      	mov	r3, r2
 8006448:	eb42 0303 	adc.w	r3, r2, r3
 800644c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800644e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006452:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006456:	f7fa fc1f 	bl	8000c98 <__aeabi_uldivmod>
 800645a:	4602      	mov	r2, r0
 800645c:	460b      	mov	r3, r1
 800645e:	4b0d      	ldr	r3, [pc, #52]	; (8006494 <UART_SetConfig+0x2d4>)
 8006460:	fba3 1302 	umull	r1, r3, r3, r2
 8006464:	095b      	lsrs	r3, r3, #5
 8006466:	2164      	movs	r1, #100	; 0x64
 8006468:	fb01 f303 	mul.w	r3, r1, r3
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	00db      	lsls	r3, r3, #3
 8006470:	3332      	adds	r3, #50	; 0x32
 8006472:	4a08      	ldr	r2, [pc, #32]	; (8006494 <UART_SetConfig+0x2d4>)
 8006474:	fba2 2303 	umull	r2, r3, r2, r3
 8006478:	095b      	lsrs	r3, r3, #5
 800647a:	f003 0207 	and.w	r2, r3, #7
 800647e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4422      	add	r2, r4
 8006486:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006488:	e106      	b.n	8006698 <UART_SetConfig+0x4d8>
 800648a:	bf00      	nop
 800648c:	40011000 	.word	0x40011000
 8006490:	40011400 	.word	0x40011400
 8006494:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006498:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800649c:	2200      	movs	r2, #0
 800649e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80064a2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80064a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80064aa:	4642      	mov	r2, r8
 80064ac:	464b      	mov	r3, r9
 80064ae:	1891      	adds	r1, r2, r2
 80064b0:	6239      	str	r1, [r7, #32]
 80064b2:	415b      	adcs	r3, r3
 80064b4:	627b      	str	r3, [r7, #36]	; 0x24
 80064b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80064ba:	4641      	mov	r1, r8
 80064bc:	1854      	adds	r4, r2, r1
 80064be:	4649      	mov	r1, r9
 80064c0:	eb43 0501 	adc.w	r5, r3, r1
 80064c4:	f04f 0200 	mov.w	r2, #0
 80064c8:	f04f 0300 	mov.w	r3, #0
 80064cc:	00eb      	lsls	r3, r5, #3
 80064ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064d2:	00e2      	lsls	r2, r4, #3
 80064d4:	4614      	mov	r4, r2
 80064d6:	461d      	mov	r5, r3
 80064d8:	4643      	mov	r3, r8
 80064da:	18e3      	adds	r3, r4, r3
 80064dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80064e0:	464b      	mov	r3, r9
 80064e2:	eb45 0303 	adc.w	r3, r5, r3
 80064e6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80064ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	2200      	movs	r2, #0
 80064f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80064f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80064fa:	f04f 0200 	mov.w	r2, #0
 80064fe:	f04f 0300 	mov.w	r3, #0
 8006502:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006506:	4629      	mov	r1, r5
 8006508:	008b      	lsls	r3, r1, #2
 800650a:	4621      	mov	r1, r4
 800650c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006510:	4621      	mov	r1, r4
 8006512:	008a      	lsls	r2, r1, #2
 8006514:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006518:	f7fa fbbe 	bl	8000c98 <__aeabi_uldivmod>
 800651c:	4602      	mov	r2, r0
 800651e:	460b      	mov	r3, r1
 8006520:	4b60      	ldr	r3, [pc, #384]	; (80066a4 <UART_SetConfig+0x4e4>)
 8006522:	fba3 2302 	umull	r2, r3, r3, r2
 8006526:	095b      	lsrs	r3, r3, #5
 8006528:	011c      	lsls	r4, r3, #4
 800652a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800652e:	2200      	movs	r2, #0
 8006530:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006534:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006538:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800653c:	4642      	mov	r2, r8
 800653e:	464b      	mov	r3, r9
 8006540:	1891      	adds	r1, r2, r2
 8006542:	61b9      	str	r1, [r7, #24]
 8006544:	415b      	adcs	r3, r3
 8006546:	61fb      	str	r3, [r7, #28]
 8006548:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800654c:	4641      	mov	r1, r8
 800654e:	1851      	adds	r1, r2, r1
 8006550:	6139      	str	r1, [r7, #16]
 8006552:	4649      	mov	r1, r9
 8006554:	414b      	adcs	r3, r1
 8006556:	617b      	str	r3, [r7, #20]
 8006558:	f04f 0200 	mov.w	r2, #0
 800655c:	f04f 0300 	mov.w	r3, #0
 8006560:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006564:	4659      	mov	r1, fp
 8006566:	00cb      	lsls	r3, r1, #3
 8006568:	4651      	mov	r1, sl
 800656a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800656e:	4651      	mov	r1, sl
 8006570:	00ca      	lsls	r2, r1, #3
 8006572:	4610      	mov	r0, r2
 8006574:	4619      	mov	r1, r3
 8006576:	4603      	mov	r3, r0
 8006578:	4642      	mov	r2, r8
 800657a:	189b      	adds	r3, r3, r2
 800657c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006580:	464b      	mov	r3, r9
 8006582:	460a      	mov	r2, r1
 8006584:	eb42 0303 	adc.w	r3, r2, r3
 8006588:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800658c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006590:	685b      	ldr	r3, [r3, #4]
 8006592:	2200      	movs	r2, #0
 8006594:	67bb      	str	r3, [r7, #120]	; 0x78
 8006596:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006598:	f04f 0200 	mov.w	r2, #0
 800659c:	f04f 0300 	mov.w	r3, #0
 80065a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80065a4:	4649      	mov	r1, r9
 80065a6:	008b      	lsls	r3, r1, #2
 80065a8:	4641      	mov	r1, r8
 80065aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065ae:	4641      	mov	r1, r8
 80065b0:	008a      	lsls	r2, r1, #2
 80065b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80065b6:	f7fa fb6f 	bl	8000c98 <__aeabi_uldivmod>
 80065ba:	4602      	mov	r2, r0
 80065bc:	460b      	mov	r3, r1
 80065be:	4611      	mov	r1, r2
 80065c0:	4b38      	ldr	r3, [pc, #224]	; (80066a4 <UART_SetConfig+0x4e4>)
 80065c2:	fba3 2301 	umull	r2, r3, r3, r1
 80065c6:	095b      	lsrs	r3, r3, #5
 80065c8:	2264      	movs	r2, #100	; 0x64
 80065ca:	fb02 f303 	mul.w	r3, r2, r3
 80065ce:	1acb      	subs	r3, r1, r3
 80065d0:	011b      	lsls	r3, r3, #4
 80065d2:	3332      	adds	r3, #50	; 0x32
 80065d4:	4a33      	ldr	r2, [pc, #204]	; (80066a4 <UART_SetConfig+0x4e4>)
 80065d6:	fba2 2303 	umull	r2, r3, r2, r3
 80065da:	095b      	lsrs	r3, r3, #5
 80065dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80065e0:	441c      	add	r4, r3
 80065e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065e6:	2200      	movs	r2, #0
 80065e8:	673b      	str	r3, [r7, #112]	; 0x70
 80065ea:	677a      	str	r2, [r7, #116]	; 0x74
 80065ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80065f0:	4642      	mov	r2, r8
 80065f2:	464b      	mov	r3, r9
 80065f4:	1891      	adds	r1, r2, r2
 80065f6:	60b9      	str	r1, [r7, #8]
 80065f8:	415b      	adcs	r3, r3
 80065fa:	60fb      	str	r3, [r7, #12]
 80065fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006600:	4641      	mov	r1, r8
 8006602:	1851      	adds	r1, r2, r1
 8006604:	6039      	str	r1, [r7, #0]
 8006606:	4649      	mov	r1, r9
 8006608:	414b      	adcs	r3, r1
 800660a:	607b      	str	r3, [r7, #4]
 800660c:	f04f 0200 	mov.w	r2, #0
 8006610:	f04f 0300 	mov.w	r3, #0
 8006614:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006618:	4659      	mov	r1, fp
 800661a:	00cb      	lsls	r3, r1, #3
 800661c:	4651      	mov	r1, sl
 800661e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006622:	4651      	mov	r1, sl
 8006624:	00ca      	lsls	r2, r1, #3
 8006626:	4610      	mov	r0, r2
 8006628:	4619      	mov	r1, r3
 800662a:	4603      	mov	r3, r0
 800662c:	4642      	mov	r2, r8
 800662e:	189b      	adds	r3, r3, r2
 8006630:	66bb      	str	r3, [r7, #104]	; 0x68
 8006632:	464b      	mov	r3, r9
 8006634:	460a      	mov	r2, r1
 8006636:	eb42 0303 	adc.w	r3, r2, r3
 800663a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800663c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006640:	685b      	ldr	r3, [r3, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	663b      	str	r3, [r7, #96]	; 0x60
 8006646:	667a      	str	r2, [r7, #100]	; 0x64
 8006648:	f04f 0200 	mov.w	r2, #0
 800664c:	f04f 0300 	mov.w	r3, #0
 8006650:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006654:	4649      	mov	r1, r9
 8006656:	008b      	lsls	r3, r1, #2
 8006658:	4641      	mov	r1, r8
 800665a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800665e:	4641      	mov	r1, r8
 8006660:	008a      	lsls	r2, r1, #2
 8006662:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006666:	f7fa fb17 	bl	8000c98 <__aeabi_uldivmod>
 800666a:	4602      	mov	r2, r0
 800666c:	460b      	mov	r3, r1
 800666e:	4b0d      	ldr	r3, [pc, #52]	; (80066a4 <UART_SetConfig+0x4e4>)
 8006670:	fba3 1302 	umull	r1, r3, r3, r2
 8006674:	095b      	lsrs	r3, r3, #5
 8006676:	2164      	movs	r1, #100	; 0x64
 8006678:	fb01 f303 	mul.w	r3, r1, r3
 800667c:	1ad3      	subs	r3, r2, r3
 800667e:	011b      	lsls	r3, r3, #4
 8006680:	3332      	adds	r3, #50	; 0x32
 8006682:	4a08      	ldr	r2, [pc, #32]	; (80066a4 <UART_SetConfig+0x4e4>)
 8006684:	fba2 2303 	umull	r2, r3, r2, r3
 8006688:	095b      	lsrs	r3, r3, #5
 800668a:	f003 020f 	and.w	r2, r3, #15
 800668e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4422      	add	r2, r4
 8006696:	609a      	str	r2, [r3, #8]
}
 8006698:	bf00      	nop
 800669a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800669e:	46bd      	mov	sp, r7
 80066a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80066a4:	51eb851f 	.word	0x51eb851f

080066a8 <__cvt>:
 80066a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80066ac:	ec55 4b10 	vmov	r4, r5, d0
 80066b0:	2d00      	cmp	r5, #0
 80066b2:	460e      	mov	r6, r1
 80066b4:	4619      	mov	r1, r3
 80066b6:	462b      	mov	r3, r5
 80066b8:	bfbb      	ittet	lt
 80066ba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80066be:	461d      	movlt	r5, r3
 80066c0:	2300      	movge	r3, #0
 80066c2:	232d      	movlt	r3, #45	; 0x2d
 80066c4:	700b      	strb	r3, [r1, #0]
 80066c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066c8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80066cc:	4691      	mov	r9, r2
 80066ce:	f023 0820 	bic.w	r8, r3, #32
 80066d2:	bfbc      	itt	lt
 80066d4:	4622      	movlt	r2, r4
 80066d6:	4614      	movlt	r4, r2
 80066d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80066dc:	d005      	beq.n	80066ea <__cvt+0x42>
 80066de:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80066e2:	d100      	bne.n	80066e6 <__cvt+0x3e>
 80066e4:	3601      	adds	r6, #1
 80066e6:	2102      	movs	r1, #2
 80066e8:	e000      	b.n	80066ec <__cvt+0x44>
 80066ea:	2103      	movs	r1, #3
 80066ec:	ab03      	add	r3, sp, #12
 80066ee:	9301      	str	r3, [sp, #4]
 80066f0:	ab02      	add	r3, sp, #8
 80066f2:	9300      	str	r3, [sp, #0]
 80066f4:	ec45 4b10 	vmov	d0, r4, r5
 80066f8:	4653      	mov	r3, sl
 80066fa:	4632      	mov	r2, r6
 80066fc:	f001 f88c 	bl	8007818 <_dtoa_r>
 8006700:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006704:	4607      	mov	r7, r0
 8006706:	d102      	bne.n	800670e <__cvt+0x66>
 8006708:	f019 0f01 	tst.w	r9, #1
 800670c:	d022      	beq.n	8006754 <__cvt+0xac>
 800670e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006712:	eb07 0906 	add.w	r9, r7, r6
 8006716:	d110      	bne.n	800673a <__cvt+0x92>
 8006718:	783b      	ldrb	r3, [r7, #0]
 800671a:	2b30      	cmp	r3, #48	; 0x30
 800671c:	d10a      	bne.n	8006734 <__cvt+0x8c>
 800671e:	2200      	movs	r2, #0
 8006720:	2300      	movs	r3, #0
 8006722:	4620      	mov	r0, r4
 8006724:	4629      	mov	r1, r5
 8006726:	f7fa f9d7 	bl	8000ad8 <__aeabi_dcmpeq>
 800672a:	b918      	cbnz	r0, 8006734 <__cvt+0x8c>
 800672c:	f1c6 0601 	rsb	r6, r6, #1
 8006730:	f8ca 6000 	str.w	r6, [sl]
 8006734:	f8da 3000 	ldr.w	r3, [sl]
 8006738:	4499      	add	r9, r3
 800673a:	2200      	movs	r2, #0
 800673c:	2300      	movs	r3, #0
 800673e:	4620      	mov	r0, r4
 8006740:	4629      	mov	r1, r5
 8006742:	f7fa f9c9 	bl	8000ad8 <__aeabi_dcmpeq>
 8006746:	b108      	cbz	r0, 800674c <__cvt+0xa4>
 8006748:	f8cd 900c 	str.w	r9, [sp, #12]
 800674c:	2230      	movs	r2, #48	; 0x30
 800674e:	9b03      	ldr	r3, [sp, #12]
 8006750:	454b      	cmp	r3, r9
 8006752:	d307      	bcc.n	8006764 <__cvt+0xbc>
 8006754:	9b03      	ldr	r3, [sp, #12]
 8006756:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006758:	1bdb      	subs	r3, r3, r7
 800675a:	4638      	mov	r0, r7
 800675c:	6013      	str	r3, [r2, #0]
 800675e:	b004      	add	sp, #16
 8006760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006764:	1c59      	adds	r1, r3, #1
 8006766:	9103      	str	r1, [sp, #12]
 8006768:	701a      	strb	r2, [r3, #0]
 800676a:	e7f0      	b.n	800674e <__cvt+0xa6>

0800676c <__exponent>:
 800676c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800676e:	4603      	mov	r3, r0
 8006770:	2900      	cmp	r1, #0
 8006772:	bfb8      	it	lt
 8006774:	4249      	neglt	r1, r1
 8006776:	f803 2b02 	strb.w	r2, [r3], #2
 800677a:	bfb4      	ite	lt
 800677c:	222d      	movlt	r2, #45	; 0x2d
 800677e:	222b      	movge	r2, #43	; 0x2b
 8006780:	2909      	cmp	r1, #9
 8006782:	7042      	strb	r2, [r0, #1]
 8006784:	dd2a      	ble.n	80067dc <__exponent+0x70>
 8006786:	f10d 0207 	add.w	r2, sp, #7
 800678a:	4617      	mov	r7, r2
 800678c:	260a      	movs	r6, #10
 800678e:	4694      	mov	ip, r2
 8006790:	fb91 f5f6 	sdiv	r5, r1, r6
 8006794:	fb06 1415 	mls	r4, r6, r5, r1
 8006798:	3430      	adds	r4, #48	; 0x30
 800679a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800679e:	460c      	mov	r4, r1
 80067a0:	2c63      	cmp	r4, #99	; 0x63
 80067a2:	f102 32ff 	add.w	r2, r2, #4294967295
 80067a6:	4629      	mov	r1, r5
 80067a8:	dcf1      	bgt.n	800678e <__exponent+0x22>
 80067aa:	3130      	adds	r1, #48	; 0x30
 80067ac:	f1ac 0402 	sub.w	r4, ip, #2
 80067b0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80067b4:	1c41      	adds	r1, r0, #1
 80067b6:	4622      	mov	r2, r4
 80067b8:	42ba      	cmp	r2, r7
 80067ba:	d30a      	bcc.n	80067d2 <__exponent+0x66>
 80067bc:	f10d 0209 	add.w	r2, sp, #9
 80067c0:	eba2 020c 	sub.w	r2, r2, ip
 80067c4:	42bc      	cmp	r4, r7
 80067c6:	bf88      	it	hi
 80067c8:	2200      	movhi	r2, #0
 80067ca:	4413      	add	r3, r2
 80067cc:	1a18      	subs	r0, r3, r0
 80067ce:	b003      	add	sp, #12
 80067d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80067d2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80067d6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80067da:	e7ed      	b.n	80067b8 <__exponent+0x4c>
 80067dc:	2330      	movs	r3, #48	; 0x30
 80067de:	3130      	adds	r1, #48	; 0x30
 80067e0:	7083      	strb	r3, [r0, #2]
 80067e2:	70c1      	strb	r1, [r0, #3]
 80067e4:	1d03      	adds	r3, r0, #4
 80067e6:	e7f1      	b.n	80067cc <__exponent+0x60>

080067e8 <_printf_float>:
 80067e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ec:	ed2d 8b02 	vpush	{d8}
 80067f0:	b08d      	sub	sp, #52	; 0x34
 80067f2:	460c      	mov	r4, r1
 80067f4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80067f8:	4616      	mov	r6, r2
 80067fa:	461f      	mov	r7, r3
 80067fc:	4605      	mov	r5, r0
 80067fe:	f000 fef7 	bl	80075f0 <_localeconv_r>
 8006802:	f8d0 a000 	ldr.w	sl, [r0]
 8006806:	4650      	mov	r0, sl
 8006808:	f7f9 fd3a 	bl	8000280 <strlen>
 800680c:	2300      	movs	r3, #0
 800680e:	930a      	str	r3, [sp, #40]	; 0x28
 8006810:	6823      	ldr	r3, [r4, #0]
 8006812:	9305      	str	r3, [sp, #20]
 8006814:	f8d8 3000 	ldr.w	r3, [r8]
 8006818:	f894 b018 	ldrb.w	fp, [r4, #24]
 800681c:	3307      	adds	r3, #7
 800681e:	f023 0307 	bic.w	r3, r3, #7
 8006822:	f103 0208 	add.w	r2, r3, #8
 8006826:	f8c8 2000 	str.w	r2, [r8]
 800682a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800682e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006832:	9307      	str	r3, [sp, #28]
 8006834:	f8cd 8018 	str.w	r8, [sp, #24]
 8006838:	ee08 0a10 	vmov	s16, r0
 800683c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006840:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006844:	4b9e      	ldr	r3, [pc, #632]	; (8006ac0 <_printf_float+0x2d8>)
 8006846:	f04f 32ff 	mov.w	r2, #4294967295
 800684a:	f7fa f977 	bl	8000b3c <__aeabi_dcmpun>
 800684e:	bb88      	cbnz	r0, 80068b4 <_printf_float+0xcc>
 8006850:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006854:	4b9a      	ldr	r3, [pc, #616]	; (8006ac0 <_printf_float+0x2d8>)
 8006856:	f04f 32ff 	mov.w	r2, #4294967295
 800685a:	f7fa f951 	bl	8000b00 <__aeabi_dcmple>
 800685e:	bb48      	cbnz	r0, 80068b4 <_printf_float+0xcc>
 8006860:	2200      	movs	r2, #0
 8006862:	2300      	movs	r3, #0
 8006864:	4640      	mov	r0, r8
 8006866:	4649      	mov	r1, r9
 8006868:	f7fa f940 	bl	8000aec <__aeabi_dcmplt>
 800686c:	b110      	cbz	r0, 8006874 <_printf_float+0x8c>
 800686e:	232d      	movs	r3, #45	; 0x2d
 8006870:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006874:	4a93      	ldr	r2, [pc, #588]	; (8006ac4 <_printf_float+0x2dc>)
 8006876:	4b94      	ldr	r3, [pc, #592]	; (8006ac8 <_printf_float+0x2e0>)
 8006878:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800687c:	bf94      	ite	ls
 800687e:	4690      	movls	r8, r2
 8006880:	4698      	movhi	r8, r3
 8006882:	2303      	movs	r3, #3
 8006884:	6123      	str	r3, [r4, #16]
 8006886:	9b05      	ldr	r3, [sp, #20]
 8006888:	f023 0304 	bic.w	r3, r3, #4
 800688c:	6023      	str	r3, [r4, #0]
 800688e:	f04f 0900 	mov.w	r9, #0
 8006892:	9700      	str	r7, [sp, #0]
 8006894:	4633      	mov	r3, r6
 8006896:	aa0b      	add	r2, sp, #44	; 0x2c
 8006898:	4621      	mov	r1, r4
 800689a:	4628      	mov	r0, r5
 800689c:	f000 f9da 	bl	8006c54 <_printf_common>
 80068a0:	3001      	adds	r0, #1
 80068a2:	f040 8090 	bne.w	80069c6 <_printf_float+0x1de>
 80068a6:	f04f 30ff 	mov.w	r0, #4294967295
 80068aa:	b00d      	add	sp, #52	; 0x34
 80068ac:	ecbd 8b02 	vpop	{d8}
 80068b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068b4:	4642      	mov	r2, r8
 80068b6:	464b      	mov	r3, r9
 80068b8:	4640      	mov	r0, r8
 80068ba:	4649      	mov	r1, r9
 80068bc:	f7fa f93e 	bl	8000b3c <__aeabi_dcmpun>
 80068c0:	b140      	cbz	r0, 80068d4 <_printf_float+0xec>
 80068c2:	464b      	mov	r3, r9
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	bfbc      	itt	lt
 80068c8:	232d      	movlt	r3, #45	; 0x2d
 80068ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80068ce:	4a7f      	ldr	r2, [pc, #508]	; (8006acc <_printf_float+0x2e4>)
 80068d0:	4b7f      	ldr	r3, [pc, #508]	; (8006ad0 <_printf_float+0x2e8>)
 80068d2:	e7d1      	b.n	8006878 <_printf_float+0x90>
 80068d4:	6863      	ldr	r3, [r4, #4]
 80068d6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80068da:	9206      	str	r2, [sp, #24]
 80068dc:	1c5a      	adds	r2, r3, #1
 80068de:	d13f      	bne.n	8006960 <_printf_float+0x178>
 80068e0:	2306      	movs	r3, #6
 80068e2:	6063      	str	r3, [r4, #4]
 80068e4:	9b05      	ldr	r3, [sp, #20]
 80068e6:	6861      	ldr	r1, [r4, #4]
 80068e8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80068ec:	2300      	movs	r3, #0
 80068ee:	9303      	str	r3, [sp, #12]
 80068f0:	ab0a      	add	r3, sp, #40	; 0x28
 80068f2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80068f6:	ab09      	add	r3, sp, #36	; 0x24
 80068f8:	ec49 8b10 	vmov	d0, r8, r9
 80068fc:	9300      	str	r3, [sp, #0]
 80068fe:	6022      	str	r2, [r4, #0]
 8006900:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006904:	4628      	mov	r0, r5
 8006906:	f7ff fecf 	bl	80066a8 <__cvt>
 800690a:	9b06      	ldr	r3, [sp, #24]
 800690c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800690e:	2b47      	cmp	r3, #71	; 0x47
 8006910:	4680      	mov	r8, r0
 8006912:	d108      	bne.n	8006926 <_printf_float+0x13e>
 8006914:	1cc8      	adds	r0, r1, #3
 8006916:	db02      	blt.n	800691e <_printf_float+0x136>
 8006918:	6863      	ldr	r3, [r4, #4]
 800691a:	4299      	cmp	r1, r3
 800691c:	dd41      	ble.n	80069a2 <_printf_float+0x1ba>
 800691e:	f1ab 0302 	sub.w	r3, fp, #2
 8006922:	fa5f fb83 	uxtb.w	fp, r3
 8006926:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800692a:	d820      	bhi.n	800696e <_printf_float+0x186>
 800692c:	3901      	subs	r1, #1
 800692e:	465a      	mov	r2, fp
 8006930:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006934:	9109      	str	r1, [sp, #36]	; 0x24
 8006936:	f7ff ff19 	bl	800676c <__exponent>
 800693a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800693c:	1813      	adds	r3, r2, r0
 800693e:	2a01      	cmp	r2, #1
 8006940:	4681      	mov	r9, r0
 8006942:	6123      	str	r3, [r4, #16]
 8006944:	dc02      	bgt.n	800694c <_printf_float+0x164>
 8006946:	6822      	ldr	r2, [r4, #0]
 8006948:	07d2      	lsls	r2, r2, #31
 800694a:	d501      	bpl.n	8006950 <_printf_float+0x168>
 800694c:	3301      	adds	r3, #1
 800694e:	6123      	str	r3, [r4, #16]
 8006950:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006954:	2b00      	cmp	r3, #0
 8006956:	d09c      	beq.n	8006892 <_printf_float+0xaa>
 8006958:	232d      	movs	r3, #45	; 0x2d
 800695a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800695e:	e798      	b.n	8006892 <_printf_float+0xaa>
 8006960:	9a06      	ldr	r2, [sp, #24]
 8006962:	2a47      	cmp	r2, #71	; 0x47
 8006964:	d1be      	bne.n	80068e4 <_printf_float+0xfc>
 8006966:	2b00      	cmp	r3, #0
 8006968:	d1bc      	bne.n	80068e4 <_printf_float+0xfc>
 800696a:	2301      	movs	r3, #1
 800696c:	e7b9      	b.n	80068e2 <_printf_float+0xfa>
 800696e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006972:	d118      	bne.n	80069a6 <_printf_float+0x1be>
 8006974:	2900      	cmp	r1, #0
 8006976:	6863      	ldr	r3, [r4, #4]
 8006978:	dd0b      	ble.n	8006992 <_printf_float+0x1aa>
 800697a:	6121      	str	r1, [r4, #16]
 800697c:	b913      	cbnz	r3, 8006984 <_printf_float+0x19c>
 800697e:	6822      	ldr	r2, [r4, #0]
 8006980:	07d0      	lsls	r0, r2, #31
 8006982:	d502      	bpl.n	800698a <_printf_float+0x1a2>
 8006984:	3301      	adds	r3, #1
 8006986:	440b      	add	r3, r1
 8006988:	6123      	str	r3, [r4, #16]
 800698a:	65a1      	str	r1, [r4, #88]	; 0x58
 800698c:	f04f 0900 	mov.w	r9, #0
 8006990:	e7de      	b.n	8006950 <_printf_float+0x168>
 8006992:	b913      	cbnz	r3, 800699a <_printf_float+0x1b2>
 8006994:	6822      	ldr	r2, [r4, #0]
 8006996:	07d2      	lsls	r2, r2, #31
 8006998:	d501      	bpl.n	800699e <_printf_float+0x1b6>
 800699a:	3302      	adds	r3, #2
 800699c:	e7f4      	b.n	8006988 <_printf_float+0x1a0>
 800699e:	2301      	movs	r3, #1
 80069a0:	e7f2      	b.n	8006988 <_printf_float+0x1a0>
 80069a2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80069a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069a8:	4299      	cmp	r1, r3
 80069aa:	db05      	blt.n	80069b8 <_printf_float+0x1d0>
 80069ac:	6823      	ldr	r3, [r4, #0]
 80069ae:	6121      	str	r1, [r4, #16]
 80069b0:	07d8      	lsls	r0, r3, #31
 80069b2:	d5ea      	bpl.n	800698a <_printf_float+0x1a2>
 80069b4:	1c4b      	adds	r3, r1, #1
 80069b6:	e7e7      	b.n	8006988 <_printf_float+0x1a0>
 80069b8:	2900      	cmp	r1, #0
 80069ba:	bfd4      	ite	le
 80069bc:	f1c1 0202 	rsble	r2, r1, #2
 80069c0:	2201      	movgt	r2, #1
 80069c2:	4413      	add	r3, r2
 80069c4:	e7e0      	b.n	8006988 <_printf_float+0x1a0>
 80069c6:	6823      	ldr	r3, [r4, #0]
 80069c8:	055a      	lsls	r2, r3, #21
 80069ca:	d407      	bmi.n	80069dc <_printf_float+0x1f4>
 80069cc:	6923      	ldr	r3, [r4, #16]
 80069ce:	4642      	mov	r2, r8
 80069d0:	4631      	mov	r1, r6
 80069d2:	4628      	mov	r0, r5
 80069d4:	47b8      	blx	r7
 80069d6:	3001      	adds	r0, #1
 80069d8:	d12c      	bne.n	8006a34 <_printf_float+0x24c>
 80069da:	e764      	b.n	80068a6 <_printf_float+0xbe>
 80069dc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80069e0:	f240 80e0 	bls.w	8006ba4 <_printf_float+0x3bc>
 80069e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80069e8:	2200      	movs	r2, #0
 80069ea:	2300      	movs	r3, #0
 80069ec:	f7fa f874 	bl	8000ad8 <__aeabi_dcmpeq>
 80069f0:	2800      	cmp	r0, #0
 80069f2:	d034      	beq.n	8006a5e <_printf_float+0x276>
 80069f4:	4a37      	ldr	r2, [pc, #220]	; (8006ad4 <_printf_float+0x2ec>)
 80069f6:	2301      	movs	r3, #1
 80069f8:	4631      	mov	r1, r6
 80069fa:	4628      	mov	r0, r5
 80069fc:	47b8      	blx	r7
 80069fe:	3001      	adds	r0, #1
 8006a00:	f43f af51 	beq.w	80068a6 <_printf_float+0xbe>
 8006a04:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	db02      	blt.n	8006a12 <_printf_float+0x22a>
 8006a0c:	6823      	ldr	r3, [r4, #0]
 8006a0e:	07d8      	lsls	r0, r3, #31
 8006a10:	d510      	bpl.n	8006a34 <_printf_float+0x24c>
 8006a12:	ee18 3a10 	vmov	r3, s16
 8006a16:	4652      	mov	r2, sl
 8006a18:	4631      	mov	r1, r6
 8006a1a:	4628      	mov	r0, r5
 8006a1c:	47b8      	blx	r7
 8006a1e:	3001      	adds	r0, #1
 8006a20:	f43f af41 	beq.w	80068a6 <_printf_float+0xbe>
 8006a24:	f04f 0800 	mov.w	r8, #0
 8006a28:	f104 091a 	add.w	r9, r4, #26
 8006a2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a2e:	3b01      	subs	r3, #1
 8006a30:	4543      	cmp	r3, r8
 8006a32:	dc09      	bgt.n	8006a48 <_printf_float+0x260>
 8006a34:	6823      	ldr	r3, [r4, #0]
 8006a36:	079b      	lsls	r3, r3, #30
 8006a38:	f100 8107 	bmi.w	8006c4a <_printf_float+0x462>
 8006a3c:	68e0      	ldr	r0, [r4, #12]
 8006a3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a40:	4298      	cmp	r0, r3
 8006a42:	bfb8      	it	lt
 8006a44:	4618      	movlt	r0, r3
 8006a46:	e730      	b.n	80068aa <_printf_float+0xc2>
 8006a48:	2301      	movs	r3, #1
 8006a4a:	464a      	mov	r2, r9
 8006a4c:	4631      	mov	r1, r6
 8006a4e:	4628      	mov	r0, r5
 8006a50:	47b8      	blx	r7
 8006a52:	3001      	adds	r0, #1
 8006a54:	f43f af27 	beq.w	80068a6 <_printf_float+0xbe>
 8006a58:	f108 0801 	add.w	r8, r8, #1
 8006a5c:	e7e6      	b.n	8006a2c <_printf_float+0x244>
 8006a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	dc39      	bgt.n	8006ad8 <_printf_float+0x2f0>
 8006a64:	4a1b      	ldr	r2, [pc, #108]	; (8006ad4 <_printf_float+0x2ec>)
 8006a66:	2301      	movs	r3, #1
 8006a68:	4631      	mov	r1, r6
 8006a6a:	4628      	mov	r0, r5
 8006a6c:	47b8      	blx	r7
 8006a6e:	3001      	adds	r0, #1
 8006a70:	f43f af19 	beq.w	80068a6 <_printf_float+0xbe>
 8006a74:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006a78:	4313      	orrs	r3, r2
 8006a7a:	d102      	bne.n	8006a82 <_printf_float+0x29a>
 8006a7c:	6823      	ldr	r3, [r4, #0]
 8006a7e:	07d9      	lsls	r1, r3, #31
 8006a80:	d5d8      	bpl.n	8006a34 <_printf_float+0x24c>
 8006a82:	ee18 3a10 	vmov	r3, s16
 8006a86:	4652      	mov	r2, sl
 8006a88:	4631      	mov	r1, r6
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	47b8      	blx	r7
 8006a8e:	3001      	adds	r0, #1
 8006a90:	f43f af09 	beq.w	80068a6 <_printf_float+0xbe>
 8006a94:	f04f 0900 	mov.w	r9, #0
 8006a98:	f104 0a1a 	add.w	sl, r4, #26
 8006a9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a9e:	425b      	negs	r3, r3
 8006aa0:	454b      	cmp	r3, r9
 8006aa2:	dc01      	bgt.n	8006aa8 <_printf_float+0x2c0>
 8006aa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aa6:	e792      	b.n	80069ce <_printf_float+0x1e6>
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	4652      	mov	r2, sl
 8006aac:	4631      	mov	r1, r6
 8006aae:	4628      	mov	r0, r5
 8006ab0:	47b8      	blx	r7
 8006ab2:	3001      	adds	r0, #1
 8006ab4:	f43f aef7 	beq.w	80068a6 <_printf_float+0xbe>
 8006ab8:	f109 0901 	add.w	r9, r9, #1
 8006abc:	e7ee      	b.n	8006a9c <_printf_float+0x2b4>
 8006abe:	bf00      	nop
 8006ac0:	7fefffff 	.word	0x7fefffff
 8006ac4:	0800ae8c 	.word	0x0800ae8c
 8006ac8:	0800ae90 	.word	0x0800ae90
 8006acc:	0800ae94 	.word	0x0800ae94
 8006ad0:	0800ae98 	.word	0x0800ae98
 8006ad4:	0800ae9c 	.word	0x0800ae9c
 8006ad8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ada:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006adc:	429a      	cmp	r2, r3
 8006ade:	bfa8      	it	ge
 8006ae0:	461a      	movge	r2, r3
 8006ae2:	2a00      	cmp	r2, #0
 8006ae4:	4691      	mov	r9, r2
 8006ae6:	dc37      	bgt.n	8006b58 <_printf_float+0x370>
 8006ae8:	f04f 0b00 	mov.w	fp, #0
 8006aec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006af0:	f104 021a 	add.w	r2, r4, #26
 8006af4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006af6:	9305      	str	r3, [sp, #20]
 8006af8:	eba3 0309 	sub.w	r3, r3, r9
 8006afc:	455b      	cmp	r3, fp
 8006afe:	dc33      	bgt.n	8006b68 <_printf_float+0x380>
 8006b00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b04:	429a      	cmp	r2, r3
 8006b06:	db3b      	blt.n	8006b80 <_printf_float+0x398>
 8006b08:	6823      	ldr	r3, [r4, #0]
 8006b0a:	07da      	lsls	r2, r3, #31
 8006b0c:	d438      	bmi.n	8006b80 <_printf_float+0x398>
 8006b0e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006b12:	eba2 0903 	sub.w	r9, r2, r3
 8006b16:	9b05      	ldr	r3, [sp, #20]
 8006b18:	1ad2      	subs	r2, r2, r3
 8006b1a:	4591      	cmp	r9, r2
 8006b1c:	bfa8      	it	ge
 8006b1e:	4691      	movge	r9, r2
 8006b20:	f1b9 0f00 	cmp.w	r9, #0
 8006b24:	dc35      	bgt.n	8006b92 <_printf_float+0x3aa>
 8006b26:	f04f 0800 	mov.w	r8, #0
 8006b2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006b2e:	f104 0a1a 	add.w	sl, r4, #26
 8006b32:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b36:	1a9b      	subs	r3, r3, r2
 8006b38:	eba3 0309 	sub.w	r3, r3, r9
 8006b3c:	4543      	cmp	r3, r8
 8006b3e:	f77f af79 	ble.w	8006a34 <_printf_float+0x24c>
 8006b42:	2301      	movs	r3, #1
 8006b44:	4652      	mov	r2, sl
 8006b46:	4631      	mov	r1, r6
 8006b48:	4628      	mov	r0, r5
 8006b4a:	47b8      	blx	r7
 8006b4c:	3001      	adds	r0, #1
 8006b4e:	f43f aeaa 	beq.w	80068a6 <_printf_float+0xbe>
 8006b52:	f108 0801 	add.w	r8, r8, #1
 8006b56:	e7ec      	b.n	8006b32 <_printf_float+0x34a>
 8006b58:	4613      	mov	r3, r2
 8006b5a:	4631      	mov	r1, r6
 8006b5c:	4642      	mov	r2, r8
 8006b5e:	4628      	mov	r0, r5
 8006b60:	47b8      	blx	r7
 8006b62:	3001      	adds	r0, #1
 8006b64:	d1c0      	bne.n	8006ae8 <_printf_float+0x300>
 8006b66:	e69e      	b.n	80068a6 <_printf_float+0xbe>
 8006b68:	2301      	movs	r3, #1
 8006b6a:	4631      	mov	r1, r6
 8006b6c:	4628      	mov	r0, r5
 8006b6e:	9205      	str	r2, [sp, #20]
 8006b70:	47b8      	blx	r7
 8006b72:	3001      	adds	r0, #1
 8006b74:	f43f ae97 	beq.w	80068a6 <_printf_float+0xbe>
 8006b78:	9a05      	ldr	r2, [sp, #20]
 8006b7a:	f10b 0b01 	add.w	fp, fp, #1
 8006b7e:	e7b9      	b.n	8006af4 <_printf_float+0x30c>
 8006b80:	ee18 3a10 	vmov	r3, s16
 8006b84:	4652      	mov	r2, sl
 8006b86:	4631      	mov	r1, r6
 8006b88:	4628      	mov	r0, r5
 8006b8a:	47b8      	blx	r7
 8006b8c:	3001      	adds	r0, #1
 8006b8e:	d1be      	bne.n	8006b0e <_printf_float+0x326>
 8006b90:	e689      	b.n	80068a6 <_printf_float+0xbe>
 8006b92:	9a05      	ldr	r2, [sp, #20]
 8006b94:	464b      	mov	r3, r9
 8006b96:	4442      	add	r2, r8
 8006b98:	4631      	mov	r1, r6
 8006b9a:	4628      	mov	r0, r5
 8006b9c:	47b8      	blx	r7
 8006b9e:	3001      	adds	r0, #1
 8006ba0:	d1c1      	bne.n	8006b26 <_printf_float+0x33e>
 8006ba2:	e680      	b.n	80068a6 <_printf_float+0xbe>
 8006ba4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ba6:	2a01      	cmp	r2, #1
 8006ba8:	dc01      	bgt.n	8006bae <_printf_float+0x3c6>
 8006baa:	07db      	lsls	r3, r3, #31
 8006bac:	d53a      	bpl.n	8006c24 <_printf_float+0x43c>
 8006bae:	2301      	movs	r3, #1
 8006bb0:	4642      	mov	r2, r8
 8006bb2:	4631      	mov	r1, r6
 8006bb4:	4628      	mov	r0, r5
 8006bb6:	47b8      	blx	r7
 8006bb8:	3001      	adds	r0, #1
 8006bba:	f43f ae74 	beq.w	80068a6 <_printf_float+0xbe>
 8006bbe:	ee18 3a10 	vmov	r3, s16
 8006bc2:	4652      	mov	r2, sl
 8006bc4:	4631      	mov	r1, r6
 8006bc6:	4628      	mov	r0, r5
 8006bc8:	47b8      	blx	r7
 8006bca:	3001      	adds	r0, #1
 8006bcc:	f43f ae6b 	beq.w	80068a6 <_printf_float+0xbe>
 8006bd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006bdc:	f7f9 ff7c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006be0:	b9d8      	cbnz	r0, 8006c1a <_printf_float+0x432>
 8006be2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006be6:	f108 0201 	add.w	r2, r8, #1
 8006bea:	4631      	mov	r1, r6
 8006bec:	4628      	mov	r0, r5
 8006bee:	47b8      	blx	r7
 8006bf0:	3001      	adds	r0, #1
 8006bf2:	d10e      	bne.n	8006c12 <_printf_float+0x42a>
 8006bf4:	e657      	b.n	80068a6 <_printf_float+0xbe>
 8006bf6:	2301      	movs	r3, #1
 8006bf8:	4652      	mov	r2, sl
 8006bfa:	4631      	mov	r1, r6
 8006bfc:	4628      	mov	r0, r5
 8006bfe:	47b8      	blx	r7
 8006c00:	3001      	adds	r0, #1
 8006c02:	f43f ae50 	beq.w	80068a6 <_printf_float+0xbe>
 8006c06:	f108 0801 	add.w	r8, r8, #1
 8006c0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c0c:	3b01      	subs	r3, #1
 8006c0e:	4543      	cmp	r3, r8
 8006c10:	dcf1      	bgt.n	8006bf6 <_printf_float+0x40e>
 8006c12:	464b      	mov	r3, r9
 8006c14:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006c18:	e6da      	b.n	80069d0 <_printf_float+0x1e8>
 8006c1a:	f04f 0800 	mov.w	r8, #0
 8006c1e:	f104 0a1a 	add.w	sl, r4, #26
 8006c22:	e7f2      	b.n	8006c0a <_printf_float+0x422>
 8006c24:	2301      	movs	r3, #1
 8006c26:	4642      	mov	r2, r8
 8006c28:	e7df      	b.n	8006bea <_printf_float+0x402>
 8006c2a:	2301      	movs	r3, #1
 8006c2c:	464a      	mov	r2, r9
 8006c2e:	4631      	mov	r1, r6
 8006c30:	4628      	mov	r0, r5
 8006c32:	47b8      	blx	r7
 8006c34:	3001      	adds	r0, #1
 8006c36:	f43f ae36 	beq.w	80068a6 <_printf_float+0xbe>
 8006c3a:	f108 0801 	add.w	r8, r8, #1
 8006c3e:	68e3      	ldr	r3, [r4, #12]
 8006c40:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c42:	1a5b      	subs	r3, r3, r1
 8006c44:	4543      	cmp	r3, r8
 8006c46:	dcf0      	bgt.n	8006c2a <_printf_float+0x442>
 8006c48:	e6f8      	b.n	8006a3c <_printf_float+0x254>
 8006c4a:	f04f 0800 	mov.w	r8, #0
 8006c4e:	f104 0919 	add.w	r9, r4, #25
 8006c52:	e7f4      	b.n	8006c3e <_printf_float+0x456>

08006c54 <_printf_common>:
 8006c54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c58:	4616      	mov	r6, r2
 8006c5a:	4699      	mov	r9, r3
 8006c5c:	688a      	ldr	r2, [r1, #8]
 8006c5e:	690b      	ldr	r3, [r1, #16]
 8006c60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006c64:	4293      	cmp	r3, r2
 8006c66:	bfb8      	it	lt
 8006c68:	4613      	movlt	r3, r2
 8006c6a:	6033      	str	r3, [r6, #0]
 8006c6c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006c70:	4607      	mov	r7, r0
 8006c72:	460c      	mov	r4, r1
 8006c74:	b10a      	cbz	r2, 8006c7a <_printf_common+0x26>
 8006c76:	3301      	adds	r3, #1
 8006c78:	6033      	str	r3, [r6, #0]
 8006c7a:	6823      	ldr	r3, [r4, #0]
 8006c7c:	0699      	lsls	r1, r3, #26
 8006c7e:	bf42      	ittt	mi
 8006c80:	6833      	ldrmi	r3, [r6, #0]
 8006c82:	3302      	addmi	r3, #2
 8006c84:	6033      	strmi	r3, [r6, #0]
 8006c86:	6825      	ldr	r5, [r4, #0]
 8006c88:	f015 0506 	ands.w	r5, r5, #6
 8006c8c:	d106      	bne.n	8006c9c <_printf_common+0x48>
 8006c8e:	f104 0a19 	add.w	sl, r4, #25
 8006c92:	68e3      	ldr	r3, [r4, #12]
 8006c94:	6832      	ldr	r2, [r6, #0]
 8006c96:	1a9b      	subs	r3, r3, r2
 8006c98:	42ab      	cmp	r3, r5
 8006c9a:	dc26      	bgt.n	8006cea <_printf_common+0x96>
 8006c9c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006ca0:	1e13      	subs	r3, r2, #0
 8006ca2:	6822      	ldr	r2, [r4, #0]
 8006ca4:	bf18      	it	ne
 8006ca6:	2301      	movne	r3, #1
 8006ca8:	0692      	lsls	r2, r2, #26
 8006caa:	d42b      	bmi.n	8006d04 <_printf_common+0xb0>
 8006cac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006cb0:	4649      	mov	r1, r9
 8006cb2:	4638      	mov	r0, r7
 8006cb4:	47c0      	blx	r8
 8006cb6:	3001      	adds	r0, #1
 8006cb8:	d01e      	beq.n	8006cf8 <_printf_common+0xa4>
 8006cba:	6823      	ldr	r3, [r4, #0]
 8006cbc:	6922      	ldr	r2, [r4, #16]
 8006cbe:	f003 0306 	and.w	r3, r3, #6
 8006cc2:	2b04      	cmp	r3, #4
 8006cc4:	bf02      	ittt	eq
 8006cc6:	68e5      	ldreq	r5, [r4, #12]
 8006cc8:	6833      	ldreq	r3, [r6, #0]
 8006cca:	1aed      	subeq	r5, r5, r3
 8006ccc:	68a3      	ldr	r3, [r4, #8]
 8006cce:	bf0c      	ite	eq
 8006cd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006cd4:	2500      	movne	r5, #0
 8006cd6:	4293      	cmp	r3, r2
 8006cd8:	bfc4      	itt	gt
 8006cda:	1a9b      	subgt	r3, r3, r2
 8006cdc:	18ed      	addgt	r5, r5, r3
 8006cde:	2600      	movs	r6, #0
 8006ce0:	341a      	adds	r4, #26
 8006ce2:	42b5      	cmp	r5, r6
 8006ce4:	d11a      	bne.n	8006d1c <_printf_common+0xc8>
 8006ce6:	2000      	movs	r0, #0
 8006ce8:	e008      	b.n	8006cfc <_printf_common+0xa8>
 8006cea:	2301      	movs	r3, #1
 8006cec:	4652      	mov	r2, sl
 8006cee:	4649      	mov	r1, r9
 8006cf0:	4638      	mov	r0, r7
 8006cf2:	47c0      	blx	r8
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	d103      	bne.n	8006d00 <_printf_common+0xac>
 8006cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8006cfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d00:	3501      	adds	r5, #1
 8006d02:	e7c6      	b.n	8006c92 <_printf_common+0x3e>
 8006d04:	18e1      	adds	r1, r4, r3
 8006d06:	1c5a      	adds	r2, r3, #1
 8006d08:	2030      	movs	r0, #48	; 0x30
 8006d0a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d0e:	4422      	add	r2, r4
 8006d10:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d14:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d18:	3302      	adds	r3, #2
 8006d1a:	e7c7      	b.n	8006cac <_printf_common+0x58>
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	4622      	mov	r2, r4
 8006d20:	4649      	mov	r1, r9
 8006d22:	4638      	mov	r0, r7
 8006d24:	47c0      	blx	r8
 8006d26:	3001      	adds	r0, #1
 8006d28:	d0e6      	beq.n	8006cf8 <_printf_common+0xa4>
 8006d2a:	3601      	adds	r6, #1
 8006d2c:	e7d9      	b.n	8006ce2 <_printf_common+0x8e>
	...

08006d30 <_printf_i>:
 8006d30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d34:	7e0f      	ldrb	r7, [r1, #24]
 8006d36:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006d38:	2f78      	cmp	r7, #120	; 0x78
 8006d3a:	4691      	mov	r9, r2
 8006d3c:	4680      	mov	r8, r0
 8006d3e:	460c      	mov	r4, r1
 8006d40:	469a      	mov	sl, r3
 8006d42:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006d46:	d807      	bhi.n	8006d58 <_printf_i+0x28>
 8006d48:	2f62      	cmp	r7, #98	; 0x62
 8006d4a:	d80a      	bhi.n	8006d62 <_printf_i+0x32>
 8006d4c:	2f00      	cmp	r7, #0
 8006d4e:	f000 80d4 	beq.w	8006efa <_printf_i+0x1ca>
 8006d52:	2f58      	cmp	r7, #88	; 0x58
 8006d54:	f000 80c0 	beq.w	8006ed8 <_printf_i+0x1a8>
 8006d58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006d60:	e03a      	b.n	8006dd8 <_printf_i+0xa8>
 8006d62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006d66:	2b15      	cmp	r3, #21
 8006d68:	d8f6      	bhi.n	8006d58 <_printf_i+0x28>
 8006d6a:	a101      	add	r1, pc, #4	; (adr r1, 8006d70 <_printf_i+0x40>)
 8006d6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d70:	08006dc9 	.word	0x08006dc9
 8006d74:	08006ddd 	.word	0x08006ddd
 8006d78:	08006d59 	.word	0x08006d59
 8006d7c:	08006d59 	.word	0x08006d59
 8006d80:	08006d59 	.word	0x08006d59
 8006d84:	08006d59 	.word	0x08006d59
 8006d88:	08006ddd 	.word	0x08006ddd
 8006d8c:	08006d59 	.word	0x08006d59
 8006d90:	08006d59 	.word	0x08006d59
 8006d94:	08006d59 	.word	0x08006d59
 8006d98:	08006d59 	.word	0x08006d59
 8006d9c:	08006ee1 	.word	0x08006ee1
 8006da0:	08006e09 	.word	0x08006e09
 8006da4:	08006e9b 	.word	0x08006e9b
 8006da8:	08006d59 	.word	0x08006d59
 8006dac:	08006d59 	.word	0x08006d59
 8006db0:	08006f03 	.word	0x08006f03
 8006db4:	08006d59 	.word	0x08006d59
 8006db8:	08006e09 	.word	0x08006e09
 8006dbc:	08006d59 	.word	0x08006d59
 8006dc0:	08006d59 	.word	0x08006d59
 8006dc4:	08006ea3 	.word	0x08006ea3
 8006dc8:	682b      	ldr	r3, [r5, #0]
 8006dca:	1d1a      	adds	r2, r3, #4
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	602a      	str	r2, [r5, #0]
 8006dd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006dd4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006dd8:	2301      	movs	r3, #1
 8006dda:	e09f      	b.n	8006f1c <_printf_i+0x1ec>
 8006ddc:	6820      	ldr	r0, [r4, #0]
 8006dde:	682b      	ldr	r3, [r5, #0]
 8006de0:	0607      	lsls	r7, r0, #24
 8006de2:	f103 0104 	add.w	r1, r3, #4
 8006de6:	6029      	str	r1, [r5, #0]
 8006de8:	d501      	bpl.n	8006dee <_printf_i+0xbe>
 8006dea:	681e      	ldr	r6, [r3, #0]
 8006dec:	e003      	b.n	8006df6 <_printf_i+0xc6>
 8006dee:	0646      	lsls	r6, r0, #25
 8006df0:	d5fb      	bpl.n	8006dea <_printf_i+0xba>
 8006df2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006df6:	2e00      	cmp	r6, #0
 8006df8:	da03      	bge.n	8006e02 <_printf_i+0xd2>
 8006dfa:	232d      	movs	r3, #45	; 0x2d
 8006dfc:	4276      	negs	r6, r6
 8006dfe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e02:	485a      	ldr	r0, [pc, #360]	; (8006f6c <_printf_i+0x23c>)
 8006e04:	230a      	movs	r3, #10
 8006e06:	e012      	b.n	8006e2e <_printf_i+0xfe>
 8006e08:	682b      	ldr	r3, [r5, #0]
 8006e0a:	6820      	ldr	r0, [r4, #0]
 8006e0c:	1d19      	adds	r1, r3, #4
 8006e0e:	6029      	str	r1, [r5, #0]
 8006e10:	0605      	lsls	r5, r0, #24
 8006e12:	d501      	bpl.n	8006e18 <_printf_i+0xe8>
 8006e14:	681e      	ldr	r6, [r3, #0]
 8006e16:	e002      	b.n	8006e1e <_printf_i+0xee>
 8006e18:	0641      	lsls	r1, r0, #25
 8006e1a:	d5fb      	bpl.n	8006e14 <_printf_i+0xe4>
 8006e1c:	881e      	ldrh	r6, [r3, #0]
 8006e1e:	4853      	ldr	r0, [pc, #332]	; (8006f6c <_printf_i+0x23c>)
 8006e20:	2f6f      	cmp	r7, #111	; 0x6f
 8006e22:	bf0c      	ite	eq
 8006e24:	2308      	moveq	r3, #8
 8006e26:	230a      	movne	r3, #10
 8006e28:	2100      	movs	r1, #0
 8006e2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006e2e:	6865      	ldr	r5, [r4, #4]
 8006e30:	60a5      	str	r5, [r4, #8]
 8006e32:	2d00      	cmp	r5, #0
 8006e34:	bfa2      	ittt	ge
 8006e36:	6821      	ldrge	r1, [r4, #0]
 8006e38:	f021 0104 	bicge.w	r1, r1, #4
 8006e3c:	6021      	strge	r1, [r4, #0]
 8006e3e:	b90e      	cbnz	r6, 8006e44 <_printf_i+0x114>
 8006e40:	2d00      	cmp	r5, #0
 8006e42:	d04b      	beq.n	8006edc <_printf_i+0x1ac>
 8006e44:	4615      	mov	r5, r2
 8006e46:	fbb6 f1f3 	udiv	r1, r6, r3
 8006e4a:	fb03 6711 	mls	r7, r3, r1, r6
 8006e4e:	5dc7      	ldrb	r7, [r0, r7]
 8006e50:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006e54:	4637      	mov	r7, r6
 8006e56:	42bb      	cmp	r3, r7
 8006e58:	460e      	mov	r6, r1
 8006e5a:	d9f4      	bls.n	8006e46 <_printf_i+0x116>
 8006e5c:	2b08      	cmp	r3, #8
 8006e5e:	d10b      	bne.n	8006e78 <_printf_i+0x148>
 8006e60:	6823      	ldr	r3, [r4, #0]
 8006e62:	07de      	lsls	r6, r3, #31
 8006e64:	d508      	bpl.n	8006e78 <_printf_i+0x148>
 8006e66:	6923      	ldr	r3, [r4, #16]
 8006e68:	6861      	ldr	r1, [r4, #4]
 8006e6a:	4299      	cmp	r1, r3
 8006e6c:	bfde      	ittt	le
 8006e6e:	2330      	movle	r3, #48	; 0x30
 8006e70:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006e74:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006e78:	1b52      	subs	r2, r2, r5
 8006e7a:	6122      	str	r2, [r4, #16]
 8006e7c:	f8cd a000 	str.w	sl, [sp]
 8006e80:	464b      	mov	r3, r9
 8006e82:	aa03      	add	r2, sp, #12
 8006e84:	4621      	mov	r1, r4
 8006e86:	4640      	mov	r0, r8
 8006e88:	f7ff fee4 	bl	8006c54 <_printf_common>
 8006e8c:	3001      	adds	r0, #1
 8006e8e:	d14a      	bne.n	8006f26 <_printf_i+0x1f6>
 8006e90:	f04f 30ff 	mov.w	r0, #4294967295
 8006e94:	b004      	add	sp, #16
 8006e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e9a:	6823      	ldr	r3, [r4, #0]
 8006e9c:	f043 0320 	orr.w	r3, r3, #32
 8006ea0:	6023      	str	r3, [r4, #0]
 8006ea2:	4833      	ldr	r0, [pc, #204]	; (8006f70 <_printf_i+0x240>)
 8006ea4:	2778      	movs	r7, #120	; 0x78
 8006ea6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006eaa:	6823      	ldr	r3, [r4, #0]
 8006eac:	6829      	ldr	r1, [r5, #0]
 8006eae:	061f      	lsls	r7, r3, #24
 8006eb0:	f851 6b04 	ldr.w	r6, [r1], #4
 8006eb4:	d402      	bmi.n	8006ebc <_printf_i+0x18c>
 8006eb6:	065f      	lsls	r7, r3, #25
 8006eb8:	bf48      	it	mi
 8006eba:	b2b6      	uxthmi	r6, r6
 8006ebc:	07df      	lsls	r7, r3, #31
 8006ebe:	bf48      	it	mi
 8006ec0:	f043 0320 	orrmi.w	r3, r3, #32
 8006ec4:	6029      	str	r1, [r5, #0]
 8006ec6:	bf48      	it	mi
 8006ec8:	6023      	strmi	r3, [r4, #0]
 8006eca:	b91e      	cbnz	r6, 8006ed4 <_printf_i+0x1a4>
 8006ecc:	6823      	ldr	r3, [r4, #0]
 8006ece:	f023 0320 	bic.w	r3, r3, #32
 8006ed2:	6023      	str	r3, [r4, #0]
 8006ed4:	2310      	movs	r3, #16
 8006ed6:	e7a7      	b.n	8006e28 <_printf_i+0xf8>
 8006ed8:	4824      	ldr	r0, [pc, #144]	; (8006f6c <_printf_i+0x23c>)
 8006eda:	e7e4      	b.n	8006ea6 <_printf_i+0x176>
 8006edc:	4615      	mov	r5, r2
 8006ede:	e7bd      	b.n	8006e5c <_printf_i+0x12c>
 8006ee0:	682b      	ldr	r3, [r5, #0]
 8006ee2:	6826      	ldr	r6, [r4, #0]
 8006ee4:	6961      	ldr	r1, [r4, #20]
 8006ee6:	1d18      	adds	r0, r3, #4
 8006ee8:	6028      	str	r0, [r5, #0]
 8006eea:	0635      	lsls	r5, r6, #24
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	d501      	bpl.n	8006ef4 <_printf_i+0x1c4>
 8006ef0:	6019      	str	r1, [r3, #0]
 8006ef2:	e002      	b.n	8006efa <_printf_i+0x1ca>
 8006ef4:	0670      	lsls	r0, r6, #25
 8006ef6:	d5fb      	bpl.n	8006ef0 <_printf_i+0x1c0>
 8006ef8:	8019      	strh	r1, [r3, #0]
 8006efa:	2300      	movs	r3, #0
 8006efc:	6123      	str	r3, [r4, #16]
 8006efe:	4615      	mov	r5, r2
 8006f00:	e7bc      	b.n	8006e7c <_printf_i+0x14c>
 8006f02:	682b      	ldr	r3, [r5, #0]
 8006f04:	1d1a      	adds	r2, r3, #4
 8006f06:	602a      	str	r2, [r5, #0]
 8006f08:	681d      	ldr	r5, [r3, #0]
 8006f0a:	6862      	ldr	r2, [r4, #4]
 8006f0c:	2100      	movs	r1, #0
 8006f0e:	4628      	mov	r0, r5
 8006f10:	f7f9 f966 	bl	80001e0 <memchr>
 8006f14:	b108      	cbz	r0, 8006f1a <_printf_i+0x1ea>
 8006f16:	1b40      	subs	r0, r0, r5
 8006f18:	6060      	str	r0, [r4, #4]
 8006f1a:	6863      	ldr	r3, [r4, #4]
 8006f1c:	6123      	str	r3, [r4, #16]
 8006f1e:	2300      	movs	r3, #0
 8006f20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f24:	e7aa      	b.n	8006e7c <_printf_i+0x14c>
 8006f26:	6923      	ldr	r3, [r4, #16]
 8006f28:	462a      	mov	r2, r5
 8006f2a:	4649      	mov	r1, r9
 8006f2c:	4640      	mov	r0, r8
 8006f2e:	47d0      	blx	sl
 8006f30:	3001      	adds	r0, #1
 8006f32:	d0ad      	beq.n	8006e90 <_printf_i+0x160>
 8006f34:	6823      	ldr	r3, [r4, #0]
 8006f36:	079b      	lsls	r3, r3, #30
 8006f38:	d413      	bmi.n	8006f62 <_printf_i+0x232>
 8006f3a:	68e0      	ldr	r0, [r4, #12]
 8006f3c:	9b03      	ldr	r3, [sp, #12]
 8006f3e:	4298      	cmp	r0, r3
 8006f40:	bfb8      	it	lt
 8006f42:	4618      	movlt	r0, r3
 8006f44:	e7a6      	b.n	8006e94 <_printf_i+0x164>
 8006f46:	2301      	movs	r3, #1
 8006f48:	4632      	mov	r2, r6
 8006f4a:	4649      	mov	r1, r9
 8006f4c:	4640      	mov	r0, r8
 8006f4e:	47d0      	blx	sl
 8006f50:	3001      	adds	r0, #1
 8006f52:	d09d      	beq.n	8006e90 <_printf_i+0x160>
 8006f54:	3501      	adds	r5, #1
 8006f56:	68e3      	ldr	r3, [r4, #12]
 8006f58:	9903      	ldr	r1, [sp, #12]
 8006f5a:	1a5b      	subs	r3, r3, r1
 8006f5c:	42ab      	cmp	r3, r5
 8006f5e:	dcf2      	bgt.n	8006f46 <_printf_i+0x216>
 8006f60:	e7eb      	b.n	8006f3a <_printf_i+0x20a>
 8006f62:	2500      	movs	r5, #0
 8006f64:	f104 0619 	add.w	r6, r4, #25
 8006f68:	e7f5      	b.n	8006f56 <_printf_i+0x226>
 8006f6a:	bf00      	nop
 8006f6c:	0800ae9e 	.word	0x0800ae9e
 8006f70:	0800aeaf 	.word	0x0800aeaf

08006f74 <_scanf_float>:
 8006f74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f78:	b087      	sub	sp, #28
 8006f7a:	4617      	mov	r7, r2
 8006f7c:	9303      	str	r3, [sp, #12]
 8006f7e:	688b      	ldr	r3, [r1, #8]
 8006f80:	1e5a      	subs	r2, r3, #1
 8006f82:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006f86:	bf83      	ittte	hi
 8006f88:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006f8c:	195b      	addhi	r3, r3, r5
 8006f8e:	9302      	strhi	r3, [sp, #8]
 8006f90:	2300      	movls	r3, #0
 8006f92:	bf86      	itte	hi
 8006f94:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006f98:	608b      	strhi	r3, [r1, #8]
 8006f9a:	9302      	strls	r3, [sp, #8]
 8006f9c:	680b      	ldr	r3, [r1, #0]
 8006f9e:	468b      	mov	fp, r1
 8006fa0:	2500      	movs	r5, #0
 8006fa2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006fa6:	f84b 3b1c 	str.w	r3, [fp], #28
 8006faa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006fae:	4680      	mov	r8, r0
 8006fb0:	460c      	mov	r4, r1
 8006fb2:	465e      	mov	r6, fp
 8006fb4:	46aa      	mov	sl, r5
 8006fb6:	46a9      	mov	r9, r5
 8006fb8:	9501      	str	r5, [sp, #4]
 8006fba:	68a2      	ldr	r2, [r4, #8]
 8006fbc:	b152      	cbz	r2, 8006fd4 <_scanf_float+0x60>
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	781b      	ldrb	r3, [r3, #0]
 8006fc2:	2b4e      	cmp	r3, #78	; 0x4e
 8006fc4:	d864      	bhi.n	8007090 <_scanf_float+0x11c>
 8006fc6:	2b40      	cmp	r3, #64	; 0x40
 8006fc8:	d83c      	bhi.n	8007044 <_scanf_float+0xd0>
 8006fca:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006fce:	b2c8      	uxtb	r0, r1
 8006fd0:	280e      	cmp	r0, #14
 8006fd2:	d93a      	bls.n	800704a <_scanf_float+0xd6>
 8006fd4:	f1b9 0f00 	cmp.w	r9, #0
 8006fd8:	d003      	beq.n	8006fe2 <_scanf_float+0x6e>
 8006fda:	6823      	ldr	r3, [r4, #0]
 8006fdc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006fe0:	6023      	str	r3, [r4, #0]
 8006fe2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006fe6:	f1ba 0f01 	cmp.w	sl, #1
 8006fea:	f200 8113 	bhi.w	8007214 <_scanf_float+0x2a0>
 8006fee:	455e      	cmp	r6, fp
 8006ff0:	f200 8105 	bhi.w	80071fe <_scanf_float+0x28a>
 8006ff4:	2501      	movs	r5, #1
 8006ff6:	4628      	mov	r0, r5
 8006ff8:	b007      	add	sp, #28
 8006ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ffe:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8007002:	2a0d      	cmp	r2, #13
 8007004:	d8e6      	bhi.n	8006fd4 <_scanf_float+0x60>
 8007006:	a101      	add	r1, pc, #4	; (adr r1, 800700c <_scanf_float+0x98>)
 8007008:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800700c:	0800714b 	.word	0x0800714b
 8007010:	08006fd5 	.word	0x08006fd5
 8007014:	08006fd5 	.word	0x08006fd5
 8007018:	08006fd5 	.word	0x08006fd5
 800701c:	080071ab 	.word	0x080071ab
 8007020:	08007183 	.word	0x08007183
 8007024:	08006fd5 	.word	0x08006fd5
 8007028:	08006fd5 	.word	0x08006fd5
 800702c:	08007159 	.word	0x08007159
 8007030:	08006fd5 	.word	0x08006fd5
 8007034:	08006fd5 	.word	0x08006fd5
 8007038:	08006fd5 	.word	0x08006fd5
 800703c:	08006fd5 	.word	0x08006fd5
 8007040:	08007111 	.word	0x08007111
 8007044:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007048:	e7db      	b.n	8007002 <_scanf_float+0x8e>
 800704a:	290e      	cmp	r1, #14
 800704c:	d8c2      	bhi.n	8006fd4 <_scanf_float+0x60>
 800704e:	a001      	add	r0, pc, #4	; (adr r0, 8007054 <_scanf_float+0xe0>)
 8007050:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007054:	08007103 	.word	0x08007103
 8007058:	08006fd5 	.word	0x08006fd5
 800705c:	08007103 	.word	0x08007103
 8007060:	08007197 	.word	0x08007197
 8007064:	08006fd5 	.word	0x08006fd5
 8007068:	080070b1 	.word	0x080070b1
 800706c:	080070ed 	.word	0x080070ed
 8007070:	080070ed 	.word	0x080070ed
 8007074:	080070ed 	.word	0x080070ed
 8007078:	080070ed 	.word	0x080070ed
 800707c:	080070ed 	.word	0x080070ed
 8007080:	080070ed 	.word	0x080070ed
 8007084:	080070ed 	.word	0x080070ed
 8007088:	080070ed 	.word	0x080070ed
 800708c:	080070ed 	.word	0x080070ed
 8007090:	2b6e      	cmp	r3, #110	; 0x6e
 8007092:	d809      	bhi.n	80070a8 <_scanf_float+0x134>
 8007094:	2b60      	cmp	r3, #96	; 0x60
 8007096:	d8b2      	bhi.n	8006ffe <_scanf_float+0x8a>
 8007098:	2b54      	cmp	r3, #84	; 0x54
 800709a:	d077      	beq.n	800718c <_scanf_float+0x218>
 800709c:	2b59      	cmp	r3, #89	; 0x59
 800709e:	d199      	bne.n	8006fd4 <_scanf_float+0x60>
 80070a0:	2d07      	cmp	r5, #7
 80070a2:	d197      	bne.n	8006fd4 <_scanf_float+0x60>
 80070a4:	2508      	movs	r5, #8
 80070a6:	e029      	b.n	80070fc <_scanf_float+0x188>
 80070a8:	2b74      	cmp	r3, #116	; 0x74
 80070aa:	d06f      	beq.n	800718c <_scanf_float+0x218>
 80070ac:	2b79      	cmp	r3, #121	; 0x79
 80070ae:	e7f6      	b.n	800709e <_scanf_float+0x12a>
 80070b0:	6821      	ldr	r1, [r4, #0]
 80070b2:	05c8      	lsls	r0, r1, #23
 80070b4:	d51a      	bpl.n	80070ec <_scanf_float+0x178>
 80070b6:	9b02      	ldr	r3, [sp, #8]
 80070b8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80070bc:	6021      	str	r1, [r4, #0]
 80070be:	f109 0901 	add.w	r9, r9, #1
 80070c2:	b11b      	cbz	r3, 80070cc <_scanf_float+0x158>
 80070c4:	3b01      	subs	r3, #1
 80070c6:	3201      	adds	r2, #1
 80070c8:	9302      	str	r3, [sp, #8]
 80070ca:	60a2      	str	r2, [r4, #8]
 80070cc:	68a3      	ldr	r3, [r4, #8]
 80070ce:	3b01      	subs	r3, #1
 80070d0:	60a3      	str	r3, [r4, #8]
 80070d2:	6923      	ldr	r3, [r4, #16]
 80070d4:	3301      	adds	r3, #1
 80070d6:	6123      	str	r3, [r4, #16]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	3b01      	subs	r3, #1
 80070dc:	2b00      	cmp	r3, #0
 80070de:	607b      	str	r3, [r7, #4]
 80070e0:	f340 8084 	ble.w	80071ec <_scanf_float+0x278>
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	3301      	adds	r3, #1
 80070e8:	603b      	str	r3, [r7, #0]
 80070ea:	e766      	b.n	8006fba <_scanf_float+0x46>
 80070ec:	eb1a 0f05 	cmn.w	sl, r5
 80070f0:	f47f af70 	bne.w	8006fd4 <_scanf_float+0x60>
 80070f4:	6822      	ldr	r2, [r4, #0]
 80070f6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80070fa:	6022      	str	r2, [r4, #0]
 80070fc:	f806 3b01 	strb.w	r3, [r6], #1
 8007100:	e7e4      	b.n	80070cc <_scanf_float+0x158>
 8007102:	6822      	ldr	r2, [r4, #0]
 8007104:	0610      	lsls	r0, r2, #24
 8007106:	f57f af65 	bpl.w	8006fd4 <_scanf_float+0x60>
 800710a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800710e:	e7f4      	b.n	80070fa <_scanf_float+0x186>
 8007110:	f1ba 0f00 	cmp.w	sl, #0
 8007114:	d10e      	bne.n	8007134 <_scanf_float+0x1c0>
 8007116:	f1b9 0f00 	cmp.w	r9, #0
 800711a:	d10e      	bne.n	800713a <_scanf_float+0x1c6>
 800711c:	6822      	ldr	r2, [r4, #0]
 800711e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007122:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007126:	d108      	bne.n	800713a <_scanf_float+0x1c6>
 8007128:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800712c:	6022      	str	r2, [r4, #0]
 800712e:	f04f 0a01 	mov.w	sl, #1
 8007132:	e7e3      	b.n	80070fc <_scanf_float+0x188>
 8007134:	f1ba 0f02 	cmp.w	sl, #2
 8007138:	d055      	beq.n	80071e6 <_scanf_float+0x272>
 800713a:	2d01      	cmp	r5, #1
 800713c:	d002      	beq.n	8007144 <_scanf_float+0x1d0>
 800713e:	2d04      	cmp	r5, #4
 8007140:	f47f af48 	bne.w	8006fd4 <_scanf_float+0x60>
 8007144:	3501      	adds	r5, #1
 8007146:	b2ed      	uxtb	r5, r5
 8007148:	e7d8      	b.n	80070fc <_scanf_float+0x188>
 800714a:	f1ba 0f01 	cmp.w	sl, #1
 800714e:	f47f af41 	bne.w	8006fd4 <_scanf_float+0x60>
 8007152:	f04f 0a02 	mov.w	sl, #2
 8007156:	e7d1      	b.n	80070fc <_scanf_float+0x188>
 8007158:	b97d      	cbnz	r5, 800717a <_scanf_float+0x206>
 800715a:	f1b9 0f00 	cmp.w	r9, #0
 800715e:	f47f af3c 	bne.w	8006fda <_scanf_float+0x66>
 8007162:	6822      	ldr	r2, [r4, #0]
 8007164:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007168:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800716c:	f47f af39 	bne.w	8006fe2 <_scanf_float+0x6e>
 8007170:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007174:	6022      	str	r2, [r4, #0]
 8007176:	2501      	movs	r5, #1
 8007178:	e7c0      	b.n	80070fc <_scanf_float+0x188>
 800717a:	2d03      	cmp	r5, #3
 800717c:	d0e2      	beq.n	8007144 <_scanf_float+0x1d0>
 800717e:	2d05      	cmp	r5, #5
 8007180:	e7de      	b.n	8007140 <_scanf_float+0x1cc>
 8007182:	2d02      	cmp	r5, #2
 8007184:	f47f af26 	bne.w	8006fd4 <_scanf_float+0x60>
 8007188:	2503      	movs	r5, #3
 800718a:	e7b7      	b.n	80070fc <_scanf_float+0x188>
 800718c:	2d06      	cmp	r5, #6
 800718e:	f47f af21 	bne.w	8006fd4 <_scanf_float+0x60>
 8007192:	2507      	movs	r5, #7
 8007194:	e7b2      	b.n	80070fc <_scanf_float+0x188>
 8007196:	6822      	ldr	r2, [r4, #0]
 8007198:	0591      	lsls	r1, r2, #22
 800719a:	f57f af1b 	bpl.w	8006fd4 <_scanf_float+0x60>
 800719e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80071a2:	6022      	str	r2, [r4, #0]
 80071a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80071a8:	e7a8      	b.n	80070fc <_scanf_float+0x188>
 80071aa:	6822      	ldr	r2, [r4, #0]
 80071ac:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80071b0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80071b4:	d006      	beq.n	80071c4 <_scanf_float+0x250>
 80071b6:	0550      	lsls	r0, r2, #21
 80071b8:	f57f af0c 	bpl.w	8006fd4 <_scanf_float+0x60>
 80071bc:	f1b9 0f00 	cmp.w	r9, #0
 80071c0:	f43f af0f 	beq.w	8006fe2 <_scanf_float+0x6e>
 80071c4:	0591      	lsls	r1, r2, #22
 80071c6:	bf58      	it	pl
 80071c8:	9901      	ldrpl	r1, [sp, #4]
 80071ca:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80071ce:	bf58      	it	pl
 80071d0:	eba9 0101 	subpl.w	r1, r9, r1
 80071d4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80071d8:	bf58      	it	pl
 80071da:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80071de:	6022      	str	r2, [r4, #0]
 80071e0:	f04f 0900 	mov.w	r9, #0
 80071e4:	e78a      	b.n	80070fc <_scanf_float+0x188>
 80071e6:	f04f 0a03 	mov.w	sl, #3
 80071ea:	e787      	b.n	80070fc <_scanf_float+0x188>
 80071ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80071f0:	4639      	mov	r1, r7
 80071f2:	4640      	mov	r0, r8
 80071f4:	4798      	blx	r3
 80071f6:	2800      	cmp	r0, #0
 80071f8:	f43f aedf 	beq.w	8006fba <_scanf_float+0x46>
 80071fc:	e6ea      	b.n	8006fd4 <_scanf_float+0x60>
 80071fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007202:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007206:	463a      	mov	r2, r7
 8007208:	4640      	mov	r0, r8
 800720a:	4798      	blx	r3
 800720c:	6923      	ldr	r3, [r4, #16]
 800720e:	3b01      	subs	r3, #1
 8007210:	6123      	str	r3, [r4, #16]
 8007212:	e6ec      	b.n	8006fee <_scanf_float+0x7a>
 8007214:	1e6b      	subs	r3, r5, #1
 8007216:	2b06      	cmp	r3, #6
 8007218:	d825      	bhi.n	8007266 <_scanf_float+0x2f2>
 800721a:	2d02      	cmp	r5, #2
 800721c:	d836      	bhi.n	800728c <_scanf_float+0x318>
 800721e:	455e      	cmp	r6, fp
 8007220:	f67f aee8 	bls.w	8006ff4 <_scanf_float+0x80>
 8007224:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007228:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800722c:	463a      	mov	r2, r7
 800722e:	4640      	mov	r0, r8
 8007230:	4798      	blx	r3
 8007232:	6923      	ldr	r3, [r4, #16]
 8007234:	3b01      	subs	r3, #1
 8007236:	6123      	str	r3, [r4, #16]
 8007238:	e7f1      	b.n	800721e <_scanf_float+0x2aa>
 800723a:	9802      	ldr	r0, [sp, #8]
 800723c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007240:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007244:	9002      	str	r0, [sp, #8]
 8007246:	463a      	mov	r2, r7
 8007248:	4640      	mov	r0, r8
 800724a:	4798      	blx	r3
 800724c:	6923      	ldr	r3, [r4, #16]
 800724e:	3b01      	subs	r3, #1
 8007250:	6123      	str	r3, [r4, #16]
 8007252:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007256:	fa5f fa8a 	uxtb.w	sl, sl
 800725a:	f1ba 0f02 	cmp.w	sl, #2
 800725e:	d1ec      	bne.n	800723a <_scanf_float+0x2c6>
 8007260:	3d03      	subs	r5, #3
 8007262:	b2ed      	uxtb	r5, r5
 8007264:	1b76      	subs	r6, r6, r5
 8007266:	6823      	ldr	r3, [r4, #0]
 8007268:	05da      	lsls	r2, r3, #23
 800726a:	d52f      	bpl.n	80072cc <_scanf_float+0x358>
 800726c:	055b      	lsls	r3, r3, #21
 800726e:	d510      	bpl.n	8007292 <_scanf_float+0x31e>
 8007270:	455e      	cmp	r6, fp
 8007272:	f67f aebf 	bls.w	8006ff4 <_scanf_float+0x80>
 8007276:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800727a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800727e:	463a      	mov	r2, r7
 8007280:	4640      	mov	r0, r8
 8007282:	4798      	blx	r3
 8007284:	6923      	ldr	r3, [r4, #16]
 8007286:	3b01      	subs	r3, #1
 8007288:	6123      	str	r3, [r4, #16]
 800728a:	e7f1      	b.n	8007270 <_scanf_float+0x2fc>
 800728c:	46aa      	mov	sl, r5
 800728e:	9602      	str	r6, [sp, #8]
 8007290:	e7df      	b.n	8007252 <_scanf_float+0x2de>
 8007292:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007296:	6923      	ldr	r3, [r4, #16]
 8007298:	2965      	cmp	r1, #101	; 0x65
 800729a:	f103 33ff 	add.w	r3, r3, #4294967295
 800729e:	f106 35ff 	add.w	r5, r6, #4294967295
 80072a2:	6123      	str	r3, [r4, #16]
 80072a4:	d00c      	beq.n	80072c0 <_scanf_float+0x34c>
 80072a6:	2945      	cmp	r1, #69	; 0x45
 80072a8:	d00a      	beq.n	80072c0 <_scanf_float+0x34c>
 80072aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80072ae:	463a      	mov	r2, r7
 80072b0:	4640      	mov	r0, r8
 80072b2:	4798      	blx	r3
 80072b4:	6923      	ldr	r3, [r4, #16]
 80072b6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80072ba:	3b01      	subs	r3, #1
 80072bc:	1eb5      	subs	r5, r6, #2
 80072be:	6123      	str	r3, [r4, #16]
 80072c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80072c4:	463a      	mov	r2, r7
 80072c6:	4640      	mov	r0, r8
 80072c8:	4798      	blx	r3
 80072ca:	462e      	mov	r6, r5
 80072cc:	6825      	ldr	r5, [r4, #0]
 80072ce:	f015 0510 	ands.w	r5, r5, #16
 80072d2:	d158      	bne.n	8007386 <_scanf_float+0x412>
 80072d4:	7035      	strb	r5, [r6, #0]
 80072d6:	6823      	ldr	r3, [r4, #0]
 80072d8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80072dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072e0:	d11c      	bne.n	800731c <_scanf_float+0x3a8>
 80072e2:	9b01      	ldr	r3, [sp, #4]
 80072e4:	454b      	cmp	r3, r9
 80072e6:	eba3 0209 	sub.w	r2, r3, r9
 80072ea:	d124      	bne.n	8007336 <_scanf_float+0x3c2>
 80072ec:	2200      	movs	r2, #0
 80072ee:	4659      	mov	r1, fp
 80072f0:	4640      	mov	r0, r8
 80072f2:	f002 fc3d 	bl	8009b70 <_strtod_r>
 80072f6:	9b03      	ldr	r3, [sp, #12]
 80072f8:	6821      	ldr	r1, [r4, #0]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f011 0f02 	tst.w	r1, #2
 8007300:	ec57 6b10 	vmov	r6, r7, d0
 8007304:	f103 0204 	add.w	r2, r3, #4
 8007308:	d020      	beq.n	800734c <_scanf_float+0x3d8>
 800730a:	9903      	ldr	r1, [sp, #12]
 800730c:	600a      	str	r2, [r1, #0]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	e9c3 6700 	strd	r6, r7, [r3]
 8007314:	68e3      	ldr	r3, [r4, #12]
 8007316:	3301      	adds	r3, #1
 8007318:	60e3      	str	r3, [r4, #12]
 800731a:	e66c      	b.n	8006ff6 <_scanf_float+0x82>
 800731c:	9b04      	ldr	r3, [sp, #16]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d0e4      	beq.n	80072ec <_scanf_float+0x378>
 8007322:	9905      	ldr	r1, [sp, #20]
 8007324:	230a      	movs	r3, #10
 8007326:	462a      	mov	r2, r5
 8007328:	3101      	adds	r1, #1
 800732a:	4640      	mov	r0, r8
 800732c:	f002 fca8 	bl	8009c80 <_strtol_r>
 8007330:	9b04      	ldr	r3, [sp, #16]
 8007332:	9e05      	ldr	r6, [sp, #20]
 8007334:	1ac2      	subs	r2, r0, r3
 8007336:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800733a:	429e      	cmp	r6, r3
 800733c:	bf28      	it	cs
 800733e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007342:	4912      	ldr	r1, [pc, #72]	; (800738c <_scanf_float+0x418>)
 8007344:	4630      	mov	r0, r6
 8007346:	f000 f8e7 	bl	8007518 <siprintf>
 800734a:	e7cf      	b.n	80072ec <_scanf_float+0x378>
 800734c:	f011 0f04 	tst.w	r1, #4
 8007350:	9903      	ldr	r1, [sp, #12]
 8007352:	600a      	str	r2, [r1, #0]
 8007354:	d1db      	bne.n	800730e <_scanf_float+0x39a>
 8007356:	f8d3 8000 	ldr.w	r8, [r3]
 800735a:	ee10 2a10 	vmov	r2, s0
 800735e:	ee10 0a10 	vmov	r0, s0
 8007362:	463b      	mov	r3, r7
 8007364:	4639      	mov	r1, r7
 8007366:	f7f9 fbe9 	bl	8000b3c <__aeabi_dcmpun>
 800736a:	b128      	cbz	r0, 8007378 <_scanf_float+0x404>
 800736c:	4808      	ldr	r0, [pc, #32]	; (8007390 <_scanf_float+0x41c>)
 800736e:	f000 f9c5 	bl	80076fc <nanf>
 8007372:	ed88 0a00 	vstr	s0, [r8]
 8007376:	e7cd      	b.n	8007314 <_scanf_float+0x3a0>
 8007378:	4630      	mov	r0, r6
 800737a:	4639      	mov	r1, r7
 800737c:	f7f9 fc3c 	bl	8000bf8 <__aeabi_d2f>
 8007380:	f8c8 0000 	str.w	r0, [r8]
 8007384:	e7c6      	b.n	8007314 <_scanf_float+0x3a0>
 8007386:	2500      	movs	r5, #0
 8007388:	e635      	b.n	8006ff6 <_scanf_float+0x82>
 800738a:	bf00      	nop
 800738c:	0800aec0 	.word	0x0800aec0
 8007390:	0800b255 	.word	0x0800b255

08007394 <std>:
 8007394:	2300      	movs	r3, #0
 8007396:	b510      	push	{r4, lr}
 8007398:	4604      	mov	r4, r0
 800739a:	e9c0 3300 	strd	r3, r3, [r0]
 800739e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80073a2:	6083      	str	r3, [r0, #8]
 80073a4:	8181      	strh	r1, [r0, #12]
 80073a6:	6643      	str	r3, [r0, #100]	; 0x64
 80073a8:	81c2      	strh	r2, [r0, #14]
 80073aa:	6183      	str	r3, [r0, #24]
 80073ac:	4619      	mov	r1, r3
 80073ae:	2208      	movs	r2, #8
 80073b0:	305c      	adds	r0, #92	; 0x5c
 80073b2:	f000 f914 	bl	80075de <memset>
 80073b6:	4b0d      	ldr	r3, [pc, #52]	; (80073ec <std+0x58>)
 80073b8:	6263      	str	r3, [r4, #36]	; 0x24
 80073ba:	4b0d      	ldr	r3, [pc, #52]	; (80073f0 <std+0x5c>)
 80073bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80073be:	4b0d      	ldr	r3, [pc, #52]	; (80073f4 <std+0x60>)
 80073c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80073c2:	4b0d      	ldr	r3, [pc, #52]	; (80073f8 <std+0x64>)
 80073c4:	6323      	str	r3, [r4, #48]	; 0x30
 80073c6:	4b0d      	ldr	r3, [pc, #52]	; (80073fc <std+0x68>)
 80073c8:	6224      	str	r4, [r4, #32]
 80073ca:	429c      	cmp	r4, r3
 80073cc:	d006      	beq.n	80073dc <std+0x48>
 80073ce:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80073d2:	4294      	cmp	r4, r2
 80073d4:	d002      	beq.n	80073dc <std+0x48>
 80073d6:	33d0      	adds	r3, #208	; 0xd0
 80073d8:	429c      	cmp	r4, r3
 80073da:	d105      	bne.n	80073e8 <std+0x54>
 80073dc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80073e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073e4:	f000 b978 	b.w	80076d8 <__retarget_lock_init_recursive>
 80073e8:	bd10      	pop	{r4, pc}
 80073ea:	bf00      	nop
 80073ec:	08007559 	.word	0x08007559
 80073f0:	0800757b 	.word	0x0800757b
 80073f4:	080075b3 	.word	0x080075b3
 80073f8:	080075d7 	.word	0x080075d7
 80073fc:	2000062c 	.word	0x2000062c

08007400 <stdio_exit_handler>:
 8007400:	4a02      	ldr	r2, [pc, #8]	; (800740c <stdio_exit_handler+0xc>)
 8007402:	4903      	ldr	r1, [pc, #12]	; (8007410 <stdio_exit_handler+0x10>)
 8007404:	4803      	ldr	r0, [pc, #12]	; (8007414 <stdio_exit_handler+0x14>)
 8007406:	f000 b869 	b.w	80074dc <_fwalk_sglue>
 800740a:	bf00      	nop
 800740c:	20000014 	.word	0x20000014
 8007410:	0800a041 	.word	0x0800a041
 8007414:	20000020 	.word	0x20000020

08007418 <cleanup_stdio>:
 8007418:	6841      	ldr	r1, [r0, #4]
 800741a:	4b0c      	ldr	r3, [pc, #48]	; (800744c <cleanup_stdio+0x34>)
 800741c:	4299      	cmp	r1, r3
 800741e:	b510      	push	{r4, lr}
 8007420:	4604      	mov	r4, r0
 8007422:	d001      	beq.n	8007428 <cleanup_stdio+0x10>
 8007424:	f002 fe0c 	bl	800a040 <_fflush_r>
 8007428:	68a1      	ldr	r1, [r4, #8]
 800742a:	4b09      	ldr	r3, [pc, #36]	; (8007450 <cleanup_stdio+0x38>)
 800742c:	4299      	cmp	r1, r3
 800742e:	d002      	beq.n	8007436 <cleanup_stdio+0x1e>
 8007430:	4620      	mov	r0, r4
 8007432:	f002 fe05 	bl	800a040 <_fflush_r>
 8007436:	68e1      	ldr	r1, [r4, #12]
 8007438:	4b06      	ldr	r3, [pc, #24]	; (8007454 <cleanup_stdio+0x3c>)
 800743a:	4299      	cmp	r1, r3
 800743c:	d004      	beq.n	8007448 <cleanup_stdio+0x30>
 800743e:	4620      	mov	r0, r4
 8007440:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007444:	f002 bdfc 	b.w	800a040 <_fflush_r>
 8007448:	bd10      	pop	{r4, pc}
 800744a:	bf00      	nop
 800744c:	2000062c 	.word	0x2000062c
 8007450:	20000694 	.word	0x20000694
 8007454:	200006fc 	.word	0x200006fc

08007458 <global_stdio_init.part.0>:
 8007458:	b510      	push	{r4, lr}
 800745a:	4b0b      	ldr	r3, [pc, #44]	; (8007488 <global_stdio_init.part.0+0x30>)
 800745c:	4c0b      	ldr	r4, [pc, #44]	; (800748c <global_stdio_init.part.0+0x34>)
 800745e:	4a0c      	ldr	r2, [pc, #48]	; (8007490 <global_stdio_init.part.0+0x38>)
 8007460:	601a      	str	r2, [r3, #0]
 8007462:	4620      	mov	r0, r4
 8007464:	2200      	movs	r2, #0
 8007466:	2104      	movs	r1, #4
 8007468:	f7ff ff94 	bl	8007394 <std>
 800746c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007470:	2201      	movs	r2, #1
 8007472:	2109      	movs	r1, #9
 8007474:	f7ff ff8e 	bl	8007394 <std>
 8007478:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800747c:	2202      	movs	r2, #2
 800747e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007482:	2112      	movs	r1, #18
 8007484:	f7ff bf86 	b.w	8007394 <std>
 8007488:	20000764 	.word	0x20000764
 800748c:	2000062c 	.word	0x2000062c
 8007490:	08007401 	.word	0x08007401

08007494 <__sfp_lock_acquire>:
 8007494:	4801      	ldr	r0, [pc, #4]	; (800749c <__sfp_lock_acquire+0x8>)
 8007496:	f000 b920 	b.w	80076da <__retarget_lock_acquire_recursive>
 800749a:	bf00      	nop
 800749c:	2000076d 	.word	0x2000076d

080074a0 <__sfp_lock_release>:
 80074a0:	4801      	ldr	r0, [pc, #4]	; (80074a8 <__sfp_lock_release+0x8>)
 80074a2:	f000 b91b 	b.w	80076dc <__retarget_lock_release_recursive>
 80074a6:	bf00      	nop
 80074a8:	2000076d 	.word	0x2000076d

080074ac <__sinit>:
 80074ac:	b510      	push	{r4, lr}
 80074ae:	4604      	mov	r4, r0
 80074b0:	f7ff fff0 	bl	8007494 <__sfp_lock_acquire>
 80074b4:	6a23      	ldr	r3, [r4, #32]
 80074b6:	b11b      	cbz	r3, 80074c0 <__sinit+0x14>
 80074b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074bc:	f7ff bff0 	b.w	80074a0 <__sfp_lock_release>
 80074c0:	4b04      	ldr	r3, [pc, #16]	; (80074d4 <__sinit+0x28>)
 80074c2:	6223      	str	r3, [r4, #32]
 80074c4:	4b04      	ldr	r3, [pc, #16]	; (80074d8 <__sinit+0x2c>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d1f5      	bne.n	80074b8 <__sinit+0xc>
 80074cc:	f7ff ffc4 	bl	8007458 <global_stdio_init.part.0>
 80074d0:	e7f2      	b.n	80074b8 <__sinit+0xc>
 80074d2:	bf00      	nop
 80074d4:	08007419 	.word	0x08007419
 80074d8:	20000764 	.word	0x20000764

080074dc <_fwalk_sglue>:
 80074dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074e0:	4607      	mov	r7, r0
 80074e2:	4688      	mov	r8, r1
 80074e4:	4614      	mov	r4, r2
 80074e6:	2600      	movs	r6, #0
 80074e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80074ec:	f1b9 0901 	subs.w	r9, r9, #1
 80074f0:	d505      	bpl.n	80074fe <_fwalk_sglue+0x22>
 80074f2:	6824      	ldr	r4, [r4, #0]
 80074f4:	2c00      	cmp	r4, #0
 80074f6:	d1f7      	bne.n	80074e8 <_fwalk_sglue+0xc>
 80074f8:	4630      	mov	r0, r6
 80074fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074fe:	89ab      	ldrh	r3, [r5, #12]
 8007500:	2b01      	cmp	r3, #1
 8007502:	d907      	bls.n	8007514 <_fwalk_sglue+0x38>
 8007504:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007508:	3301      	adds	r3, #1
 800750a:	d003      	beq.n	8007514 <_fwalk_sglue+0x38>
 800750c:	4629      	mov	r1, r5
 800750e:	4638      	mov	r0, r7
 8007510:	47c0      	blx	r8
 8007512:	4306      	orrs	r6, r0
 8007514:	3568      	adds	r5, #104	; 0x68
 8007516:	e7e9      	b.n	80074ec <_fwalk_sglue+0x10>

08007518 <siprintf>:
 8007518:	b40e      	push	{r1, r2, r3}
 800751a:	b500      	push	{lr}
 800751c:	b09c      	sub	sp, #112	; 0x70
 800751e:	ab1d      	add	r3, sp, #116	; 0x74
 8007520:	9002      	str	r0, [sp, #8]
 8007522:	9006      	str	r0, [sp, #24]
 8007524:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007528:	4809      	ldr	r0, [pc, #36]	; (8007550 <siprintf+0x38>)
 800752a:	9107      	str	r1, [sp, #28]
 800752c:	9104      	str	r1, [sp, #16]
 800752e:	4909      	ldr	r1, [pc, #36]	; (8007554 <siprintf+0x3c>)
 8007530:	f853 2b04 	ldr.w	r2, [r3], #4
 8007534:	9105      	str	r1, [sp, #20]
 8007536:	6800      	ldr	r0, [r0, #0]
 8007538:	9301      	str	r3, [sp, #4]
 800753a:	a902      	add	r1, sp, #8
 800753c:	f002 fbfc 	bl	8009d38 <_svfiprintf_r>
 8007540:	9b02      	ldr	r3, [sp, #8]
 8007542:	2200      	movs	r2, #0
 8007544:	701a      	strb	r2, [r3, #0]
 8007546:	b01c      	add	sp, #112	; 0x70
 8007548:	f85d eb04 	ldr.w	lr, [sp], #4
 800754c:	b003      	add	sp, #12
 800754e:	4770      	bx	lr
 8007550:	2000006c 	.word	0x2000006c
 8007554:	ffff0208 	.word	0xffff0208

08007558 <__sread>:
 8007558:	b510      	push	{r4, lr}
 800755a:	460c      	mov	r4, r1
 800755c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007560:	f000 f86c 	bl	800763c <_read_r>
 8007564:	2800      	cmp	r0, #0
 8007566:	bfab      	itete	ge
 8007568:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800756a:	89a3      	ldrhlt	r3, [r4, #12]
 800756c:	181b      	addge	r3, r3, r0
 800756e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007572:	bfac      	ite	ge
 8007574:	6563      	strge	r3, [r4, #84]	; 0x54
 8007576:	81a3      	strhlt	r3, [r4, #12]
 8007578:	bd10      	pop	{r4, pc}

0800757a <__swrite>:
 800757a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800757e:	461f      	mov	r7, r3
 8007580:	898b      	ldrh	r3, [r1, #12]
 8007582:	05db      	lsls	r3, r3, #23
 8007584:	4605      	mov	r5, r0
 8007586:	460c      	mov	r4, r1
 8007588:	4616      	mov	r6, r2
 800758a:	d505      	bpl.n	8007598 <__swrite+0x1e>
 800758c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007590:	2302      	movs	r3, #2
 8007592:	2200      	movs	r2, #0
 8007594:	f000 f840 	bl	8007618 <_lseek_r>
 8007598:	89a3      	ldrh	r3, [r4, #12]
 800759a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800759e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80075a2:	81a3      	strh	r3, [r4, #12]
 80075a4:	4632      	mov	r2, r6
 80075a6:	463b      	mov	r3, r7
 80075a8:	4628      	mov	r0, r5
 80075aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075ae:	f000 b857 	b.w	8007660 <_write_r>

080075b2 <__sseek>:
 80075b2:	b510      	push	{r4, lr}
 80075b4:	460c      	mov	r4, r1
 80075b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075ba:	f000 f82d 	bl	8007618 <_lseek_r>
 80075be:	1c43      	adds	r3, r0, #1
 80075c0:	89a3      	ldrh	r3, [r4, #12]
 80075c2:	bf15      	itete	ne
 80075c4:	6560      	strne	r0, [r4, #84]	; 0x54
 80075c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80075ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80075ce:	81a3      	strheq	r3, [r4, #12]
 80075d0:	bf18      	it	ne
 80075d2:	81a3      	strhne	r3, [r4, #12]
 80075d4:	bd10      	pop	{r4, pc}

080075d6 <__sclose>:
 80075d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075da:	f000 b80d 	b.w	80075f8 <_close_r>

080075de <memset>:
 80075de:	4402      	add	r2, r0
 80075e0:	4603      	mov	r3, r0
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d100      	bne.n	80075e8 <memset+0xa>
 80075e6:	4770      	bx	lr
 80075e8:	f803 1b01 	strb.w	r1, [r3], #1
 80075ec:	e7f9      	b.n	80075e2 <memset+0x4>
	...

080075f0 <_localeconv_r>:
 80075f0:	4800      	ldr	r0, [pc, #0]	; (80075f4 <_localeconv_r+0x4>)
 80075f2:	4770      	bx	lr
 80075f4:	20000160 	.word	0x20000160

080075f8 <_close_r>:
 80075f8:	b538      	push	{r3, r4, r5, lr}
 80075fa:	4d06      	ldr	r5, [pc, #24]	; (8007614 <_close_r+0x1c>)
 80075fc:	2300      	movs	r3, #0
 80075fe:	4604      	mov	r4, r0
 8007600:	4608      	mov	r0, r1
 8007602:	602b      	str	r3, [r5, #0]
 8007604:	f7fb fb6d 	bl	8002ce2 <_close>
 8007608:	1c43      	adds	r3, r0, #1
 800760a:	d102      	bne.n	8007612 <_close_r+0x1a>
 800760c:	682b      	ldr	r3, [r5, #0]
 800760e:	b103      	cbz	r3, 8007612 <_close_r+0x1a>
 8007610:	6023      	str	r3, [r4, #0]
 8007612:	bd38      	pop	{r3, r4, r5, pc}
 8007614:	20000768 	.word	0x20000768

08007618 <_lseek_r>:
 8007618:	b538      	push	{r3, r4, r5, lr}
 800761a:	4d07      	ldr	r5, [pc, #28]	; (8007638 <_lseek_r+0x20>)
 800761c:	4604      	mov	r4, r0
 800761e:	4608      	mov	r0, r1
 8007620:	4611      	mov	r1, r2
 8007622:	2200      	movs	r2, #0
 8007624:	602a      	str	r2, [r5, #0]
 8007626:	461a      	mov	r2, r3
 8007628:	f7fb fb82 	bl	8002d30 <_lseek>
 800762c:	1c43      	adds	r3, r0, #1
 800762e:	d102      	bne.n	8007636 <_lseek_r+0x1e>
 8007630:	682b      	ldr	r3, [r5, #0]
 8007632:	b103      	cbz	r3, 8007636 <_lseek_r+0x1e>
 8007634:	6023      	str	r3, [r4, #0]
 8007636:	bd38      	pop	{r3, r4, r5, pc}
 8007638:	20000768 	.word	0x20000768

0800763c <_read_r>:
 800763c:	b538      	push	{r3, r4, r5, lr}
 800763e:	4d07      	ldr	r5, [pc, #28]	; (800765c <_read_r+0x20>)
 8007640:	4604      	mov	r4, r0
 8007642:	4608      	mov	r0, r1
 8007644:	4611      	mov	r1, r2
 8007646:	2200      	movs	r2, #0
 8007648:	602a      	str	r2, [r5, #0]
 800764a:	461a      	mov	r2, r3
 800764c:	f7fb fb10 	bl	8002c70 <_read>
 8007650:	1c43      	adds	r3, r0, #1
 8007652:	d102      	bne.n	800765a <_read_r+0x1e>
 8007654:	682b      	ldr	r3, [r5, #0]
 8007656:	b103      	cbz	r3, 800765a <_read_r+0x1e>
 8007658:	6023      	str	r3, [r4, #0]
 800765a:	bd38      	pop	{r3, r4, r5, pc}
 800765c:	20000768 	.word	0x20000768

08007660 <_write_r>:
 8007660:	b538      	push	{r3, r4, r5, lr}
 8007662:	4d07      	ldr	r5, [pc, #28]	; (8007680 <_write_r+0x20>)
 8007664:	4604      	mov	r4, r0
 8007666:	4608      	mov	r0, r1
 8007668:	4611      	mov	r1, r2
 800766a:	2200      	movs	r2, #0
 800766c:	602a      	str	r2, [r5, #0]
 800766e:	461a      	mov	r2, r3
 8007670:	f7fb fb1b 	bl	8002caa <_write>
 8007674:	1c43      	adds	r3, r0, #1
 8007676:	d102      	bne.n	800767e <_write_r+0x1e>
 8007678:	682b      	ldr	r3, [r5, #0]
 800767a:	b103      	cbz	r3, 800767e <_write_r+0x1e>
 800767c:	6023      	str	r3, [r4, #0]
 800767e:	bd38      	pop	{r3, r4, r5, pc}
 8007680:	20000768 	.word	0x20000768

08007684 <__errno>:
 8007684:	4b01      	ldr	r3, [pc, #4]	; (800768c <__errno+0x8>)
 8007686:	6818      	ldr	r0, [r3, #0]
 8007688:	4770      	bx	lr
 800768a:	bf00      	nop
 800768c:	2000006c 	.word	0x2000006c

08007690 <__libc_init_array>:
 8007690:	b570      	push	{r4, r5, r6, lr}
 8007692:	4d0d      	ldr	r5, [pc, #52]	; (80076c8 <__libc_init_array+0x38>)
 8007694:	4c0d      	ldr	r4, [pc, #52]	; (80076cc <__libc_init_array+0x3c>)
 8007696:	1b64      	subs	r4, r4, r5
 8007698:	10a4      	asrs	r4, r4, #2
 800769a:	2600      	movs	r6, #0
 800769c:	42a6      	cmp	r6, r4
 800769e:	d109      	bne.n	80076b4 <__libc_init_array+0x24>
 80076a0:	4d0b      	ldr	r5, [pc, #44]	; (80076d0 <__libc_init_array+0x40>)
 80076a2:	4c0c      	ldr	r4, [pc, #48]	; (80076d4 <__libc_init_array+0x44>)
 80076a4:	f003 fbd4 	bl	800ae50 <_init>
 80076a8:	1b64      	subs	r4, r4, r5
 80076aa:	10a4      	asrs	r4, r4, #2
 80076ac:	2600      	movs	r6, #0
 80076ae:	42a6      	cmp	r6, r4
 80076b0:	d105      	bne.n	80076be <__libc_init_array+0x2e>
 80076b2:	bd70      	pop	{r4, r5, r6, pc}
 80076b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80076b8:	4798      	blx	r3
 80076ba:	3601      	adds	r6, #1
 80076bc:	e7ee      	b.n	800769c <__libc_init_array+0xc>
 80076be:	f855 3b04 	ldr.w	r3, [r5], #4
 80076c2:	4798      	blx	r3
 80076c4:	3601      	adds	r6, #1
 80076c6:	e7f2      	b.n	80076ae <__libc_init_array+0x1e>
 80076c8:	0800b2c0 	.word	0x0800b2c0
 80076cc:	0800b2c0 	.word	0x0800b2c0
 80076d0:	0800b2c0 	.word	0x0800b2c0
 80076d4:	0800b2c4 	.word	0x0800b2c4

080076d8 <__retarget_lock_init_recursive>:
 80076d8:	4770      	bx	lr

080076da <__retarget_lock_acquire_recursive>:
 80076da:	4770      	bx	lr

080076dc <__retarget_lock_release_recursive>:
 80076dc:	4770      	bx	lr

080076de <memcpy>:
 80076de:	440a      	add	r2, r1
 80076e0:	4291      	cmp	r1, r2
 80076e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80076e6:	d100      	bne.n	80076ea <memcpy+0xc>
 80076e8:	4770      	bx	lr
 80076ea:	b510      	push	{r4, lr}
 80076ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076f4:	4291      	cmp	r1, r2
 80076f6:	d1f9      	bne.n	80076ec <memcpy+0xe>
 80076f8:	bd10      	pop	{r4, pc}
	...

080076fc <nanf>:
 80076fc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007704 <nanf+0x8>
 8007700:	4770      	bx	lr
 8007702:	bf00      	nop
 8007704:	7fc00000 	.word	0x7fc00000

08007708 <quorem>:
 8007708:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800770c:	6903      	ldr	r3, [r0, #16]
 800770e:	690c      	ldr	r4, [r1, #16]
 8007710:	42a3      	cmp	r3, r4
 8007712:	4607      	mov	r7, r0
 8007714:	db7e      	blt.n	8007814 <quorem+0x10c>
 8007716:	3c01      	subs	r4, #1
 8007718:	f101 0814 	add.w	r8, r1, #20
 800771c:	f100 0514 	add.w	r5, r0, #20
 8007720:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007724:	9301      	str	r3, [sp, #4]
 8007726:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800772a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800772e:	3301      	adds	r3, #1
 8007730:	429a      	cmp	r2, r3
 8007732:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007736:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800773a:	fbb2 f6f3 	udiv	r6, r2, r3
 800773e:	d331      	bcc.n	80077a4 <quorem+0x9c>
 8007740:	f04f 0e00 	mov.w	lr, #0
 8007744:	4640      	mov	r0, r8
 8007746:	46ac      	mov	ip, r5
 8007748:	46f2      	mov	sl, lr
 800774a:	f850 2b04 	ldr.w	r2, [r0], #4
 800774e:	b293      	uxth	r3, r2
 8007750:	fb06 e303 	mla	r3, r6, r3, lr
 8007754:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007758:	0c1a      	lsrs	r2, r3, #16
 800775a:	b29b      	uxth	r3, r3
 800775c:	ebaa 0303 	sub.w	r3, sl, r3
 8007760:	f8dc a000 	ldr.w	sl, [ip]
 8007764:	fa13 f38a 	uxtah	r3, r3, sl
 8007768:	fb06 220e 	mla	r2, r6, lr, r2
 800776c:	9300      	str	r3, [sp, #0]
 800776e:	9b00      	ldr	r3, [sp, #0]
 8007770:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007774:	b292      	uxth	r2, r2
 8007776:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800777a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800777e:	f8bd 3000 	ldrh.w	r3, [sp]
 8007782:	4581      	cmp	r9, r0
 8007784:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007788:	f84c 3b04 	str.w	r3, [ip], #4
 800778c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007790:	d2db      	bcs.n	800774a <quorem+0x42>
 8007792:	f855 300b 	ldr.w	r3, [r5, fp]
 8007796:	b92b      	cbnz	r3, 80077a4 <quorem+0x9c>
 8007798:	9b01      	ldr	r3, [sp, #4]
 800779a:	3b04      	subs	r3, #4
 800779c:	429d      	cmp	r5, r3
 800779e:	461a      	mov	r2, r3
 80077a0:	d32c      	bcc.n	80077fc <quorem+0xf4>
 80077a2:	613c      	str	r4, [r7, #16]
 80077a4:	4638      	mov	r0, r7
 80077a6:	f001 f9ef 	bl	8008b88 <__mcmp>
 80077aa:	2800      	cmp	r0, #0
 80077ac:	db22      	blt.n	80077f4 <quorem+0xec>
 80077ae:	3601      	adds	r6, #1
 80077b0:	4629      	mov	r1, r5
 80077b2:	2000      	movs	r0, #0
 80077b4:	f858 2b04 	ldr.w	r2, [r8], #4
 80077b8:	f8d1 c000 	ldr.w	ip, [r1]
 80077bc:	b293      	uxth	r3, r2
 80077be:	1ac3      	subs	r3, r0, r3
 80077c0:	0c12      	lsrs	r2, r2, #16
 80077c2:	fa13 f38c 	uxtah	r3, r3, ip
 80077c6:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80077ca:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80077ce:	b29b      	uxth	r3, r3
 80077d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077d4:	45c1      	cmp	r9, r8
 80077d6:	f841 3b04 	str.w	r3, [r1], #4
 80077da:	ea4f 4022 	mov.w	r0, r2, asr #16
 80077de:	d2e9      	bcs.n	80077b4 <quorem+0xac>
 80077e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077e8:	b922      	cbnz	r2, 80077f4 <quorem+0xec>
 80077ea:	3b04      	subs	r3, #4
 80077ec:	429d      	cmp	r5, r3
 80077ee:	461a      	mov	r2, r3
 80077f0:	d30a      	bcc.n	8007808 <quorem+0x100>
 80077f2:	613c      	str	r4, [r7, #16]
 80077f4:	4630      	mov	r0, r6
 80077f6:	b003      	add	sp, #12
 80077f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077fc:	6812      	ldr	r2, [r2, #0]
 80077fe:	3b04      	subs	r3, #4
 8007800:	2a00      	cmp	r2, #0
 8007802:	d1ce      	bne.n	80077a2 <quorem+0x9a>
 8007804:	3c01      	subs	r4, #1
 8007806:	e7c9      	b.n	800779c <quorem+0x94>
 8007808:	6812      	ldr	r2, [r2, #0]
 800780a:	3b04      	subs	r3, #4
 800780c:	2a00      	cmp	r2, #0
 800780e:	d1f0      	bne.n	80077f2 <quorem+0xea>
 8007810:	3c01      	subs	r4, #1
 8007812:	e7eb      	b.n	80077ec <quorem+0xe4>
 8007814:	2000      	movs	r0, #0
 8007816:	e7ee      	b.n	80077f6 <quorem+0xee>

08007818 <_dtoa_r>:
 8007818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800781c:	ed2d 8b04 	vpush	{d8-d9}
 8007820:	69c5      	ldr	r5, [r0, #28]
 8007822:	b093      	sub	sp, #76	; 0x4c
 8007824:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007828:	ec57 6b10 	vmov	r6, r7, d0
 800782c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007830:	9107      	str	r1, [sp, #28]
 8007832:	4604      	mov	r4, r0
 8007834:	920a      	str	r2, [sp, #40]	; 0x28
 8007836:	930d      	str	r3, [sp, #52]	; 0x34
 8007838:	b975      	cbnz	r5, 8007858 <_dtoa_r+0x40>
 800783a:	2010      	movs	r0, #16
 800783c:	f000 fe2a 	bl	8008494 <malloc>
 8007840:	4602      	mov	r2, r0
 8007842:	61e0      	str	r0, [r4, #28]
 8007844:	b920      	cbnz	r0, 8007850 <_dtoa_r+0x38>
 8007846:	4bae      	ldr	r3, [pc, #696]	; (8007b00 <_dtoa_r+0x2e8>)
 8007848:	21ef      	movs	r1, #239	; 0xef
 800784a:	48ae      	ldr	r0, [pc, #696]	; (8007b04 <_dtoa_r+0x2ec>)
 800784c:	f002 fc64 	bl	800a118 <__assert_func>
 8007850:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007854:	6005      	str	r5, [r0, #0]
 8007856:	60c5      	str	r5, [r0, #12]
 8007858:	69e3      	ldr	r3, [r4, #28]
 800785a:	6819      	ldr	r1, [r3, #0]
 800785c:	b151      	cbz	r1, 8007874 <_dtoa_r+0x5c>
 800785e:	685a      	ldr	r2, [r3, #4]
 8007860:	604a      	str	r2, [r1, #4]
 8007862:	2301      	movs	r3, #1
 8007864:	4093      	lsls	r3, r2
 8007866:	608b      	str	r3, [r1, #8]
 8007868:	4620      	mov	r0, r4
 800786a:	f000 ff07 	bl	800867c <_Bfree>
 800786e:	69e3      	ldr	r3, [r4, #28]
 8007870:	2200      	movs	r2, #0
 8007872:	601a      	str	r2, [r3, #0]
 8007874:	1e3b      	subs	r3, r7, #0
 8007876:	bfbb      	ittet	lt
 8007878:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800787c:	9303      	strlt	r3, [sp, #12]
 800787e:	2300      	movge	r3, #0
 8007880:	2201      	movlt	r2, #1
 8007882:	bfac      	ite	ge
 8007884:	f8c8 3000 	strge.w	r3, [r8]
 8007888:	f8c8 2000 	strlt.w	r2, [r8]
 800788c:	4b9e      	ldr	r3, [pc, #632]	; (8007b08 <_dtoa_r+0x2f0>)
 800788e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007892:	ea33 0308 	bics.w	r3, r3, r8
 8007896:	d11b      	bne.n	80078d0 <_dtoa_r+0xb8>
 8007898:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800789a:	f242 730f 	movw	r3, #9999	; 0x270f
 800789e:	6013      	str	r3, [r2, #0]
 80078a0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80078a4:	4333      	orrs	r3, r6
 80078a6:	f000 8593 	beq.w	80083d0 <_dtoa_r+0xbb8>
 80078aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078ac:	b963      	cbnz	r3, 80078c8 <_dtoa_r+0xb0>
 80078ae:	4b97      	ldr	r3, [pc, #604]	; (8007b0c <_dtoa_r+0x2f4>)
 80078b0:	e027      	b.n	8007902 <_dtoa_r+0xea>
 80078b2:	4b97      	ldr	r3, [pc, #604]	; (8007b10 <_dtoa_r+0x2f8>)
 80078b4:	9300      	str	r3, [sp, #0]
 80078b6:	3308      	adds	r3, #8
 80078b8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80078ba:	6013      	str	r3, [r2, #0]
 80078bc:	9800      	ldr	r0, [sp, #0]
 80078be:	b013      	add	sp, #76	; 0x4c
 80078c0:	ecbd 8b04 	vpop	{d8-d9}
 80078c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c8:	4b90      	ldr	r3, [pc, #576]	; (8007b0c <_dtoa_r+0x2f4>)
 80078ca:	9300      	str	r3, [sp, #0]
 80078cc:	3303      	adds	r3, #3
 80078ce:	e7f3      	b.n	80078b8 <_dtoa_r+0xa0>
 80078d0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80078d4:	2200      	movs	r2, #0
 80078d6:	ec51 0b17 	vmov	r0, r1, d7
 80078da:	eeb0 8a47 	vmov.f32	s16, s14
 80078de:	eef0 8a67 	vmov.f32	s17, s15
 80078e2:	2300      	movs	r3, #0
 80078e4:	f7f9 f8f8 	bl	8000ad8 <__aeabi_dcmpeq>
 80078e8:	4681      	mov	r9, r0
 80078ea:	b160      	cbz	r0, 8007906 <_dtoa_r+0xee>
 80078ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078ee:	2301      	movs	r3, #1
 80078f0:	6013      	str	r3, [r2, #0]
 80078f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	f000 8568 	beq.w	80083ca <_dtoa_r+0xbb2>
 80078fa:	4b86      	ldr	r3, [pc, #536]	; (8007b14 <_dtoa_r+0x2fc>)
 80078fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80078fe:	6013      	str	r3, [r2, #0]
 8007900:	3b01      	subs	r3, #1
 8007902:	9300      	str	r3, [sp, #0]
 8007904:	e7da      	b.n	80078bc <_dtoa_r+0xa4>
 8007906:	aa10      	add	r2, sp, #64	; 0x40
 8007908:	a911      	add	r1, sp, #68	; 0x44
 800790a:	4620      	mov	r0, r4
 800790c:	eeb0 0a48 	vmov.f32	s0, s16
 8007910:	eef0 0a68 	vmov.f32	s1, s17
 8007914:	f001 fa4e 	bl	8008db4 <__d2b>
 8007918:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800791c:	4682      	mov	sl, r0
 800791e:	2d00      	cmp	r5, #0
 8007920:	d07f      	beq.n	8007a22 <_dtoa_r+0x20a>
 8007922:	ee18 3a90 	vmov	r3, s17
 8007926:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800792a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800792e:	ec51 0b18 	vmov	r0, r1, d8
 8007932:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007936:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800793a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800793e:	4619      	mov	r1, r3
 8007940:	2200      	movs	r2, #0
 8007942:	4b75      	ldr	r3, [pc, #468]	; (8007b18 <_dtoa_r+0x300>)
 8007944:	f7f8 fca8 	bl	8000298 <__aeabi_dsub>
 8007948:	a367      	add	r3, pc, #412	; (adr r3, 8007ae8 <_dtoa_r+0x2d0>)
 800794a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800794e:	f7f8 fe5b 	bl	8000608 <__aeabi_dmul>
 8007952:	a367      	add	r3, pc, #412	; (adr r3, 8007af0 <_dtoa_r+0x2d8>)
 8007954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007958:	f7f8 fca0 	bl	800029c <__adddf3>
 800795c:	4606      	mov	r6, r0
 800795e:	4628      	mov	r0, r5
 8007960:	460f      	mov	r7, r1
 8007962:	f7f8 fde7 	bl	8000534 <__aeabi_i2d>
 8007966:	a364      	add	r3, pc, #400	; (adr r3, 8007af8 <_dtoa_r+0x2e0>)
 8007968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796c:	f7f8 fe4c 	bl	8000608 <__aeabi_dmul>
 8007970:	4602      	mov	r2, r0
 8007972:	460b      	mov	r3, r1
 8007974:	4630      	mov	r0, r6
 8007976:	4639      	mov	r1, r7
 8007978:	f7f8 fc90 	bl	800029c <__adddf3>
 800797c:	4606      	mov	r6, r0
 800797e:	460f      	mov	r7, r1
 8007980:	f7f9 f8f2 	bl	8000b68 <__aeabi_d2iz>
 8007984:	2200      	movs	r2, #0
 8007986:	4683      	mov	fp, r0
 8007988:	2300      	movs	r3, #0
 800798a:	4630      	mov	r0, r6
 800798c:	4639      	mov	r1, r7
 800798e:	f7f9 f8ad 	bl	8000aec <__aeabi_dcmplt>
 8007992:	b148      	cbz	r0, 80079a8 <_dtoa_r+0x190>
 8007994:	4658      	mov	r0, fp
 8007996:	f7f8 fdcd 	bl	8000534 <__aeabi_i2d>
 800799a:	4632      	mov	r2, r6
 800799c:	463b      	mov	r3, r7
 800799e:	f7f9 f89b 	bl	8000ad8 <__aeabi_dcmpeq>
 80079a2:	b908      	cbnz	r0, 80079a8 <_dtoa_r+0x190>
 80079a4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80079a8:	f1bb 0f16 	cmp.w	fp, #22
 80079ac:	d857      	bhi.n	8007a5e <_dtoa_r+0x246>
 80079ae:	4b5b      	ldr	r3, [pc, #364]	; (8007b1c <_dtoa_r+0x304>)
 80079b0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80079b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b8:	ec51 0b18 	vmov	r0, r1, d8
 80079bc:	f7f9 f896 	bl	8000aec <__aeabi_dcmplt>
 80079c0:	2800      	cmp	r0, #0
 80079c2:	d04e      	beq.n	8007a62 <_dtoa_r+0x24a>
 80079c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80079c8:	2300      	movs	r3, #0
 80079ca:	930c      	str	r3, [sp, #48]	; 0x30
 80079cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80079ce:	1b5b      	subs	r3, r3, r5
 80079d0:	1e5a      	subs	r2, r3, #1
 80079d2:	bf45      	ittet	mi
 80079d4:	f1c3 0301 	rsbmi	r3, r3, #1
 80079d8:	9305      	strmi	r3, [sp, #20]
 80079da:	2300      	movpl	r3, #0
 80079dc:	2300      	movmi	r3, #0
 80079de:	9206      	str	r2, [sp, #24]
 80079e0:	bf54      	ite	pl
 80079e2:	9305      	strpl	r3, [sp, #20]
 80079e4:	9306      	strmi	r3, [sp, #24]
 80079e6:	f1bb 0f00 	cmp.w	fp, #0
 80079ea:	db3c      	blt.n	8007a66 <_dtoa_r+0x24e>
 80079ec:	9b06      	ldr	r3, [sp, #24]
 80079ee:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80079f2:	445b      	add	r3, fp
 80079f4:	9306      	str	r3, [sp, #24]
 80079f6:	2300      	movs	r3, #0
 80079f8:	9308      	str	r3, [sp, #32]
 80079fa:	9b07      	ldr	r3, [sp, #28]
 80079fc:	2b09      	cmp	r3, #9
 80079fe:	d868      	bhi.n	8007ad2 <_dtoa_r+0x2ba>
 8007a00:	2b05      	cmp	r3, #5
 8007a02:	bfc4      	itt	gt
 8007a04:	3b04      	subgt	r3, #4
 8007a06:	9307      	strgt	r3, [sp, #28]
 8007a08:	9b07      	ldr	r3, [sp, #28]
 8007a0a:	f1a3 0302 	sub.w	r3, r3, #2
 8007a0e:	bfcc      	ite	gt
 8007a10:	2500      	movgt	r5, #0
 8007a12:	2501      	movle	r5, #1
 8007a14:	2b03      	cmp	r3, #3
 8007a16:	f200 8085 	bhi.w	8007b24 <_dtoa_r+0x30c>
 8007a1a:	e8df f003 	tbb	[pc, r3]
 8007a1e:	3b2e      	.short	0x3b2e
 8007a20:	5839      	.short	0x5839
 8007a22:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007a26:	441d      	add	r5, r3
 8007a28:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007a2c:	2b20      	cmp	r3, #32
 8007a2e:	bfc1      	itttt	gt
 8007a30:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007a34:	fa08 f803 	lslgt.w	r8, r8, r3
 8007a38:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007a3c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007a40:	bfd6      	itet	le
 8007a42:	f1c3 0320 	rsble	r3, r3, #32
 8007a46:	ea48 0003 	orrgt.w	r0, r8, r3
 8007a4a:	fa06 f003 	lslle.w	r0, r6, r3
 8007a4e:	f7f8 fd61 	bl	8000514 <__aeabi_ui2d>
 8007a52:	2201      	movs	r2, #1
 8007a54:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007a58:	3d01      	subs	r5, #1
 8007a5a:	920e      	str	r2, [sp, #56]	; 0x38
 8007a5c:	e76f      	b.n	800793e <_dtoa_r+0x126>
 8007a5e:	2301      	movs	r3, #1
 8007a60:	e7b3      	b.n	80079ca <_dtoa_r+0x1b2>
 8007a62:	900c      	str	r0, [sp, #48]	; 0x30
 8007a64:	e7b2      	b.n	80079cc <_dtoa_r+0x1b4>
 8007a66:	9b05      	ldr	r3, [sp, #20]
 8007a68:	eba3 030b 	sub.w	r3, r3, fp
 8007a6c:	9305      	str	r3, [sp, #20]
 8007a6e:	f1cb 0300 	rsb	r3, fp, #0
 8007a72:	9308      	str	r3, [sp, #32]
 8007a74:	2300      	movs	r3, #0
 8007a76:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a78:	e7bf      	b.n	80079fa <_dtoa_r+0x1e2>
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	9309      	str	r3, [sp, #36]	; 0x24
 8007a7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	dc52      	bgt.n	8007b2a <_dtoa_r+0x312>
 8007a84:	2301      	movs	r3, #1
 8007a86:	9301      	str	r3, [sp, #4]
 8007a88:	9304      	str	r3, [sp, #16]
 8007a8a:	461a      	mov	r2, r3
 8007a8c:	920a      	str	r2, [sp, #40]	; 0x28
 8007a8e:	e00b      	b.n	8007aa8 <_dtoa_r+0x290>
 8007a90:	2301      	movs	r3, #1
 8007a92:	e7f3      	b.n	8007a7c <_dtoa_r+0x264>
 8007a94:	2300      	movs	r3, #0
 8007a96:	9309      	str	r3, [sp, #36]	; 0x24
 8007a98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a9a:	445b      	add	r3, fp
 8007a9c:	9301      	str	r3, [sp, #4]
 8007a9e:	3301      	adds	r3, #1
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	9304      	str	r3, [sp, #16]
 8007aa4:	bfb8      	it	lt
 8007aa6:	2301      	movlt	r3, #1
 8007aa8:	69e0      	ldr	r0, [r4, #28]
 8007aaa:	2100      	movs	r1, #0
 8007aac:	2204      	movs	r2, #4
 8007aae:	f102 0614 	add.w	r6, r2, #20
 8007ab2:	429e      	cmp	r6, r3
 8007ab4:	d93d      	bls.n	8007b32 <_dtoa_r+0x31a>
 8007ab6:	6041      	str	r1, [r0, #4]
 8007ab8:	4620      	mov	r0, r4
 8007aba:	f000 fd9f 	bl	80085fc <_Balloc>
 8007abe:	9000      	str	r0, [sp, #0]
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	d139      	bne.n	8007b38 <_dtoa_r+0x320>
 8007ac4:	4b16      	ldr	r3, [pc, #88]	; (8007b20 <_dtoa_r+0x308>)
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	f240 11af 	movw	r1, #431	; 0x1af
 8007acc:	e6bd      	b.n	800784a <_dtoa_r+0x32>
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e7e1      	b.n	8007a96 <_dtoa_r+0x27e>
 8007ad2:	2501      	movs	r5, #1
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	9307      	str	r3, [sp, #28]
 8007ad8:	9509      	str	r5, [sp, #36]	; 0x24
 8007ada:	f04f 33ff 	mov.w	r3, #4294967295
 8007ade:	9301      	str	r3, [sp, #4]
 8007ae0:	9304      	str	r3, [sp, #16]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	2312      	movs	r3, #18
 8007ae6:	e7d1      	b.n	8007a8c <_dtoa_r+0x274>
 8007ae8:	636f4361 	.word	0x636f4361
 8007aec:	3fd287a7 	.word	0x3fd287a7
 8007af0:	8b60c8b3 	.word	0x8b60c8b3
 8007af4:	3fc68a28 	.word	0x3fc68a28
 8007af8:	509f79fb 	.word	0x509f79fb
 8007afc:	3fd34413 	.word	0x3fd34413
 8007b00:	0800aed2 	.word	0x0800aed2
 8007b04:	0800aee9 	.word	0x0800aee9
 8007b08:	7ff00000 	.word	0x7ff00000
 8007b0c:	0800aece 	.word	0x0800aece
 8007b10:	0800aec5 	.word	0x0800aec5
 8007b14:	0800ae9d 	.word	0x0800ae9d
 8007b18:	3ff80000 	.word	0x3ff80000
 8007b1c:	0800afd8 	.word	0x0800afd8
 8007b20:	0800af41 	.word	0x0800af41
 8007b24:	2301      	movs	r3, #1
 8007b26:	9309      	str	r3, [sp, #36]	; 0x24
 8007b28:	e7d7      	b.n	8007ada <_dtoa_r+0x2c2>
 8007b2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b2c:	9301      	str	r3, [sp, #4]
 8007b2e:	9304      	str	r3, [sp, #16]
 8007b30:	e7ba      	b.n	8007aa8 <_dtoa_r+0x290>
 8007b32:	3101      	adds	r1, #1
 8007b34:	0052      	lsls	r2, r2, #1
 8007b36:	e7ba      	b.n	8007aae <_dtoa_r+0x296>
 8007b38:	69e3      	ldr	r3, [r4, #28]
 8007b3a:	9a00      	ldr	r2, [sp, #0]
 8007b3c:	601a      	str	r2, [r3, #0]
 8007b3e:	9b04      	ldr	r3, [sp, #16]
 8007b40:	2b0e      	cmp	r3, #14
 8007b42:	f200 80a8 	bhi.w	8007c96 <_dtoa_r+0x47e>
 8007b46:	2d00      	cmp	r5, #0
 8007b48:	f000 80a5 	beq.w	8007c96 <_dtoa_r+0x47e>
 8007b4c:	f1bb 0f00 	cmp.w	fp, #0
 8007b50:	dd38      	ble.n	8007bc4 <_dtoa_r+0x3ac>
 8007b52:	4bc0      	ldr	r3, [pc, #768]	; (8007e54 <_dtoa_r+0x63c>)
 8007b54:	f00b 020f 	and.w	r2, fp, #15
 8007b58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b5c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007b60:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007b64:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007b68:	d019      	beq.n	8007b9e <_dtoa_r+0x386>
 8007b6a:	4bbb      	ldr	r3, [pc, #748]	; (8007e58 <_dtoa_r+0x640>)
 8007b6c:	ec51 0b18 	vmov	r0, r1, d8
 8007b70:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b74:	f7f8 fe72 	bl	800085c <__aeabi_ddiv>
 8007b78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b7c:	f008 080f 	and.w	r8, r8, #15
 8007b80:	2503      	movs	r5, #3
 8007b82:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007e58 <_dtoa_r+0x640>
 8007b86:	f1b8 0f00 	cmp.w	r8, #0
 8007b8a:	d10a      	bne.n	8007ba2 <_dtoa_r+0x38a>
 8007b8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b90:	4632      	mov	r2, r6
 8007b92:	463b      	mov	r3, r7
 8007b94:	f7f8 fe62 	bl	800085c <__aeabi_ddiv>
 8007b98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b9c:	e02b      	b.n	8007bf6 <_dtoa_r+0x3de>
 8007b9e:	2502      	movs	r5, #2
 8007ba0:	e7ef      	b.n	8007b82 <_dtoa_r+0x36a>
 8007ba2:	f018 0f01 	tst.w	r8, #1
 8007ba6:	d008      	beq.n	8007bba <_dtoa_r+0x3a2>
 8007ba8:	4630      	mov	r0, r6
 8007baa:	4639      	mov	r1, r7
 8007bac:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007bb0:	f7f8 fd2a 	bl	8000608 <__aeabi_dmul>
 8007bb4:	3501      	adds	r5, #1
 8007bb6:	4606      	mov	r6, r0
 8007bb8:	460f      	mov	r7, r1
 8007bba:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007bbe:	f109 0908 	add.w	r9, r9, #8
 8007bc2:	e7e0      	b.n	8007b86 <_dtoa_r+0x36e>
 8007bc4:	f000 809f 	beq.w	8007d06 <_dtoa_r+0x4ee>
 8007bc8:	f1cb 0600 	rsb	r6, fp, #0
 8007bcc:	4ba1      	ldr	r3, [pc, #644]	; (8007e54 <_dtoa_r+0x63c>)
 8007bce:	4fa2      	ldr	r7, [pc, #648]	; (8007e58 <_dtoa_r+0x640>)
 8007bd0:	f006 020f 	and.w	r2, r6, #15
 8007bd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bdc:	ec51 0b18 	vmov	r0, r1, d8
 8007be0:	f7f8 fd12 	bl	8000608 <__aeabi_dmul>
 8007be4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007be8:	1136      	asrs	r6, r6, #4
 8007bea:	2300      	movs	r3, #0
 8007bec:	2502      	movs	r5, #2
 8007bee:	2e00      	cmp	r6, #0
 8007bf0:	d17e      	bne.n	8007cf0 <_dtoa_r+0x4d8>
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d1d0      	bne.n	8007b98 <_dtoa_r+0x380>
 8007bf6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bf8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	f000 8084 	beq.w	8007d0a <_dtoa_r+0x4f2>
 8007c02:	4b96      	ldr	r3, [pc, #600]	; (8007e5c <_dtoa_r+0x644>)
 8007c04:	2200      	movs	r2, #0
 8007c06:	4640      	mov	r0, r8
 8007c08:	4649      	mov	r1, r9
 8007c0a:	f7f8 ff6f 	bl	8000aec <__aeabi_dcmplt>
 8007c0e:	2800      	cmp	r0, #0
 8007c10:	d07b      	beq.n	8007d0a <_dtoa_r+0x4f2>
 8007c12:	9b04      	ldr	r3, [sp, #16]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d078      	beq.n	8007d0a <_dtoa_r+0x4f2>
 8007c18:	9b01      	ldr	r3, [sp, #4]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	dd39      	ble.n	8007c92 <_dtoa_r+0x47a>
 8007c1e:	4b90      	ldr	r3, [pc, #576]	; (8007e60 <_dtoa_r+0x648>)
 8007c20:	2200      	movs	r2, #0
 8007c22:	4640      	mov	r0, r8
 8007c24:	4649      	mov	r1, r9
 8007c26:	f7f8 fcef 	bl	8000608 <__aeabi_dmul>
 8007c2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c2e:	9e01      	ldr	r6, [sp, #4]
 8007c30:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007c34:	3501      	adds	r5, #1
 8007c36:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007c3a:	4628      	mov	r0, r5
 8007c3c:	f7f8 fc7a 	bl	8000534 <__aeabi_i2d>
 8007c40:	4642      	mov	r2, r8
 8007c42:	464b      	mov	r3, r9
 8007c44:	f7f8 fce0 	bl	8000608 <__aeabi_dmul>
 8007c48:	4b86      	ldr	r3, [pc, #536]	; (8007e64 <_dtoa_r+0x64c>)
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	f7f8 fb26 	bl	800029c <__adddf3>
 8007c50:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007c54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c58:	9303      	str	r3, [sp, #12]
 8007c5a:	2e00      	cmp	r6, #0
 8007c5c:	d158      	bne.n	8007d10 <_dtoa_r+0x4f8>
 8007c5e:	4b82      	ldr	r3, [pc, #520]	; (8007e68 <_dtoa_r+0x650>)
 8007c60:	2200      	movs	r2, #0
 8007c62:	4640      	mov	r0, r8
 8007c64:	4649      	mov	r1, r9
 8007c66:	f7f8 fb17 	bl	8000298 <__aeabi_dsub>
 8007c6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c6e:	4680      	mov	r8, r0
 8007c70:	4689      	mov	r9, r1
 8007c72:	f7f8 ff59 	bl	8000b28 <__aeabi_dcmpgt>
 8007c76:	2800      	cmp	r0, #0
 8007c78:	f040 8296 	bne.w	80081a8 <_dtoa_r+0x990>
 8007c7c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007c80:	4640      	mov	r0, r8
 8007c82:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007c86:	4649      	mov	r1, r9
 8007c88:	f7f8 ff30 	bl	8000aec <__aeabi_dcmplt>
 8007c8c:	2800      	cmp	r0, #0
 8007c8e:	f040 8289 	bne.w	80081a4 <_dtoa_r+0x98c>
 8007c92:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007c96:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	f2c0 814e 	blt.w	8007f3a <_dtoa_r+0x722>
 8007c9e:	f1bb 0f0e 	cmp.w	fp, #14
 8007ca2:	f300 814a 	bgt.w	8007f3a <_dtoa_r+0x722>
 8007ca6:	4b6b      	ldr	r3, [pc, #428]	; (8007e54 <_dtoa_r+0x63c>)
 8007ca8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007cac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007cb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	f280 80dc 	bge.w	8007e70 <_dtoa_r+0x658>
 8007cb8:	9b04      	ldr	r3, [sp, #16]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	f300 80d8 	bgt.w	8007e70 <_dtoa_r+0x658>
 8007cc0:	f040 826f 	bne.w	80081a2 <_dtoa_r+0x98a>
 8007cc4:	4b68      	ldr	r3, [pc, #416]	; (8007e68 <_dtoa_r+0x650>)
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	4640      	mov	r0, r8
 8007cca:	4649      	mov	r1, r9
 8007ccc:	f7f8 fc9c 	bl	8000608 <__aeabi_dmul>
 8007cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007cd4:	f7f8 ff1e 	bl	8000b14 <__aeabi_dcmpge>
 8007cd8:	9e04      	ldr	r6, [sp, #16]
 8007cda:	4637      	mov	r7, r6
 8007cdc:	2800      	cmp	r0, #0
 8007cde:	f040 8245 	bne.w	800816c <_dtoa_r+0x954>
 8007ce2:	9d00      	ldr	r5, [sp, #0]
 8007ce4:	2331      	movs	r3, #49	; 0x31
 8007ce6:	f805 3b01 	strb.w	r3, [r5], #1
 8007cea:	f10b 0b01 	add.w	fp, fp, #1
 8007cee:	e241      	b.n	8008174 <_dtoa_r+0x95c>
 8007cf0:	07f2      	lsls	r2, r6, #31
 8007cf2:	d505      	bpl.n	8007d00 <_dtoa_r+0x4e8>
 8007cf4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cf8:	f7f8 fc86 	bl	8000608 <__aeabi_dmul>
 8007cfc:	3501      	adds	r5, #1
 8007cfe:	2301      	movs	r3, #1
 8007d00:	1076      	asrs	r6, r6, #1
 8007d02:	3708      	adds	r7, #8
 8007d04:	e773      	b.n	8007bee <_dtoa_r+0x3d6>
 8007d06:	2502      	movs	r5, #2
 8007d08:	e775      	b.n	8007bf6 <_dtoa_r+0x3de>
 8007d0a:	9e04      	ldr	r6, [sp, #16]
 8007d0c:	465f      	mov	r7, fp
 8007d0e:	e792      	b.n	8007c36 <_dtoa_r+0x41e>
 8007d10:	9900      	ldr	r1, [sp, #0]
 8007d12:	4b50      	ldr	r3, [pc, #320]	; (8007e54 <_dtoa_r+0x63c>)
 8007d14:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007d18:	4431      	add	r1, r6
 8007d1a:	9102      	str	r1, [sp, #8]
 8007d1c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d1e:	eeb0 9a47 	vmov.f32	s18, s14
 8007d22:	eef0 9a67 	vmov.f32	s19, s15
 8007d26:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007d2a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007d2e:	2900      	cmp	r1, #0
 8007d30:	d044      	beq.n	8007dbc <_dtoa_r+0x5a4>
 8007d32:	494e      	ldr	r1, [pc, #312]	; (8007e6c <_dtoa_r+0x654>)
 8007d34:	2000      	movs	r0, #0
 8007d36:	f7f8 fd91 	bl	800085c <__aeabi_ddiv>
 8007d3a:	ec53 2b19 	vmov	r2, r3, d9
 8007d3e:	f7f8 faab 	bl	8000298 <__aeabi_dsub>
 8007d42:	9d00      	ldr	r5, [sp, #0]
 8007d44:	ec41 0b19 	vmov	d9, r0, r1
 8007d48:	4649      	mov	r1, r9
 8007d4a:	4640      	mov	r0, r8
 8007d4c:	f7f8 ff0c 	bl	8000b68 <__aeabi_d2iz>
 8007d50:	4606      	mov	r6, r0
 8007d52:	f7f8 fbef 	bl	8000534 <__aeabi_i2d>
 8007d56:	4602      	mov	r2, r0
 8007d58:	460b      	mov	r3, r1
 8007d5a:	4640      	mov	r0, r8
 8007d5c:	4649      	mov	r1, r9
 8007d5e:	f7f8 fa9b 	bl	8000298 <__aeabi_dsub>
 8007d62:	3630      	adds	r6, #48	; 0x30
 8007d64:	f805 6b01 	strb.w	r6, [r5], #1
 8007d68:	ec53 2b19 	vmov	r2, r3, d9
 8007d6c:	4680      	mov	r8, r0
 8007d6e:	4689      	mov	r9, r1
 8007d70:	f7f8 febc 	bl	8000aec <__aeabi_dcmplt>
 8007d74:	2800      	cmp	r0, #0
 8007d76:	d164      	bne.n	8007e42 <_dtoa_r+0x62a>
 8007d78:	4642      	mov	r2, r8
 8007d7a:	464b      	mov	r3, r9
 8007d7c:	4937      	ldr	r1, [pc, #220]	; (8007e5c <_dtoa_r+0x644>)
 8007d7e:	2000      	movs	r0, #0
 8007d80:	f7f8 fa8a 	bl	8000298 <__aeabi_dsub>
 8007d84:	ec53 2b19 	vmov	r2, r3, d9
 8007d88:	f7f8 feb0 	bl	8000aec <__aeabi_dcmplt>
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	f040 80b6 	bne.w	8007efe <_dtoa_r+0x6e6>
 8007d92:	9b02      	ldr	r3, [sp, #8]
 8007d94:	429d      	cmp	r5, r3
 8007d96:	f43f af7c 	beq.w	8007c92 <_dtoa_r+0x47a>
 8007d9a:	4b31      	ldr	r3, [pc, #196]	; (8007e60 <_dtoa_r+0x648>)
 8007d9c:	ec51 0b19 	vmov	r0, r1, d9
 8007da0:	2200      	movs	r2, #0
 8007da2:	f7f8 fc31 	bl	8000608 <__aeabi_dmul>
 8007da6:	4b2e      	ldr	r3, [pc, #184]	; (8007e60 <_dtoa_r+0x648>)
 8007da8:	ec41 0b19 	vmov	d9, r0, r1
 8007dac:	2200      	movs	r2, #0
 8007dae:	4640      	mov	r0, r8
 8007db0:	4649      	mov	r1, r9
 8007db2:	f7f8 fc29 	bl	8000608 <__aeabi_dmul>
 8007db6:	4680      	mov	r8, r0
 8007db8:	4689      	mov	r9, r1
 8007dba:	e7c5      	b.n	8007d48 <_dtoa_r+0x530>
 8007dbc:	ec51 0b17 	vmov	r0, r1, d7
 8007dc0:	f7f8 fc22 	bl	8000608 <__aeabi_dmul>
 8007dc4:	9b02      	ldr	r3, [sp, #8]
 8007dc6:	9d00      	ldr	r5, [sp, #0]
 8007dc8:	930f      	str	r3, [sp, #60]	; 0x3c
 8007dca:	ec41 0b19 	vmov	d9, r0, r1
 8007dce:	4649      	mov	r1, r9
 8007dd0:	4640      	mov	r0, r8
 8007dd2:	f7f8 fec9 	bl	8000b68 <__aeabi_d2iz>
 8007dd6:	4606      	mov	r6, r0
 8007dd8:	f7f8 fbac 	bl	8000534 <__aeabi_i2d>
 8007ddc:	3630      	adds	r6, #48	; 0x30
 8007dde:	4602      	mov	r2, r0
 8007de0:	460b      	mov	r3, r1
 8007de2:	4640      	mov	r0, r8
 8007de4:	4649      	mov	r1, r9
 8007de6:	f7f8 fa57 	bl	8000298 <__aeabi_dsub>
 8007dea:	f805 6b01 	strb.w	r6, [r5], #1
 8007dee:	9b02      	ldr	r3, [sp, #8]
 8007df0:	429d      	cmp	r5, r3
 8007df2:	4680      	mov	r8, r0
 8007df4:	4689      	mov	r9, r1
 8007df6:	f04f 0200 	mov.w	r2, #0
 8007dfa:	d124      	bne.n	8007e46 <_dtoa_r+0x62e>
 8007dfc:	4b1b      	ldr	r3, [pc, #108]	; (8007e6c <_dtoa_r+0x654>)
 8007dfe:	ec51 0b19 	vmov	r0, r1, d9
 8007e02:	f7f8 fa4b 	bl	800029c <__adddf3>
 8007e06:	4602      	mov	r2, r0
 8007e08:	460b      	mov	r3, r1
 8007e0a:	4640      	mov	r0, r8
 8007e0c:	4649      	mov	r1, r9
 8007e0e:	f7f8 fe8b 	bl	8000b28 <__aeabi_dcmpgt>
 8007e12:	2800      	cmp	r0, #0
 8007e14:	d173      	bne.n	8007efe <_dtoa_r+0x6e6>
 8007e16:	ec53 2b19 	vmov	r2, r3, d9
 8007e1a:	4914      	ldr	r1, [pc, #80]	; (8007e6c <_dtoa_r+0x654>)
 8007e1c:	2000      	movs	r0, #0
 8007e1e:	f7f8 fa3b 	bl	8000298 <__aeabi_dsub>
 8007e22:	4602      	mov	r2, r0
 8007e24:	460b      	mov	r3, r1
 8007e26:	4640      	mov	r0, r8
 8007e28:	4649      	mov	r1, r9
 8007e2a:	f7f8 fe5f 	bl	8000aec <__aeabi_dcmplt>
 8007e2e:	2800      	cmp	r0, #0
 8007e30:	f43f af2f 	beq.w	8007c92 <_dtoa_r+0x47a>
 8007e34:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007e36:	1e6b      	subs	r3, r5, #1
 8007e38:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007e3e:	2b30      	cmp	r3, #48	; 0x30
 8007e40:	d0f8      	beq.n	8007e34 <_dtoa_r+0x61c>
 8007e42:	46bb      	mov	fp, r7
 8007e44:	e04a      	b.n	8007edc <_dtoa_r+0x6c4>
 8007e46:	4b06      	ldr	r3, [pc, #24]	; (8007e60 <_dtoa_r+0x648>)
 8007e48:	f7f8 fbde 	bl	8000608 <__aeabi_dmul>
 8007e4c:	4680      	mov	r8, r0
 8007e4e:	4689      	mov	r9, r1
 8007e50:	e7bd      	b.n	8007dce <_dtoa_r+0x5b6>
 8007e52:	bf00      	nop
 8007e54:	0800afd8 	.word	0x0800afd8
 8007e58:	0800afb0 	.word	0x0800afb0
 8007e5c:	3ff00000 	.word	0x3ff00000
 8007e60:	40240000 	.word	0x40240000
 8007e64:	401c0000 	.word	0x401c0000
 8007e68:	40140000 	.word	0x40140000
 8007e6c:	3fe00000 	.word	0x3fe00000
 8007e70:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007e74:	9d00      	ldr	r5, [sp, #0]
 8007e76:	4642      	mov	r2, r8
 8007e78:	464b      	mov	r3, r9
 8007e7a:	4630      	mov	r0, r6
 8007e7c:	4639      	mov	r1, r7
 8007e7e:	f7f8 fced 	bl	800085c <__aeabi_ddiv>
 8007e82:	f7f8 fe71 	bl	8000b68 <__aeabi_d2iz>
 8007e86:	9001      	str	r0, [sp, #4]
 8007e88:	f7f8 fb54 	bl	8000534 <__aeabi_i2d>
 8007e8c:	4642      	mov	r2, r8
 8007e8e:	464b      	mov	r3, r9
 8007e90:	f7f8 fbba 	bl	8000608 <__aeabi_dmul>
 8007e94:	4602      	mov	r2, r0
 8007e96:	460b      	mov	r3, r1
 8007e98:	4630      	mov	r0, r6
 8007e9a:	4639      	mov	r1, r7
 8007e9c:	f7f8 f9fc 	bl	8000298 <__aeabi_dsub>
 8007ea0:	9e01      	ldr	r6, [sp, #4]
 8007ea2:	9f04      	ldr	r7, [sp, #16]
 8007ea4:	3630      	adds	r6, #48	; 0x30
 8007ea6:	f805 6b01 	strb.w	r6, [r5], #1
 8007eaa:	9e00      	ldr	r6, [sp, #0]
 8007eac:	1bae      	subs	r6, r5, r6
 8007eae:	42b7      	cmp	r7, r6
 8007eb0:	4602      	mov	r2, r0
 8007eb2:	460b      	mov	r3, r1
 8007eb4:	d134      	bne.n	8007f20 <_dtoa_r+0x708>
 8007eb6:	f7f8 f9f1 	bl	800029c <__adddf3>
 8007eba:	4642      	mov	r2, r8
 8007ebc:	464b      	mov	r3, r9
 8007ebe:	4606      	mov	r6, r0
 8007ec0:	460f      	mov	r7, r1
 8007ec2:	f7f8 fe31 	bl	8000b28 <__aeabi_dcmpgt>
 8007ec6:	b9c8      	cbnz	r0, 8007efc <_dtoa_r+0x6e4>
 8007ec8:	4642      	mov	r2, r8
 8007eca:	464b      	mov	r3, r9
 8007ecc:	4630      	mov	r0, r6
 8007ece:	4639      	mov	r1, r7
 8007ed0:	f7f8 fe02 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ed4:	b110      	cbz	r0, 8007edc <_dtoa_r+0x6c4>
 8007ed6:	9b01      	ldr	r3, [sp, #4]
 8007ed8:	07db      	lsls	r3, r3, #31
 8007eda:	d40f      	bmi.n	8007efc <_dtoa_r+0x6e4>
 8007edc:	4651      	mov	r1, sl
 8007ede:	4620      	mov	r0, r4
 8007ee0:	f000 fbcc 	bl	800867c <_Bfree>
 8007ee4:	2300      	movs	r3, #0
 8007ee6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ee8:	702b      	strb	r3, [r5, #0]
 8007eea:	f10b 0301 	add.w	r3, fp, #1
 8007eee:	6013      	str	r3, [r2, #0]
 8007ef0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	f43f ace2 	beq.w	80078bc <_dtoa_r+0xa4>
 8007ef8:	601d      	str	r5, [r3, #0]
 8007efa:	e4df      	b.n	80078bc <_dtoa_r+0xa4>
 8007efc:	465f      	mov	r7, fp
 8007efe:	462b      	mov	r3, r5
 8007f00:	461d      	mov	r5, r3
 8007f02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f06:	2a39      	cmp	r2, #57	; 0x39
 8007f08:	d106      	bne.n	8007f18 <_dtoa_r+0x700>
 8007f0a:	9a00      	ldr	r2, [sp, #0]
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d1f7      	bne.n	8007f00 <_dtoa_r+0x6e8>
 8007f10:	9900      	ldr	r1, [sp, #0]
 8007f12:	2230      	movs	r2, #48	; 0x30
 8007f14:	3701      	adds	r7, #1
 8007f16:	700a      	strb	r2, [r1, #0]
 8007f18:	781a      	ldrb	r2, [r3, #0]
 8007f1a:	3201      	adds	r2, #1
 8007f1c:	701a      	strb	r2, [r3, #0]
 8007f1e:	e790      	b.n	8007e42 <_dtoa_r+0x62a>
 8007f20:	4ba3      	ldr	r3, [pc, #652]	; (80081b0 <_dtoa_r+0x998>)
 8007f22:	2200      	movs	r2, #0
 8007f24:	f7f8 fb70 	bl	8000608 <__aeabi_dmul>
 8007f28:	2200      	movs	r2, #0
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	4606      	mov	r6, r0
 8007f2e:	460f      	mov	r7, r1
 8007f30:	f7f8 fdd2 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f34:	2800      	cmp	r0, #0
 8007f36:	d09e      	beq.n	8007e76 <_dtoa_r+0x65e>
 8007f38:	e7d0      	b.n	8007edc <_dtoa_r+0x6c4>
 8007f3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f3c:	2a00      	cmp	r2, #0
 8007f3e:	f000 80ca 	beq.w	80080d6 <_dtoa_r+0x8be>
 8007f42:	9a07      	ldr	r2, [sp, #28]
 8007f44:	2a01      	cmp	r2, #1
 8007f46:	f300 80ad 	bgt.w	80080a4 <_dtoa_r+0x88c>
 8007f4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f4c:	2a00      	cmp	r2, #0
 8007f4e:	f000 80a5 	beq.w	800809c <_dtoa_r+0x884>
 8007f52:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007f56:	9e08      	ldr	r6, [sp, #32]
 8007f58:	9d05      	ldr	r5, [sp, #20]
 8007f5a:	9a05      	ldr	r2, [sp, #20]
 8007f5c:	441a      	add	r2, r3
 8007f5e:	9205      	str	r2, [sp, #20]
 8007f60:	9a06      	ldr	r2, [sp, #24]
 8007f62:	2101      	movs	r1, #1
 8007f64:	441a      	add	r2, r3
 8007f66:	4620      	mov	r0, r4
 8007f68:	9206      	str	r2, [sp, #24]
 8007f6a:	f000 fc87 	bl	800887c <__i2b>
 8007f6e:	4607      	mov	r7, r0
 8007f70:	b165      	cbz	r5, 8007f8c <_dtoa_r+0x774>
 8007f72:	9b06      	ldr	r3, [sp, #24]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	dd09      	ble.n	8007f8c <_dtoa_r+0x774>
 8007f78:	42ab      	cmp	r3, r5
 8007f7a:	9a05      	ldr	r2, [sp, #20]
 8007f7c:	bfa8      	it	ge
 8007f7e:	462b      	movge	r3, r5
 8007f80:	1ad2      	subs	r2, r2, r3
 8007f82:	9205      	str	r2, [sp, #20]
 8007f84:	9a06      	ldr	r2, [sp, #24]
 8007f86:	1aed      	subs	r5, r5, r3
 8007f88:	1ad3      	subs	r3, r2, r3
 8007f8a:	9306      	str	r3, [sp, #24]
 8007f8c:	9b08      	ldr	r3, [sp, #32]
 8007f8e:	b1f3      	cbz	r3, 8007fce <_dtoa_r+0x7b6>
 8007f90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	f000 80a3 	beq.w	80080de <_dtoa_r+0x8c6>
 8007f98:	2e00      	cmp	r6, #0
 8007f9a:	dd10      	ble.n	8007fbe <_dtoa_r+0x7a6>
 8007f9c:	4639      	mov	r1, r7
 8007f9e:	4632      	mov	r2, r6
 8007fa0:	4620      	mov	r0, r4
 8007fa2:	f000 fd2b 	bl	80089fc <__pow5mult>
 8007fa6:	4652      	mov	r2, sl
 8007fa8:	4601      	mov	r1, r0
 8007faa:	4607      	mov	r7, r0
 8007fac:	4620      	mov	r0, r4
 8007fae:	f000 fc7b 	bl	80088a8 <__multiply>
 8007fb2:	4651      	mov	r1, sl
 8007fb4:	4680      	mov	r8, r0
 8007fb6:	4620      	mov	r0, r4
 8007fb8:	f000 fb60 	bl	800867c <_Bfree>
 8007fbc:	46c2      	mov	sl, r8
 8007fbe:	9b08      	ldr	r3, [sp, #32]
 8007fc0:	1b9a      	subs	r2, r3, r6
 8007fc2:	d004      	beq.n	8007fce <_dtoa_r+0x7b6>
 8007fc4:	4651      	mov	r1, sl
 8007fc6:	4620      	mov	r0, r4
 8007fc8:	f000 fd18 	bl	80089fc <__pow5mult>
 8007fcc:	4682      	mov	sl, r0
 8007fce:	2101      	movs	r1, #1
 8007fd0:	4620      	mov	r0, r4
 8007fd2:	f000 fc53 	bl	800887c <__i2b>
 8007fd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	4606      	mov	r6, r0
 8007fdc:	f340 8081 	ble.w	80080e2 <_dtoa_r+0x8ca>
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	4601      	mov	r1, r0
 8007fe4:	4620      	mov	r0, r4
 8007fe6:	f000 fd09 	bl	80089fc <__pow5mult>
 8007fea:	9b07      	ldr	r3, [sp, #28]
 8007fec:	2b01      	cmp	r3, #1
 8007fee:	4606      	mov	r6, r0
 8007ff0:	dd7a      	ble.n	80080e8 <_dtoa_r+0x8d0>
 8007ff2:	f04f 0800 	mov.w	r8, #0
 8007ff6:	6933      	ldr	r3, [r6, #16]
 8007ff8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007ffc:	6918      	ldr	r0, [r3, #16]
 8007ffe:	f000 fbef 	bl	80087e0 <__hi0bits>
 8008002:	f1c0 0020 	rsb	r0, r0, #32
 8008006:	9b06      	ldr	r3, [sp, #24]
 8008008:	4418      	add	r0, r3
 800800a:	f010 001f 	ands.w	r0, r0, #31
 800800e:	f000 8094 	beq.w	800813a <_dtoa_r+0x922>
 8008012:	f1c0 0320 	rsb	r3, r0, #32
 8008016:	2b04      	cmp	r3, #4
 8008018:	f340 8085 	ble.w	8008126 <_dtoa_r+0x90e>
 800801c:	9b05      	ldr	r3, [sp, #20]
 800801e:	f1c0 001c 	rsb	r0, r0, #28
 8008022:	4403      	add	r3, r0
 8008024:	9305      	str	r3, [sp, #20]
 8008026:	9b06      	ldr	r3, [sp, #24]
 8008028:	4403      	add	r3, r0
 800802a:	4405      	add	r5, r0
 800802c:	9306      	str	r3, [sp, #24]
 800802e:	9b05      	ldr	r3, [sp, #20]
 8008030:	2b00      	cmp	r3, #0
 8008032:	dd05      	ble.n	8008040 <_dtoa_r+0x828>
 8008034:	4651      	mov	r1, sl
 8008036:	461a      	mov	r2, r3
 8008038:	4620      	mov	r0, r4
 800803a:	f000 fd39 	bl	8008ab0 <__lshift>
 800803e:	4682      	mov	sl, r0
 8008040:	9b06      	ldr	r3, [sp, #24]
 8008042:	2b00      	cmp	r3, #0
 8008044:	dd05      	ble.n	8008052 <_dtoa_r+0x83a>
 8008046:	4631      	mov	r1, r6
 8008048:	461a      	mov	r2, r3
 800804a:	4620      	mov	r0, r4
 800804c:	f000 fd30 	bl	8008ab0 <__lshift>
 8008050:	4606      	mov	r6, r0
 8008052:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008054:	2b00      	cmp	r3, #0
 8008056:	d072      	beq.n	800813e <_dtoa_r+0x926>
 8008058:	4631      	mov	r1, r6
 800805a:	4650      	mov	r0, sl
 800805c:	f000 fd94 	bl	8008b88 <__mcmp>
 8008060:	2800      	cmp	r0, #0
 8008062:	da6c      	bge.n	800813e <_dtoa_r+0x926>
 8008064:	2300      	movs	r3, #0
 8008066:	4651      	mov	r1, sl
 8008068:	220a      	movs	r2, #10
 800806a:	4620      	mov	r0, r4
 800806c:	f000 fb28 	bl	80086c0 <__multadd>
 8008070:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008072:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008076:	4682      	mov	sl, r0
 8008078:	2b00      	cmp	r3, #0
 800807a:	f000 81b0 	beq.w	80083de <_dtoa_r+0xbc6>
 800807e:	2300      	movs	r3, #0
 8008080:	4639      	mov	r1, r7
 8008082:	220a      	movs	r2, #10
 8008084:	4620      	mov	r0, r4
 8008086:	f000 fb1b 	bl	80086c0 <__multadd>
 800808a:	9b01      	ldr	r3, [sp, #4]
 800808c:	2b00      	cmp	r3, #0
 800808e:	4607      	mov	r7, r0
 8008090:	f300 8096 	bgt.w	80081c0 <_dtoa_r+0x9a8>
 8008094:	9b07      	ldr	r3, [sp, #28]
 8008096:	2b02      	cmp	r3, #2
 8008098:	dc59      	bgt.n	800814e <_dtoa_r+0x936>
 800809a:	e091      	b.n	80081c0 <_dtoa_r+0x9a8>
 800809c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800809e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80080a2:	e758      	b.n	8007f56 <_dtoa_r+0x73e>
 80080a4:	9b04      	ldr	r3, [sp, #16]
 80080a6:	1e5e      	subs	r6, r3, #1
 80080a8:	9b08      	ldr	r3, [sp, #32]
 80080aa:	42b3      	cmp	r3, r6
 80080ac:	bfbf      	itttt	lt
 80080ae:	9b08      	ldrlt	r3, [sp, #32]
 80080b0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80080b2:	9608      	strlt	r6, [sp, #32]
 80080b4:	1af3      	sublt	r3, r6, r3
 80080b6:	bfb4      	ite	lt
 80080b8:	18d2      	addlt	r2, r2, r3
 80080ba:	1b9e      	subge	r6, r3, r6
 80080bc:	9b04      	ldr	r3, [sp, #16]
 80080be:	bfbc      	itt	lt
 80080c0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80080c2:	2600      	movlt	r6, #0
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	bfb7      	itett	lt
 80080c8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80080cc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80080d0:	1a9d      	sublt	r5, r3, r2
 80080d2:	2300      	movlt	r3, #0
 80080d4:	e741      	b.n	8007f5a <_dtoa_r+0x742>
 80080d6:	9e08      	ldr	r6, [sp, #32]
 80080d8:	9d05      	ldr	r5, [sp, #20]
 80080da:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80080dc:	e748      	b.n	8007f70 <_dtoa_r+0x758>
 80080de:	9a08      	ldr	r2, [sp, #32]
 80080e0:	e770      	b.n	8007fc4 <_dtoa_r+0x7ac>
 80080e2:	9b07      	ldr	r3, [sp, #28]
 80080e4:	2b01      	cmp	r3, #1
 80080e6:	dc19      	bgt.n	800811c <_dtoa_r+0x904>
 80080e8:	9b02      	ldr	r3, [sp, #8]
 80080ea:	b9bb      	cbnz	r3, 800811c <_dtoa_r+0x904>
 80080ec:	9b03      	ldr	r3, [sp, #12]
 80080ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080f2:	b99b      	cbnz	r3, 800811c <_dtoa_r+0x904>
 80080f4:	9b03      	ldr	r3, [sp, #12]
 80080f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80080fa:	0d1b      	lsrs	r3, r3, #20
 80080fc:	051b      	lsls	r3, r3, #20
 80080fe:	b183      	cbz	r3, 8008122 <_dtoa_r+0x90a>
 8008100:	9b05      	ldr	r3, [sp, #20]
 8008102:	3301      	adds	r3, #1
 8008104:	9305      	str	r3, [sp, #20]
 8008106:	9b06      	ldr	r3, [sp, #24]
 8008108:	3301      	adds	r3, #1
 800810a:	9306      	str	r3, [sp, #24]
 800810c:	f04f 0801 	mov.w	r8, #1
 8008110:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008112:	2b00      	cmp	r3, #0
 8008114:	f47f af6f 	bne.w	8007ff6 <_dtoa_r+0x7de>
 8008118:	2001      	movs	r0, #1
 800811a:	e774      	b.n	8008006 <_dtoa_r+0x7ee>
 800811c:	f04f 0800 	mov.w	r8, #0
 8008120:	e7f6      	b.n	8008110 <_dtoa_r+0x8f8>
 8008122:	4698      	mov	r8, r3
 8008124:	e7f4      	b.n	8008110 <_dtoa_r+0x8f8>
 8008126:	d082      	beq.n	800802e <_dtoa_r+0x816>
 8008128:	9a05      	ldr	r2, [sp, #20]
 800812a:	331c      	adds	r3, #28
 800812c:	441a      	add	r2, r3
 800812e:	9205      	str	r2, [sp, #20]
 8008130:	9a06      	ldr	r2, [sp, #24]
 8008132:	441a      	add	r2, r3
 8008134:	441d      	add	r5, r3
 8008136:	9206      	str	r2, [sp, #24]
 8008138:	e779      	b.n	800802e <_dtoa_r+0x816>
 800813a:	4603      	mov	r3, r0
 800813c:	e7f4      	b.n	8008128 <_dtoa_r+0x910>
 800813e:	9b04      	ldr	r3, [sp, #16]
 8008140:	2b00      	cmp	r3, #0
 8008142:	dc37      	bgt.n	80081b4 <_dtoa_r+0x99c>
 8008144:	9b07      	ldr	r3, [sp, #28]
 8008146:	2b02      	cmp	r3, #2
 8008148:	dd34      	ble.n	80081b4 <_dtoa_r+0x99c>
 800814a:	9b04      	ldr	r3, [sp, #16]
 800814c:	9301      	str	r3, [sp, #4]
 800814e:	9b01      	ldr	r3, [sp, #4]
 8008150:	b963      	cbnz	r3, 800816c <_dtoa_r+0x954>
 8008152:	4631      	mov	r1, r6
 8008154:	2205      	movs	r2, #5
 8008156:	4620      	mov	r0, r4
 8008158:	f000 fab2 	bl	80086c0 <__multadd>
 800815c:	4601      	mov	r1, r0
 800815e:	4606      	mov	r6, r0
 8008160:	4650      	mov	r0, sl
 8008162:	f000 fd11 	bl	8008b88 <__mcmp>
 8008166:	2800      	cmp	r0, #0
 8008168:	f73f adbb 	bgt.w	8007ce2 <_dtoa_r+0x4ca>
 800816c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800816e:	9d00      	ldr	r5, [sp, #0]
 8008170:	ea6f 0b03 	mvn.w	fp, r3
 8008174:	f04f 0800 	mov.w	r8, #0
 8008178:	4631      	mov	r1, r6
 800817a:	4620      	mov	r0, r4
 800817c:	f000 fa7e 	bl	800867c <_Bfree>
 8008180:	2f00      	cmp	r7, #0
 8008182:	f43f aeab 	beq.w	8007edc <_dtoa_r+0x6c4>
 8008186:	f1b8 0f00 	cmp.w	r8, #0
 800818a:	d005      	beq.n	8008198 <_dtoa_r+0x980>
 800818c:	45b8      	cmp	r8, r7
 800818e:	d003      	beq.n	8008198 <_dtoa_r+0x980>
 8008190:	4641      	mov	r1, r8
 8008192:	4620      	mov	r0, r4
 8008194:	f000 fa72 	bl	800867c <_Bfree>
 8008198:	4639      	mov	r1, r7
 800819a:	4620      	mov	r0, r4
 800819c:	f000 fa6e 	bl	800867c <_Bfree>
 80081a0:	e69c      	b.n	8007edc <_dtoa_r+0x6c4>
 80081a2:	2600      	movs	r6, #0
 80081a4:	4637      	mov	r7, r6
 80081a6:	e7e1      	b.n	800816c <_dtoa_r+0x954>
 80081a8:	46bb      	mov	fp, r7
 80081aa:	4637      	mov	r7, r6
 80081ac:	e599      	b.n	8007ce2 <_dtoa_r+0x4ca>
 80081ae:	bf00      	nop
 80081b0:	40240000 	.word	0x40240000
 80081b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f000 80c8 	beq.w	800834c <_dtoa_r+0xb34>
 80081bc:	9b04      	ldr	r3, [sp, #16]
 80081be:	9301      	str	r3, [sp, #4]
 80081c0:	2d00      	cmp	r5, #0
 80081c2:	dd05      	ble.n	80081d0 <_dtoa_r+0x9b8>
 80081c4:	4639      	mov	r1, r7
 80081c6:	462a      	mov	r2, r5
 80081c8:	4620      	mov	r0, r4
 80081ca:	f000 fc71 	bl	8008ab0 <__lshift>
 80081ce:	4607      	mov	r7, r0
 80081d0:	f1b8 0f00 	cmp.w	r8, #0
 80081d4:	d05b      	beq.n	800828e <_dtoa_r+0xa76>
 80081d6:	6879      	ldr	r1, [r7, #4]
 80081d8:	4620      	mov	r0, r4
 80081da:	f000 fa0f 	bl	80085fc <_Balloc>
 80081de:	4605      	mov	r5, r0
 80081e0:	b928      	cbnz	r0, 80081ee <_dtoa_r+0x9d6>
 80081e2:	4b83      	ldr	r3, [pc, #524]	; (80083f0 <_dtoa_r+0xbd8>)
 80081e4:	4602      	mov	r2, r0
 80081e6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80081ea:	f7ff bb2e 	b.w	800784a <_dtoa_r+0x32>
 80081ee:	693a      	ldr	r2, [r7, #16]
 80081f0:	3202      	adds	r2, #2
 80081f2:	0092      	lsls	r2, r2, #2
 80081f4:	f107 010c 	add.w	r1, r7, #12
 80081f8:	300c      	adds	r0, #12
 80081fa:	f7ff fa70 	bl	80076de <memcpy>
 80081fe:	2201      	movs	r2, #1
 8008200:	4629      	mov	r1, r5
 8008202:	4620      	mov	r0, r4
 8008204:	f000 fc54 	bl	8008ab0 <__lshift>
 8008208:	9b00      	ldr	r3, [sp, #0]
 800820a:	3301      	adds	r3, #1
 800820c:	9304      	str	r3, [sp, #16]
 800820e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008212:	4413      	add	r3, r2
 8008214:	9308      	str	r3, [sp, #32]
 8008216:	9b02      	ldr	r3, [sp, #8]
 8008218:	f003 0301 	and.w	r3, r3, #1
 800821c:	46b8      	mov	r8, r7
 800821e:	9306      	str	r3, [sp, #24]
 8008220:	4607      	mov	r7, r0
 8008222:	9b04      	ldr	r3, [sp, #16]
 8008224:	4631      	mov	r1, r6
 8008226:	3b01      	subs	r3, #1
 8008228:	4650      	mov	r0, sl
 800822a:	9301      	str	r3, [sp, #4]
 800822c:	f7ff fa6c 	bl	8007708 <quorem>
 8008230:	4641      	mov	r1, r8
 8008232:	9002      	str	r0, [sp, #8]
 8008234:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008238:	4650      	mov	r0, sl
 800823a:	f000 fca5 	bl	8008b88 <__mcmp>
 800823e:	463a      	mov	r2, r7
 8008240:	9005      	str	r0, [sp, #20]
 8008242:	4631      	mov	r1, r6
 8008244:	4620      	mov	r0, r4
 8008246:	f000 fcbb 	bl	8008bc0 <__mdiff>
 800824a:	68c2      	ldr	r2, [r0, #12]
 800824c:	4605      	mov	r5, r0
 800824e:	bb02      	cbnz	r2, 8008292 <_dtoa_r+0xa7a>
 8008250:	4601      	mov	r1, r0
 8008252:	4650      	mov	r0, sl
 8008254:	f000 fc98 	bl	8008b88 <__mcmp>
 8008258:	4602      	mov	r2, r0
 800825a:	4629      	mov	r1, r5
 800825c:	4620      	mov	r0, r4
 800825e:	9209      	str	r2, [sp, #36]	; 0x24
 8008260:	f000 fa0c 	bl	800867c <_Bfree>
 8008264:	9b07      	ldr	r3, [sp, #28]
 8008266:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008268:	9d04      	ldr	r5, [sp, #16]
 800826a:	ea43 0102 	orr.w	r1, r3, r2
 800826e:	9b06      	ldr	r3, [sp, #24]
 8008270:	4319      	orrs	r1, r3
 8008272:	d110      	bne.n	8008296 <_dtoa_r+0xa7e>
 8008274:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008278:	d029      	beq.n	80082ce <_dtoa_r+0xab6>
 800827a:	9b05      	ldr	r3, [sp, #20]
 800827c:	2b00      	cmp	r3, #0
 800827e:	dd02      	ble.n	8008286 <_dtoa_r+0xa6e>
 8008280:	9b02      	ldr	r3, [sp, #8]
 8008282:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008286:	9b01      	ldr	r3, [sp, #4]
 8008288:	f883 9000 	strb.w	r9, [r3]
 800828c:	e774      	b.n	8008178 <_dtoa_r+0x960>
 800828e:	4638      	mov	r0, r7
 8008290:	e7ba      	b.n	8008208 <_dtoa_r+0x9f0>
 8008292:	2201      	movs	r2, #1
 8008294:	e7e1      	b.n	800825a <_dtoa_r+0xa42>
 8008296:	9b05      	ldr	r3, [sp, #20]
 8008298:	2b00      	cmp	r3, #0
 800829a:	db04      	blt.n	80082a6 <_dtoa_r+0xa8e>
 800829c:	9907      	ldr	r1, [sp, #28]
 800829e:	430b      	orrs	r3, r1
 80082a0:	9906      	ldr	r1, [sp, #24]
 80082a2:	430b      	orrs	r3, r1
 80082a4:	d120      	bne.n	80082e8 <_dtoa_r+0xad0>
 80082a6:	2a00      	cmp	r2, #0
 80082a8:	dded      	ble.n	8008286 <_dtoa_r+0xa6e>
 80082aa:	4651      	mov	r1, sl
 80082ac:	2201      	movs	r2, #1
 80082ae:	4620      	mov	r0, r4
 80082b0:	f000 fbfe 	bl	8008ab0 <__lshift>
 80082b4:	4631      	mov	r1, r6
 80082b6:	4682      	mov	sl, r0
 80082b8:	f000 fc66 	bl	8008b88 <__mcmp>
 80082bc:	2800      	cmp	r0, #0
 80082be:	dc03      	bgt.n	80082c8 <_dtoa_r+0xab0>
 80082c0:	d1e1      	bne.n	8008286 <_dtoa_r+0xa6e>
 80082c2:	f019 0f01 	tst.w	r9, #1
 80082c6:	d0de      	beq.n	8008286 <_dtoa_r+0xa6e>
 80082c8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80082cc:	d1d8      	bne.n	8008280 <_dtoa_r+0xa68>
 80082ce:	9a01      	ldr	r2, [sp, #4]
 80082d0:	2339      	movs	r3, #57	; 0x39
 80082d2:	7013      	strb	r3, [r2, #0]
 80082d4:	462b      	mov	r3, r5
 80082d6:	461d      	mov	r5, r3
 80082d8:	3b01      	subs	r3, #1
 80082da:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80082de:	2a39      	cmp	r2, #57	; 0x39
 80082e0:	d06c      	beq.n	80083bc <_dtoa_r+0xba4>
 80082e2:	3201      	adds	r2, #1
 80082e4:	701a      	strb	r2, [r3, #0]
 80082e6:	e747      	b.n	8008178 <_dtoa_r+0x960>
 80082e8:	2a00      	cmp	r2, #0
 80082ea:	dd07      	ble.n	80082fc <_dtoa_r+0xae4>
 80082ec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80082f0:	d0ed      	beq.n	80082ce <_dtoa_r+0xab6>
 80082f2:	9a01      	ldr	r2, [sp, #4]
 80082f4:	f109 0301 	add.w	r3, r9, #1
 80082f8:	7013      	strb	r3, [r2, #0]
 80082fa:	e73d      	b.n	8008178 <_dtoa_r+0x960>
 80082fc:	9b04      	ldr	r3, [sp, #16]
 80082fe:	9a08      	ldr	r2, [sp, #32]
 8008300:	f803 9c01 	strb.w	r9, [r3, #-1]
 8008304:	4293      	cmp	r3, r2
 8008306:	d043      	beq.n	8008390 <_dtoa_r+0xb78>
 8008308:	4651      	mov	r1, sl
 800830a:	2300      	movs	r3, #0
 800830c:	220a      	movs	r2, #10
 800830e:	4620      	mov	r0, r4
 8008310:	f000 f9d6 	bl	80086c0 <__multadd>
 8008314:	45b8      	cmp	r8, r7
 8008316:	4682      	mov	sl, r0
 8008318:	f04f 0300 	mov.w	r3, #0
 800831c:	f04f 020a 	mov.w	r2, #10
 8008320:	4641      	mov	r1, r8
 8008322:	4620      	mov	r0, r4
 8008324:	d107      	bne.n	8008336 <_dtoa_r+0xb1e>
 8008326:	f000 f9cb 	bl	80086c0 <__multadd>
 800832a:	4680      	mov	r8, r0
 800832c:	4607      	mov	r7, r0
 800832e:	9b04      	ldr	r3, [sp, #16]
 8008330:	3301      	adds	r3, #1
 8008332:	9304      	str	r3, [sp, #16]
 8008334:	e775      	b.n	8008222 <_dtoa_r+0xa0a>
 8008336:	f000 f9c3 	bl	80086c0 <__multadd>
 800833a:	4639      	mov	r1, r7
 800833c:	4680      	mov	r8, r0
 800833e:	2300      	movs	r3, #0
 8008340:	220a      	movs	r2, #10
 8008342:	4620      	mov	r0, r4
 8008344:	f000 f9bc 	bl	80086c0 <__multadd>
 8008348:	4607      	mov	r7, r0
 800834a:	e7f0      	b.n	800832e <_dtoa_r+0xb16>
 800834c:	9b04      	ldr	r3, [sp, #16]
 800834e:	9301      	str	r3, [sp, #4]
 8008350:	9d00      	ldr	r5, [sp, #0]
 8008352:	4631      	mov	r1, r6
 8008354:	4650      	mov	r0, sl
 8008356:	f7ff f9d7 	bl	8007708 <quorem>
 800835a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800835e:	9b00      	ldr	r3, [sp, #0]
 8008360:	f805 9b01 	strb.w	r9, [r5], #1
 8008364:	1aea      	subs	r2, r5, r3
 8008366:	9b01      	ldr	r3, [sp, #4]
 8008368:	4293      	cmp	r3, r2
 800836a:	dd07      	ble.n	800837c <_dtoa_r+0xb64>
 800836c:	4651      	mov	r1, sl
 800836e:	2300      	movs	r3, #0
 8008370:	220a      	movs	r2, #10
 8008372:	4620      	mov	r0, r4
 8008374:	f000 f9a4 	bl	80086c0 <__multadd>
 8008378:	4682      	mov	sl, r0
 800837a:	e7ea      	b.n	8008352 <_dtoa_r+0xb3a>
 800837c:	9b01      	ldr	r3, [sp, #4]
 800837e:	2b00      	cmp	r3, #0
 8008380:	bfc8      	it	gt
 8008382:	461d      	movgt	r5, r3
 8008384:	9b00      	ldr	r3, [sp, #0]
 8008386:	bfd8      	it	le
 8008388:	2501      	movle	r5, #1
 800838a:	441d      	add	r5, r3
 800838c:	f04f 0800 	mov.w	r8, #0
 8008390:	4651      	mov	r1, sl
 8008392:	2201      	movs	r2, #1
 8008394:	4620      	mov	r0, r4
 8008396:	f000 fb8b 	bl	8008ab0 <__lshift>
 800839a:	4631      	mov	r1, r6
 800839c:	4682      	mov	sl, r0
 800839e:	f000 fbf3 	bl	8008b88 <__mcmp>
 80083a2:	2800      	cmp	r0, #0
 80083a4:	dc96      	bgt.n	80082d4 <_dtoa_r+0xabc>
 80083a6:	d102      	bne.n	80083ae <_dtoa_r+0xb96>
 80083a8:	f019 0f01 	tst.w	r9, #1
 80083ac:	d192      	bne.n	80082d4 <_dtoa_r+0xabc>
 80083ae:	462b      	mov	r3, r5
 80083b0:	461d      	mov	r5, r3
 80083b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083b6:	2a30      	cmp	r2, #48	; 0x30
 80083b8:	d0fa      	beq.n	80083b0 <_dtoa_r+0xb98>
 80083ba:	e6dd      	b.n	8008178 <_dtoa_r+0x960>
 80083bc:	9a00      	ldr	r2, [sp, #0]
 80083be:	429a      	cmp	r2, r3
 80083c0:	d189      	bne.n	80082d6 <_dtoa_r+0xabe>
 80083c2:	f10b 0b01 	add.w	fp, fp, #1
 80083c6:	2331      	movs	r3, #49	; 0x31
 80083c8:	e796      	b.n	80082f8 <_dtoa_r+0xae0>
 80083ca:	4b0a      	ldr	r3, [pc, #40]	; (80083f4 <_dtoa_r+0xbdc>)
 80083cc:	f7ff ba99 	b.w	8007902 <_dtoa_r+0xea>
 80083d0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	f47f aa6d 	bne.w	80078b2 <_dtoa_r+0x9a>
 80083d8:	4b07      	ldr	r3, [pc, #28]	; (80083f8 <_dtoa_r+0xbe0>)
 80083da:	f7ff ba92 	b.w	8007902 <_dtoa_r+0xea>
 80083de:	9b01      	ldr	r3, [sp, #4]
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	dcb5      	bgt.n	8008350 <_dtoa_r+0xb38>
 80083e4:	9b07      	ldr	r3, [sp, #28]
 80083e6:	2b02      	cmp	r3, #2
 80083e8:	f73f aeb1 	bgt.w	800814e <_dtoa_r+0x936>
 80083ec:	e7b0      	b.n	8008350 <_dtoa_r+0xb38>
 80083ee:	bf00      	nop
 80083f0:	0800af41 	.word	0x0800af41
 80083f4:	0800ae9c 	.word	0x0800ae9c
 80083f8:	0800aec5 	.word	0x0800aec5

080083fc <_free_r>:
 80083fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80083fe:	2900      	cmp	r1, #0
 8008400:	d044      	beq.n	800848c <_free_r+0x90>
 8008402:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008406:	9001      	str	r0, [sp, #4]
 8008408:	2b00      	cmp	r3, #0
 800840a:	f1a1 0404 	sub.w	r4, r1, #4
 800840e:	bfb8      	it	lt
 8008410:	18e4      	addlt	r4, r4, r3
 8008412:	f000 f8e7 	bl	80085e4 <__malloc_lock>
 8008416:	4a1e      	ldr	r2, [pc, #120]	; (8008490 <_free_r+0x94>)
 8008418:	9801      	ldr	r0, [sp, #4]
 800841a:	6813      	ldr	r3, [r2, #0]
 800841c:	b933      	cbnz	r3, 800842c <_free_r+0x30>
 800841e:	6063      	str	r3, [r4, #4]
 8008420:	6014      	str	r4, [r2, #0]
 8008422:	b003      	add	sp, #12
 8008424:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008428:	f000 b8e2 	b.w	80085f0 <__malloc_unlock>
 800842c:	42a3      	cmp	r3, r4
 800842e:	d908      	bls.n	8008442 <_free_r+0x46>
 8008430:	6825      	ldr	r5, [r4, #0]
 8008432:	1961      	adds	r1, r4, r5
 8008434:	428b      	cmp	r3, r1
 8008436:	bf01      	itttt	eq
 8008438:	6819      	ldreq	r1, [r3, #0]
 800843a:	685b      	ldreq	r3, [r3, #4]
 800843c:	1949      	addeq	r1, r1, r5
 800843e:	6021      	streq	r1, [r4, #0]
 8008440:	e7ed      	b.n	800841e <_free_r+0x22>
 8008442:	461a      	mov	r2, r3
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	b10b      	cbz	r3, 800844c <_free_r+0x50>
 8008448:	42a3      	cmp	r3, r4
 800844a:	d9fa      	bls.n	8008442 <_free_r+0x46>
 800844c:	6811      	ldr	r1, [r2, #0]
 800844e:	1855      	adds	r5, r2, r1
 8008450:	42a5      	cmp	r5, r4
 8008452:	d10b      	bne.n	800846c <_free_r+0x70>
 8008454:	6824      	ldr	r4, [r4, #0]
 8008456:	4421      	add	r1, r4
 8008458:	1854      	adds	r4, r2, r1
 800845a:	42a3      	cmp	r3, r4
 800845c:	6011      	str	r1, [r2, #0]
 800845e:	d1e0      	bne.n	8008422 <_free_r+0x26>
 8008460:	681c      	ldr	r4, [r3, #0]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	6053      	str	r3, [r2, #4]
 8008466:	440c      	add	r4, r1
 8008468:	6014      	str	r4, [r2, #0]
 800846a:	e7da      	b.n	8008422 <_free_r+0x26>
 800846c:	d902      	bls.n	8008474 <_free_r+0x78>
 800846e:	230c      	movs	r3, #12
 8008470:	6003      	str	r3, [r0, #0]
 8008472:	e7d6      	b.n	8008422 <_free_r+0x26>
 8008474:	6825      	ldr	r5, [r4, #0]
 8008476:	1961      	adds	r1, r4, r5
 8008478:	428b      	cmp	r3, r1
 800847a:	bf04      	itt	eq
 800847c:	6819      	ldreq	r1, [r3, #0]
 800847e:	685b      	ldreq	r3, [r3, #4]
 8008480:	6063      	str	r3, [r4, #4]
 8008482:	bf04      	itt	eq
 8008484:	1949      	addeq	r1, r1, r5
 8008486:	6021      	streq	r1, [r4, #0]
 8008488:	6054      	str	r4, [r2, #4]
 800848a:	e7ca      	b.n	8008422 <_free_r+0x26>
 800848c:	b003      	add	sp, #12
 800848e:	bd30      	pop	{r4, r5, pc}
 8008490:	20000770 	.word	0x20000770

08008494 <malloc>:
 8008494:	4b02      	ldr	r3, [pc, #8]	; (80084a0 <malloc+0xc>)
 8008496:	4601      	mov	r1, r0
 8008498:	6818      	ldr	r0, [r3, #0]
 800849a:	f000 b823 	b.w	80084e4 <_malloc_r>
 800849e:	bf00      	nop
 80084a0:	2000006c 	.word	0x2000006c

080084a4 <sbrk_aligned>:
 80084a4:	b570      	push	{r4, r5, r6, lr}
 80084a6:	4e0e      	ldr	r6, [pc, #56]	; (80084e0 <sbrk_aligned+0x3c>)
 80084a8:	460c      	mov	r4, r1
 80084aa:	6831      	ldr	r1, [r6, #0]
 80084ac:	4605      	mov	r5, r0
 80084ae:	b911      	cbnz	r1, 80084b6 <sbrk_aligned+0x12>
 80084b0:	f001 fe1a 	bl	800a0e8 <_sbrk_r>
 80084b4:	6030      	str	r0, [r6, #0]
 80084b6:	4621      	mov	r1, r4
 80084b8:	4628      	mov	r0, r5
 80084ba:	f001 fe15 	bl	800a0e8 <_sbrk_r>
 80084be:	1c43      	adds	r3, r0, #1
 80084c0:	d00a      	beq.n	80084d8 <sbrk_aligned+0x34>
 80084c2:	1cc4      	adds	r4, r0, #3
 80084c4:	f024 0403 	bic.w	r4, r4, #3
 80084c8:	42a0      	cmp	r0, r4
 80084ca:	d007      	beq.n	80084dc <sbrk_aligned+0x38>
 80084cc:	1a21      	subs	r1, r4, r0
 80084ce:	4628      	mov	r0, r5
 80084d0:	f001 fe0a 	bl	800a0e8 <_sbrk_r>
 80084d4:	3001      	adds	r0, #1
 80084d6:	d101      	bne.n	80084dc <sbrk_aligned+0x38>
 80084d8:	f04f 34ff 	mov.w	r4, #4294967295
 80084dc:	4620      	mov	r0, r4
 80084de:	bd70      	pop	{r4, r5, r6, pc}
 80084e0:	20000774 	.word	0x20000774

080084e4 <_malloc_r>:
 80084e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084e8:	1ccd      	adds	r5, r1, #3
 80084ea:	f025 0503 	bic.w	r5, r5, #3
 80084ee:	3508      	adds	r5, #8
 80084f0:	2d0c      	cmp	r5, #12
 80084f2:	bf38      	it	cc
 80084f4:	250c      	movcc	r5, #12
 80084f6:	2d00      	cmp	r5, #0
 80084f8:	4607      	mov	r7, r0
 80084fa:	db01      	blt.n	8008500 <_malloc_r+0x1c>
 80084fc:	42a9      	cmp	r1, r5
 80084fe:	d905      	bls.n	800850c <_malloc_r+0x28>
 8008500:	230c      	movs	r3, #12
 8008502:	603b      	str	r3, [r7, #0]
 8008504:	2600      	movs	r6, #0
 8008506:	4630      	mov	r0, r6
 8008508:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800850c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80085e0 <_malloc_r+0xfc>
 8008510:	f000 f868 	bl	80085e4 <__malloc_lock>
 8008514:	f8d8 3000 	ldr.w	r3, [r8]
 8008518:	461c      	mov	r4, r3
 800851a:	bb5c      	cbnz	r4, 8008574 <_malloc_r+0x90>
 800851c:	4629      	mov	r1, r5
 800851e:	4638      	mov	r0, r7
 8008520:	f7ff ffc0 	bl	80084a4 <sbrk_aligned>
 8008524:	1c43      	adds	r3, r0, #1
 8008526:	4604      	mov	r4, r0
 8008528:	d155      	bne.n	80085d6 <_malloc_r+0xf2>
 800852a:	f8d8 4000 	ldr.w	r4, [r8]
 800852e:	4626      	mov	r6, r4
 8008530:	2e00      	cmp	r6, #0
 8008532:	d145      	bne.n	80085c0 <_malloc_r+0xdc>
 8008534:	2c00      	cmp	r4, #0
 8008536:	d048      	beq.n	80085ca <_malloc_r+0xe6>
 8008538:	6823      	ldr	r3, [r4, #0]
 800853a:	4631      	mov	r1, r6
 800853c:	4638      	mov	r0, r7
 800853e:	eb04 0903 	add.w	r9, r4, r3
 8008542:	f001 fdd1 	bl	800a0e8 <_sbrk_r>
 8008546:	4581      	cmp	r9, r0
 8008548:	d13f      	bne.n	80085ca <_malloc_r+0xe6>
 800854a:	6821      	ldr	r1, [r4, #0]
 800854c:	1a6d      	subs	r5, r5, r1
 800854e:	4629      	mov	r1, r5
 8008550:	4638      	mov	r0, r7
 8008552:	f7ff ffa7 	bl	80084a4 <sbrk_aligned>
 8008556:	3001      	adds	r0, #1
 8008558:	d037      	beq.n	80085ca <_malloc_r+0xe6>
 800855a:	6823      	ldr	r3, [r4, #0]
 800855c:	442b      	add	r3, r5
 800855e:	6023      	str	r3, [r4, #0]
 8008560:	f8d8 3000 	ldr.w	r3, [r8]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d038      	beq.n	80085da <_malloc_r+0xf6>
 8008568:	685a      	ldr	r2, [r3, #4]
 800856a:	42a2      	cmp	r2, r4
 800856c:	d12b      	bne.n	80085c6 <_malloc_r+0xe2>
 800856e:	2200      	movs	r2, #0
 8008570:	605a      	str	r2, [r3, #4]
 8008572:	e00f      	b.n	8008594 <_malloc_r+0xb0>
 8008574:	6822      	ldr	r2, [r4, #0]
 8008576:	1b52      	subs	r2, r2, r5
 8008578:	d41f      	bmi.n	80085ba <_malloc_r+0xd6>
 800857a:	2a0b      	cmp	r2, #11
 800857c:	d917      	bls.n	80085ae <_malloc_r+0xca>
 800857e:	1961      	adds	r1, r4, r5
 8008580:	42a3      	cmp	r3, r4
 8008582:	6025      	str	r5, [r4, #0]
 8008584:	bf18      	it	ne
 8008586:	6059      	strne	r1, [r3, #4]
 8008588:	6863      	ldr	r3, [r4, #4]
 800858a:	bf08      	it	eq
 800858c:	f8c8 1000 	streq.w	r1, [r8]
 8008590:	5162      	str	r2, [r4, r5]
 8008592:	604b      	str	r3, [r1, #4]
 8008594:	4638      	mov	r0, r7
 8008596:	f104 060b 	add.w	r6, r4, #11
 800859a:	f000 f829 	bl	80085f0 <__malloc_unlock>
 800859e:	f026 0607 	bic.w	r6, r6, #7
 80085a2:	1d23      	adds	r3, r4, #4
 80085a4:	1af2      	subs	r2, r6, r3
 80085a6:	d0ae      	beq.n	8008506 <_malloc_r+0x22>
 80085a8:	1b9b      	subs	r3, r3, r6
 80085aa:	50a3      	str	r3, [r4, r2]
 80085ac:	e7ab      	b.n	8008506 <_malloc_r+0x22>
 80085ae:	42a3      	cmp	r3, r4
 80085b0:	6862      	ldr	r2, [r4, #4]
 80085b2:	d1dd      	bne.n	8008570 <_malloc_r+0x8c>
 80085b4:	f8c8 2000 	str.w	r2, [r8]
 80085b8:	e7ec      	b.n	8008594 <_malloc_r+0xb0>
 80085ba:	4623      	mov	r3, r4
 80085bc:	6864      	ldr	r4, [r4, #4]
 80085be:	e7ac      	b.n	800851a <_malloc_r+0x36>
 80085c0:	4634      	mov	r4, r6
 80085c2:	6876      	ldr	r6, [r6, #4]
 80085c4:	e7b4      	b.n	8008530 <_malloc_r+0x4c>
 80085c6:	4613      	mov	r3, r2
 80085c8:	e7cc      	b.n	8008564 <_malloc_r+0x80>
 80085ca:	230c      	movs	r3, #12
 80085cc:	603b      	str	r3, [r7, #0]
 80085ce:	4638      	mov	r0, r7
 80085d0:	f000 f80e 	bl	80085f0 <__malloc_unlock>
 80085d4:	e797      	b.n	8008506 <_malloc_r+0x22>
 80085d6:	6025      	str	r5, [r4, #0]
 80085d8:	e7dc      	b.n	8008594 <_malloc_r+0xb0>
 80085da:	605b      	str	r3, [r3, #4]
 80085dc:	deff      	udf	#255	; 0xff
 80085de:	bf00      	nop
 80085e0:	20000770 	.word	0x20000770

080085e4 <__malloc_lock>:
 80085e4:	4801      	ldr	r0, [pc, #4]	; (80085ec <__malloc_lock+0x8>)
 80085e6:	f7ff b878 	b.w	80076da <__retarget_lock_acquire_recursive>
 80085ea:	bf00      	nop
 80085ec:	2000076c 	.word	0x2000076c

080085f0 <__malloc_unlock>:
 80085f0:	4801      	ldr	r0, [pc, #4]	; (80085f8 <__malloc_unlock+0x8>)
 80085f2:	f7ff b873 	b.w	80076dc <__retarget_lock_release_recursive>
 80085f6:	bf00      	nop
 80085f8:	2000076c 	.word	0x2000076c

080085fc <_Balloc>:
 80085fc:	b570      	push	{r4, r5, r6, lr}
 80085fe:	69c6      	ldr	r6, [r0, #28]
 8008600:	4604      	mov	r4, r0
 8008602:	460d      	mov	r5, r1
 8008604:	b976      	cbnz	r6, 8008624 <_Balloc+0x28>
 8008606:	2010      	movs	r0, #16
 8008608:	f7ff ff44 	bl	8008494 <malloc>
 800860c:	4602      	mov	r2, r0
 800860e:	61e0      	str	r0, [r4, #28]
 8008610:	b920      	cbnz	r0, 800861c <_Balloc+0x20>
 8008612:	4b18      	ldr	r3, [pc, #96]	; (8008674 <_Balloc+0x78>)
 8008614:	4818      	ldr	r0, [pc, #96]	; (8008678 <_Balloc+0x7c>)
 8008616:	216b      	movs	r1, #107	; 0x6b
 8008618:	f001 fd7e 	bl	800a118 <__assert_func>
 800861c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008620:	6006      	str	r6, [r0, #0]
 8008622:	60c6      	str	r6, [r0, #12]
 8008624:	69e6      	ldr	r6, [r4, #28]
 8008626:	68f3      	ldr	r3, [r6, #12]
 8008628:	b183      	cbz	r3, 800864c <_Balloc+0x50>
 800862a:	69e3      	ldr	r3, [r4, #28]
 800862c:	68db      	ldr	r3, [r3, #12]
 800862e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008632:	b9b8      	cbnz	r0, 8008664 <_Balloc+0x68>
 8008634:	2101      	movs	r1, #1
 8008636:	fa01 f605 	lsl.w	r6, r1, r5
 800863a:	1d72      	adds	r2, r6, #5
 800863c:	0092      	lsls	r2, r2, #2
 800863e:	4620      	mov	r0, r4
 8008640:	f001 fd88 	bl	800a154 <_calloc_r>
 8008644:	b160      	cbz	r0, 8008660 <_Balloc+0x64>
 8008646:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800864a:	e00e      	b.n	800866a <_Balloc+0x6e>
 800864c:	2221      	movs	r2, #33	; 0x21
 800864e:	2104      	movs	r1, #4
 8008650:	4620      	mov	r0, r4
 8008652:	f001 fd7f 	bl	800a154 <_calloc_r>
 8008656:	69e3      	ldr	r3, [r4, #28]
 8008658:	60f0      	str	r0, [r6, #12]
 800865a:	68db      	ldr	r3, [r3, #12]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d1e4      	bne.n	800862a <_Balloc+0x2e>
 8008660:	2000      	movs	r0, #0
 8008662:	bd70      	pop	{r4, r5, r6, pc}
 8008664:	6802      	ldr	r2, [r0, #0]
 8008666:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800866a:	2300      	movs	r3, #0
 800866c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008670:	e7f7      	b.n	8008662 <_Balloc+0x66>
 8008672:	bf00      	nop
 8008674:	0800aed2 	.word	0x0800aed2
 8008678:	0800af52 	.word	0x0800af52

0800867c <_Bfree>:
 800867c:	b570      	push	{r4, r5, r6, lr}
 800867e:	69c6      	ldr	r6, [r0, #28]
 8008680:	4605      	mov	r5, r0
 8008682:	460c      	mov	r4, r1
 8008684:	b976      	cbnz	r6, 80086a4 <_Bfree+0x28>
 8008686:	2010      	movs	r0, #16
 8008688:	f7ff ff04 	bl	8008494 <malloc>
 800868c:	4602      	mov	r2, r0
 800868e:	61e8      	str	r0, [r5, #28]
 8008690:	b920      	cbnz	r0, 800869c <_Bfree+0x20>
 8008692:	4b09      	ldr	r3, [pc, #36]	; (80086b8 <_Bfree+0x3c>)
 8008694:	4809      	ldr	r0, [pc, #36]	; (80086bc <_Bfree+0x40>)
 8008696:	218f      	movs	r1, #143	; 0x8f
 8008698:	f001 fd3e 	bl	800a118 <__assert_func>
 800869c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086a0:	6006      	str	r6, [r0, #0]
 80086a2:	60c6      	str	r6, [r0, #12]
 80086a4:	b13c      	cbz	r4, 80086b6 <_Bfree+0x3a>
 80086a6:	69eb      	ldr	r3, [r5, #28]
 80086a8:	6862      	ldr	r2, [r4, #4]
 80086aa:	68db      	ldr	r3, [r3, #12]
 80086ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80086b0:	6021      	str	r1, [r4, #0]
 80086b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80086b6:	bd70      	pop	{r4, r5, r6, pc}
 80086b8:	0800aed2 	.word	0x0800aed2
 80086bc:	0800af52 	.word	0x0800af52

080086c0 <__multadd>:
 80086c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086c4:	690d      	ldr	r5, [r1, #16]
 80086c6:	4607      	mov	r7, r0
 80086c8:	460c      	mov	r4, r1
 80086ca:	461e      	mov	r6, r3
 80086cc:	f101 0c14 	add.w	ip, r1, #20
 80086d0:	2000      	movs	r0, #0
 80086d2:	f8dc 3000 	ldr.w	r3, [ip]
 80086d6:	b299      	uxth	r1, r3
 80086d8:	fb02 6101 	mla	r1, r2, r1, r6
 80086dc:	0c1e      	lsrs	r6, r3, #16
 80086de:	0c0b      	lsrs	r3, r1, #16
 80086e0:	fb02 3306 	mla	r3, r2, r6, r3
 80086e4:	b289      	uxth	r1, r1
 80086e6:	3001      	adds	r0, #1
 80086e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80086ec:	4285      	cmp	r5, r0
 80086ee:	f84c 1b04 	str.w	r1, [ip], #4
 80086f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80086f6:	dcec      	bgt.n	80086d2 <__multadd+0x12>
 80086f8:	b30e      	cbz	r6, 800873e <__multadd+0x7e>
 80086fa:	68a3      	ldr	r3, [r4, #8]
 80086fc:	42ab      	cmp	r3, r5
 80086fe:	dc19      	bgt.n	8008734 <__multadd+0x74>
 8008700:	6861      	ldr	r1, [r4, #4]
 8008702:	4638      	mov	r0, r7
 8008704:	3101      	adds	r1, #1
 8008706:	f7ff ff79 	bl	80085fc <_Balloc>
 800870a:	4680      	mov	r8, r0
 800870c:	b928      	cbnz	r0, 800871a <__multadd+0x5a>
 800870e:	4602      	mov	r2, r0
 8008710:	4b0c      	ldr	r3, [pc, #48]	; (8008744 <__multadd+0x84>)
 8008712:	480d      	ldr	r0, [pc, #52]	; (8008748 <__multadd+0x88>)
 8008714:	21ba      	movs	r1, #186	; 0xba
 8008716:	f001 fcff 	bl	800a118 <__assert_func>
 800871a:	6922      	ldr	r2, [r4, #16]
 800871c:	3202      	adds	r2, #2
 800871e:	f104 010c 	add.w	r1, r4, #12
 8008722:	0092      	lsls	r2, r2, #2
 8008724:	300c      	adds	r0, #12
 8008726:	f7fe ffda 	bl	80076de <memcpy>
 800872a:	4621      	mov	r1, r4
 800872c:	4638      	mov	r0, r7
 800872e:	f7ff ffa5 	bl	800867c <_Bfree>
 8008732:	4644      	mov	r4, r8
 8008734:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008738:	3501      	adds	r5, #1
 800873a:	615e      	str	r6, [r3, #20]
 800873c:	6125      	str	r5, [r4, #16]
 800873e:	4620      	mov	r0, r4
 8008740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008744:	0800af41 	.word	0x0800af41
 8008748:	0800af52 	.word	0x0800af52

0800874c <__s2b>:
 800874c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008750:	460c      	mov	r4, r1
 8008752:	4615      	mov	r5, r2
 8008754:	461f      	mov	r7, r3
 8008756:	2209      	movs	r2, #9
 8008758:	3308      	adds	r3, #8
 800875a:	4606      	mov	r6, r0
 800875c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008760:	2100      	movs	r1, #0
 8008762:	2201      	movs	r2, #1
 8008764:	429a      	cmp	r2, r3
 8008766:	db09      	blt.n	800877c <__s2b+0x30>
 8008768:	4630      	mov	r0, r6
 800876a:	f7ff ff47 	bl	80085fc <_Balloc>
 800876e:	b940      	cbnz	r0, 8008782 <__s2b+0x36>
 8008770:	4602      	mov	r2, r0
 8008772:	4b19      	ldr	r3, [pc, #100]	; (80087d8 <__s2b+0x8c>)
 8008774:	4819      	ldr	r0, [pc, #100]	; (80087dc <__s2b+0x90>)
 8008776:	21d3      	movs	r1, #211	; 0xd3
 8008778:	f001 fcce 	bl	800a118 <__assert_func>
 800877c:	0052      	lsls	r2, r2, #1
 800877e:	3101      	adds	r1, #1
 8008780:	e7f0      	b.n	8008764 <__s2b+0x18>
 8008782:	9b08      	ldr	r3, [sp, #32]
 8008784:	6143      	str	r3, [r0, #20]
 8008786:	2d09      	cmp	r5, #9
 8008788:	f04f 0301 	mov.w	r3, #1
 800878c:	6103      	str	r3, [r0, #16]
 800878e:	dd16      	ble.n	80087be <__s2b+0x72>
 8008790:	f104 0909 	add.w	r9, r4, #9
 8008794:	46c8      	mov	r8, r9
 8008796:	442c      	add	r4, r5
 8008798:	f818 3b01 	ldrb.w	r3, [r8], #1
 800879c:	4601      	mov	r1, r0
 800879e:	3b30      	subs	r3, #48	; 0x30
 80087a0:	220a      	movs	r2, #10
 80087a2:	4630      	mov	r0, r6
 80087a4:	f7ff ff8c 	bl	80086c0 <__multadd>
 80087a8:	45a0      	cmp	r8, r4
 80087aa:	d1f5      	bne.n	8008798 <__s2b+0x4c>
 80087ac:	f1a5 0408 	sub.w	r4, r5, #8
 80087b0:	444c      	add	r4, r9
 80087b2:	1b2d      	subs	r5, r5, r4
 80087b4:	1963      	adds	r3, r4, r5
 80087b6:	42bb      	cmp	r3, r7
 80087b8:	db04      	blt.n	80087c4 <__s2b+0x78>
 80087ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087be:	340a      	adds	r4, #10
 80087c0:	2509      	movs	r5, #9
 80087c2:	e7f6      	b.n	80087b2 <__s2b+0x66>
 80087c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80087c8:	4601      	mov	r1, r0
 80087ca:	3b30      	subs	r3, #48	; 0x30
 80087cc:	220a      	movs	r2, #10
 80087ce:	4630      	mov	r0, r6
 80087d0:	f7ff ff76 	bl	80086c0 <__multadd>
 80087d4:	e7ee      	b.n	80087b4 <__s2b+0x68>
 80087d6:	bf00      	nop
 80087d8:	0800af41 	.word	0x0800af41
 80087dc:	0800af52 	.word	0x0800af52

080087e0 <__hi0bits>:
 80087e0:	0c03      	lsrs	r3, r0, #16
 80087e2:	041b      	lsls	r3, r3, #16
 80087e4:	b9d3      	cbnz	r3, 800881c <__hi0bits+0x3c>
 80087e6:	0400      	lsls	r0, r0, #16
 80087e8:	2310      	movs	r3, #16
 80087ea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80087ee:	bf04      	itt	eq
 80087f0:	0200      	lsleq	r0, r0, #8
 80087f2:	3308      	addeq	r3, #8
 80087f4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80087f8:	bf04      	itt	eq
 80087fa:	0100      	lsleq	r0, r0, #4
 80087fc:	3304      	addeq	r3, #4
 80087fe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008802:	bf04      	itt	eq
 8008804:	0080      	lsleq	r0, r0, #2
 8008806:	3302      	addeq	r3, #2
 8008808:	2800      	cmp	r0, #0
 800880a:	db05      	blt.n	8008818 <__hi0bits+0x38>
 800880c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008810:	f103 0301 	add.w	r3, r3, #1
 8008814:	bf08      	it	eq
 8008816:	2320      	moveq	r3, #32
 8008818:	4618      	mov	r0, r3
 800881a:	4770      	bx	lr
 800881c:	2300      	movs	r3, #0
 800881e:	e7e4      	b.n	80087ea <__hi0bits+0xa>

08008820 <__lo0bits>:
 8008820:	6803      	ldr	r3, [r0, #0]
 8008822:	f013 0207 	ands.w	r2, r3, #7
 8008826:	d00c      	beq.n	8008842 <__lo0bits+0x22>
 8008828:	07d9      	lsls	r1, r3, #31
 800882a:	d422      	bmi.n	8008872 <__lo0bits+0x52>
 800882c:	079a      	lsls	r2, r3, #30
 800882e:	bf49      	itett	mi
 8008830:	085b      	lsrmi	r3, r3, #1
 8008832:	089b      	lsrpl	r3, r3, #2
 8008834:	6003      	strmi	r3, [r0, #0]
 8008836:	2201      	movmi	r2, #1
 8008838:	bf5c      	itt	pl
 800883a:	6003      	strpl	r3, [r0, #0]
 800883c:	2202      	movpl	r2, #2
 800883e:	4610      	mov	r0, r2
 8008840:	4770      	bx	lr
 8008842:	b299      	uxth	r1, r3
 8008844:	b909      	cbnz	r1, 800884a <__lo0bits+0x2a>
 8008846:	0c1b      	lsrs	r3, r3, #16
 8008848:	2210      	movs	r2, #16
 800884a:	b2d9      	uxtb	r1, r3
 800884c:	b909      	cbnz	r1, 8008852 <__lo0bits+0x32>
 800884e:	3208      	adds	r2, #8
 8008850:	0a1b      	lsrs	r3, r3, #8
 8008852:	0719      	lsls	r1, r3, #28
 8008854:	bf04      	itt	eq
 8008856:	091b      	lsreq	r3, r3, #4
 8008858:	3204      	addeq	r2, #4
 800885a:	0799      	lsls	r1, r3, #30
 800885c:	bf04      	itt	eq
 800885e:	089b      	lsreq	r3, r3, #2
 8008860:	3202      	addeq	r2, #2
 8008862:	07d9      	lsls	r1, r3, #31
 8008864:	d403      	bmi.n	800886e <__lo0bits+0x4e>
 8008866:	085b      	lsrs	r3, r3, #1
 8008868:	f102 0201 	add.w	r2, r2, #1
 800886c:	d003      	beq.n	8008876 <__lo0bits+0x56>
 800886e:	6003      	str	r3, [r0, #0]
 8008870:	e7e5      	b.n	800883e <__lo0bits+0x1e>
 8008872:	2200      	movs	r2, #0
 8008874:	e7e3      	b.n	800883e <__lo0bits+0x1e>
 8008876:	2220      	movs	r2, #32
 8008878:	e7e1      	b.n	800883e <__lo0bits+0x1e>
	...

0800887c <__i2b>:
 800887c:	b510      	push	{r4, lr}
 800887e:	460c      	mov	r4, r1
 8008880:	2101      	movs	r1, #1
 8008882:	f7ff febb 	bl	80085fc <_Balloc>
 8008886:	4602      	mov	r2, r0
 8008888:	b928      	cbnz	r0, 8008896 <__i2b+0x1a>
 800888a:	4b05      	ldr	r3, [pc, #20]	; (80088a0 <__i2b+0x24>)
 800888c:	4805      	ldr	r0, [pc, #20]	; (80088a4 <__i2b+0x28>)
 800888e:	f240 1145 	movw	r1, #325	; 0x145
 8008892:	f001 fc41 	bl	800a118 <__assert_func>
 8008896:	2301      	movs	r3, #1
 8008898:	6144      	str	r4, [r0, #20]
 800889a:	6103      	str	r3, [r0, #16]
 800889c:	bd10      	pop	{r4, pc}
 800889e:	bf00      	nop
 80088a0:	0800af41 	.word	0x0800af41
 80088a4:	0800af52 	.word	0x0800af52

080088a8 <__multiply>:
 80088a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ac:	4691      	mov	r9, r2
 80088ae:	690a      	ldr	r2, [r1, #16]
 80088b0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80088b4:	429a      	cmp	r2, r3
 80088b6:	bfb8      	it	lt
 80088b8:	460b      	movlt	r3, r1
 80088ba:	460c      	mov	r4, r1
 80088bc:	bfbc      	itt	lt
 80088be:	464c      	movlt	r4, r9
 80088c0:	4699      	movlt	r9, r3
 80088c2:	6927      	ldr	r7, [r4, #16]
 80088c4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80088c8:	68a3      	ldr	r3, [r4, #8]
 80088ca:	6861      	ldr	r1, [r4, #4]
 80088cc:	eb07 060a 	add.w	r6, r7, sl
 80088d0:	42b3      	cmp	r3, r6
 80088d2:	b085      	sub	sp, #20
 80088d4:	bfb8      	it	lt
 80088d6:	3101      	addlt	r1, #1
 80088d8:	f7ff fe90 	bl	80085fc <_Balloc>
 80088dc:	b930      	cbnz	r0, 80088ec <__multiply+0x44>
 80088de:	4602      	mov	r2, r0
 80088e0:	4b44      	ldr	r3, [pc, #272]	; (80089f4 <__multiply+0x14c>)
 80088e2:	4845      	ldr	r0, [pc, #276]	; (80089f8 <__multiply+0x150>)
 80088e4:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80088e8:	f001 fc16 	bl	800a118 <__assert_func>
 80088ec:	f100 0514 	add.w	r5, r0, #20
 80088f0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80088f4:	462b      	mov	r3, r5
 80088f6:	2200      	movs	r2, #0
 80088f8:	4543      	cmp	r3, r8
 80088fa:	d321      	bcc.n	8008940 <__multiply+0x98>
 80088fc:	f104 0314 	add.w	r3, r4, #20
 8008900:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008904:	f109 0314 	add.w	r3, r9, #20
 8008908:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800890c:	9202      	str	r2, [sp, #8]
 800890e:	1b3a      	subs	r2, r7, r4
 8008910:	3a15      	subs	r2, #21
 8008912:	f022 0203 	bic.w	r2, r2, #3
 8008916:	3204      	adds	r2, #4
 8008918:	f104 0115 	add.w	r1, r4, #21
 800891c:	428f      	cmp	r7, r1
 800891e:	bf38      	it	cc
 8008920:	2204      	movcc	r2, #4
 8008922:	9201      	str	r2, [sp, #4]
 8008924:	9a02      	ldr	r2, [sp, #8]
 8008926:	9303      	str	r3, [sp, #12]
 8008928:	429a      	cmp	r2, r3
 800892a:	d80c      	bhi.n	8008946 <__multiply+0x9e>
 800892c:	2e00      	cmp	r6, #0
 800892e:	dd03      	ble.n	8008938 <__multiply+0x90>
 8008930:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008934:	2b00      	cmp	r3, #0
 8008936:	d05b      	beq.n	80089f0 <__multiply+0x148>
 8008938:	6106      	str	r6, [r0, #16]
 800893a:	b005      	add	sp, #20
 800893c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008940:	f843 2b04 	str.w	r2, [r3], #4
 8008944:	e7d8      	b.n	80088f8 <__multiply+0x50>
 8008946:	f8b3 a000 	ldrh.w	sl, [r3]
 800894a:	f1ba 0f00 	cmp.w	sl, #0
 800894e:	d024      	beq.n	800899a <__multiply+0xf2>
 8008950:	f104 0e14 	add.w	lr, r4, #20
 8008954:	46a9      	mov	r9, r5
 8008956:	f04f 0c00 	mov.w	ip, #0
 800895a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800895e:	f8d9 1000 	ldr.w	r1, [r9]
 8008962:	fa1f fb82 	uxth.w	fp, r2
 8008966:	b289      	uxth	r1, r1
 8008968:	fb0a 110b 	mla	r1, sl, fp, r1
 800896c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008970:	f8d9 2000 	ldr.w	r2, [r9]
 8008974:	4461      	add	r1, ip
 8008976:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800897a:	fb0a c20b 	mla	r2, sl, fp, ip
 800897e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008982:	b289      	uxth	r1, r1
 8008984:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008988:	4577      	cmp	r7, lr
 800898a:	f849 1b04 	str.w	r1, [r9], #4
 800898e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008992:	d8e2      	bhi.n	800895a <__multiply+0xb2>
 8008994:	9a01      	ldr	r2, [sp, #4]
 8008996:	f845 c002 	str.w	ip, [r5, r2]
 800899a:	9a03      	ldr	r2, [sp, #12]
 800899c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80089a0:	3304      	adds	r3, #4
 80089a2:	f1b9 0f00 	cmp.w	r9, #0
 80089a6:	d021      	beq.n	80089ec <__multiply+0x144>
 80089a8:	6829      	ldr	r1, [r5, #0]
 80089aa:	f104 0c14 	add.w	ip, r4, #20
 80089ae:	46ae      	mov	lr, r5
 80089b0:	f04f 0a00 	mov.w	sl, #0
 80089b4:	f8bc b000 	ldrh.w	fp, [ip]
 80089b8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80089bc:	fb09 220b 	mla	r2, r9, fp, r2
 80089c0:	4452      	add	r2, sl
 80089c2:	b289      	uxth	r1, r1
 80089c4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80089c8:	f84e 1b04 	str.w	r1, [lr], #4
 80089cc:	f85c 1b04 	ldr.w	r1, [ip], #4
 80089d0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80089d4:	f8be 1000 	ldrh.w	r1, [lr]
 80089d8:	fb09 110a 	mla	r1, r9, sl, r1
 80089dc:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80089e0:	4567      	cmp	r7, ip
 80089e2:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80089e6:	d8e5      	bhi.n	80089b4 <__multiply+0x10c>
 80089e8:	9a01      	ldr	r2, [sp, #4]
 80089ea:	50a9      	str	r1, [r5, r2]
 80089ec:	3504      	adds	r5, #4
 80089ee:	e799      	b.n	8008924 <__multiply+0x7c>
 80089f0:	3e01      	subs	r6, #1
 80089f2:	e79b      	b.n	800892c <__multiply+0x84>
 80089f4:	0800af41 	.word	0x0800af41
 80089f8:	0800af52 	.word	0x0800af52

080089fc <__pow5mult>:
 80089fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a00:	4615      	mov	r5, r2
 8008a02:	f012 0203 	ands.w	r2, r2, #3
 8008a06:	4606      	mov	r6, r0
 8008a08:	460f      	mov	r7, r1
 8008a0a:	d007      	beq.n	8008a1c <__pow5mult+0x20>
 8008a0c:	4c25      	ldr	r4, [pc, #148]	; (8008aa4 <__pow5mult+0xa8>)
 8008a0e:	3a01      	subs	r2, #1
 8008a10:	2300      	movs	r3, #0
 8008a12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008a16:	f7ff fe53 	bl	80086c0 <__multadd>
 8008a1a:	4607      	mov	r7, r0
 8008a1c:	10ad      	asrs	r5, r5, #2
 8008a1e:	d03d      	beq.n	8008a9c <__pow5mult+0xa0>
 8008a20:	69f4      	ldr	r4, [r6, #28]
 8008a22:	b97c      	cbnz	r4, 8008a44 <__pow5mult+0x48>
 8008a24:	2010      	movs	r0, #16
 8008a26:	f7ff fd35 	bl	8008494 <malloc>
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	61f0      	str	r0, [r6, #28]
 8008a2e:	b928      	cbnz	r0, 8008a3c <__pow5mult+0x40>
 8008a30:	4b1d      	ldr	r3, [pc, #116]	; (8008aa8 <__pow5mult+0xac>)
 8008a32:	481e      	ldr	r0, [pc, #120]	; (8008aac <__pow5mult+0xb0>)
 8008a34:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008a38:	f001 fb6e 	bl	800a118 <__assert_func>
 8008a3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008a40:	6004      	str	r4, [r0, #0]
 8008a42:	60c4      	str	r4, [r0, #12]
 8008a44:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008a48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008a4c:	b94c      	cbnz	r4, 8008a62 <__pow5mult+0x66>
 8008a4e:	f240 2171 	movw	r1, #625	; 0x271
 8008a52:	4630      	mov	r0, r6
 8008a54:	f7ff ff12 	bl	800887c <__i2b>
 8008a58:	2300      	movs	r3, #0
 8008a5a:	f8c8 0008 	str.w	r0, [r8, #8]
 8008a5e:	4604      	mov	r4, r0
 8008a60:	6003      	str	r3, [r0, #0]
 8008a62:	f04f 0900 	mov.w	r9, #0
 8008a66:	07eb      	lsls	r3, r5, #31
 8008a68:	d50a      	bpl.n	8008a80 <__pow5mult+0x84>
 8008a6a:	4639      	mov	r1, r7
 8008a6c:	4622      	mov	r2, r4
 8008a6e:	4630      	mov	r0, r6
 8008a70:	f7ff ff1a 	bl	80088a8 <__multiply>
 8008a74:	4639      	mov	r1, r7
 8008a76:	4680      	mov	r8, r0
 8008a78:	4630      	mov	r0, r6
 8008a7a:	f7ff fdff 	bl	800867c <_Bfree>
 8008a7e:	4647      	mov	r7, r8
 8008a80:	106d      	asrs	r5, r5, #1
 8008a82:	d00b      	beq.n	8008a9c <__pow5mult+0xa0>
 8008a84:	6820      	ldr	r0, [r4, #0]
 8008a86:	b938      	cbnz	r0, 8008a98 <__pow5mult+0x9c>
 8008a88:	4622      	mov	r2, r4
 8008a8a:	4621      	mov	r1, r4
 8008a8c:	4630      	mov	r0, r6
 8008a8e:	f7ff ff0b 	bl	80088a8 <__multiply>
 8008a92:	6020      	str	r0, [r4, #0]
 8008a94:	f8c0 9000 	str.w	r9, [r0]
 8008a98:	4604      	mov	r4, r0
 8008a9a:	e7e4      	b.n	8008a66 <__pow5mult+0x6a>
 8008a9c:	4638      	mov	r0, r7
 8008a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aa2:	bf00      	nop
 8008aa4:	0800b0a0 	.word	0x0800b0a0
 8008aa8:	0800aed2 	.word	0x0800aed2
 8008aac:	0800af52 	.word	0x0800af52

08008ab0 <__lshift>:
 8008ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ab4:	460c      	mov	r4, r1
 8008ab6:	6849      	ldr	r1, [r1, #4]
 8008ab8:	6923      	ldr	r3, [r4, #16]
 8008aba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008abe:	68a3      	ldr	r3, [r4, #8]
 8008ac0:	4607      	mov	r7, r0
 8008ac2:	4691      	mov	r9, r2
 8008ac4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ac8:	f108 0601 	add.w	r6, r8, #1
 8008acc:	42b3      	cmp	r3, r6
 8008ace:	db0b      	blt.n	8008ae8 <__lshift+0x38>
 8008ad0:	4638      	mov	r0, r7
 8008ad2:	f7ff fd93 	bl	80085fc <_Balloc>
 8008ad6:	4605      	mov	r5, r0
 8008ad8:	b948      	cbnz	r0, 8008aee <__lshift+0x3e>
 8008ada:	4602      	mov	r2, r0
 8008adc:	4b28      	ldr	r3, [pc, #160]	; (8008b80 <__lshift+0xd0>)
 8008ade:	4829      	ldr	r0, [pc, #164]	; (8008b84 <__lshift+0xd4>)
 8008ae0:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008ae4:	f001 fb18 	bl	800a118 <__assert_func>
 8008ae8:	3101      	adds	r1, #1
 8008aea:	005b      	lsls	r3, r3, #1
 8008aec:	e7ee      	b.n	8008acc <__lshift+0x1c>
 8008aee:	2300      	movs	r3, #0
 8008af0:	f100 0114 	add.w	r1, r0, #20
 8008af4:	f100 0210 	add.w	r2, r0, #16
 8008af8:	4618      	mov	r0, r3
 8008afa:	4553      	cmp	r3, sl
 8008afc:	db33      	blt.n	8008b66 <__lshift+0xb6>
 8008afe:	6920      	ldr	r0, [r4, #16]
 8008b00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008b04:	f104 0314 	add.w	r3, r4, #20
 8008b08:	f019 091f 	ands.w	r9, r9, #31
 8008b0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008b10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008b14:	d02b      	beq.n	8008b6e <__lshift+0xbe>
 8008b16:	f1c9 0e20 	rsb	lr, r9, #32
 8008b1a:	468a      	mov	sl, r1
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	6818      	ldr	r0, [r3, #0]
 8008b20:	fa00 f009 	lsl.w	r0, r0, r9
 8008b24:	4310      	orrs	r0, r2
 8008b26:	f84a 0b04 	str.w	r0, [sl], #4
 8008b2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b2e:	459c      	cmp	ip, r3
 8008b30:	fa22 f20e 	lsr.w	r2, r2, lr
 8008b34:	d8f3      	bhi.n	8008b1e <__lshift+0x6e>
 8008b36:	ebac 0304 	sub.w	r3, ip, r4
 8008b3a:	3b15      	subs	r3, #21
 8008b3c:	f023 0303 	bic.w	r3, r3, #3
 8008b40:	3304      	adds	r3, #4
 8008b42:	f104 0015 	add.w	r0, r4, #21
 8008b46:	4584      	cmp	ip, r0
 8008b48:	bf38      	it	cc
 8008b4a:	2304      	movcc	r3, #4
 8008b4c:	50ca      	str	r2, [r1, r3]
 8008b4e:	b10a      	cbz	r2, 8008b54 <__lshift+0xa4>
 8008b50:	f108 0602 	add.w	r6, r8, #2
 8008b54:	3e01      	subs	r6, #1
 8008b56:	4638      	mov	r0, r7
 8008b58:	612e      	str	r6, [r5, #16]
 8008b5a:	4621      	mov	r1, r4
 8008b5c:	f7ff fd8e 	bl	800867c <_Bfree>
 8008b60:	4628      	mov	r0, r5
 8008b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b66:	f842 0f04 	str.w	r0, [r2, #4]!
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	e7c5      	b.n	8008afa <__lshift+0x4a>
 8008b6e:	3904      	subs	r1, #4
 8008b70:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b74:	f841 2f04 	str.w	r2, [r1, #4]!
 8008b78:	459c      	cmp	ip, r3
 8008b7a:	d8f9      	bhi.n	8008b70 <__lshift+0xc0>
 8008b7c:	e7ea      	b.n	8008b54 <__lshift+0xa4>
 8008b7e:	bf00      	nop
 8008b80:	0800af41 	.word	0x0800af41
 8008b84:	0800af52 	.word	0x0800af52

08008b88 <__mcmp>:
 8008b88:	b530      	push	{r4, r5, lr}
 8008b8a:	6902      	ldr	r2, [r0, #16]
 8008b8c:	690c      	ldr	r4, [r1, #16]
 8008b8e:	1b12      	subs	r2, r2, r4
 8008b90:	d10e      	bne.n	8008bb0 <__mcmp+0x28>
 8008b92:	f100 0314 	add.w	r3, r0, #20
 8008b96:	3114      	adds	r1, #20
 8008b98:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008b9c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008ba0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008ba4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008ba8:	42a5      	cmp	r5, r4
 8008baa:	d003      	beq.n	8008bb4 <__mcmp+0x2c>
 8008bac:	d305      	bcc.n	8008bba <__mcmp+0x32>
 8008bae:	2201      	movs	r2, #1
 8008bb0:	4610      	mov	r0, r2
 8008bb2:	bd30      	pop	{r4, r5, pc}
 8008bb4:	4283      	cmp	r3, r0
 8008bb6:	d3f3      	bcc.n	8008ba0 <__mcmp+0x18>
 8008bb8:	e7fa      	b.n	8008bb0 <__mcmp+0x28>
 8008bba:	f04f 32ff 	mov.w	r2, #4294967295
 8008bbe:	e7f7      	b.n	8008bb0 <__mcmp+0x28>

08008bc0 <__mdiff>:
 8008bc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc4:	460c      	mov	r4, r1
 8008bc6:	4606      	mov	r6, r0
 8008bc8:	4611      	mov	r1, r2
 8008bca:	4620      	mov	r0, r4
 8008bcc:	4690      	mov	r8, r2
 8008bce:	f7ff ffdb 	bl	8008b88 <__mcmp>
 8008bd2:	1e05      	subs	r5, r0, #0
 8008bd4:	d110      	bne.n	8008bf8 <__mdiff+0x38>
 8008bd6:	4629      	mov	r1, r5
 8008bd8:	4630      	mov	r0, r6
 8008bda:	f7ff fd0f 	bl	80085fc <_Balloc>
 8008bde:	b930      	cbnz	r0, 8008bee <__mdiff+0x2e>
 8008be0:	4b3a      	ldr	r3, [pc, #232]	; (8008ccc <__mdiff+0x10c>)
 8008be2:	4602      	mov	r2, r0
 8008be4:	f240 2137 	movw	r1, #567	; 0x237
 8008be8:	4839      	ldr	r0, [pc, #228]	; (8008cd0 <__mdiff+0x110>)
 8008bea:	f001 fa95 	bl	800a118 <__assert_func>
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008bf4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bf8:	bfa4      	itt	ge
 8008bfa:	4643      	movge	r3, r8
 8008bfc:	46a0      	movge	r8, r4
 8008bfe:	4630      	mov	r0, r6
 8008c00:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008c04:	bfa6      	itte	ge
 8008c06:	461c      	movge	r4, r3
 8008c08:	2500      	movge	r5, #0
 8008c0a:	2501      	movlt	r5, #1
 8008c0c:	f7ff fcf6 	bl	80085fc <_Balloc>
 8008c10:	b920      	cbnz	r0, 8008c1c <__mdiff+0x5c>
 8008c12:	4b2e      	ldr	r3, [pc, #184]	; (8008ccc <__mdiff+0x10c>)
 8008c14:	4602      	mov	r2, r0
 8008c16:	f240 2145 	movw	r1, #581	; 0x245
 8008c1a:	e7e5      	b.n	8008be8 <__mdiff+0x28>
 8008c1c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008c20:	6926      	ldr	r6, [r4, #16]
 8008c22:	60c5      	str	r5, [r0, #12]
 8008c24:	f104 0914 	add.w	r9, r4, #20
 8008c28:	f108 0514 	add.w	r5, r8, #20
 8008c2c:	f100 0e14 	add.w	lr, r0, #20
 8008c30:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008c34:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008c38:	f108 0210 	add.w	r2, r8, #16
 8008c3c:	46f2      	mov	sl, lr
 8008c3e:	2100      	movs	r1, #0
 8008c40:	f859 3b04 	ldr.w	r3, [r9], #4
 8008c44:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008c48:	fa11 f88b 	uxtah	r8, r1, fp
 8008c4c:	b299      	uxth	r1, r3
 8008c4e:	0c1b      	lsrs	r3, r3, #16
 8008c50:	eba8 0801 	sub.w	r8, r8, r1
 8008c54:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008c58:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008c5c:	fa1f f888 	uxth.w	r8, r8
 8008c60:	1419      	asrs	r1, r3, #16
 8008c62:	454e      	cmp	r6, r9
 8008c64:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008c68:	f84a 3b04 	str.w	r3, [sl], #4
 8008c6c:	d8e8      	bhi.n	8008c40 <__mdiff+0x80>
 8008c6e:	1b33      	subs	r3, r6, r4
 8008c70:	3b15      	subs	r3, #21
 8008c72:	f023 0303 	bic.w	r3, r3, #3
 8008c76:	3304      	adds	r3, #4
 8008c78:	3415      	adds	r4, #21
 8008c7a:	42a6      	cmp	r6, r4
 8008c7c:	bf38      	it	cc
 8008c7e:	2304      	movcc	r3, #4
 8008c80:	441d      	add	r5, r3
 8008c82:	4473      	add	r3, lr
 8008c84:	469e      	mov	lr, r3
 8008c86:	462e      	mov	r6, r5
 8008c88:	4566      	cmp	r6, ip
 8008c8a:	d30e      	bcc.n	8008caa <__mdiff+0xea>
 8008c8c:	f10c 0203 	add.w	r2, ip, #3
 8008c90:	1b52      	subs	r2, r2, r5
 8008c92:	f022 0203 	bic.w	r2, r2, #3
 8008c96:	3d03      	subs	r5, #3
 8008c98:	45ac      	cmp	ip, r5
 8008c9a:	bf38      	it	cc
 8008c9c:	2200      	movcc	r2, #0
 8008c9e:	4413      	add	r3, r2
 8008ca0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008ca4:	b17a      	cbz	r2, 8008cc6 <__mdiff+0x106>
 8008ca6:	6107      	str	r7, [r0, #16]
 8008ca8:	e7a4      	b.n	8008bf4 <__mdiff+0x34>
 8008caa:	f856 8b04 	ldr.w	r8, [r6], #4
 8008cae:	fa11 f288 	uxtah	r2, r1, r8
 8008cb2:	1414      	asrs	r4, r2, #16
 8008cb4:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008cb8:	b292      	uxth	r2, r2
 8008cba:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008cbe:	f84e 2b04 	str.w	r2, [lr], #4
 8008cc2:	1421      	asrs	r1, r4, #16
 8008cc4:	e7e0      	b.n	8008c88 <__mdiff+0xc8>
 8008cc6:	3f01      	subs	r7, #1
 8008cc8:	e7ea      	b.n	8008ca0 <__mdiff+0xe0>
 8008cca:	bf00      	nop
 8008ccc:	0800af41 	.word	0x0800af41
 8008cd0:	0800af52 	.word	0x0800af52

08008cd4 <__ulp>:
 8008cd4:	b082      	sub	sp, #8
 8008cd6:	ed8d 0b00 	vstr	d0, [sp]
 8008cda:	9a01      	ldr	r2, [sp, #4]
 8008cdc:	4b0f      	ldr	r3, [pc, #60]	; (8008d1c <__ulp+0x48>)
 8008cde:	4013      	ands	r3, r2
 8008ce0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	dc08      	bgt.n	8008cfa <__ulp+0x26>
 8008ce8:	425b      	negs	r3, r3
 8008cea:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008cee:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008cf2:	da04      	bge.n	8008cfe <__ulp+0x2a>
 8008cf4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008cf8:	4113      	asrs	r3, r2
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	e008      	b.n	8008d10 <__ulp+0x3c>
 8008cfe:	f1a2 0314 	sub.w	r3, r2, #20
 8008d02:	2b1e      	cmp	r3, #30
 8008d04:	bfda      	itte	le
 8008d06:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8008d0a:	40da      	lsrle	r2, r3
 8008d0c:	2201      	movgt	r2, #1
 8008d0e:	2300      	movs	r3, #0
 8008d10:	4619      	mov	r1, r3
 8008d12:	4610      	mov	r0, r2
 8008d14:	ec41 0b10 	vmov	d0, r0, r1
 8008d18:	b002      	add	sp, #8
 8008d1a:	4770      	bx	lr
 8008d1c:	7ff00000 	.word	0x7ff00000

08008d20 <__b2d>:
 8008d20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d24:	6906      	ldr	r6, [r0, #16]
 8008d26:	f100 0814 	add.w	r8, r0, #20
 8008d2a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008d2e:	1f37      	subs	r7, r6, #4
 8008d30:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008d34:	4610      	mov	r0, r2
 8008d36:	f7ff fd53 	bl	80087e0 <__hi0bits>
 8008d3a:	f1c0 0320 	rsb	r3, r0, #32
 8008d3e:	280a      	cmp	r0, #10
 8008d40:	600b      	str	r3, [r1, #0]
 8008d42:	491b      	ldr	r1, [pc, #108]	; (8008db0 <__b2d+0x90>)
 8008d44:	dc15      	bgt.n	8008d72 <__b2d+0x52>
 8008d46:	f1c0 0c0b 	rsb	ip, r0, #11
 8008d4a:	fa22 f30c 	lsr.w	r3, r2, ip
 8008d4e:	45b8      	cmp	r8, r7
 8008d50:	ea43 0501 	orr.w	r5, r3, r1
 8008d54:	bf34      	ite	cc
 8008d56:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008d5a:	2300      	movcs	r3, #0
 8008d5c:	3015      	adds	r0, #21
 8008d5e:	fa02 f000 	lsl.w	r0, r2, r0
 8008d62:	fa23 f30c 	lsr.w	r3, r3, ip
 8008d66:	4303      	orrs	r3, r0
 8008d68:	461c      	mov	r4, r3
 8008d6a:	ec45 4b10 	vmov	d0, r4, r5
 8008d6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d72:	45b8      	cmp	r8, r7
 8008d74:	bf3a      	itte	cc
 8008d76:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008d7a:	f1a6 0708 	subcc.w	r7, r6, #8
 8008d7e:	2300      	movcs	r3, #0
 8008d80:	380b      	subs	r0, #11
 8008d82:	d012      	beq.n	8008daa <__b2d+0x8a>
 8008d84:	f1c0 0120 	rsb	r1, r0, #32
 8008d88:	fa23 f401 	lsr.w	r4, r3, r1
 8008d8c:	4082      	lsls	r2, r0
 8008d8e:	4322      	orrs	r2, r4
 8008d90:	4547      	cmp	r7, r8
 8008d92:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8008d96:	bf8c      	ite	hi
 8008d98:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008d9c:	2200      	movls	r2, #0
 8008d9e:	4083      	lsls	r3, r0
 8008da0:	40ca      	lsrs	r2, r1
 8008da2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008da6:	4313      	orrs	r3, r2
 8008da8:	e7de      	b.n	8008d68 <__b2d+0x48>
 8008daa:	ea42 0501 	orr.w	r5, r2, r1
 8008dae:	e7db      	b.n	8008d68 <__b2d+0x48>
 8008db0:	3ff00000 	.word	0x3ff00000

08008db4 <__d2b>:
 8008db4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008db8:	460f      	mov	r7, r1
 8008dba:	2101      	movs	r1, #1
 8008dbc:	ec59 8b10 	vmov	r8, r9, d0
 8008dc0:	4616      	mov	r6, r2
 8008dc2:	f7ff fc1b 	bl	80085fc <_Balloc>
 8008dc6:	4604      	mov	r4, r0
 8008dc8:	b930      	cbnz	r0, 8008dd8 <__d2b+0x24>
 8008dca:	4602      	mov	r2, r0
 8008dcc:	4b24      	ldr	r3, [pc, #144]	; (8008e60 <__d2b+0xac>)
 8008dce:	4825      	ldr	r0, [pc, #148]	; (8008e64 <__d2b+0xb0>)
 8008dd0:	f240 310f 	movw	r1, #783	; 0x30f
 8008dd4:	f001 f9a0 	bl	800a118 <__assert_func>
 8008dd8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008ddc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008de0:	bb2d      	cbnz	r5, 8008e2e <__d2b+0x7a>
 8008de2:	9301      	str	r3, [sp, #4]
 8008de4:	f1b8 0300 	subs.w	r3, r8, #0
 8008de8:	d026      	beq.n	8008e38 <__d2b+0x84>
 8008dea:	4668      	mov	r0, sp
 8008dec:	9300      	str	r3, [sp, #0]
 8008dee:	f7ff fd17 	bl	8008820 <__lo0bits>
 8008df2:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008df6:	b1e8      	cbz	r0, 8008e34 <__d2b+0x80>
 8008df8:	f1c0 0320 	rsb	r3, r0, #32
 8008dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8008e00:	430b      	orrs	r3, r1
 8008e02:	40c2      	lsrs	r2, r0
 8008e04:	6163      	str	r3, [r4, #20]
 8008e06:	9201      	str	r2, [sp, #4]
 8008e08:	9b01      	ldr	r3, [sp, #4]
 8008e0a:	61a3      	str	r3, [r4, #24]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	bf14      	ite	ne
 8008e10:	2202      	movne	r2, #2
 8008e12:	2201      	moveq	r2, #1
 8008e14:	6122      	str	r2, [r4, #16]
 8008e16:	b1bd      	cbz	r5, 8008e48 <__d2b+0x94>
 8008e18:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008e1c:	4405      	add	r5, r0
 8008e1e:	603d      	str	r5, [r7, #0]
 8008e20:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008e24:	6030      	str	r0, [r6, #0]
 8008e26:	4620      	mov	r0, r4
 8008e28:	b003      	add	sp, #12
 8008e2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008e32:	e7d6      	b.n	8008de2 <__d2b+0x2e>
 8008e34:	6161      	str	r1, [r4, #20]
 8008e36:	e7e7      	b.n	8008e08 <__d2b+0x54>
 8008e38:	a801      	add	r0, sp, #4
 8008e3a:	f7ff fcf1 	bl	8008820 <__lo0bits>
 8008e3e:	9b01      	ldr	r3, [sp, #4]
 8008e40:	6163      	str	r3, [r4, #20]
 8008e42:	3020      	adds	r0, #32
 8008e44:	2201      	movs	r2, #1
 8008e46:	e7e5      	b.n	8008e14 <__d2b+0x60>
 8008e48:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008e4c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008e50:	6038      	str	r0, [r7, #0]
 8008e52:	6918      	ldr	r0, [r3, #16]
 8008e54:	f7ff fcc4 	bl	80087e0 <__hi0bits>
 8008e58:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008e5c:	e7e2      	b.n	8008e24 <__d2b+0x70>
 8008e5e:	bf00      	nop
 8008e60:	0800af41 	.word	0x0800af41
 8008e64:	0800af52 	.word	0x0800af52

08008e68 <__ratio>:
 8008e68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e6c:	4688      	mov	r8, r1
 8008e6e:	4669      	mov	r1, sp
 8008e70:	4681      	mov	r9, r0
 8008e72:	f7ff ff55 	bl	8008d20 <__b2d>
 8008e76:	a901      	add	r1, sp, #4
 8008e78:	4640      	mov	r0, r8
 8008e7a:	ec55 4b10 	vmov	r4, r5, d0
 8008e7e:	f7ff ff4f 	bl	8008d20 <__b2d>
 8008e82:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008e86:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008e8a:	eba3 0c02 	sub.w	ip, r3, r2
 8008e8e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008e92:	1a9b      	subs	r3, r3, r2
 8008e94:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008e98:	ec51 0b10 	vmov	r0, r1, d0
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	bfd6      	itet	le
 8008ea0:	460a      	movle	r2, r1
 8008ea2:	462a      	movgt	r2, r5
 8008ea4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008ea8:	468b      	mov	fp, r1
 8008eaa:	462f      	mov	r7, r5
 8008eac:	bfd4      	ite	le
 8008eae:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008eb2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008eb6:	4620      	mov	r0, r4
 8008eb8:	ee10 2a10 	vmov	r2, s0
 8008ebc:	465b      	mov	r3, fp
 8008ebe:	4639      	mov	r1, r7
 8008ec0:	f7f7 fccc 	bl	800085c <__aeabi_ddiv>
 8008ec4:	ec41 0b10 	vmov	d0, r0, r1
 8008ec8:	b003      	add	sp, #12
 8008eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008ece <__copybits>:
 8008ece:	3901      	subs	r1, #1
 8008ed0:	b570      	push	{r4, r5, r6, lr}
 8008ed2:	1149      	asrs	r1, r1, #5
 8008ed4:	6914      	ldr	r4, [r2, #16]
 8008ed6:	3101      	adds	r1, #1
 8008ed8:	f102 0314 	add.w	r3, r2, #20
 8008edc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008ee0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008ee4:	1f05      	subs	r5, r0, #4
 8008ee6:	42a3      	cmp	r3, r4
 8008ee8:	d30c      	bcc.n	8008f04 <__copybits+0x36>
 8008eea:	1aa3      	subs	r3, r4, r2
 8008eec:	3b11      	subs	r3, #17
 8008eee:	f023 0303 	bic.w	r3, r3, #3
 8008ef2:	3211      	adds	r2, #17
 8008ef4:	42a2      	cmp	r2, r4
 8008ef6:	bf88      	it	hi
 8008ef8:	2300      	movhi	r3, #0
 8008efa:	4418      	add	r0, r3
 8008efc:	2300      	movs	r3, #0
 8008efe:	4288      	cmp	r0, r1
 8008f00:	d305      	bcc.n	8008f0e <__copybits+0x40>
 8008f02:	bd70      	pop	{r4, r5, r6, pc}
 8008f04:	f853 6b04 	ldr.w	r6, [r3], #4
 8008f08:	f845 6f04 	str.w	r6, [r5, #4]!
 8008f0c:	e7eb      	b.n	8008ee6 <__copybits+0x18>
 8008f0e:	f840 3b04 	str.w	r3, [r0], #4
 8008f12:	e7f4      	b.n	8008efe <__copybits+0x30>

08008f14 <__any_on>:
 8008f14:	f100 0214 	add.w	r2, r0, #20
 8008f18:	6900      	ldr	r0, [r0, #16]
 8008f1a:	114b      	asrs	r3, r1, #5
 8008f1c:	4298      	cmp	r0, r3
 8008f1e:	b510      	push	{r4, lr}
 8008f20:	db11      	blt.n	8008f46 <__any_on+0x32>
 8008f22:	dd0a      	ble.n	8008f3a <__any_on+0x26>
 8008f24:	f011 011f 	ands.w	r1, r1, #31
 8008f28:	d007      	beq.n	8008f3a <__any_on+0x26>
 8008f2a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008f2e:	fa24 f001 	lsr.w	r0, r4, r1
 8008f32:	fa00 f101 	lsl.w	r1, r0, r1
 8008f36:	428c      	cmp	r4, r1
 8008f38:	d10b      	bne.n	8008f52 <__any_on+0x3e>
 8008f3a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d803      	bhi.n	8008f4a <__any_on+0x36>
 8008f42:	2000      	movs	r0, #0
 8008f44:	bd10      	pop	{r4, pc}
 8008f46:	4603      	mov	r3, r0
 8008f48:	e7f7      	b.n	8008f3a <__any_on+0x26>
 8008f4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008f4e:	2900      	cmp	r1, #0
 8008f50:	d0f5      	beq.n	8008f3e <__any_on+0x2a>
 8008f52:	2001      	movs	r0, #1
 8008f54:	e7f6      	b.n	8008f44 <__any_on+0x30>

08008f56 <sulp>:
 8008f56:	b570      	push	{r4, r5, r6, lr}
 8008f58:	4604      	mov	r4, r0
 8008f5a:	460d      	mov	r5, r1
 8008f5c:	ec45 4b10 	vmov	d0, r4, r5
 8008f60:	4616      	mov	r6, r2
 8008f62:	f7ff feb7 	bl	8008cd4 <__ulp>
 8008f66:	ec51 0b10 	vmov	r0, r1, d0
 8008f6a:	b17e      	cbz	r6, 8008f8c <sulp+0x36>
 8008f6c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008f70:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	dd09      	ble.n	8008f8c <sulp+0x36>
 8008f78:	051b      	lsls	r3, r3, #20
 8008f7a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008f7e:	2400      	movs	r4, #0
 8008f80:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008f84:	4622      	mov	r2, r4
 8008f86:	462b      	mov	r3, r5
 8008f88:	f7f7 fb3e 	bl	8000608 <__aeabi_dmul>
 8008f8c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008f90 <_strtod_l>:
 8008f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f94:	ed2d 8b02 	vpush	{d8}
 8008f98:	b09b      	sub	sp, #108	; 0x6c
 8008f9a:	4604      	mov	r4, r0
 8008f9c:	9213      	str	r2, [sp, #76]	; 0x4c
 8008f9e:	2200      	movs	r2, #0
 8008fa0:	9216      	str	r2, [sp, #88]	; 0x58
 8008fa2:	460d      	mov	r5, r1
 8008fa4:	f04f 0800 	mov.w	r8, #0
 8008fa8:	f04f 0900 	mov.w	r9, #0
 8008fac:	460a      	mov	r2, r1
 8008fae:	9215      	str	r2, [sp, #84]	; 0x54
 8008fb0:	7811      	ldrb	r1, [r2, #0]
 8008fb2:	292b      	cmp	r1, #43	; 0x2b
 8008fb4:	d04c      	beq.n	8009050 <_strtod_l+0xc0>
 8008fb6:	d83a      	bhi.n	800902e <_strtod_l+0x9e>
 8008fb8:	290d      	cmp	r1, #13
 8008fba:	d834      	bhi.n	8009026 <_strtod_l+0x96>
 8008fbc:	2908      	cmp	r1, #8
 8008fbe:	d834      	bhi.n	800902a <_strtod_l+0x9a>
 8008fc0:	2900      	cmp	r1, #0
 8008fc2:	d03d      	beq.n	8009040 <_strtod_l+0xb0>
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	920a      	str	r2, [sp, #40]	; 0x28
 8008fc8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8008fca:	7832      	ldrb	r2, [r6, #0]
 8008fcc:	2a30      	cmp	r2, #48	; 0x30
 8008fce:	f040 80b4 	bne.w	800913a <_strtod_l+0x1aa>
 8008fd2:	7872      	ldrb	r2, [r6, #1]
 8008fd4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8008fd8:	2a58      	cmp	r2, #88	; 0x58
 8008fda:	d170      	bne.n	80090be <_strtod_l+0x12e>
 8008fdc:	9302      	str	r3, [sp, #8]
 8008fde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fe0:	9301      	str	r3, [sp, #4]
 8008fe2:	ab16      	add	r3, sp, #88	; 0x58
 8008fe4:	9300      	str	r3, [sp, #0]
 8008fe6:	4a8e      	ldr	r2, [pc, #568]	; (8009220 <_strtod_l+0x290>)
 8008fe8:	ab17      	add	r3, sp, #92	; 0x5c
 8008fea:	a915      	add	r1, sp, #84	; 0x54
 8008fec:	4620      	mov	r0, r4
 8008fee:	f001 f92f 	bl	800a250 <__gethex>
 8008ff2:	f010 070f 	ands.w	r7, r0, #15
 8008ff6:	4605      	mov	r5, r0
 8008ff8:	d005      	beq.n	8009006 <_strtod_l+0x76>
 8008ffa:	2f06      	cmp	r7, #6
 8008ffc:	d12a      	bne.n	8009054 <_strtod_l+0xc4>
 8008ffe:	3601      	adds	r6, #1
 8009000:	2300      	movs	r3, #0
 8009002:	9615      	str	r6, [sp, #84]	; 0x54
 8009004:	930a      	str	r3, [sp, #40]	; 0x28
 8009006:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009008:	2b00      	cmp	r3, #0
 800900a:	f040 857f 	bne.w	8009b0c <_strtod_l+0xb7c>
 800900e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009010:	b1db      	cbz	r3, 800904a <_strtod_l+0xba>
 8009012:	4642      	mov	r2, r8
 8009014:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009018:	ec43 2b10 	vmov	d0, r2, r3
 800901c:	b01b      	add	sp, #108	; 0x6c
 800901e:	ecbd 8b02 	vpop	{d8}
 8009022:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009026:	2920      	cmp	r1, #32
 8009028:	d1cc      	bne.n	8008fc4 <_strtod_l+0x34>
 800902a:	3201      	adds	r2, #1
 800902c:	e7bf      	b.n	8008fae <_strtod_l+0x1e>
 800902e:	292d      	cmp	r1, #45	; 0x2d
 8009030:	d1c8      	bne.n	8008fc4 <_strtod_l+0x34>
 8009032:	2101      	movs	r1, #1
 8009034:	910a      	str	r1, [sp, #40]	; 0x28
 8009036:	1c51      	adds	r1, r2, #1
 8009038:	9115      	str	r1, [sp, #84]	; 0x54
 800903a:	7852      	ldrb	r2, [r2, #1]
 800903c:	2a00      	cmp	r2, #0
 800903e:	d1c3      	bne.n	8008fc8 <_strtod_l+0x38>
 8009040:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009042:	9515      	str	r5, [sp, #84]	; 0x54
 8009044:	2b00      	cmp	r3, #0
 8009046:	f040 855f 	bne.w	8009b08 <_strtod_l+0xb78>
 800904a:	4642      	mov	r2, r8
 800904c:	464b      	mov	r3, r9
 800904e:	e7e3      	b.n	8009018 <_strtod_l+0x88>
 8009050:	2100      	movs	r1, #0
 8009052:	e7ef      	b.n	8009034 <_strtod_l+0xa4>
 8009054:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009056:	b13a      	cbz	r2, 8009068 <_strtod_l+0xd8>
 8009058:	2135      	movs	r1, #53	; 0x35
 800905a:	a818      	add	r0, sp, #96	; 0x60
 800905c:	f7ff ff37 	bl	8008ece <__copybits>
 8009060:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009062:	4620      	mov	r0, r4
 8009064:	f7ff fb0a 	bl	800867c <_Bfree>
 8009068:	3f01      	subs	r7, #1
 800906a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800906c:	2f04      	cmp	r7, #4
 800906e:	d806      	bhi.n	800907e <_strtod_l+0xee>
 8009070:	e8df f007 	tbb	[pc, r7]
 8009074:	201d0314 	.word	0x201d0314
 8009078:	14          	.byte	0x14
 8009079:	00          	.byte	0x00
 800907a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800907e:	05e9      	lsls	r1, r5, #23
 8009080:	bf48      	it	mi
 8009082:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8009086:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800908a:	0d1b      	lsrs	r3, r3, #20
 800908c:	051b      	lsls	r3, r3, #20
 800908e:	2b00      	cmp	r3, #0
 8009090:	d1b9      	bne.n	8009006 <_strtod_l+0x76>
 8009092:	f7fe faf7 	bl	8007684 <__errno>
 8009096:	2322      	movs	r3, #34	; 0x22
 8009098:	6003      	str	r3, [r0, #0]
 800909a:	e7b4      	b.n	8009006 <_strtod_l+0x76>
 800909c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80090a0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80090a4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80090a8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80090ac:	e7e7      	b.n	800907e <_strtod_l+0xee>
 80090ae:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8009228 <_strtod_l+0x298>
 80090b2:	e7e4      	b.n	800907e <_strtod_l+0xee>
 80090b4:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80090b8:	f04f 38ff 	mov.w	r8, #4294967295
 80090bc:	e7df      	b.n	800907e <_strtod_l+0xee>
 80090be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090c0:	1c5a      	adds	r2, r3, #1
 80090c2:	9215      	str	r2, [sp, #84]	; 0x54
 80090c4:	785b      	ldrb	r3, [r3, #1]
 80090c6:	2b30      	cmp	r3, #48	; 0x30
 80090c8:	d0f9      	beq.n	80090be <_strtod_l+0x12e>
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d09b      	beq.n	8009006 <_strtod_l+0x76>
 80090ce:	2301      	movs	r3, #1
 80090d0:	f04f 0a00 	mov.w	sl, #0
 80090d4:	9304      	str	r3, [sp, #16]
 80090d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80090d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80090da:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80090de:	46d3      	mov	fp, sl
 80090e0:	220a      	movs	r2, #10
 80090e2:	9815      	ldr	r0, [sp, #84]	; 0x54
 80090e4:	7806      	ldrb	r6, [r0, #0]
 80090e6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80090ea:	b2d9      	uxtb	r1, r3
 80090ec:	2909      	cmp	r1, #9
 80090ee:	d926      	bls.n	800913e <_strtod_l+0x1ae>
 80090f0:	494c      	ldr	r1, [pc, #304]	; (8009224 <_strtod_l+0x294>)
 80090f2:	2201      	movs	r2, #1
 80090f4:	f000 ffe6 	bl	800a0c4 <strncmp>
 80090f8:	2800      	cmp	r0, #0
 80090fa:	d030      	beq.n	800915e <_strtod_l+0x1ce>
 80090fc:	2000      	movs	r0, #0
 80090fe:	4632      	mov	r2, r6
 8009100:	9005      	str	r0, [sp, #20]
 8009102:	465e      	mov	r6, fp
 8009104:	4603      	mov	r3, r0
 8009106:	2a65      	cmp	r2, #101	; 0x65
 8009108:	d001      	beq.n	800910e <_strtod_l+0x17e>
 800910a:	2a45      	cmp	r2, #69	; 0x45
 800910c:	d113      	bne.n	8009136 <_strtod_l+0x1a6>
 800910e:	b91e      	cbnz	r6, 8009118 <_strtod_l+0x188>
 8009110:	9a04      	ldr	r2, [sp, #16]
 8009112:	4302      	orrs	r2, r0
 8009114:	d094      	beq.n	8009040 <_strtod_l+0xb0>
 8009116:	2600      	movs	r6, #0
 8009118:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800911a:	1c6a      	adds	r2, r5, #1
 800911c:	9215      	str	r2, [sp, #84]	; 0x54
 800911e:	786a      	ldrb	r2, [r5, #1]
 8009120:	2a2b      	cmp	r2, #43	; 0x2b
 8009122:	d074      	beq.n	800920e <_strtod_l+0x27e>
 8009124:	2a2d      	cmp	r2, #45	; 0x2d
 8009126:	d078      	beq.n	800921a <_strtod_l+0x28a>
 8009128:	f04f 0c00 	mov.w	ip, #0
 800912c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009130:	2909      	cmp	r1, #9
 8009132:	d97f      	bls.n	8009234 <_strtod_l+0x2a4>
 8009134:	9515      	str	r5, [sp, #84]	; 0x54
 8009136:	2700      	movs	r7, #0
 8009138:	e09e      	b.n	8009278 <_strtod_l+0x2e8>
 800913a:	2300      	movs	r3, #0
 800913c:	e7c8      	b.n	80090d0 <_strtod_l+0x140>
 800913e:	f1bb 0f08 	cmp.w	fp, #8
 8009142:	bfd8      	it	le
 8009144:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8009146:	f100 0001 	add.w	r0, r0, #1
 800914a:	bfda      	itte	le
 800914c:	fb02 3301 	mlale	r3, r2, r1, r3
 8009150:	9309      	strle	r3, [sp, #36]	; 0x24
 8009152:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8009156:	f10b 0b01 	add.w	fp, fp, #1
 800915a:	9015      	str	r0, [sp, #84]	; 0x54
 800915c:	e7c1      	b.n	80090e2 <_strtod_l+0x152>
 800915e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009160:	1c5a      	adds	r2, r3, #1
 8009162:	9215      	str	r2, [sp, #84]	; 0x54
 8009164:	785a      	ldrb	r2, [r3, #1]
 8009166:	f1bb 0f00 	cmp.w	fp, #0
 800916a:	d037      	beq.n	80091dc <_strtod_l+0x24c>
 800916c:	9005      	str	r0, [sp, #20]
 800916e:	465e      	mov	r6, fp
 8009170:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009174:	2b09      	cmp	r3, #9
 8009176:	d912      	bls.n	800919e <_strtod_l+0x20e>
 8009178:	2301      	movs	r3, #1
 800917a:	e7c4      	b.n	8009106 <_strtod_l+0x176>
 800917c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800917e:	1c5a      	adds	r2, r3, #1
 8009180:	9215      	str	r2, [sp, #84]	; 0x54
 8009182:	785a      	ldrb	r2, [r3, #1]
 8009184:	3001      	adds	r0, #1
 8009186:	2a30      	cmp	r2, #48	; 0x30
 8009188:	d0f8      	beq.n	800917c <_strtod_l+0x1ec>
 800918a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800918e:	2b08      	cmp	r3, #8
 8009190:	f200 84c1 	bhi.w	8009b16 <_strtod_l+0xb86>
 8009194:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009196:	9005      	str	r0, [sp, #20]
 8009198:	2000      	movs	r0, #0
 800919a:	930b      	str	r3, [sp, #44]	; 0x2c
 800919c:	4606      	mov	r6, r0
 800919e:	3a30      	subs	r2, #48	; 0x30
 80091a0:	f100 0301 	add.w	r3, r0, #1
 80091a4:	d014      	beq.n	80091d0 <_strtod_l+0x240>
 80091a6:	9905      	ldr	r1, [sp, #20]
 80091a8:	4419      	add	r1, r3
 80091aa:	9105      	str	r1, [sp, #20]
 80091ac:	4633      	mov	r3, r6
 80091ae:	eb00 0c06 	add.w	ip, r0, r6
 80091b2:	210a      	movs	r1, #10
 80091b4:	4563      	cmp	r3, ip
 80091b6:	d113      	bne.n	80091e0 <_strtod_l+0x250>
 80091b8:	1833      	adds	r3, r6, r0
 80091ba:	2b08      	cmp	r3, #8
 80091bc:	f106 0601 	add.w	r6, r6, #1
 80091c0:	4406      	add	r6, r0
 80091c2:	dc1a      	bgt.n	80091fa <_strtod_l+0x26a>
 80091c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80091c6:	230a      	movs	r3, #10
 80091c8:	fb03 2301 	mla	r3, r3, r1, r2
 80091cc:	9309      	str	r3, [sp, #36]	; 0x24
 80091ce:	2300      	movs	r3, #0
 80091d0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80091d2:	1c51      	adds	r1, r2, #1
 80091d4:	9115      	str	r1, [sp, #84]	; 0x54
 80091d6:	7852      	ldrb	r2, [r2, #1]
 80091d8:	4618      	mov	r0, r3
 80091da:	e7c9      	b.n	8009170 <_strtod_l+0x1e0>
 80091dc:	4658      	mov	r0, fp
 80091de:	e7d2      	b.n	8009186 <_strtod_l+0x1f6>
 80091e0:	2b08      	cmp	r3, #8
 80091e2:	f103 0301 	add.w	r3, r3, #1
 80091e6:	dc03      	bgt.n	80091f0 <_strtod_l+0x260>
 80091e8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80091ea:	434f      	muls	r7, r1
 80091ec:	9709      	str	r7, [sp, #36]	; 0x24
 80091ee:	e7e1      	b.n	80091b4 <_strtod_l+0x224>
 80091f0:	2b10      	cmp	r3, #16
 80091f2:	bfd8      	it	le
 80091f4:	fb01 fa0a 	mulle.w	sl, r1, sl
 80091f8:	e7dc      	b.n	80091b4 <_strtod_l+0x224>
 80091fa:	2e10      	cmp	r6, #16
 80091fc:	bfdc      	itt	le
 80091fe:	230a      	movle	r3, #10
 8009200:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8009204:	e7e3      	b.n	80091ce <_strtod_l+0x23e>
 8009206:	2300      	movs	r3, #0
 8009208:	9305      	str	r3, [sp, #20]
 800920a:	2301      	movs	r3, #1
 800920c:	e780      	b.n	8009110 <_strtod_l+0x180>
 800920e:	f04f 0c00 	mov.w	ip, #0
 8009212:	1caa      	adds	r2, r5, #2
 8009214:	9215      	str	r2, [sp, #84]	; 0x54
 8009216:	78aa      	ldrb	r2, [r5, #2]
 8009218:	e788      	b.n	800912c <_strtod_l+0x19c>
 800921a:	f04f 0c01 	mov.w	ip, #1
 800921e:	e7f8      	b.n	8009212 <_strtod_l+0x282>
 8009220:	0800b0b0 	.word	0x0800b0b0
 8009224:	0800b0ac 	.word	0x0800b0ac
 8009228:	7ff00000 	.word	0x7ff00000
 800922c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800922e:	1c51      	adds	r1, r2, #1
 8009230:	9115      	str	r1, [sp, #84]	; 0x54
 8009232:	7852      	ldrb	r2, [r2, #1]
 8009234:	2a30      	cmp	r2, #48	; 0x30
 8009236:	d0f9      	beq.n	800922c <_strtod_l+0x29c>
 8009238:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800923c:	2908      	cmp	r1, #8
 800923e:	f63f af7a 	bhi.w	8009136 <_strtod_l+0x1a6>
 8009242:	3a30      	subs	r2, #48	; 0x30
 8009244:	9208      	str	r2, [sp, #32]
 8009246:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009248:	920c      	str	r2, [sp, #48]	; 0x30
 800924a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800924c:	1c57      	adds	r7, r2, #1
 800924e:	9715      	str	r7, [sp, #84]	; 0x54
 8009250:	7852      	ldrb	r2, [r2, #1]
 8009252:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8009256:	f1be 0f09 	cmp.w	lr, #9
 800925a:	d938      	bls.n	80092ce <_strtod_l+0x33e>
 800925c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800925e:	1a7f      	subs	r7, r7, r1
 8009260:	2f08      	cmp	r7, #8
 8009262:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8009266:	dc03      	bgt.n	8009270 <_strtod_l+0x2e0>
 8009268:	9908      	ldr	r1, [sp, #32]
 800926a:	428f      	cmp	r7, r1
 800926c:	bfa8      	it	ge
 800926e:	460f      	movge	r7, r1
 8009270:	f1bc 0f00 	cmp.w	ip, #0
 8009274:	d000      	beq.n	8009278 <_strtod_l+0x2e8>
 8009276:	427f      	negs	r7, r7
 8009278:	2e00      	cmp	r6, #0
 800927a:	d14f      	bne.n	800931c <_strtod_l+0x38c>
 800927c:	9904      	ldr	r1, [sp, #16]
 800927e:	4301      	orrs	r1, r0
 8009280:	f47f aec1 	bne.w	8009006 <_strtod_l+0x76>
 8009284:	2b00      	cmp	r3, #0
 8009286:	f47f aedb 	bne.w	8009040 <_strtod_l+0xb0>
 800928a:	2a69      	cmp	r2, #105	; 0x69
 800928c:	d029      	beq.n	80092e2 <_strtod_l+0x352>
 800928e:	dc26      	bgt.n	80092de <_strtod_l+0x34e>
 8009290:	2a49      	cmp	r2, #73	; 0x49
 8009292:	d026      	beq.n	80092e2 <_strtod_l+0x352>
 8009294:	2a4e      	cmp	r2, #78	; 0x4e
 8009296:	f47f aed3 	bne.w	8009040 <_strtod_l+0xb0>
 800929a:	499b      	ldr	r1, [pc, #620]	; (8009508 <_strtod_l+0x578>)
 800929c:	a815      	add	r0, sp, #84	; 0x54
 800929e:	f001 fa17 	bl	800a6d0 <__match>
 80092a2:	2800      	cmp	r0, #0
 80092a4:	f43f aecc 	beq.w	8009040 <_strtod_l+0xb0>
 80092a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80092aa:	781b      	ldrb	r3, [r3, #0]
 80092ac:	2b28      	cmp	r3, #40	; 0x28
 80092ae:	d12f      	bne.n	8009310 <_strtod_l+0x380>
 80092b0:	4996      	ldr	r1, [pc, #600]	; (800950c <_strtod_l+0x57c>)
 80092b2:	aa18      	add	r2, sp, #96	; 0x60
 80092b4:	a815      	add	r0, sp, #84	; 0x54
 80092b6:	f001 fa1f 	bl	800a6f8 <__hexnan>
 80092ba:	2805      	cmp	r0, #5
 80092bc:	d128      	bne.n	8009310 <_strtod_l+0x380>
 80092be:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80092c0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80092c4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80092c8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80092cc:	e69b      	b.n	8009006 <_strtod_l+0x76>
 80092ce:	9f08      	ldr	r7, [sp, #32]
 80092d0:	210a      	movs	r1, #10
 80092d2:	fb01 2107 	mla	r1, r1, r7, r2
 80092d6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80092da:	9208      	str	r2, [sp, #32]
 80092dc:	e7b5      	b.n	800924a <_strtod_l+0x2ba>
 80092de:	2a6e      	cmp	r2, #110	; 0x6e
 80092e0:	e7d9      	b.n	8009296 <_strtod_l+0x306>
 80092e2:	498b      	ldr	r1, [pc, #556]	; (8009510 <_strtod_l+0x580>)
 80092e4:	a815      	add	r0, sp, #84	; 0x54
 80092e6:	f001 f9f3 	bl	800a6d0 <__match>
 80092ea:	2800      	cmp	r0, #0
 80092ec:	f43f aea8 	beq.w	8009040 <_strtod_l+0xb0>
 80092f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80092f2:	4988      	ldr	r1, [pc, #544]	; (8009514 <_strtod_l+0x584>)
 80092f4:	3b01      	subs	r3, #1
 80092f6:	a815      	add	r0, sp, #84	; 0x54
 80092f8:	9315      	str	r3, [sp, #84]	; 0x54
 80092fa:	f001 f9e9 	bl	800a6d0 <__match>
 80092fe:	b910      	cbnz	r0, 8009306 <_strtod_l+0x376>
 8009300:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009302:	3301      	adds	r3, #1
 8009304:	9315      	str	r3, [sp, #84]	; 0x54
 8009306:	f8df 921c 	ldr.w	r9, [pc, #540]	; 8009524 <_strtod_l+0x594>
 800930a:	f04f 0800 	mov.w	r8, #0
 800930e:	e67a      	b.n	8009006 <_strtod_l+0x76>
 8009310:	4881      	ldr	r0, [pc, #516]	; (8009518 <_strtod_l+0x588>)
 8009312:	f000 fef9 	bl	800a108 <nan>
 8009316:	ec59 8b10 	vmov	r8, r9, d0
 800931a:	e674      	b.n	8009006 <_strtod_l+0x76>
 800931c:	9b05      	ldr	r3, [sp, #20]
 800931e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009320:	1afb      	subs	r3, r7, r3
 8009322:	f1bb 0f00 	cmp.w	fp, #0
 8009326:	bf08      	it	eq
 8009328:	46b3      	moveq	fp, r6
 800932a:	2e10      	cmp	r6, #16
 800932c:	9308      	str	r3, [sp, #32]
 800932e:	4635      	mov	r5, r6
 8009330:	bfa8      	it	ge
 8009332:	2510      	movge	r5, #16
 8009334:	f7f7 f8ee 	bl	8000514 <__aeabi_ui2d>
 8009338:	2e09      	cmp	r6, #9
 800933a:	4680      	mov	r8, r0
 800933c:	4689      	mov	r9, r1
 800933e:	dd13      	ble.n	8009368 <_strtod_l+0x3d8>
 8009340:	4b76      	ldr	r3, [pc, #472]	; (800951c <_strtod_l+0x58c>)
 8009342:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8009346:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800934a:	f7f7 f95d 	bl	8000608 <__aeabi_dmul>
 800934e:	4680      	mov	r8, r0
 8009350:	4650      	mov	r0, sl
 8009352:	4689      	mov	r9, r1
 8009354:	f7f7 f8de 	bl	8000514 <__aeabi_ui2d>
 8009358:	4602      	mov	r2, r0
 800935a:	460b      	mov	r3, r1
 800935c:	4640      	mov	r0, r8
 800935e:	4649      	mov	r1, r9
 8009360:	f7f6 ff9c 	bl	800029c <__adddf3>
 8009364:	4680      	mov	r8, r0
 8009366:	4689      	mov	r9, r1
 8009368:	2e0f      	cmp	r6, #15
 800936a:	dc38      	bgt.n	80093de <_strtod_l+0x44e>
 800936c:	9b08      	ldr	r3, [sp, #32]
 800936e:	2b00      	cmp	r3, #0
 8009370:	f43f ae49 	beq.w	8009006 <_strtod_l+0x76>
 8009374:	dd24      	ble.n	80093c0 <_strtod_l+0x430>
 8009376:	2b16      	cmp	r3, #22
 8009378:	dc0b      	bgt.n	8009392 <_strtod_l+0x402>
 800937a:	4968      	ldr	r1, [pc, #416]	; (800951c <_strtod_l+0x58c>)
 800937c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009380:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009384:	4642      	mov	r2, r8
 8009386:	464b      	mov	r3, r9
 8009388:	f7f7 f93e 	bl	8000608 <__aeabi_dmul>
 800938c:	4680      	mov	r8, r0
 800938e:	4689      	mov	r9, r1
 8009390:	e639      	b.n	8009006 <_strtod_l+0x76>
 8009392:	9a08      	ldr	r2, [sp, #32]
 8009394:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8009398:	4293      	cmp	r3, r2
 800939a:	db20      	blt.n	80093de <_strtod_l+0x44e>
 800939c:	4c5f      	ldr	r4, [pc, #380]	; (800951c <_strtod_l+0x58c>)
 800939e:	f1c6 060f 	rsb	r6, r6, #15
 80093a2:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80093a6:	4642      	mov	r2, r8
 80093a8:	464b      	mov	r3, r9
 80093aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093ae:	f7f7 f92b 	bl	8000608 <__aeabi_dmul>
 80093b2:	9b08      	ldr	r3, [sp, #32]
 80093b4:	1b9e      	subs	r6, r3, r6
 80093b6:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80093ba:	e9d4 2300 	ldrd	r2, r3, [r4]
 80093be:	e7e3      	b.n	8009388 <_strtod_l+0x3f8>
 80093c0:	9b08      	ldr	r3, [sp, #32]
 80093c2:	3316      	adds	r3, #22
 80093c4:	db0b      	blt.n	80093de <_strtod_l+0x44e>
 80093c6:	9b05      	ldr	r3, [sp, #20]
 80093c8:	1bdf      	subs	r7, r3, r7
 80093ca:	4b54      	ldr	r3, [pc, #336]	; (800951c <_strtod_l+0x58c>)
 80093cc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80093d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093d4:	4640      	mov	r0, r8
 80093d6:	4649      	mov	r1, r9
 80093d8:	f7f7 fa40 	bl	800085c <__aeabi_ddiv>
 80093dc:	e7d6      	b.n	800938c <_strtod_l+0x3fc>
 80093de:	9b08      	ldr	r3, [sp, #32]
 80093e0:	1b75      	subs	r5, r6, r5
 80093e2:	441d      	add	r5, r3
 80093e4:	2d00      	cmp	r5, #0
 80093e6:	dd70      	ble.n	80094ca <_strtod_l+0x53a>
 80093e8:	f015 030f 	ands.w	r3, r5, #15
 80093ec:	d00a      	beq.n	8009404 <_strtod_l+0x474>
 80093ee:	494b      	ldr	r1, [pc, #300]	; (800951c <_strtod_l+0x58c>)
 80093f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80093f4:	4642      	mov	r2, r8
 80093f6:	464b      	mov	r3, r9
 80093f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093fc:	f7f7 f904 	bl	8000608 <__aeabi_dmul>
 8009400:	4680      	mov	r8, r0
 8009402:	4689      	mov	r9, r1
 8009404:	f035 050f 	bics.w	r5, r5, #15
 8009408:	d04d      	beq.n	80094a6 <_strtod_l+0x516>
 800940a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800940e:	dd22      	ble.n	8009456 <_strtod_l+0x4c6>
 8009410:	2500      	movs	r5, #0
 8009412:	46ab      	mov	fp, r5
 8009414:	9509      	str	r5, [sp, #36]	; 0x24
 8009416:	9505      	str	r5, [sp, #20]
 8009418:	2322      	movs	r3, #34	; 0x22
 800941a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8009524 <_strtod_l+0x594>
 800941e:	6023      	str	r3, [r4, #0]
 8009420:	f04f 0800 	mov.w	r8, #0
 8009424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009426:	2b00      	cmp	r3, #0
 8009428:	f43f aded 	beq.w	8009006 <_strtod_l+0x76>
 800942c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800942e:	4620      	mov	r0, r4
 8009430:	f7ff f924 	bl	800867c <_Bfree>
 8009434:	9905      	ldr	r1, [sp, #20]
 8009436:	4620      	mov	r0, r4
 8009438:	f7ff f920 	bl	800867c <_Bfree>
 800943c:	4659      	mov	r1, fp
 800943e:	4620      	mov	r0, r4
 8009440:	f7ff f91c 	bl	800867c <_Bfree>
 8009444:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009446:	4620      	mov	r0, r4
 8009448:	f7ff f918 	bl	800867c <_Bfree>
 800944c:	4629      	mov	r1, r5
 800944e:	4620      	mov	r0, r4
 8009450:	f7ff f914 	bl	800867c <_Bfree>
 8009454:	e5d7      	b.n	8009006 <_strtod_l+0x76>
 8009456:	4b32      	ldr	r3, [pc, #200]	; (8009520 <_strtod_l+0x590>)
 8009458:	9304      	str	r3, [sp, #16]
 800945a:	2300      	movs	r3, #0
 800945c:	112d      	asrs	r5, r5, #4
 800945e:	4640      	mov	r0, r8
 8009460:	4649      	mov	r1, r9
 8009462:	469a      	mov	sl, r3
 8009464:	2d01      	cmp	r5, #1
 8009466:	dc21      	bgt.n	80094ac <_strtod_l+0x51c>
 8009468:	b10b      	cbz	r3, 800946e <_strtod_l+0x4de>
 800946a:	4680      	mov	r8, r0
 800946c:	4689      	mov	r9, r1
 800946e:	492c      	ldr	r1, [pc, #176]	; (8009520 <_strtod_l+0x590>)
 8009470:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8009474:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009478:	4642      	mov	r2, r8
 800947a:	464b      	mov	r3, r9
 800947c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009480:	f7f7 f8c2 	bl	8000608 <__aeabi_dmul>
 8009484:	4b27      	ldr	r3, [pc, #156]	; (8009524 <_strtod_l+0x594>)
 8009486:	460a      	mov	r2, r1
 8009488:	400b      	ands	r3, r1
 800948a:	4927      	ldr	r1, [pc, #156]	; (8009528 <_strtod_l+0x598>)
 800948c:	428b      	cmp	r3, r1
 800948e:	4680      	mov	r8, r0
 8009490:	d8be      	bhi.n	8009410 <_strtod_l+0x480>
 8009492:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009496:	428b      	cmp	r3, r1
 8009498:	bf86      	itte	hi
 800949a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800952c <_strtod_l+0x59c>
 800949e:	f04f 38ff 	movhi.w	r8, #4294967295
 80094a2:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80094a6:	2300      	movs	r3, #0
 80094a8:	9304      	str	r3, [sp, #16]
 80094aa:	e07b      	b.n	80095a4 <_strtod_l+0x614>
 80094ac:	07ea      	lsls	r2, r5, #31
 80094ae:	d505      	bpl.n	80094bc <_strtod_l+0x52c>
 80094b0:	9b04      	ldr	r3, [sp, #16]
 80094b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b6:	f7f7 f8a7 	bl	8000608 <__aeabi_dmul>
 80094ba:	2301      	movs	r3, #1
 80094bc:	9a04      	ldr	r2, [sp, #16]
 80094be:	3208      	adds	r2, #8
 80094c0:	f10a 0a01 	add.w	sl, sl, #1
 80094c4:	106d      	asrs	r5, r5, #1
 80094c6:	9204      	str	r2, [sp, #16]
 80094c8:	e7cc      	b.n	8009464 <_strtod_l+0x4d4>
 80094ca:	d0ec      	beq.n	80094a6 <_strtod_l+0x516>
 80094cc:	426d      	negs	r5, r5
 80094ce:	f015 020f 	ands.w	r2, r5, #15
 80094d2:	d00a      	beq.n	80094ea <_strtod_l+0x55a>
 80094d4:	4b11      	ldr	r3, [pc, #68]	; (800951c <_strtod_l+0x58c>)
 80094d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094da:	4640      	mov	r0, r8
 80094dc:	4649      	mov	r1, r9
 80094de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e2:	f7f7 f9bb 	bl	800085c <__aeabi_ddiv>
 80094e6:	4680      	mov	r8, r0
 80094e8:	4689      	mov	r9, r1
 80094ea:	112d      	asrs	r5, r5, #4
 80094ec:	d0db      	beq.n	80094a6 <_strtod_l+0x516>
 80094ee:	2d1f      	cmp	r5, #31
 80094f0:	dd1e      	ble.n	8009530 <_strtod_l+0x5a0>
 80094f2:	2500      	movs	r5, #0
 80094f4:	46ab      	mov	fp, r5
 80094f6:	9509      	str	r5, [sp, #36]	; 0x24
 80094f8:	9505      	str	r5, [sp, #20]
 80094fa:	2322      	movs	r3, #34	; 0x22
 80094fc:	f04f 0800 	mov.w	r8, #0
 8009500:	f04f 0900 	mov.w	r9, #0
 8009504:	6023      	str	r3, [r4, #0]
 8009506:	e78d      	b.n	8009424 <_strtod_l+0x494>
 8009508:	0800ae99 	.word	0x0800ae99
 800950c:	0800b0c4 	.word	0x0800b0c4
 8009510:	0800ae91 	.word	0x0800ae91
 8009514:	0800aec8 	.word	0x0800aec8
 8009518:	0800b255 	.word	0x0800b255
 800951c:	0800afd8 	.word	0x0800afd8
 8009520:	0800afb0 	.word	0x0800afb0
 8009524:	7ff00000 	.word	0x7ff00000
 8009528:	7ca00000 	.word	0x7ca00000
 800952c:	7fefffff 	.word	0x7fefffff
 8009530:	f015 0310 	ands.w	r3, r5, #16
 8009534:	bf18      	it	ne
 8009536:	236a      	movne	r3, #106	; 0x6a
 8009538:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 80098dc <_strtod_l+0x94c>
 800953c:	9304      	str	r3, [sp, #16]
 800953e:	4640      	mov	r0, r8
 8009540:	4649      	mov	r1, r9
 8009542:	2300      	movs	r3, #0
 8009544:	07ea      	lsls	r2, r5, #31
 8009546:	d504      	bpl.n	8009552 <_strtod_l+0x5c2>
 8009548:	e9da 2300 	ldrd	r2, r3, [sl]
 800954c:	f7f7 f85c 	bl	8000608 <__aeabi_dmul>
 8009550:	2301      	movs	r3, #1
 8009552:	106d      	asrs	r5, r5, #1
 8009554:	f10a 0a08 	add.w	sl, sl, #8
 8009558:	d1f4      	bne.n	8009544 <_strtod_l+0x5b4>
 800955a:	b10b      	cbz	r3, 8009560 <_strtod_l+0x5d0>
 800955c:	4680      	mov	r8, r0
 800955e:	4689      	mov	r9, r1
 8009560:	9b04      	ldr	r3, [sp, #16]
 8009562:	b1bb      	cbz	r3, 8009594 <_strtod_l+0x604>
 8009564:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8009568:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800956c:	2b00      	cmp	r3, #0
 800956e:	4649      	mov	r1, r9
 8009570:	dd10      	ble.n	8009594 <_strtod_l+0x604>
 8009572:	2b1f      	cmp	r3, #31
 8009574:	f340 811e 	ble.w	80097b4 <_strtod_l+0x824>
 8009578:	2b34      	cmp	r3, #52	; 0x34
 800957a:	bfde      	ittt	le
 800957c:	f04f 33ff 	movle.w	r3, #4294967295
 8009580:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009584:	4093      	lslle	r3, r2
 8009586:	f04f 0800 	mov.w	r8, #0
 800958a:	bfcc      	ite	gt
 800958c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8009590:	ea03 0901 	andle.w	r9, r3, r1
 8009594:	2200      	movs	r2, #0
 8009596:	2300      	movs	r3, #0
 8009598:	4640      	mov	r0, r8
 800959a:	4649      	mov	r1, r9
 800959c:	f7f7 fa9c 	bl	8000ad8 <__aeabi_dcmpeq>
 80095a0:	2800      	cmp	r0, #0
 80095a2:	d1a6      	bne.n	80094f2 <_strtod_l+0x562>
 80095a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095a6:	9300      	str	r3, [sp, #0]
 80095a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80095aa:	4633      	mov	r3, r6
 80095ac:	465a      	mov	r2, fp
 80095ae:	4620      	mov	r0, r4
 80095b0:	f7ff f8cc 	bl	800874c <__s2b>
 80095b4:	9009      	str	r0, [sp, #36]	; 0x24
 80095b6:	2800      	cmp	r0, #0
 80095b8:	f43f af2a 	beq.w	8009410 <_strtod_l+0x480>
 80095bc:	9a08      	ldr	r2, [sp, #32]
 80095be:	9b05      	ldr	r3, [sp, #20]
 80095c0:	2a00      	cmp	r2, #0
 80095c2:	eba3 0307 	sub.w	r3, r3, r7
 80095c6:	bfa8      	it	ge
 80095c8:	2300      	movge	r3, #0
 80095ca:	930c      	str	r3, [sp, #48]	; 0x30
 80095cc:	2500      	movs	r5, #0
 80095ce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80095d2:	9312      	str	r3, [sp, #72]	; 0x48
 80095d4:	46ab      	mov	fp, r5
 80095d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095d8:	4620      	mov	r0, r4
 80095da:	6859      	ldr	r1, [r3, #4]
 80095dc:	f7ff f80e 	bl	80085fc <_Balloc>
 80095e0:	9005      	str	r0, [sp, #20]
 80095e2:	2800      	cmp	r0, #0
 80095e4:	f43f af18 	beq.w	8009418 <_strtod_l+0x488>
 80095e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095ea:	691a      	ldr	r2, [r3, #16]
 80095ec:	3202      	adds	r2, #2
 80095ee:	f103 010c 	add.w	r1, r3, #12
 80095f2:	0092      	lsls	r2, r2, #2
 80095f4:	300c      	adds	r0, #12
 80095f6:	f7fe f872 	bl	80076de <memcpy>
 80095fa:	ec49 8b10 	vmov	d0, r8, r9
 80095fe:	aa18      	add	r2, sp, #96	; 0x60
 8009600:	a917      	add	r1, sp, #92	; 0x5c
 8009602:	4620      	mov	r0, r4
 8009604:	f7ff fbd6 	bl	8008db4 <__d2b>
 8009608:	ec49 8b18 	vmov	d8, r8, r9
 800960c:	9016      	str	r0, [sp, #88]	; 0x58
 800960e:	2800      	cmp	r0, #0
 8009610:	f43f af02 	beq.w	8009418 <_strtod_l+0x488>
 8009614:	2101      	movs	r1, #1
 8009616:	4620      	mov	r0, r4
 8009618:	f7ff f930 	bl	800887c <__i2b>
 800961c:	4683      	mov	fp, r0
 800961e:	2800      	cmp	r0, #0
 8009620:	f43f aefa 	beq.w	8009418 <_strtod_l+0x488>
 8009624:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009626:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009628:	2e00      	cmp	r6, #0
 800962a:	bfab      	itete	ge
 800962c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800962e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8009630:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009632:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 8009636:	bfac      	ite	ge
 8009638:	eb06 0a03 	addge.w	sl, r6, r3
 800963c:	1b9f      	sublt	r7, r3, r6
 800963e:	9b04      	ldr	r3, [sp, #16]
 8009640:	1af6      	subs	r6, r6, r3
 8009642:	4416      	add	r6, r2
 8009644:	4ba0      	ldr	r3, [pc, #640]	; (80098c8 <_strtod_l+0x938>)
 8009646:	3e01      	subs	r6, #1
 8009648:	429e      	cmp	r6, r3
 800964a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800964e:	f280 80c4 	bge.w	80097da <_strtod_l+0x84a>
 8009652:	1b9b      	subs	r3, r3, r6
 8009654:	2b1f      	cmp	r3, #31
 8009656:	eba2 0203 	sub.w	r2, r2, r3
 800965a:	f04f 0101 	mov.w	r1, #1
 800965e:	f300 80b0 	bgt.w	80097c2 <_strtod_l+0x832>
 8009662:	fa01 f303 	lsl.w	r3, r1, r3
 8009666:	930e      	str	r3, [sp, #56]	; 0x38
 8009668:	2300      	movs	r3, #0
 800966a:	930d      	str	r3, [sp, #52]	; 0x34
 800966c:	eb0a 0602 	add.w	r6, sl, r2
 8009670:	9b04      	ldr	r3, [sp, #16]
 8009672:	45b2      	cmp	sl, r6
 8009674:	4417      	add	r7, r2
 8009676:	441f      	add	r7, r3
 8009678:	4653      	mov	r3, sl
 800967a:	bfa8      	it	ge
 800967c:	4633      	movge	r3, r6
 800967e:	42bb      	cmp	r3, r7
 8009680:	bfa8      	it	ge
 8009682:	463b      	movge	r3, r7
 8009684:	2b00      	cmp	r3, #0
 8009686:	bfc2      	ittt	gt
 8009688:	1af6      	subgt	r6, r6, r3
 800968a:	1aff      	subgt	r7, r7, r3
 800968c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8009690:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009692:	2b00      	cmp	r3, #0
 8009694:	dd17      	ble.n	80096c6 <_strtod_l+0x736>
 8009696:	4659      	mov	r1, fp
 8009698:	461a      	mov	r2, r3
 800969a:	4620      	mov	r0, r4
 800969c:	f7ff f9ae 	bl	80089fc <__pow5mult>
 80096a0:	4683      	mov	fp, r0
 80096a2:	2800      	cmp	r0, #0
 80096a4:	f43f aeb8 	beq.w	8009418 <_strtod_l+0x488>
 80096a8:	4601      	mov	r1, r0
 80096aa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80096ac:	4620      	mov	r0, r4
 80096ae:	f7ff f8fb 	bl	80088a8 <__multiply>
 80096b2:	900b      	str	r0, [sp, #44]	; 0x2c
 80096b4:	2800      	cmp	r0, #0
 80096b6:	f43f aeaf 	beq.w	8009418 <_strtod_l+0x488>
 80096ba:	9916      	ldr	r1, [sp, #88]	; 0x58
 80096bc:	4620      	mov	r0, r4
 80096be:	f7fe ffdd 	bl	800867c <_Bfree>
 80096c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096c4:	9316      	str	r3, [sp, #88]	; 0x58
 80096c6:	2e00      	cmp	r6, #0
 80096c8:	f300 808c 	bgt.w	80097e4 <_strtod_l+0x854>
 80096cc:	9b08      	ldr	r3, [sp, #32]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	dd08      	ble.n	80096e4 <_strtod_l+0x754>
 80096d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80096d4:	9905      	ldr	r1, [sp, #20]
 80096d6:	4620      	mov	r0, r4
 80096d8:	f7ff f990 	bl	80089fc <__pow5mult>
 80096dc:	9005      	str	r0, [sp, #20]
 80096de:	2800      	cmp	r0, #0
 80096e0:	f43f ae9a 	beq.w	8009418 <_strtod_l+0x488>
 80096e4:	2f00      	cmp	r7, #0
 80096e6:	dd08      	ble.n	80096fa <_strtod_l+0x76a>
 80096e8:	9905      	ldr	r1, [sp, #20]
 80096ea:	463a      	mov	r2, r7
 80096ec:	4620      	mov	r0, r4
 80096ee:	f7ff f9df 	bl	8008ab0 <__lshift>
 80096f2:	9005      	str	r0, [sp, #20]
 80096f4:	2800      	cmp	r0, #0
 80096f6:	f43f ae8f 	beq.w	8009418 <_strtod_l+0x488>
 80096fa:	f1ba 0f00 	cmp.w	sl, #0
 80096fe:	dd08      	ble.n	8009712 <_strtod_l+0x782>
 8009700:	4659      	mov	r1, fp
 8009702:	4652      	mov	r2, sl
 8009704:	4620      	mov	r0, r4
 8009706:	f7ff f9d3 	bl	8008ab0 <__lshift>
 800970a:	4683      	mov	fp, r0
 800970c:	2800      	cmp	r0, #0
 800970e:	f43f ae83 	beq.w	8009418 <_strtod_l+0x488>
 8009712:	9a05      	ldr	r2, [sp, #20]
 8009714:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009716:	4620      	mov	r0, r4
 8009718:	f7ff fa52 	bl	8008bc0 <__mdiff>
 800971c:	4605      	mov	r5, r0
 800971e:	2800      	cmp	r0, #0
 8009720:	f43f ae7a 	beq.w	8009418 <_strtod_l+0x488>
 8009724:	68c3      	ldr	r3, [r0, #12]
 8009726:	930b      	str	r3, [sp, #44]	; 0x2c
 8009728:	2300      	movs	r3, #0
 800972a:	60c3      	str	r3, [r0, #12]
 800972c:	4659      	mov	r1, fp
 800972e:	f7ff fa2b 	bl	8008b88 <__mcmp>
 8009732:	2800      	cmp	r0, #0
 8009734:	da60      	bge.n	80097f8 <_strtod_l+0x868>
 8009736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009738:	ea53 0308 	orrs.w	r3, r3, r8
 800973c:	f040 8084 	bne.w	8009848 <_strtod_l+0x8b8>
 8009740:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009744:	2b00      	cmp	r3, #0
 8009746:	d17f      	bne.n	8009848 <_strtod_l+0x8b8>
 8009748:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800974c:	0d1b      	lsrs	r3, r3, #20
 800974e:	051b      	lsls	r3, r3, #20
 8009750:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009754:	d978      	bls.n	8009848 <_strtod_l+0x8b8>
 8009756:	696b      	ldr	r3, [r5, #20]
 8009758:	b913      	cbnz	r3, 8009760 <_strtod_l+0x7d0>
 800975a:	692b      	ldr	r3, [r5, #16]
 800975c:	2b01      	cmp	r3, #1
 800975e:	dd73      	ble.n	8009848 <_strtod_l+0x8b8>
 8009760:	4629      	mov	r1, r5
 8009762:	2201      	movs	r2, #1
 8009764:	4620      	mov	r0, r4
 8009766:	f7ff f9a3 	bl	8008ab0 <__lshift>
 800976a:	4659      	mov	r1, fp
 800976c:	4605      	mov	r5, r0
 800976e:	f7ff fa0b 	bl	8008b88 <__mcmp>
 8009772:	2800      	cmp	r0, #0
 8009774:	dd68      	ble.n	8009848 <_strtod_l+0x8b8>
 8009776:	9904      	ldr	r1, [sp, #16]
 8009778:	4a54      	ldr	r2, [pc, #336]	; (80098cc <_strtod_l+0x93c>)
 800977a:	464b      	mov	r3, r9
 800977c:	2900      	cmp	r1, #0
 800977e:	f000 8084 	beq.w	800988a <_strtod_l+0x8fa>
 8009782:	ea02 0109 	and.w	r1, r2, r9
 8009786:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800978a:	dc7e      	bgt.n	800988a <_strtod_l+0x8fa>
 800978c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009790:	f77f aeb3 	ble.w	80094fa <_strtod_l+0x56a>
 8009794:	4b4e      	ldr	r3, [pc, #312]	; (80098d0 <_strtod_l+0x940>)
 8009796:	4640      	mov	r0, r8
 8009798:	4649      	mov	r1, r9
 800979a:	2200      	movs	r2, #0
 800979c:	f7f6 ff34 	bl	8000608 <__aeabi_dmul>
 80097a0:	4b4a      	ldr	r3, [pc, #296]	; (80098cc <_strtod_l+0x93c>)
 80097a2:	400b      	ands	r3, r1
 80097a4:	4680      	mov	r8, r0
 80097a6:	4689      	mov	r9, r1
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	f47f ae3f 	bne.w	800942c <_strtod_l+0x49c>
 80097ae:	2322      	movs	r3, #34	; 0x22
 80097b0:	6023      	str	r3, [r4, #0]
 80097b2:	e63b      	b.n	800942c <_strtod_l+0x49c>
 80097b4:	f04f 32ff 	mov.w	r2, #4294967295
 80097b8:	fa02 f303 	lsl.w	r3, r2, r3
 80097bc:	ea03 0808 	and.w	r8, r3, r8
 80097c0:	e6e8      	b.n	8009594 <_strtod_l+0x604>
 80097c2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80097c6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80097ca:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80097ce:	36e2      	adds	r6, #226	; 0xe2
 80097d0:	fa01 f306 	lsl.w	r3, r1, r6
 80097d4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 80097d8:	e748      	b.n	800966c <_strtod_l+0x6dc>
 80097da:	2100      	movs	r1, #0
 80097dc:	2301      	movs	r3, #1
 80097de:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80097e2:	e743      	b.n	800966c <_strtod_l+0x6dc>
 80097e4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80097e6:	4632      	mov	r2, r6
 80097e8:	4620      	mov	r0, r4
 80097ea:	f7ff f961 	bl	8008ab0 <__lshift>
 80097ee:	9016      	str	r0, [sp, #88]	; 0x58
 80097f0:	2800      	cmp	r0, #0
 80097f2:	f47f af6b 	bne.w	80096cc <_strtod_l+0x73c>
 80097f6:	e60f      	b.n	8009418 <_strtod_l+0x488>
 80097f8:	46ca      	mov	sl, r9
 80097fa:	d171      	bne.n	80098e0 <_strtod_l+0x950>
 80097fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80097fe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009802:	b352      	cbz	r2, 800985a <_strtod_l+0x8ca>
 8009804:	4a33      	ldr	r2, [pc, #204]	; (80098d4 <_strtod_l+0x944>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d12a      	bne.n	8009860 <_strtod_l+0x8d0>
 800980a:	9b04      	ldr	r3, [sp, #16]
 800980c:	4641      	mov	r1, r8
 800980e:	b1fb      	cbz	r3, 8009850 <_strtod_l+0x8c0>
 8009810:	4b2e      	ldr	r3, [pc, #184]	; (80098cc <_strtod_l+0x93c>)
 8009812:	ea09 0303 	and.w	r3, r9, r3
 8009816:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800981a:	f04f 32ff 	mov.w	r2, #4294967295
 800981e:	d81a      	bhi.n	8009856 <_strtod_l+0x8c6>
 8009820:	0d1b      	lsrs	r3, r3, #20
 8009822:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009826:	fa02 f303 	lsl.w	r3, r2, r3
 800982a:	4299      	cmp	r1, r3
 800982c:	d118      	bne.n	8009860 <_strtod_l+0x8d0>
 800982e:	4b2a      	ldr	r3, [pc, #168]	; (80098d8 <_strtod_l+0x948>)
 8009830:	459a      	cmp	sl, r3
 8009832:	d102      	bne.n	800983a <_strtod_l+0x8aa>
 8009834:	3101      	adds	r1, #1
 8009836:	f43f adef 	beq.w	8009418 <_strtod_l+0x488>
 800983a:	4b24      	ldr	r3, [pc, #144]	; (80098cc <_strtod_l+0x93c>)
 800983c:	ea0a 0303 	and.w	r3, sl, r3
 8009840:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8009844:	f04f 0800 	mov.w	r8, #0
 8009848:	9b04      	ldr	r3, [sp, #16]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d1a2      	bne.n	8009794 <_strtod_l+0x804>
 800984e:	e5ed      	b.n	800942c <_strtod_l+0x49c>
 8009850:	f04f 33ff 	mov.w	r3, #4294967295
 8009854:	e7e9      	b.n	800982a <_strtod_l+0x89a>
 8009856:	4613      	mov	r3, r2
 8009858:	e7e7      	b.n	800982a <_strtod_l+0x89a>
 800985a:	ea53 0308 	orrs.w	r3, r3, r8
 800985e:	d08a      	beq.n	8009776 <_strtod_l+0x7e6>
 8009860:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009862:	b1e3      	cbz	r3, 800989e <_strtod_l+0x90e>
 8009864:	ea13 0f0a 	tst.w	r3, sl
 8009868:	d0ee      	beq.n	8009848 <_strtod_l+0x8b8>
 800986a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800986c:	9a04      	ldr	r2, [sp, #16]
 800986e:	4640      	mov	r0, r8
 8009870:	4649      	mov	r1, r9
 8009872:	b1c3      	cbz	r3, 80098a6 <_strtod_l+0x916>
 8009874:	f7ff fb6f 	bl	8008f56 <sulp>
 8009878:	4602      	mov	r2, r0
 800987a:	460b      	mov	r3, r1
 800987c:	ec51 0b18 	vmov	r0, r1, d8
 8009880:	f7f6 fd0c 	bl	800029c <__adddf3>
 8009884:	4680      	mov	r8, r0
 8009886:	4689      	mov	r9, r1
 8009888:	e7de      	b.n	8009848 <_strtod_l+0x8b8>
 800988a:	4013      	ands	r3, r2
 800988c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009890:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8009894:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8009898:	f04f 38ff 	mov.w	r8, #4294967295
 800989c:	e7d4      	b.n	8009848 <_strtod_l+0x8b8>
 800989e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80098a0:	ea13 0f08 	tst.w	r3, r8
 80098a4:	e7e0      	b.n	8009868 <_strtod_l+0x8d8>
 80098a6:	f7ff fb56 	bl	8008f56 <sulp>
 80098aa:	4602      	mov	r2, r0
 80098ac:	460b      	mov	r3, r1
 80098ae:	ec51 0b18 	vmov	r0, r1, d8
 80098b2:	f7f6 fcf1 	bl	8000298 <__aeabi_dsub>
 80098b6:	2200      	movs	r2, #0
 80098b8:	2300      	movs	r3, #0
 80098ba:	4680      	mov	r8, r0
 80098bc:	4689      	mov	r9, r1
 80098be:	f7f7 f90b 	bl	8000ad8 <__aeabi_dcmpeq>
 80098c2:	2800      	cmp	r0, #0
 80098c4:	d0c0      	beq.n	8009848 <_strtod_l+0x8b8>
 80098c6:	e618      	b.n	80094fa <_strtod_l+0x56a>
 80098c8:	fffffc02 	.word	0xfffffc02
 80098cc:	7ff00000 	.word	0x7ff00000
 80098d0:	39500000 	.word	0x39500000
 80098d4:	000fffff 	.word	0x000fffff
 80098d8:	7fefffff 	.word	0x7fefffff
 80098dc:	0800b0d8 	.word	0x0800b0d8
 80098e0:	4659      	mov	r1, fp
 80098e2:	4628      	mov	r0, r5
 80098e4:	f7ff fac0 	bl	8008e68 <__ratio>
 80098e8:	ec57 6b10 	vmov	r6, r7, d0
 80098ec:	ee10 0a10 	vmov	r0, s0
 80098f0:	2200      	movs	r2, #0
 80098f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80098f6:	4639      	mov	r1, r7
 80098f8:	f7f7 f902 	bl	8000b00 <__aeabi_dcmple>
 80098fc:	2800      	cmp	r0, #0
 80098fe:	d071      	beq.n	80099e4 <_strtod_l+0xa54>
 8009900:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009902:	2b00      	cmp	r3, #0
 8009904:	d17c      	bne.n	8009a00 <_strtod_l+0xa70>
 8009906:	f1b8 0f00 	cmp.w	r8, #0
 800990a:	d15a      	bne.n	80099c2 <_strtod_l+0xa32>
 800990c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009910:	2b00      	cmp	r3, #0
 8009912:	d15d      	bne.n	80099d0 <_strtod_l+0xa40>
 8009914:	4b90      	ldr	r3, [pc, #576]	; (8009b58 <_strtod_l+0xbc8>)
 8009916:	2200      	movs	r2, #0
 8009918:	4630      	mov	r0, r6
 800991a:	4639      	mov	r1, r7
 800991c:	f7f7 f8e6 	bl	8000aec <__aeabi_dcmplt>
 8009920:	2800      	cmp	r0, #0
 8009922:	d15c      	bne.n	80099de <_strtod_l+0xa4e>
 8009924:	4630      	mov	r0, r6
 8009926:	4639      	mov	r1, r7
 8009928:	4b8c      	ldr	r3, [pc, #560]	; (8009b5c <_strtod_l+0xbcc>)
 800992a:	2200      	movs	r2, #0
 800992c:	f7f6 fe6c 	bl	8000608 <__aeabi_dmul>
 8009930:	4606      	mov	r6, r0
 8009932:	460f      	mov	r7, r1
 8009934:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8009938:	9606      	str	r6, [sp, #24]
 800993a:	9307      	str	r3, [sp, #28]
 800993c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009940:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009944:	4b86      	ldr	r3, [pc, #536]	; (8009b60 <_strtod_l+0xbd0>)
 8009946:	ea0a 0303 	and.w	r3, sl, r3
 800994a:	930d      	str	r3, [sp, #52]	; 0x34
 800994c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800994e:	4b85      	ldr	r3, [pc, #532]	; (8009b64 <_strtod_l+0xbd4>)
 8009950:	429a      	cmp	r2, r3
 8009952:	f040 8090 	bne.w	8009a76 <_strtod_l+0xae6>
 8009956:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800995a:	ec49 8b10 	vmov	d0, r8, r9
 800995e:	f7ff f9b9 	bl	8008cd4 <__ulp>
 8009962:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009966:	ec51 0b10 	vmov	r0, r1, d0
 800996a:	f7f6 fe4d 	bl	8000608 <__aeabi_dmul>
 800996e:	4642      	mov	r2, r8
 8009970:	464b      	mov	r3, r9
 8009972:	f7f6 fc93 	bl	800029c <__adddf3>
 8009976:	460b      	mov	r3, r1
 8009978:	4979      	ldr	r1, [pc, #484]	; (8009b60 <_strtod_l+0xbd0>)
 800997a:	4a7b      	ldr	r2, [pc, #492]	; (8009b68 <_strtod_l+0xbd8>)
 800997c:	4019      	ands	r1, r3
 800997e:	4291      	cmp	r1, r2
 8009980:	4680      	mov	r8, r0
 8009982:	d944      	bls.n	8009a0e <_strtod_l+0xa7e>
 8009984:	ee18 2a90 	vmov	r2, s17
 8009988:	4b78      	ldr	r3, [pc, #480]	; (8009b6c <_strtod_l+0xbdc>)
 800998a:	429a      	cmp	r2, r3
 800998c:	d104      	bne.n	8009998 <_strtod_l+0xa08>
 800998e:	ee18 3a10 	vmov	r3, s16
 8009992:	3301      	adds	r3, #1
 8009994:	f43f ad40 	beq.w	8009418 <_strtod_l+0x488>
 8009998:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8009b6c <_strtod_l+0xbdc>
 800999c:	f04f 38ff 	mov.w	r8, #4294967295
 80099a0:	9916      	ldr	r1, [sp, #88]	; 0x58
 80099a2:	4620      	mov	r0, r4
 80099a4:	f7fe fe6a 	bl	800867c <_Bfree>
 80099a8:	9905      	ldr	r1, [sp, #20]
 80099aa:	4620      	mov	r0, r4
 80099ac:	f7fe fe66 	bl	800867c <_Bfree>
 80099b0:	4659      	mov	r1, fp
 80099b2:	4620      	mov	r0, r4
 80099b4:	f7fe fe62 	bl	800867c <_Bfree>
 80099b8:	4629      	mov	r1, r5
 80099ba:	4620      	mov	r0, r4
 80099bc:	f7fe fe5e 	bl	800867c <_Bfree>
 80099c0:	e609      	b.n	80095d6 <_strtod_l+0x646>
 80099c2:	f1b8 0f01 	cmp.w	r8, #1
 80099c6:	d103      	bne.n	80099d0 <_strtod_l+0xa40>
 80099c8:	f1b9 0f00 	cmp.w	r9, #0
 80099cc:	f43f ad95 	beq.w	80094fa <_strtod_l+0x56a>
 80099d0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8009b28 <_strtod_l+0xb98>
 80099d4:	4f60      	ldr	r7, [pc, #384]	; (8009b58 <_strtod_l+0xbc8>)
 80099d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80099da:	2600      	movs	r6, #0
 80099dc:	e7ae      	b.n	800993c <_strtod_l+0x9ac>
 80099de:	4f5f      	ldr	r7, [pc, #380]	; (8009b5c <_strtod_l+0xbcc>)
 80099e0:	2600      	movs	r6, #0
 80099e2:	e7a7      	b.n	8009934 <_strtod_l+0x9a4>
 80099e4:	4b5d      	ldr	r3, [pc, #372]	; (8009b5c <_strtod_l+0xbcc>)
 80099e6:	4630      	mov	r0, r6
 80099e8:	4639      	mov	r1, r7
 80099ea:	2200      	movs	r2, #0
 80099ec:	f7f6 fe0c 	bl	8000608 <__aeabi_dmul>
 80099f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099f2:	4606      	mov	r6, r0
 80099f4:	460f      	mov	r7, r1
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d09c      	beq.n	8009934 <_strtod_l+0x9a4>
 80099fa:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80099fe:	e79d      	b.n	800993c <_strtod_l+0x9ac>
 8009a00:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8009b30 <_strtod_l+0xba0>
 8009a04:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009a08:	ec57 6b17 	vmov	r6, r7, d7
 8009a0c:	e796      	b.n	800993c <_strtod_l+0x9ac>
 8009a0e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8009a12:	9b04      	ldr	r3, [sp, #16]
 8009a14:	46ca      	mov	sl, r9
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d1c2      	bne.n	80099a0 <_strtod_l+0xa10>
 8009a1a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009a1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009a20:	0d1b      	lsrs	r3, r3, #20
 8009a22:	051b      	lsls	r3, r3, #20
 8009a24:	429a      	cmp	r2, r3
 8009a26:	d1bb      	bne.n	80099a0 <_strtod_l+0xa10>
 8009a28:	4630      	mov	r0, r6
 8009a2a:	4639      	mov	r1, r7
 8009a2c:	f7f7 f94c 	bl	8000cc8 <__aeabi_d2lz>
 8009a30:	f7f6 fdbc 	bl	80005ac <__aeabi_l2d>
 8009a34:	4602      	mov	r2, r0
 8009a36:	460b      	mov	r3, r1
 8009a38:	4630      	mov	r0, r6
 8009a3a:	4639      	mov	r1, r7
 8009a3c:	f7f6 fc2c 	bl	8000298 <__aeabi_dsub>
 8009a40:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009a42:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009a46:	ea43 0308 	orr.w	r3, r3, r8
 8009a4a:	4313      	orrs	r3, r2
 8009a4c:	4606      	mov	r6, r0
 8009a4e:	460f      	mov	r7, r1
 8009a50:	d054      	beq.n	8009afc <_strtod_l+0xb6c>
 8009a52:	a339      	add	r3, pc, #228	; (adr r3, 8009b38 <_strtod_l+0xba8>)
 8009a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a58:	f7f7 f848 	bl	8000aec <__aeabi_dcmplt>
 8009a5c:	2800      	cmp	r0, #0
 8009a5e:	f47f ace5 	bne.w	800942c <_strtod_l+0x49c>
 8009a62:	a337      	add	r3, pc, #220	; (adr r3, 8009b40 <_strtod_l+0xbb0>)
 8009a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a68:	4630      	mov	r0, r6
 8009a6a:	4639      	mov	r1, r7
 8009a6c:	f7f7 f85c 	bl	8000b28 <__aeabi_dcmpgt>
 8009a70:	2800      	cmp	r0, #0
 8009a72:	d095      	beq.n	80099a0 <_strtod_l+0xa10>
 8009a74:	e4da      	b.n	800942c <_strtod_l+0x49c>
 8009a76:	9b04      	ldr	r3, [sp, #16]
 8009a78:	b333      	cbz	r3, 8009ac8 <_strtod_l+0xb38>
 8009a7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a7c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009a80:	d822      	bhi.n	8009ac8 <_strtod_l+0xb38>
 8009a82:	a331      	add	r3, pc, #196	; (adr r3, 8009b48 <_strtod_l+0xbb8>)
 8009a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a88:	4630      	mov	r0, r6
 8009a8a:	4639      	mov	r1, r7
 8009a8c:	f7f7 f838 	bl	8000b00 <__aeabi_dcmple>
 8009a90:	b1a0      	cbz	r0, 8009abc <_strtod_l+0xb2c>
 8009a92:	4639      	mov	r1, r7
 8009a94:	4630      	mov	r0, r6
 8009a96:	f7f7 f88f 	bl	8000bb8 <__aeabi_d2uiz>
 8009a9a:	2801      	cmp	r0, #1
 8009a9c:	bf38      	it	cc
 8009a9e:	2001      	movcc	r0, #1
 8009aa0:	f7f6 fd38 	bl	8000514 <__aeabi_ui2d>
 8009aa4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009aa6:	4606      	mov	r6, r0
 8009aa8:	460f      	mov	r7, r1
 8009aaa:	bb23      	cbnz	r3, 8009af6 <_strtod_l+0xb66>
 8009aac:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009ab0:	9010      	str	r0, [sp, #64]	; 0x40
 8009ab2:	9311      	str	r3, [sp, #68]	; 0x44
 8009ab4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009ab8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8009abc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009abe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009ac0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009ac4:	1a9b      	subs	r3, r3, r2
 8009ac6:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ac8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009acc:	eeb0 0a48 	vmov.f32	s0, s16
 8009ad0:	eef0 0a68 	vmov.f32	s1, s17
 8009ad4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009ad8:	f7ff f8fc 	bl	8008cd4 <__ulp>
 8009adc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8009ae0:	ec53 2b10 	vmov	r2, r3, d0
 8009ae4:	f7f6 fd90 	bl	8000608 <__aeabi_dmul>
 8009ae8:	ec53 2b18 	vmov	r2, r3, d8
 8009aec:	f7f6 fbd6 	bl	800029c <__adddf3>
 8009af0:	4680      	mov	r8, r0
 8009af2:	4689      	mov	r9, r1
 8009af4:	e78d      	b.n	8009a12 <_strtod_l+0xa82>
 8009af6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8009afa:	e7db      	b.n	8009ab4 <_strtod_l+0xb24>
 8009afc:	a314      	add	r3, pc, #80	; (adr r3, 8009b50 <_strtod_l+0xbc0>)
 8009afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b02:	f7f6 fff3 	bl	8000aec <__aeabi_dcmplt>
 8009b06:	e7b3      	b.n	8009a70 <_strtod_l+0xae0>
 8009b08:	2300      	movs	r3, #0
 8009b0a:	930a      	str	r3, [sp, #40]	; 0x28
 8009b0c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009b0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009b10:	6013      	str	r3, [r2, #0]
 8009b12:	f7ff ba7c 	b.w	800900e <_strtod_l+0x7e>
 8009b16:	2a65      	cmp	r2, #101	; 0x65
 8009b18:	f43f ab75 	beq.w	8009206 <_strtod_l+0x276>
 8009b1c:	2a45      	cmp	r2, #69	; 0x45
 8009b1e:	f43f ab72 	beq.w	8009206 <_strtod_l+0x276>
 8009b22:	2301      	movs	r3, #1
 8009b24:	f7ff bbaa 	b.w	800927c <_strtod_l+0x2ec>
 8009b28:	00000000 	.word	0x00000000
 8009b2c:	bff00000 	.word	0xbff00000
 8009b30:	00000000 	.word	0x00000000
 8009b34:	3ff00000 	.word	0x3ff00000
 8009b38:	94a03595 	.word	0x94a03595
 8009b3c:	3fdfffff 	.word	0x3fdfffff
 8009b40:	35afe535 	.word	0x35afe535
 8009b44:	3fe00000 	.word	0x3fe00000
 8009b48:	ffc00000 	.word	0xffc00000
 8009b4c:	41dfffff 	.word	0x41dfffff
 8009b50:	94a03595 	.word	0x94a03595
 8009b54:	3fcfffff 	.word	0x3fcfffff
 8009b58:	3ff00000 	.word	0x3ff00000
 8009b5c:	3fe00000 	.word	0x3fe00000
 8009b60:	7ff00000 	.word	0x7ff00000
 8009b64:	7fe00000 	.word	0x7fe00000
 8009b68:	7c9fffff 	.word	0x7c9fffff
 8009b6c:	7fefffff 	.word	0x7fefffff

08009b70 <_strtod_r>:
 8009b70:	4b01      	ldr	r3, [pc, #4]	; (8009b78 <_strtod_r+0x8>)
 8009b72:	f7ff ba0d 	b.w	8008f90 <_strtod_l>
 8009b76:	bf00      	nop
 8009b78:	20000070 	.word	0x20000070

08009b7c <_strtol_l.constprop.0>:
 8009b7c:	2b01      	cmp	r3, #1
 8009b7e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b82:	d001      	beq.n	8009b88 <_strtol_l.constprop.0+0xc>
 8009b84:	2b24      	cmp	r3, #36	; 0x24
 8009b86:	d906      	bls.n	8009b96 <_strtol_l.constprop.0+0x1a>
 8009b88:	f7fd fd7c 	bl	8007684 <__errno>
 8009b8c:	2316      	movs	r3, #22
 8009b8e:	6003      	str	r3, [r0, #0]
 8009b90:	2000      	movs	r0, #0
 8009b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b96:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009c7c <_strtol_l.constprop.0+0x100>
 8009b9a:	460d      	mov	r5, r1
 8009b9c:	462e      	mov	r6, r5
 8009b9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009ba2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8009ba6:	f017 0708 	ands.w	r7, r7, #8
 8009baa:	d1f7      	bne.n	8009b9c <_strtol_l.constprop.0+0x20>
 8009bac:	2c2d      	cmp	r4, #45	; 0x2d
 8009bae:	d132      	bne.n	8009c16 <_strtol_l.constprop.0+0x9a>
 8009bb0:	782c      	ldrb	r4, [r5, #0]
 8009bb2:	2701      	movs	r7, #1
 8009bb4:	1cb5      	adds	r5, r6, #2
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d05b      	beq.n	8009c72 <_strtol_l.constprop.0+0xf6>
 8009bba:	2b10      	cmp	r3, #16
 8009bbc:	d109      	bne.n	8009bd2 <_strtol_l.constprop.0+0x56>
 8009bbe:	2c30      	cmp	r4, #48	; 0x30
 8009bc0:	d107      	bne.n	8009bd2 <_strtol_l.constprop.0+0x56>
 8009bc2:	782c      	ldrb	r4, [r5, #0]
 8009bc4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009bc8:	2c58      	cmp	r4, #88	; 0x58
 8009bca:	d14d      	bne.n	8009c68 <_strtol_l.constprop.0+0xec>
 8009bcc:	786c      	ldrb	r4, [r5, #1]
 8009bce:	2310      	movs	r3, #16
 8009bd0:	3502      	adds	r5, #2
 8009bd2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009bd6:	f108 38ff 	add.w	r8, r8, #4294967295
 8009bda:	f04f 0e00 	mov.w	lr, #0
 8009bde:	fbb8 f9f3 	udiv	r9, r8, r3
 8009be2:	4676      	mov	r6, lr
 8009be4:	fb03 8a19 	mls	sl, r3, r9, r8
 8009be8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8009bec:	f1bc 0f09 	cmp.w	ip, #9
 8009bf0:	d816      	bhi.n	8009c20 <_strtol_l.constprop.0+0xa4>
 8009bf2:	4664      	mov	r4, ip
 8009bf4:	42a3      	cmp	r3, r4
 8009bf6:	dd24      	ble.n	8009c42 <_strtol_l.constprop.0+0xc6>
 8009bf8:	f1be 3fff 	cmp.w	lr, #4294967295
 8009bfc:	d008      	beq.n	8009c10 <_strtol_l.constprop.0+0x94>
 8009bfe:	45b1      	cmp	r9, r6
 8009c00:	d31c      	bcc.n	8009c3c <_strtol_l.constprop.0+0xc0>
 8009c02:	d101      	bne.n	8009c08 <_strtol_l.constprop.0+0x8c>
 8009c04:	45a2      	cmp	sl, r4
 8009c06:	db19      	blt.n	8009c3c <_strtol_l.constprop.0+0xc0>
 8009c08:	fb06 4603 	mla	r6, r6, r3, r4
 8009c0c:	f04f 0e01 	mov.w	lr, #1
 8009c10:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009c14:	e7e8      	b.n	8009be8 <_strtol_l.constprop.0+0x6c>
 8009c16:	2c2b      	cmp	r4, #43	; 0x2b
 8009c18:	bf04      	itt	eq
 8009c1a:	782c      	ldrbeq	r4, [r5, #0]
 8009c1c:	1cb5      	addeq	r5, r6, #2
 8009c1e:	e7ca      	b.n	8009bb6 <_strtol_l.constprop.0+0x3a>
 8009c20:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8009c24:	f1bc 0f19 	cmp.w	ip, #25
 8009c28:	d801      	bhi.n	8009c2e <_strtol_l.constprop.0+0xb2>
 8009c2a:	3c37      	subs	r4, #55	; 0x37
 8009c2c:	e7e2      	b.n	8009bf4 <_strtol_l.constprop.0+0x78>
 8009c2e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8009c32:	f1bc 0f19 	cmp.w	ip, #25
 8009c36:	d804      	bhi.n	8009c42 <_strtol_l.constprop.0+0xc6>
 8009c38:	3c57      	subs	r4, #87	; 0x57
 8009c3a:	e7db      	b.n	8009bf4 <_strtol_l.constprop.0+0x78>
 8009c3c:	f04f 3eff 	mov.w	lr, #4294967295
 8009c40:	e7e6      	b.n	8009c10 <_strtol_l.constprop.0+0x94>
 8009c42:	f1be 3fff 	cmp.w	lr, #4294967295
 8009c46:	d105      	bne.n	8009c54 <_strtol_l.constprop.0+0xd8>
 8009c48:	2322      	movs	r3, #34	; 0x22
 8009c4a:	6003      	str	r3, [r0, #0]
 8009c4c:	4646      	mov	r6, r8
 8009c4e:	b942      	cbnz	r2, 8009c62 <_strtol_l.constprop.0+0xe6>
 8009c50:	4630      	mov	r0, r6
 8009c52:	e79e      	b.n	8009b92 <_strtol_l.constprop.0+0x16>
 8009c54:	b107      	cbz	r7, 8009c58 <_strtol_l.constprop.0+0xdc>
 8009c56:	4276      	negs	r6, r6
 8009c58:	2a00      	cmp	r2, #0
 8009c5a:	d0f9      	beq.n	8009c50 <_strtol_l.constprop.0+0xd4>
 8009c5c:	f1be 0f00 	cmp.w	lr, #0
 8009c60:	d000      	beq.n	8009c64 <_strtol_l.constprop.0+0xe8>
 8009c62:	1e69      	subs	r1, r5, #1
 8009c64:	6011      	str	r1, [r2, #0]
 8009c66:	e7f3      	b.n	8009c50 <_strtol_l.constprop.0+0xd4>
 8009c68:	2430      	movs	r4, #48	; 0x30
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d1b1      	bne.n	8009bd2 <_strtol_l.constprop.0+0x56>
 8009c6e:	2308      	movs	r3, #8
 8009c70:	e7af      	b.n	8009bd2 <_strtol_l.constprop.0+0x56>
 8009c72:	2c30      	cmp	r4, #48	; 0x30
 8009c74:	d0a5      	beq.n	8009bc2 <_strtol_l.constprop.0+0x46>
 8009c76:	230a      	movs	r3, #10
 8009c78:	e7ab      	b.n	8009bd2 <_strtol_l.constprop.0+0x56>
 8009c7a:	bf00      	nop
 8009c7c:	0800b101 	.word	0x0800b101

08009c80 <_strtol_r>:
 8009c80:	f7ff bf7c 	b.w	8009b7c <_strtol_l.constprop.0>

08009c84 <__ssputs_r>:
 8009c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c88:	688e      	ldr	r6, [r1, #8]
 8009c8a:	461f      	mov	r7, r3
 8009c8c:	42be      	cmp	r6, r7
 8009c8e:	680b      	ldr	r3, [r1, #0]
 8009c90:	4682      	mov	sl, r0
 8009c92:	460c      	mov	r4, r1
 8009c94:	4690      	mov	r8, r2
 8009c96:	d82c      	bhi.n	8009cf2 <__ssputs_r+0x6e>
 8009c98:	898a      	ldrh	r2, [r1, #12]
 8009c9a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009c9e:	d026      	beq.n	8009cee <__ssputs_r+0x6a>
 8009ca0:	6965      	ldr	r5, [r4, #20]
 8009ca2:	6909      	ldr	r1, [r1, #16]
 8009ca4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009ca8:	eba3 0901 	sub.w	r9, r3, r1
 8009cac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009cb0:	1c7b      	adds	r3, r7, #1
 8009cb2:	444b      	add	r3, r9
 8009cb4:	106d      	asrs	r5, r5, #1
 8009cb6:	429d      	cmp	r5, r3
 8009cb8:	bf38      	it	cc
 8009cba:	461d      	movcc	r5, r3
 8009cbc:	0553      	lsls	r3, r2, #21
 8009cbe:	d527      	bpl.n	8009d10 <__ssputs_r+0x8c>
 8009cc0:	4629      	mov	r1, r5
 8009cc2:	f7fe fc0f 	bl	80084e4 <_malloc_r>
 8009cc6:	4606      	mov	r6, r0
 8009cc8:	b360      	cbz	r0, 8009d24 <__ssputs_r+0xa0>
 8009cca:	6921      	ldr	r1, [r4, #16]
 8009ccc:	464a      	mov	r2, r9
 8009cce:	f7fd fd06 	bl	80076de <memcpy>
 8009cd2:	89a3      	ldrh	r3, [r4, #12]
 8009cd4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009cd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009cdc:	81a3      	strh	r3, [r4, #12]
 8009cde:	6126      	str	r6, [r4, #16]
 8009ce0:	6165      	str	r5, [r4, #20]
 8009ce2:	444e      	add	r6, r9
 8009ce4:	eba5 0509 	sub.w	r5, r5, r9
 8009ce8:	6026      	str	r6, [r4, #0]
 8009cea:	60a5      	str	r5, [r4, #8]
 8009cec:	463e      	mov	r6, r7
 8009cee:	42be      	cmp	r6, r7
 8009cf0:	d900      	bls.n	8009cf4 <__ssputs_r+0x70>
 8009cf2:	463e      	mov	r6, r7
 8009cf4:	6820      	ldr	r0, [r4, #0]
 8009cf6:	4632      	mov	r2, r6
 8009cf8:	4641      	mov	r1, r8
 8009cfa:	f000 f9c9 	bl	800a090 <memmove>
 8009cfe:	68a3      	ldr	r3, [r4, #8]
 8009d00:	1b9b      	subs	r3, r3, r6
 8009d02:	60a3      	str	r3, [r4, #8]
 8009d04:	6823      	ldr	r3, [r4, #0]
 8009d06:	4433      	add	r3, r6
 8009d08:	6023      	str	r3, [r4, #0]
 8009d0a:	2000      	movs	r0, #0
 8009d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d10:	462a      	mov	r2, r5
 8009d12:	f000 fd9e 	bl	800a852 <_realloc_r>
 8009d16:	4606      	mov	r6, r0
 8009d18:	2800      	cmp	r0, #0
 8009d1a:	d1e0      	bne.n	8009cde <__ssputs_r+0x5a>
 8009d1c:	6921      	ldr	r1, [r4, #16]
 8009d1e:	4650      	mov	r0, sl
 8009d20:	f7fe fb6c 	bl	80083fc <_free_r>
 8009d24:	230c      	movs	r3, #12
 8009d26:	f8ca 3000 	str.w	r3, [sl]
 8009d2a:	89a3      	ldrh	r3, [r4, #12]
 8009d2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d30:	81a3      	strh	r3, [r4, #12]
 8009d32:	f04f 30ff 	mov.w	r0, #4294967295
 8009d36:	e7e9      	b.n	8009d0c <__ssputs_r+0x88>

08009d38 <_svfiprintf_r>:
 8009d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d3c:	4698      	mov	r8, r3
 8009d3e:	898b      	ldrh	r3, [r1, #12]
 8009d40:	061b      	lsls	r3, r3, #24
 8009d42:	b09d      	sub	sp, #116	; 0x74
 8009d44:	4607      	mov	r7, r0
 8009d46:	460d      	mov	r5, r1
 8009d48:	4614      	mov	r4, r2
 8009d4a:	d50e      	bpl.n	8009d6a <_svfiprintf_r+0x32>
 8009d4c:	690b      	ldr	r3, [r1, #16]
 8009d4e:	b963      	cbnz	r3, 8009d6a <_svfiprintf_r+0x32>
 8009d50:	2140      	movs	r1, #64	; 0x40
 8009d52:	f7fe fbc7 	bl	80084e4 <_malloc_r>
 8009d56:	6028      	str	r0, [r5, #0]
 8009d58:	6128      	str	r0, [r5, #16]
 8009d5a:	b920      	cbnz	r0, 8009d66 <_svfiprintf_r+0x2e>
 8009d5c:	230c      	movs	r3, #12
 8009d5e:	603b      	str	r3, [r7, #0]
 8009d60:	f04f 30ff 	mov.w	r0, #4294967295
 8009d64:	e0d0      	b.n	8009f08 <_svfiprintf_r+0x1d0>
 8009d66:	2340      	movs	r3, #64	; 0x40
 8009d68:	616b      	str	r3, [r5, #20]
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	9309      	str	r3, [sp, #36]	; 0x24
 8009d6e:	2320      	movs	r3, #32
 8009d70:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009d74:	f8cd 800c 	str.w	r8, [sp, #12]
 8009d78:	2330      	movs	r3, #48	; 0x30
 8009d7a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009f20 <_svfiprintf_r+0x1e8>
 8009d7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009d82:	f04f 0901 	mov.w	r9, #1
 8009d86:	4623      	mov	r3, r4
 8009d88:	469a      	mov	sl, r3
 8009d8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d8e:	b10a      	cbz	r2, 8009d94 <_svfiprintf_r+0x5c>
 8009d90:	2a25      	cmp	r2, #37	; 0x25
 8009d92:	d1f9      	bne.n	8009d88 <_svfiprintf_r+0x50>
 8009d94:	ebba 0b04 	subs.w	fp, sl, r4
 8009d98:	d00b      	beq.n	8009db2 <_svfiprintf_r+0x7a>
 8009d9a:	465b      	mov	r3, fp
 8009d9c:	4622      	mov	r2, r4
 8009d9e:	4629      	mov	r1, r5
 8009da0:	4638      	mov	r0, r7
 8009da2:	f7ff ff6f 	bl	8009c84 <__ssputs_r>
 8009da6:	3001      	adds	r0, #1
 8009da8:	f000 80a9 	beq.w	8009efe <_svfiprintf_r+0x1c6>
 8009dac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009dae:	445a      	add	r2, fp
 8009db0:	9209      	str	r2, [sp, #36]	; 0x24
 8009db2:	f89a 3000 	ldrb.w	r3, [sl]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	f000 80a1 	beq.w	8009efe <_svfiprintf_r+0x1c6>
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	f04f 32ff 	mov.w	r2, #4294967295
 8009dc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009dc6:	f10a 0a01 	add.w	sl, sl, #1
 8009dca:	9304      	str	r3, [sp, #16]
 8009dcc:	9307      	str	r3, [sp, #28]
 8009dce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009dd2:	931a      	str	r3, [sp, #104]	; 0x68
 8009dd4:	4654      	mov	r4, sl
 8009dd6:	2205      	movs	r2, #5
 8009dd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ddc:	4850      	ldr	r0, [pc, #320]	; (8009f20 <_svfiprintf_r+0x1e8>)
 8009dde:	f7f6 f9ff 	bl	80001e0 <memchr>
 8009de2:	9a04      	ldr	r2, [sp, #16]
 8009de4:	b9d8      	cbnz	r0, 8009e1e <_svfiprintf_r+0xe6>
 8009de6:	06d0      	lsls	r0, r2, #27
 8009de8:	bf44      	itt	mi
 8009dea:	2320      	movmi	r3, #32
 8009dec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009df0:	0711      	lsls	r1, r2, #28
 8009df2:	bf44      	itt	mi
 8009df4:	232b      	movmi	r3, #43	; 0x2b
 8009df6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009dfa:	f89a 3000 	ldrb.w	r3, [sl]
 8009dfe:	2b2a      	cmp	r3, #42	; 0x2a
 8009e00:	d015      	beq.n	8009e2e <_svfiprintf_r+0xf6>
 8009e02:	9a07      	ldr	r2, [sp, #28]
 8009e04:	4654      	mov	r4, sl
 8009e06:	2000      	movs	r0, #0
 8009e08:	f04f 0c0a 	mov.w	ip, #10
 8009e0c:	4621      	mov	r1, r4
 8009e0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e12:	3b30      	subs	r3, #48	; 0x30
 8009e14:	2b09      	cmp	r3, #9
 8009e16:	d94d      	bls.n	8009eb4 <_svfiprintf_r+0x17c>
 8009e18:	b1b0      	cbz	r0, 8009e48 <_svfiprintf_r+0x110>
 8009e1a:	9207      	str	r2, [sp, #28]
 8009e1c:	e014      	b.n	8009e48 <_svfiprintf_r+0x110>
 8009e1e:	eba0 0308 	sub.w	r3, r0, r8
 8009e22:	fa09 f303 	lsl.w	r3, r9, r3
 8009e26:	4313      	orrs	r3, r2
 8009e28:	9304      	str	r3, [sp, #16]
 8009e2a:	46a2      	mov	sl, r4
 8009e2c:	e7d2      	b.n	8009dd4 <_svfiprintf_r+0x9c>
 8009e2e:	9b03      	ldr	r3, [sp, #12]
 8009e30:	1d19      	adds	r1, r3, #4
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	9103      	str	r1, [sp, #12]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	bfbb      	ittet	lt
 8009e3a:	425b      	neglt	r3, r3
 8009e3c:	f042 0202 	orrlt.w	r2, r2, #2
 8009e40:	9307      	strge	r3, [sp, #28]
 8009e42:	9307      	strlt	r3, [sp, #28]
 8009e44:	bfb8      	it	lt
 8009e46:	9204      	strlt	r2, [sp, #16]
 8009e48:	7823      	ldrb	r3, [r4, #0]
 8009e4a:	2b2e      	cmp	r3, #46	; 0x2e
 8009e4c:	d10c      	bne.n	8009e68 <_svfiprintf_r+0x130>
 8009e4e:	7863      	ldrb	r3, [r4, #1]
 8009e50:	2b2a      	cmp	r3, #42	; 0x2a
 8009e52:	d134      	bne.n	8009ebe <_svfiprintf_r+0x186>
 8009e54:	9b03      	ldr	r3, [sp, #12]
 8009e56:	1d1a      	adds	r2, r3, #4
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	9203      	str	r2, [sp, #12]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	bfb8      	it	lt
 8009e60:	f04f 33ff 	movlt.w	r3, #4294967295
 8009e64:	3402      	adds	r4, #2
 8009e66:	9305      	str	r3, [sp, #20]
 8009e68:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009f30 <_svfiprintf_r+0x1f8>
 8009e6c:	7821      	ldrb	r1, [r4, #0]
 8009e6e:	2203      	movs	r2, #3
 8009e70:	4650      	mov	r0, sl
 8009e72:	f7f6 f9b5 	bl	80001e0 <memchr>
 8009e76:	b138      	cbz	r0, 8009e88 <_svfiprintf_r+0x150>
 8009e78:	9b04      	ldr	r3, [sp, #16]
 8009e7a:	eba0 000a 	sub.w	r0, r0, sl
 8009e7e:	2240      	movs	r2, #64	; 0x40
 8009e80:	4082      	lsls	r2, r0
 8009e82:	4313      	orrs	r3, r2
 8009e84:	3401      	adds	r4, #1
 8009e86:	9304      	str	r3, [sp, #16]
 8009e88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e8c:	4825      	ldr	r0, [pc, #148]	; (8009f24 <_svfiprintf_r+0x1ec>)
 8009e8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009e92:	2206      	movs	r2, #6
 8009e94:	f7f6 f9a4 	bl	80001e0 <memchr>
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	d038      	beq.n	8009f0e <_svfiprintf_r+0x1d6>
 8009e9c:	4b22      	ldr	r3, [pc, #136]	; (8009f28 <_svfiprintf_r+0x1f0>)
 8009e9e:	bb1b      	cbnz	r3, 8009ee8 <_svfiprintf_r+0x1b0>
 8009ea0:	9b03      	ldr	r3, [sp, #12]
 8009ea2:	3307      	adds	r3, #7
 8009ea4:	f023 0307 	bic.w	r3, r3, #7
 8009ea8:	3308      	adds	r3, #8
 8009eaa:	9303      	str	r3, [sp, #12]
 8009eac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009eae:	4433      	add	r3, r6
 8009eb0:	9309      	str	r3, [sp, #36]	; 0x24
 8009eb2:	e768      	b.n	8009d86 <_svfiprintf_r+0x4e>
 8009eb4:	fb0c 3202 	mla	r2, ip, r2, r3
 8009eb8:	460c      	mov	r4, r1
 8009eba:	2001      	movs	r0, #1
 8009ebc:	e7a6      	b.n	8009e0c <_svfiprintf_r+0xd4>
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	3401      	adds	r4, #1
 8009ec2:	9305      	str	r3, [sp, #20]
 8009ec4:	4619      	mov	r1, r3
 8009ec6:	f04f 0c0a 	mov.w	ip, #10
 8009eca:	4620      	mov	r0, r4
 8009ecc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ed0:	3a30      	subs	r2, #48	; 0x30
 8009ed2:	2a09      	cmp	r2, #9
 8009ed4:	d903      	bls.n	8009ede <_svfiprintf_r+0x1a6>
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d0c6      	beq.n	8009e68 <_svfiprintf_r+0x130>
 8009eda:	9105      	str	r1, [sp, #20]
 8009edc:	e7c4      	b.n	8009e68 <_svfiprintf_r+0x130>
 8009ede:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ee2:	4604      	mov	r4, r0
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	e7f0      	b.n	8009eca <_svfiprintf_r+0x192>
 8009ee8:	ab03      	add	r3, sp, #12
 8009eea:	9300      	str	r3, [sp, #0]
 8009eec:	462a      	mov	r2, r5
 8009eee:	4b0f      	ldr	r3, [pc, #60]	; (8009f2c <_svfiprintf_r+0x1f4>)
 8009ef0:	a904      	add	r1, sp, #16
 8009ef2:	4638      	mov	r0, r7
 8009ef4:	f7fc fc78 	bl	80067e8 <_printf_float>
 8009ef8:	1c42      	adds	r2, r0, #1
 8009efa:	4606      	mov	r6, r0
 8009efc:	d1d6      	bne.n	8009eac <_svfiprintf_r+0x174>
 8009efe:	89ab      	ldrh	r3, [r5, #12]
 8009f00:	065b      	lsls	r3, r3, #25
 8009f02:	f53f af2d 	bmi.w	8009d60 <_svfiprintf_r+0x28>
 8009f06:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f08:	b01d      	add	sp, #116	; 0x74
 8009f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f0e:	ab03      	add	r3, sp, #12
 8009f10:	9300      	str	r3, [sp, #0]
 8009f12:	462a      	mov	r2, r5
 8009f14:	4b05      	ldr	r3, [pc, #20]	; (8009f2c <_svfiprintf_r+0x1f4>)
 8009f16:	a904      	add	r1, sp, #16
 8009f18:	4638      	mov	r0, r7
 8009f1a:	f7fc ff09 	bl	8006d30 <_printf_i>
 8009f1e:	e7eb      	b.n	8009ef8 <_svfiprintf_r+0x1c0>
 8009f20:	0800b201 	.word	0x0800b201
 8009f24:	0800b20b 	.word	0x0800b20b
 8009f28:	080067e9 	.word	0x080067e9
 8009f2c:	08009c85 	.word	0x08009c85
 8009f30:	0800b207 	.word	0x0800b207

08009f34 <__sflush_r>:
 8009f34:	898a      	ldrh	r2, [r1, #12]
 8009f36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f3a:	4605      	mov	r5, r0
 8009f3c:	0710      	lsls	r0, r2, #28
 8009f3e:	460c      	mov	r4, r1
 8009f40:	d458      	bmi.n	8009ff4 <__sflush_r+0xc0>
 8009f42:	684b      	ldr	r3, [r1, #4]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	dc05      	bgt.n	8009f54 <__sflush_r+0x20>
 8009f48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	dc02      	bgt.n	8009f54 <__sflush_r+0x20>
 8009f4e:	2000      	movs	r0, #0
 8009f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f56:	2e00      	cmp	r6, #0
 8009f58:	d0f9      	beq.n	8009f4e <__sflush_r+0x1a>
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009f60:	682f      	ldr	r7, [r5, #0]
 8009f62:	6a21      	ldr	r1, [r4, #32]
 8009f64:	602b      	str	r3, [r5, #0]
 8009f66:	d032      	beq.n	8009fce <__sflush_r+0x9a>
 8009f68:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009f6a:	89a3      	ldrh	r3, [r4, #12]
 8009f6c:	075a      	lsls	r2, r3, #29
 8009f6e:	d505      	bpl.n	8009f7c <__sflush_r+0x48>
 8009f70:	6863      	ldr	r3, [r4, #4]
 8009f72:	1ac0      	subs	r0, r0, r3
 8009f74:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009f76:	b10b      	cbz	r3, 8009f7c <__sflush_r+0x48>
 8009f78:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009f7a:	1ac0      	subs	r0, r0, r3
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	4602      	mov	r2, r0
 8009f80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009f82:	6a21      	ldr	r1, [r4, #32]
 8009f84:	4628      	mov	r0, r5
 8009f86:	47b0      	blx	r6
 8009f88:	1c43      	adds	r3, r0, #1
 8009f8a:	89a3      	ldrh	r3, [r4, #12]
 8009f8c:	d106      	bne.n	8009f9c <__sflush_r+0x68>
 8009f8e:	6829      	ldr	r1, [r5, #0]
 8009f90:	291d      	cmp	r1, #29
 8009f92:	d82b      	bhi.n	8009fec <__sflush_r+0xb8>
 8009f94:	4a29      	ldr	r2, [pc, #164]	; (800a03c <__sflush_r+0x108>)
 8009f96:	410a      	asrs	r2, r1
 8009f98:	07d6      	lsls	r6, r2, #31
 8009f9a:	d427      	bmi.n	8009fec <__sflush_r+0xb8>
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	6062      	str	r2, [r4, #4]
 8009fa0:	04d9      	lsls	r1, r3, #19
 8009fa2:	6922      	ldr	r2, [r4, #16]
 8009fa4:	6022      	str	r2, [r4, #0]
 8009fa6:	d504      	bpl.n	8009fb2 <__sflush_r+0x7e>
 8009fa8:	1c42      	adds	r2, r0, #1
 8009faa:	d101      	bne.n	8009fb0 <__sflush_r+0x7c>
 8009fac:	682b      	ldr	r3, [r5, #0]
 8009fae:	b903      	cbnz	r3, 8009fb2 <__sflush_r+0x7e>
 8009fb0:	6560      	str	r0, [r4, #84]	; 0x54
 8009fb2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009fb4:	602f      	str	r7, [r5, #0]
 8009fb6:	2900      	cmp	r1, #0
 8009fb8:	d0c9      	beq.n	8009f4e <__sflush_r+0x1a>
 8009fba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009fbe:	4299      	cmp	r1, r3
 8009fc0:	d002      	beq.n	8009fc8 <__sflush_r+0x94>
 8009fc2:	4628      	mov	r0, r5
 8009fc4:	f7fe fa1a 	bl	80083fc <_free_r>
 8009fc8:	2000      	movs	r0, #0
 8009fca:	6360      	str	r0, [r4, #52]	; 0x34
 8009fcc:	e7c0      	b.n	8009f50 <__sflush_r+0x1c>
 8009fce:	2301      	movs	r3, #1
 8009fd0:	4628      	mov	r0, r5
 8009fd2:	47b0      	blx	r6
 8009fd4:	1c41      	adds	r1, r0, #1
 8009fd6:	d1c8      	bne.n	8009f6a <__sflush_r+0x36>
 8009fd8:	682b      	ldr	r3, [r5, #0]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d0c5      	beq.n	8009f6a <__sflush_r+0x36>
 8009fde:	2b1d      	cmp	r3, #29
 8009fe0:	d001      	beq.n	8009fe6 <__sflush_r+0xb2>
 8009fe2:	2b16      	cmp	r3, #22
 8009fe4:	d101      	bne.n	8009fea <__sflush_r+0xb6>
 8009fe6:	602f      	str	r7, [r5, #0]
 8009fe8:	e7b1      	b.n	8009f4e <__sflush_r+0x1a>
 8009fea:	89a3      	ldrh	r3, [r4, #12]
 8009fec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ff0:	81a3      	strh	r3, [r4, #12]
 8009ff2:	e7ad      	b.n	8009f50 <__sflush_r+0x1c>
 8009ff4:	690f      	ldr	r7, [r1, #16]
 8009ff6:	2f00      	cmp	r7, #0
 8009ff8:	d0a9      	beq.n	8009f4e <__sflush_r+0x1a>
 8009ffa:	0793      	lsls	r3, r2, #30
 8009ffc:	680e      	ldr	r6, [r1, #0]
 8009ffe:	bf08      	it	eq
 800a000:	694b      	ldreq	r3, [r1, #20]
 800a002:	600f      	str	r7, [r1, #0]
 800a004:	bf18      	it	ne
 800a006:	2300      	movne	r3, #0
 800a008:	eba6 0807 	sub.w	r8, r6, r7
 800a00c:	608b      	str	r3, [r1, #8]
 800a00e:	f1b8 0f00 	cmp.w	r8, #0
 800a012:	dd9c      	ble.n	8009f4e <__sflush_r+0x1a>
 800a014:	6a21      	ldr	r1, [r4, #32]
 800a016:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a018:	4643      	mov	r3, r8
 800a01a:	463a      	mov	r2, r7
 800a01c:	4628      	mov	r0, r5
 800a01e:	47b0      	blx	r6
 800a020:	2800      	cmp	r0, #0
 800a022:	dc06      	bgt.n	800a032 <__sflush_r+0xfe>
 800a024:	89a3      	ldrh	r3, [r4, #12]
 800a026:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a02a:	81a3      	strh	r3, [r4, #12]
 800a02c:	f04f 30ff 	mov.w	r0, #4294967295
 800a030:	e78e      	b.n	8009f50 <__sflush_r+0x1c>
 800a032:	4407      	add	r7, r0
 800a034:	eba8 0800 	sub.w	r8, r8, r0
 800a038:	e7e9      	b.n	800a00e <__sflush_r+0xda>
 800a03a:	bf00      	nop
 800a03c:	dfbffffe 	.word	0xdfbffffe

0800a040 <_fflush_r>:
 800a040:	b538      	push	{r3, r4, r5, lr}
 800a042:	690b      	ldr	r3, [r1, #16]
 800a044:	4605      	mov	r5, r0
 800a046:	460c      	mov	r4, r1
 800a048:	b913      	cbnz	r3, 800a050 <_fflush_r+0x10>
 800a04a:	2500      	movs	r5, #0
 800a04c:	4628      	mov	r0, r5
 800a04e:	bd38      	pop	{r3, r4, r5, pc}
 800a050:	b118      	cbz	r0, 800a05a <_fflush_r+0x1a>
 800a052:	6a03      	ldr	r3, [r0, #32]
 800a054:	b90b      	cbnz	r3, 800a05a <_fflush_r+0x1a>
 800a056:	f7fd fa29 	bl	80074ac <__sinit>
 800a05a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d0f3      	beq.n	800a04a <_fflush_r+0xa>
 800a062:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a064:	07d0      	lsls	r0, r2, #31
 800a066:	d404      	bmi.n	800a072 <_fflush_r+0x32>
 800a068:	0599      	lsls	r1, r3, #22
 800a06a:	d402      	bmi.n	800a072 <_fflush_r+0x32>
 800a06c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a06e:	f7fd fb34 	bl	80076da <__retarget_lock_acquire_recursive>
 800a072:	4628      	mov	r0, r5
 800a074:	4621      	mov	r1, r4
 800a076:	f7ff ff5d 	bl	8009f34 <__sflush_r>
 800a07a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a07c:	07da      	lsls	r2, r3, #31
 800a07e:	4605      	mov	r5, r0
 800a080:	d4e4      	bmi.n	800a04c <_fflush_r+0xc>
 800a082:	89a3      	ldrh	r3, [r4, #12]
 800a084:	059b      	lsls	r3, r3, #22
 800a086:	d4e1      	bmi.n	800a04c <_fflush_r+0xc>
 800a088:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a08a:	f7fd fb27 	bl	80076dc <__retarget_lock_release_recursive>
 800a08e:	e7dd      	b.n	800a04c <_fflush_r+0xc>

0800a090 <memmove>:
 800a090:	4288      	cmp	r0, r1
 800a092:	b510      	push	{r4, lr}
 800a094:	eb01 0402 	add.w	r4, r1, r2
 800a098:	d902      	bls.n	800a0a0 <memmove+0x10>
 800a09a:	4284      	cmp	r4, r0
 800a09c:	4623      	mov	r3, r4
 800a09e:	d807      	bhi.n	800a0b0 <memmove+0x20>
 800a0a0:	1e43      	subs	r3, r0, #1
 800a0a2:	42a1      	cmp	r1, r4
 800a0a4:	d008      	beq.n	800a0b8 <memmove+0x28>
 800a0a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a0aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a0ae:	e7f8      	b.n	800a0a2 <memmove+0x12>
 800a0b0:	4402      	add	r2, r0
 800a0b2:	4601      	mov	r1, r0
 800a0b4:	428a      	cmp	r2, r1
 800a0b6:	d100      	bne.n	800a0ba <memmove+0x2a>
 800a0b8:	bd10      	pop	{r4, pc}
 800a0ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a0be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a0c2:	e7f7      	b.n	800a0b4 <memmove+0x24>

0800a0c4 <strncmp>:
 800a0c4:	b510      	push	{r4, lr}
 800a0c6:	b16a      	cbz	r2, 800a0e4 <strncmp+0x20>
 800a0c8:	3901      	subs	r1, #1
 800a0ca:	1884      	adds	r4, r0, r2
 800a0cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0d0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a0d4:	429a      	cmp	r2, r3
 800a0d6:	d103      	bne.n	800a0e0 <strncmp+0x1c>
 800a0d8:	42a0      	cmp	r0, r4
 800a0da:	d001      	beq.n	800a0e0 <strncmp+0x1c>
 800a0dc:	2a00      	cmp	r2, #0
 800a0de:	d1f5      	bne.n	800a0cc <strncmp+0x8>
 800a0e0:	1ad0      	subs	r0, r2, r3
 800a0e2:	bd10      	pop	{r4, pc}
 800a0e4:	4610      	mov	r0, r2
 800a0e6:	e7fc      	b.n	800a0e2 <strncmp+0x1e>

0800a0e8 <_sbrk_r>:
 800a0e8:	b538      	push	{r3, r4, r5, lr}
 800a0ea:	4d06      	ldr	r5, [pc, #24]	; (800a104 <_sbrk_r+0x1c>)
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	4604      	mov	r4, r0
 800a0f0:	4608      	mov	r0, r1
 800a0f2:	602b      	str	r3, [r5, #0]
 800a0f4:	f7f8 fe2a 	bl	8002d4c <_sbrk>
 800a0f8:	1c43      	adds	r3, r0, #1
 800a0fa:	d102      	bne.n	800a102 <_sbrk_r+0x1a>
 800a0fc:	682b      	ldr	r3, [r5, #0]
 800a0fe:	b103      	cbz	r3, 800a102 <_sbrk_r+0x1a>
 800a100:	6023      	str	r3, [r4, #0]
 800a102:	bd38      	pop	{r3, r4, r5, pc}
 800a104:	20000768 	.word	0x20000768

0800a108 <nan>:
 800a108:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a110 <nan+0x8>
 800a10c:	4770      	bx	lr
 800a10e:	bf00      	nop
 800a110:	00000000 	.word	0x00000000
 800a114:	7ff80000 	.word	0x7ff80000

0800a118 <__assert_func>:
 800a118:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a11a:	4614      	mov	r4, r2
 800a11c:	461a      	mov	r2, r3
 800a11e:	4b09      	ldr	r3, [pc, #36]	; (800a144 <__assert_func+0x2c>)
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	4605      	mov	r5, r0
 800a124:	68d8      	ldr	r0, [r3, #12]
 800a126:	b14c      	cbz	r4, 800a13c <__assert_func+0x24>
 800a128:	4b07      	ldr	r3, [pc, #28]	; (800a148 <__assert_func+0x30>)
 800a12a:	9100      	str	r1, [sp, #0]
 800a12c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a130:	4906      	ldr	r1, [pc, #24]	; (800a14c <__assert_func+0x34>)
 800a132:	462b      	mov	r3, r5
 800a134:	f000 fbca 	bl	800a8cc <fiprintf>
 800a138:	f000 fbda 	bl	800a8f0 <abort>
 800a13c:	4b04      	ldr	r3, [pc, #16]	; (800a150 <__assert_func+0x38>)
 800a13e:	461c      	mov	r4, r3
 800a140:	e7f3      	b.n	800a12a <__assert_func+0x12>
 800a142:	bf00      	nop
 800a144:	2000006c 	.word	0x2000006c
 800a148:	0800b21a 	.word	0x0800b21a
 800a14c:	0800b227 	.word	0x0800b227
 800a150:	0800b255 	.word	0x0800b255

0800a154 <_calloc_r>:
 800a154:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a156:	fba1 2402 	umull	r2, r4, r1, r2
 800a15a:	b94c      	cbnz	r4, 800a170 <_calloc_r+0x1c>
 800a15c:	4611      	mov	r1, r2
 800a15e:	9201      	str	r2, [sp, #4]
 800a160:	f7fe f9c0 	bl	80084e4 <_malloc_r>
 800a164:	9a01      	ldr	r2, [sp, #4]
 800a166:	4605      	mov	r5, r0
 800a168:	b930      	cbnz	r0, 800a178 <_calloc_r+0x24>
 800a16a:	4628      	mov	r0, r5
 800a16c:	b003      	add	sp, #12
 800a16e:	bd30      	pop	{r4, r5, pc}
 800a170:	220c      	movs	r2, #12
 800a172:	6002      	str	r2, [r0, #0]
 800a174:	2500      	movs	r5, #0
 800a176:	e7f8      	b.n	800a16a <_calloc_r+0x16>
 800a178:	4621      	mov	r1, r4
 800a17a:	f7fd fa30 	bl	80075de <memset>
 800a17e:	e7f4      	b.n	800a16a <_calloc_r+0x16>

0800a180 <rshift>:
 800a180:	6903      	ldr	r3, [r0, #16]
 800a182:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a186:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a18a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a18e:	f100 0414 	add.w	r4, r0, #20
 800a192:	dd45      	ble.n	800a220 <rshift+0xa0>
 800a194:	f011 011f 	ands.w	r1, r1, #31
 800a198:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a19c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a1a0:	d10c      	bne.n	800a1bc <rshift+0x3c>
 800a1a2:	f100 0710 	add.w	r7, r0, #16
 800a1a6:	4629      	mov	r1, r5
 800a1a8:	42b1      	cmp	r1, r6
 800a1aa:	d334      	bcc.n	800a216 <rshift+0x96>
 800a1ac:	1a9b      	subs	r3, r3, r2
 800a1ae:	009b      	lsls	r3, r3, #2
 800a1b0:	1eea      	subs	r2, r5, #3
 800a1b2:	4296      	cmp	r6, r2
 800a1b4:	bf38      	it	cc
 800a1b6:	2300      	movcc	r3, #0
 800a1b8:	4423      	add	r3, r4
 800a1ba:	e015      	b.n	800a1e8 <rshift+0x68>
 800a1bc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a1c0:	f1c1 0820 	rsb	r8, r1, #32
 800a1c4:	40cf      	lsrs	r7, r1
 800a1c6:	f105 0e04 	add.w	lr, r5, #4
 800a1ca:	46a1      	mov	r9, r4
 800a1cc:	4576      	cmp	r6, lr
 800a1ce:	46f4      	mov	ip, lr
 800a1d0:	d815      	bhi.n	800a1fe <rshift+0x7e>
 800a1d2:	1a9a      	subs	r2, r3, r2
 800a1d4:	0092      	lsls	r2, r2, #2
 800a1d6:	3a04      	subs	r2, #4
 800a1d8:	3501      	adds	r5, #1
 800a1da:	42ae      	cmp	r6, r5
 800a1dc:	bf38      	it	cc
 800a1de:	2200      	movcc	r2, #0
 800a1e0:	18a3      	adds	r3, r4, r2
 800a1e2:	50a7      	str	r7, [r4, r2]
 800a1e4:	b107      	cbz	r7, 800a1e8 <rshift+0x68>
 800a1e6:	3304      	adds	r3, #4
 800a1e8:	1b1a      	subs	r2, r3, r4
 800a1ea:	42a3      	cmp	r3, r4
 800a1ec:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a1f0:	bf08      	it	eq
 800a1f2:	2300      	moveq	r3, #0
 800a1f4:	6102      	str	r2, [r0, #16]
 800a1f6:	bf08      	it	eq
 800a1f8:	6143      	streq	r3, [r0, #20]
 800a1fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a1fe:	f8dc c000 	ldr.w	ip, [ip]
 800a202:	fa0c fc08 	lsl.w	ip, ip, r8
 800a206:	ea4c 0707 	orr.w	r7, ip, r7
 800a20a:	f849 7b04 	str.w	r7, [r9], #4
 800a20e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a212:	40cf      	lsrs	r7, r1
 800a214:	e7da      	b.n	800a1cc <rshift+0x4c>
 800a216:	f851 cb04 	ldr.w	ip, [r1], #4
 800a21a:	f847 cf04 	str.w	ip, [r7, #4]!
 800a21e:	e7c3      	b.n	800a1a8 <rshift+0x28>
 800a220:	4623      	mov	r3, r4
 800a222:	e7e1      	b.n	800a1e8 <rshift+0x68>

0800a224 <__hexdig_fun>:
 800a224:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800a228:	2b09      	cmp	r3, #9
 800a22a:	d802      	bhi.n	800a232 <__hexdig_fun+0xe>
 800a22c:	3820      	subs	r0, #32
 800a22e:	b2c0      	uxtb	r0, r0
 800a230:	4770      	bx	lr
 800a232:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800a236:	2b05      	cmp	r3, #5
 800a238:	d801      	bhi.n	800a23e <__hexdig_fun+0x1a>
 800a23a:	3847      	subs	r0, #71	; 0x47
 800a23c:	e7f7      	b.n	800a22e <__hexdig_fun+0xa>
 800a23e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800a242:	2b05      	cmp	r3, #5
 800a244:	d801      	bhi.n	800a24a <__hexdig_fun+0x26>
 800a246:	3827      	subs	r0, #39	; 0x27
 800a248:	e7f1      	b.n	800a22e <__hexdig_fun+0xa>
 800a24a:	2000      	movs	r0, #0
 800a24c:	4770      	bx	lr
	...

0800a250 <__gethex>:
 800a250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a254:	4617      	mov	r7, r2
 800a256:	680a      	ldr	r2, [r1, #0]
 800a258:	b085      	sub	sp, #20
 800a25a:	f102 0b02 	add.w	fp, r2, #2
 800a25e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800a262:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800a266:	4681      	mov	r9, r0
 800a268:	468a      	mov	sl, r1
 800a26a:	9302      	str	r3, [sp, #8]
 800a26c:	32fe      	adds	r2, #254	; 0xfe
 800a26e:	eb02 030b 	add.w	r3, r2, fp
 800a272:	46d8      	mov	r8, fp
 800a274:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800a278:	9301      	str	r3, [sp, #4]
 800a27a:	2830      	cmp	r0, #48	; 0x30
 800a27c:	d0f7      	beq.n	800a26e <__gethex+0x1e>
 800a27e:	f7ff ffd1 	bl	800a224 <__hexdig_fun>
 800a282:	4604      	mov	r4, r0
 800a284:	2800      	cmp	r0, #0
 800a286:	d138      	bne.n	800a2fa <__gethex+0xaa>
 800a288:	49a7      	ldr	r1, [pc, #668]	; (800a528 <__gethex+0x2d8>)
 800a28a:	2201      	movs	r2, #1
 800a28c:	4640      	mov	r0, r8
 800a28e:	f7ff ff19 	bl	800a0c4 <strncmp>
 800a292:	4606      	mov	r6, r0
 800a294:	2800      	cmp	r0, #0
 800a296:	d169      	bne.n	800a36c <__gethex+0x11c>
 800a298:	f898 0001 	ldrb.w	r0, [r8, #1]
 800a29c:	465d      	mov	r5, fp
 800a29e:	f7ff ffc1 	bl	800a224 <__hexdig_fun>
 800a2a2:	2800      	cmp	r0, #0
 800a2a4:	d064      	beq.n	800a370 <__gethex+0x120>
 800a2a6:	465a      	mov	r2, fp
 800a2a8:	7810      	ldrb	r0, [r2, #0]
 800a2aa:	2830      	cmp	r0, #48	; 0x30
 800a2ac:	4690      	mov	r8, r2
 800a2ae:	f102 0201 	add.w	r2, r2, #1
 800a2b2:	d0f9      	beq.n	800a2a8 <__gethex+0x58>
 800a2b4:	f7ff ffb6 	bl	800a224 <__hexdig_fun>
 800a2b8:	2301      	movs	r3, #1
 800a2ba:	fab0 f480 	clz	r4, r0
 800a2be:	0964      	lsrs	r4, r4, #5
 800a2c0:	465e      	mov	r6, fp
 800a2c2:	9301      	str	r3, [sp, #4]
 800a2c4:	4642      	mov	r2, r8
 800a2c6:	4615      	mov	r5, r2
 800a2c8:	3201      	adds	r2, #1
 800a2ca:	7828      	ldrb	r0, [r5, #0]
 800a2cc:	f7ff ffaa 	bl	800a224 <__hexdig_fun>
 800a2d0:	2800      	cmp	r0, #0
 800a2d2:	d1f8      	bne.n	800a2c6 <__gethex+0x76>
 800a2d4:	4994      	ldr	r1, [pc, #592]	; (800a528 <__gethex+0x2d8>)
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	4628      	mov	r0, r5
 800a2da:	f7ff fef3 	bl	800a0c4 <strncmp>
 800a2de:	b978      	cbnz	r0, 800a300 <__gethex+0xb0>
 800a2e0:	b946      	cbnz	r6, 800a2f4 <__gethex+0xa4>
 800a2e2:	1c6e      	adds	r6, r5, #1
 800a2e4:	4632      	mov	r2, r6
 800a2e6:	4615      	mov	r5, r2
 800a2e8:	3201      	adds	r2, #1
 800a2ea:	7828      	ldrb	r0, [r5, #0]
 800a2ec:	f7ff ff9a 	bl	800a224 <__hexdig_fun>
 800a2f0:	2800      	cmp	r0, #0
 800a2f2:	d1f8      	bne.n	800a2e6 <__gethex+0x96>
 800a2f4:	1b73      	subs	r3, r6, r5
 800a2f6:	009e      	lsls	r6, r3, #2
 800a2f8:	e004      	b.n	800a304 <__gethex+0xb4>
 800a2fa:	2400      	movs	r4, #0
 800a2fc:	4626      	mov	r6, r4
 800a2fe:	e7e1      	b.n	800a2c4 <__gethex+0x74>
 800a300:	2e00      	cmp	r6, #0
 800a302:	d1f7      	bne.n	800a2f4 <__gethex+0xa4>
 800a304:	782b      	ldrb	r3, [r5, #0]
 800a306:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a30a:	2b50      	cmp	r3, #80	; 0x50
 800a30c:	d13d      	bne.n	800a38a <__gethex+0x13a>
 800a30e:	786b      	ldrb	r3, [r5, #1]
 800a310:	2b2b      	cmp	r3, #43	; 0x2b
 800a312:	d02f      	beq.n	800a374 <__gethex+0x124>
 800a314:	2b2d      	cmp	r3, #45	; 0x2d
 800a316:	d031      	beq.n	800a37c <__gethex+0x12c>
 800a318:	1c69      	adds	r1, r5, #1
 800a31a:	f04f 0b00 	mov.w	fp, #0
 800a31e:	7808      	ldrb	r0, [r1, #0]
 800a320:	f7ff ff80 	bl	800a224 <__hexdig_fun>
 800a324:	1e42      	subs	r2, r0, #1
 800a326:	b2d2      	uxtb	r2, r2
 800a328:	2a18      	cmp	r2, #24
 800a32a:	d82e      	bhi.n	800a38a <__gethex+0x13a>
 800a32c:	f1a0 0210 	sub.w	r2, r0, #16
 800a330:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a334:	f7ff ff76 	bl	800a224 <__hexdig_fun>
 800a338:	f100 3cff 	add.w	ip, r0, #4294967295
 800a33c:	fa5f fc8c 	uxtb.w	ip, ip
 800a340:	f1bc 0f18 	cmp.w	ip, #24
 800a344:	d91d      	bls.n	800a382 <__gethex+0x132>
 800a346:	f1bb 0f00 	cmp.w	fp, #0
 800a34a:	d000      	beq.n	800a34e <__gethex+0xfe>
 800a34c:	4252      	negs	r2, r2
 800a34e:	4416      	add	r6, r2
 800a350:	f8ca 1000 	str.w	r1, [sl]
 800a354:	b1dc      	cbz	r4, 800a38e <__gethex+0x13e>
 800a356:	9b01      	ldr	r3, [sp, #4]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	bf14      	ite	ne
 800a35c:	f04f 0800 	movne.w	r8, #0
 800a360:	f04f 0806 	moveq.w	r8, #6
 800a364:	4640      	mov	r0, r8
 800a366:	b005      	add	sp, #20
 800a368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a36c:	4645      	mov	r5, r8
 800a36e:	4626      	mov	r6, r4
 800a370:	2401      	movs	r4, #1
 800a372:	e7c7      	b.n	800a304 <__gethex+0xb4>
 800a374:	f04f 0b00 	mov.w	fp, #0
 800a378:	1ca9      	adds	r1, r5, #2
 800a37a:	e7d0      	b.n	800a31e <__gethex+0xce>
 800a37c:	f04f 0b01 	mov.w	fp, #1
 800a380:	e7fa      	b.n	800a378 <__gethex+0x128>
 800a382:	230a      	movs	r3, #10
 800a384:	fb03 0002 	mla	r0, r3, r2, r0
 800a388:	e7d0      	b.n	800a32c <__gethex+0xdc>
 800a38a:	4629      	mov	r1, r5
 800a38c:	e7e0      	b.n	800a350 <__gethex+0x100>
 800a38e:	eba5 0308 	sub.w	r3, r5, r8
 800a392:	3b01      	subs	r3, #1
 800a394:	4621      	mov	r1, r4
 800a396:	2b07      	cmp	r3, #7
 800a398:	dc0a      	bgt.n	800a3b0 <__gethex+0x160>
 800a39a:	4648      	mov	r0, r9
 800a39c:	f7fe f92e 	bl	80085fc <_Balloc>
 800a3a0:	4604      	mov	r4, r0
 800a3a2:	b940      	cbnz	r0, 800a3b6 <__gethex+0x166>
 800a3a4:	4b61      	ldr	r3, [pc, #388]	; (800a52c <__gethex+0x2dc>)
 800a3a6:	4602      	mov	r2, r0
 800a3a8:	21e4      	movs	r1, #228	; 0xe4
 800a3aa:	4861      	ldr	r0, [pc, #388]	; (800a530 <__gethex+0x2e0>)
 800a3ac:	f7ff feb4 	bl	800a118 <__assert_func>
 800a3b0:	3101      	adds	r1, #1
 800a3b2:	105b      	asrs	r3, r3, #1
 800a3b4:	e7ef      	b.n	800a396 <__gethex+0x146>
 800a3b6:	f100 0a14 	add.w	sl, r0, #20
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	495a      	ldr	r1, [pc, #360]	; (800a528 <__gethex+0x2d8>)
 800a3be:	f8cd a004 	str.w	sl, [sp, #4]
 800a3c2:	469b      	mov	fp, r3
 800a3c4:	45a8      	cmp	r8, r5
 800a3c6:	d342      	bcc.n	800a44e <__gethex+0x1fe>
 800a3c8:	9801      	ldr	r0, [sp, #4]
 800a3ca:	f840 bb04 	str.w	fp, [r0], #4
 800a3ce:	eba0 000a 	sub.w	r0, r0, sl
 800a3d2:	1080      	asrs	r0, r0, #2
 800a3d4:	6120      	str	r0, [r4, #16]
 800a3d6:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800a3da:	4658      	mov	r0, fp
 800a3dc:	f7fe fa00 	bl	80087e0 <__hi0bits>
 800a3e0:	683d      	ldr	r5, [r7, #0]
 800a3e2:	eba8 0000 	sub.w	r0, r8, r0
 800a3e6:	42a8      	cmp	r0, r5
 800a3e8:	dd59      	ble.n	800a49e <__gethex+0x24e>
 800a3ea:	eba0 0805 	sub.w	r8, r0, r5
 800a3ee:	4641      	mov	r1, r8
 800a3f0:	4620      	mov	r0, r4
 800a3f2:	f7fe fd8f 	bl	8008f14 <__any_on>
 800a3f6:	4683      	mov	fp, r0
 800a3f8:	b1b8      	cbz	r0, 800a42a <__gethex+0x1da>
 800a3fa:	f108 33ff 	add.w	r3, r8, #4294967295
 800a3fe:	1159      	asrs	r1, r3, #5
 800a400:	f003 021f 	and.w	r2, r3, #31
 800a404:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a408:	f04f 0b01 	mov.w	fp, #1
 800a40c:	fa0b f202 	lsl.w	r2, fp, r2
 800a410:	420a      	tst	r2, r1
 800a412:	d00a      	beq.n	800a42a <__gethex+0x1da>
 800a414:	455b      	cmp	r3, fp
 800a416:	dd06      	ble.n	800a426 <__gethex+0x1d6>
 800a418:	f1a8 0102 	sub.w	r1, r8, #2
 800a41c:	4620      	mov	r0, r4
 800a41e:	f7fe fd79 	bl	8008f14 <__any_on>
 800a422:	2800      	cmp	r0, #0
 800a424:	d138      	bne.n	800a498 <__gethex+0x248>
 800a426:	f04f 0b02 	mov.w	fp, #2
 800a42a:	4641      	mov	r1, r8
 800a42c:	4620      	mov	r0, r4
 800a42e:	f7ff fea7 	bl	800a180 <rshift>
 800a432:	4446      	add	r6, r8
 800a434:	68bb      	ldr	r3, [r7, #8]
 800a436:	42b3      	cmp	r3, r6
 800a438:	da41      	bge.n	800a4be <__gethex+0x26e>
 800a43a:	4621      	mov	r1, r4
 800a43c:	4648      	mov	r0, r9
 800a43e:	f7fe f91d 	bl	800867c <_Bfree>
 800a442:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a444:	2300      	movs	r3, #0
 800a446:	6013      	str	r3, [r2, #0]
 800a448:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800a44c:	e78a      	b.n	800a364 <__gethex+0x114>
 800a44e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800a452:	2a2e      	cmp	r2, #46	; 0x2e
 800a454:	d014      	beq.n	800a480 <__gethex+0x230>
 800a456:	2b20      	cmp	r3, #32
 800a458:	d106      	bne.n	800a468 <__gethex+0x218>
 800a45a:	9b01      	ldr	r3, [sp, #4]
 800a45c:	f843 bb04 	str.w	fp, [r3], #4
 800a460:	f04f 0b00 	mov.w	fp, #0
 800a464:	9301      	str	r3, [sp, #4]
 800a466:	465b      	mov	r3, fp
 800a468:	7828      	ldrb	r0, [r5, #0]
 800a46a:	9303      	str	r3, [sp, #12]
 800a46c:	f7ff feda 	bl	800a224 <__hexdig_fun>
 800a470:	9b03      	ldr	r3, [sp, #12]
 800a472:	f000 000f 	and.w	r0, r0, #15
 800a476:	4098      	lsls	r0, r3
 800a478:	ea4b 0b00 	orr.w	fp, fp, r0
 800a47c:	3304      	adds	r3, #4
 800a47e:	e7a1      	b.n	800a3c4 <__gethex+0x174>
 800a480:	45a8      	cmp	r8, r5
 800a482:	d8e8      	bhi.n	800a456 <__gethex+0x206>
 800a484:	2201      	movs	r2, #1
 800a486:	4628      	mov	r0, r5
 800a488:	9303      	str	r3, [sp, #12]
 800a48a:	f7ff fe1b 	bl	800a0c4 <strncmp>
 800a48e:	4926      	ldr	r1, [pc, #152]	; (800a528 <__gethex+0x2d8>)
 800a490:	9b03      	ldr	r3, [sp, #12]
 800a492:	2800      	cmp	r0, #0
 800a494:	d1df      	bne.n	800a456 <__gethex+0x206>
 800a496:	e795      	b.n	800a3c4 <__gethex+0x174>
 800a498:	f04f 0b03 	mov.w	fp, #3
 800a49c:	e7c5      	b.n	800a42a <__gethex+0x1da>
 800a49e:	da0b      	bge.n	800a4b8 <__gethex+0x268>
 800a4a0:	eba5 0800 	sub.w	r8, r5, r0
 800a4a4:	4621      	mov	r1, r4
 800a4a6:	4642      	mov	r2, r8
 800a4a8:	4648      	mov	r0, r9
 800a4aa:	f7fe fb01 	bl	8008ab0 <__lshift>
 800a4ae:	eba6 0608 	sub.w	r6, r6, r8
 800a4b2:	4604      	mov	r4, r0
 800a4b4:	f100 0a14 	add.w	sl, r0, #20
 800a4b8:	f04f 0b00 	mov.w	fp, #0
 800a4bc:	e7ba      	b.n	800a434 <__gethex+0x1e4>
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	42b3      	cmp	r3, r6
 800a4c2:	dd73      	ble.n	800a5ac <__gethex+0x35c>
 800a4c4:	1b9e      	subs	r6, r3, r6
 800a4c6:	42b5      	cmp	r5, r6
 800a4c8:	dc34      	bgt.n	800a534 <__gethex+0x2e4>
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	2b02      	cmp	r3, #2
 800a4ce:	d023      	beq.n	800a518 <__gethex+0x2c8>
 800a4d0:	2b03      	cmp	r3, #3
 800a4d2:	d025      	beq.n	800a520 <__gethex+0x2d0>
 800a4d4:	2b01      	cmp	r3, #1
 800a4d6:	d115      	bne.n	800a504 <__gethex+0x2b4>
 800a4d8:	42b5      	cmp	r5, r6
 800a4da:	d113      	bne.n	800a504 <__gethex+0x2b4>
 800a4dc:	2d01      	cmp	r5, #1
 800a4de:	d10b      	bne.n	800a4f8 <__gethex+0x2a8>
 800a4e0:	9a02      	ldr	r2, [sp, #8]
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	6013      	str	r3, [r2, #0]
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	6123      	str	r3, [r4, #16]
 800a4ea:	f8ca 3000 	str.w	r3, [sl]
 800a4ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4f0:	f04f 0862 	mov.w	r8, #98	; 0x62
 800a4f4:	601c      	str	r4, [r3, #0]
 800a4f6:	e735      	b.n	800a364 <__gethex+0x114>
 800a4f8:	1e69      	subs	r1, r5, #1
 800a4fa:	4620      	mov	r0, r4
 800a4fc:	f7fe fd0a 	bl	8008f14 <__any_on>
 800a500:	2800      	cmp	r0, #0
 800a502:	d1ed      	bne.n	800a4e0 <__gethex+0x290>
 800a504:	4621      	mov	r1, r4
 800a506:	4648      	mov	r0, r9
 800a508:	f7fe f8b8 	bl	800867c <_Bfree>
 800a50c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a50e:	2300      	movs	r3, #0
 800a510:	6013      	str	r3, [r2, #0]
 800a512:	f04f 0850 	mov.w	r8, #80	; 0x50
 800a516:	e725      	b.n	800a364 <__gethex+0x114>
 800a518:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d1f2      	bne.n	800a504 <__gethex+0x2b4>
 800a51e:	e7df      	b.n	800a4e0 <__gethex+0x290>
 800a520:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a522:	2b00      	cmp	r3, #0
 800a524:	d1dc      	bne.n	800a4e0 <__gethex+0x290>
 800a526:	e7ed      	b.n	800a504 <__gethex+0x2b4>
 800a528:	0800b0ac 	.word	0x0800b0ac
 800a52c:	0800af41 	.word	0x0800af41
 800a530:	0800b256 	.word	0x0800b256
 800a534:	f106 38ff 	add.w	r8, r6, #4294967295
 800a538:	f1bb 0f00 	cmp.w	fp, #0
 800a53c:	d133      	bne.n	800a5a6 <__gethex+0x356>
 800a53e:	f1b8 0f00 	cmp.w	r8, #0
 800a542:	d004      	beq.n	800a54e <__gethex+0x2fe>
 800a544:	4641      	mov	r1, r8
 800a546:	4620      	mov	r0, r4
 800a548:	f7fe fce4 	bl	8008f14 <__any_on>
 800a54c:	4683      	mov	fp, r0
 800a54e:	ea4f 1268 	mov.w	r2, r8, asr #5
 800a552:	2301      	movs	r3, #1
 800a554:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a558:	f008 081f 	and.w	r8, r8, #31
 800a55c:	fa03 f308 	lsl.w	r3, r3, r8
 800a560:	4213      	tst	r3, r2
 800a562:	4631      	mov	r1, r6
 800a564:	4620      	mov	r0, r4
 800a566:	bf18      	it	ne
 800a568:	f04b 0b02 	orrne.w	fp, fp, #2
 800a56c:	1bad      	subs	r5, r5, r6
 800a56e:	f7ff fe07 	bl	800a180 <rshift>
 800a572:	687e      	ldr	r6, [r7, #4]
 800a574:	f04f 0802 	mov.w	r8, #2
 800a578:	f1bb 0f00 	cmp.w	fp, #0
 800a57c:	d04a      	beq.n	800a614 <__gethex+0x3c4>
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	2b02      	cmp	r3, #2
 800a582:	d016      	beq.n	800a5b2 <__gethex+0x362>
 800a584:	2b03      	cmp	r3, #3
 800a586:	d018      	beq.n	800a5ba <__gethex+0x36a>
 800a588:	2b01      	cmp	r3, #1
 800a58a:	d109      	bne.n	800a5a0 <__gethex+0x350>
 800a58c:	f01b 0f02 	tst.w	fp, #2
 800a590:	d006      	beq.n	800a5a0 <__gethex+0x350>
 800a592:	f8da 3000 	ldr.w	r3, [sl]
 800a596:	ea4b 0b03 	orr.w	fp, fp, r3
 800a59a:	f01b 0f01 	tst.w	fp, #1
 800a59e:	d10f      	bne.n	800a5c0 <__gethex+0x370>
 800a5a0:	f048 0810 	orr.w	r8, r8, #16
 800a5a4:	e036      	b.n	800a614 <__gethex+0x3c4>
 800a5a6:	f04f 0b01 	mov.w	fp, #1
 800a5aa:	e7d0      	b.n	800a54e <__gethex+0x2fe>
 800a5ac:	f04f 0801 	mov.w	r8, #1
 800a5b0:	e7e2      	b.n	800a578 <__gethex+0x328>
 800a5b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a5b4:	f1c3 0301 	rsb	r3, r3, #1
 800a5b8:	930f      	str	r3, [sp, #60]	; 0x3c
 800a5ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d0ef      	beq.n	800a5a0 <__gethex+0x350>
 800a5c0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a5c4:	f104 0214 	add.w	r2, r4, #20
 800a5c8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800a5cc:	9301      	str	r3, [sp, #4]
 800a5ce:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	4694      	mov	ip, r2
 800a5d6:	f852 1b04 	ldr.w	r1, [r2], #4
 800a5da:	f1b1 3fff 	cmp.w	r1, #4294967295
 800a5de:	d01e      	beq.n	800a61e <__gethex+0x3ce>
 800a5e0:	3101      	adds	r1, #1
 800a5e2:	f8cc 1000 	str.w	r1, [ip]
 800a5e6:	f1b8 0f02 	cmp.w	r8, #2
 800a5ea:	f104 0214 	add.w	r2, r4, #20
 800a5ee:	d13d      	bne.n	800a66c <__gethex+0x41c>
 800a5f0:	683b      	ldr	r3, [r7, #0]
 800a5f2:	3b01      	subs	r3, #1
 800a5f4:	42ab      	cmp	r3, r5
 800a5f6:	d10b      	bne.n	800a610 <__gethex+0x3c0>
 800a5f8:	1169      	asrs	r1, r5, #5
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	f005 051f 	and.w	r5, r5, #31
 800a600:	fa03 f505 	lsl.w	r5, r3, r5
 800a604:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a608:	421d      	tst	r5, r3
 800a60a:	bf18      	it	ne
 800a60c:	f04f 0801 	movne.w	r8, #1
 800a610:	f048 0820 	orr.w	r8, r8, #32
 800a614:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a616:	601c      	str	r4, [r3, #0]
 800a618:	9b02      	ldr	r3, [sp, #8]
 800a61a:	601e      	str	r6, [r3, #0]
 800a61c:	e6a2      	b.n	800a364 <__gethex+0x114>
 800a61e:	4290      	cmp	r0, r2
 800a620:	f842 3c04 	str.w	r3, [r2, #-4]
 800a624:	d8d6      	bhi.n	800a5d4 <__gethex+0x384>
 800a626:	68a2      	ldr	r2, [r4, #8]
 800a628:	4593      	cmp	fp, r2
 800a62a:	db17      	blt.n	800a65c <__gethex+0x40c>
 800a62c:	6861      	ldr	r1, [r4, #4]
 800a62e:	4648      	mov	r0, r9
 800a630:	3101      	adds	r1, #1
 800a632:	f7fd ffe3 	bl	80085fc <_Balloc>
 800a636:	4682      	mov	sl, r0
 800a638:	b918      	cbnz	r0, 800a642 <__gethex+0x3f2>
 800a63a:	4b1b      	ldr	r3, [pc, #108]	; (800a6a8 <__gethex+0x458>)
 800a63c:	4602      	mov	r2, r0
 800a63e:	2184      	movs	r1, #132	; 0x84
 800a640:	e6b3      	b.n	800a3aa <__gethex+0x15a>
 800a642:	6922      	ldr	r2, [r4, #16]
 800a644:	3202      	adds	r2, #2
 800a646:	f104 010c 	add.w	r1, r4, #12
 800a64a:	0092      	lsls	r2, r2, #2
 800a64c:	300c      	adds	r0, #12
 800a64e:	f7fd f846 	bl	80076de <memcpy>
 800a652:	4621      	mov	r1, r4
 800a654:	4648      	mov	r0, r9
 800a656:	f7fe f811 	bl	800867c <_Bfree>
 800a65a:	4654      	mov	r4, sl
 800a65c:	6922      	ldr	r2, [r4, #16]
 800a65e:	1c51      	adds	r1, r2, #1
 800a660:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a664:	6121      	str	r1, [r4, #16]
 800a666:	2101      	movs	r1, #1
 800a668:	6151      	str	r1, [r2, #20]
 800a66a:	e7bc      	b.n	800a5e6 <__gethex+0x396>
 800a66c:	6921      	ldr	r1, [r4, #16]
 800a66e:	4559      	cmp	r1, fp
 800a670:	dd0b      	ble.n	800a68a <__gethex+0x43a>
 800a672:	2101      	movs	r1, #1
 800a674:	4620      	mov	r0, r4
 800a676:	f7ff fd83 	bl	800a180 <rshift>
 800a67a:	68bb      	ldr	r3, [r7, #8]
 800a67c:	3601      	adds	r6, #1
 800a67e:	42b3      	cmp	r3, r6
 800a680:	f6ff aedb 	blt.w	800a43a <__gethex+0x1ea>
 800a684:	f04f 0801 	mov.w	r8, #1
 800a688:	e7c2      	b.n	800a610 <__gethex+0x3c0>
 800a68a:	f015 051f 	ands.w	r5, r5, #31
 800a68e:	d0f9      	beq.n	800a684 <__gethex+0x434>
 800a690:	9b01      	ldr	r3, [sp, #4]
 800a692:	441a      	add	r2, r3
 800a694:	f1c5 0520 	rsb	r5, r5, #32
 800a698:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800a69c:	f7fe f8a0 	bl	80087e0 <__hi0bits>
 800a6a0:	42a8      	cmp	r0, r5
 800a6a2:	dbe6      	blt.n	800a672 <__gethex+0x422>
 800a6a4:	e7ee      	b.n	800a684 <__gethex+0x434>
 800a6a6:	bf00      	nop
 800a6a8:	0800af41 	.word	0x0800af41

0800a6ac <L_shift>:
 800a6ac:	f1c2 0208 	rsb	r2, r2, #8
 800a6b0:	0092      	lsls	r2, r2, #2
 800a6b2:	b570      	push	{r4, r5, r6, lr}
 800a6b4:	f1c2 0620 	rsb	r6, r2, #32
 800a6b8:	6843      	ldr	r3, [r0, #4]
 800a6ba:	6804      	ldr	r4, [r0, #0]
 800a6bc:	fa03 f506 	lsl.w	r5, r3, r6
 800a6c0:	432c      	orrs	r4, r5
 800a6c2:	40d3      	lsrs	r3, r2
 800a6c4:	6004      	str	r4, [r0, #0]
 800a6c6:	f840 3f04 	str.w	r3, [r0, #4]!
 800a6ca:	4288      	cmp	r0, r1
 800a6cc:	d3f4      	bcc.n	800a6b8 <L_shift+0xc>
 800a6ce:	bd70      	pop	{r4, r5, r6, pc}

0800a6d0 <__match>:
 800a6d0:	b530      	push	{r4, r5, lr}
 800a6d2:	6803      	ldr	r3, [r0, #0]
 800a6d4:	3301      	adds	r3, #1
 800a6d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6da:	b914      	cbnz	r4, 800a6e2 <__match+0x12>
 800a6dc:	6003      	str	r3, [r0, #0]
 800a6de:	2001      	movs	r0, #1
 800a6e0:	bd30      	pop	{r4, r5, pc}
 800a6e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6e6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a6ea:	2d19      	cmp	r5, #25
 800a6ec:	bf98      	it	ls
 800a6ee:	3220      	addls	r2, #32
 800a6f0:	42a2      	cmp	r2, r4
 800a6f2:	d0f0      	beq.n	800a6d6 <__match+0x6>
 800a6f4:	2000      	movs	r0, #0
 800a6f6:	e7f3      	b.n	800a6e0 <__match+0x10>

0800a6f8 <__hexnan>:
 800a6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6fc:	680b      	ldr	r3, [r1, #0]
 800a6fe:	6801      	ldr	r1, [r0, #0]
 800a700:	115e      	asrs	r6, r3, #5
 800a702:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a706:	f013 031f 	ands.w	r3, r3, #31
 800a70a:	b087      	sub	sp, #28
 800a70c:	bf18      	it	ne
 800a70e:	3604      	addne	r6, #4
 800a710:	2500      	movs	r5, #0
 800a712:	1f37      	subs	r7, r6, #4
 800a714:	4682      	mov	sl, r0
 800a716:	4690      	mov	r8, r2
 800a718:	9301      	str	r3, [sp, #4]
 800a71a:	f846 5c04 	str.w	r5, [r6, #-4]
 800a71e:	46b9      	mov	r9, r7
 800a720:	463c      	mov	r4, r7
 800a722:	9502      	str	r5, [sp, #8]
 800a724:	46ab      	mov	fp, r5
 800a726:	784a      	ldrb	r2, [r1, #1]
 800a728:	1c4b      	adds	r3, r1, #1
 800a72a:	9303      	str	r3, [sp, #12]
 800a72c:	b342      	cbz	r2, 800a780 <__hexnan+0x88>
 800a72e:	4610      	mov	r0, r2
 800a730:	9105      	str	r1, [sp, #20]
 800a732:	9204      	str	r2, [sp, #16]
 800a734:	f7ff fd76 	bl	800a224 <__hexdig_fun>
 800a738:	2800      	cmp	r0, #0
 800a73a:	d14f      	bne.n	800a7dc <__hexnan+0xe4>
 800a73c:	9a04      	ldr	r2, [sp, #16]
 800a73e:	9905      	ldr	r1, [sp, #20]
 800a740:	2a20      	cmp	r2, #32
 800a742:	d818      	bhi.n	800a776 <__hexnan+0x7e>
 800a744:	9b02      	ldr	r3, [sp, #8]
 800a746:	459b      	cmp	fp, r3
 800a748:	dd13      	ble.n	800a772 <__hexnan+0x7a>
 800a74a:	454c      	cmp	r4, r9
 800a74c:	d206      	bcs.n	800a75c <__hexnan+0x64>
 800a74e:	2d07      	cmp	r5, #7
 800a750:	dc04      	bgt.n	800a75c <__hexnan+0x64>
 800a752:	462a      	mov	r2, r5
 800a754:	4649      	mov	r1, r9
 800a756:	4620      	mov	r0, r4
 800a758:	f7ff ffa8 	bl	800a6ac <L_shift>
 800a75c:	4544      	cmp	r4, r8
 800a75e:	d950      	bls.n	800a802 <__hexnan+0x10a>
 800a760:	2300      	movs	r3, #0
 800a762:	f1a4 0904 	sub.w	r9, r4, #4
 800a766:	f844 3c04 	str.w	r3, [r4, #-4]
 800a76a:	f8cd b008 	str.w	fp, [sp, #8]
 800a76e:	464c      	mov	r4, r9
 800a770:	461d      	mov	r5, r3
 800a772:	9903      	ldr	r1, [sp, #12]
 800a774:	e7d7      	b.n	800a726 <__hexnan+0x2e>
 800a776:	2a29      	cmp	r2, #41	; 0x29
 800a778:	d155      	bne.n	800a826 <__hexnan+0x12e>
 800a77a:	3102      	adds	r1, #2
 800a77c:	f8ca 1000 	str.w	r1, [sl]
 800a780:	f1bb 0f00 	cmp.w	fp, #0
 800a784:	d04f      	beq.n	800a826 <__hexnan+0x12e>
 800a786:	454c      	cmp	r4, r9
 800a788:	d206      	bcs.n	800a798 <__hexnan+0xa0>
 800a78a:	2d07      	cmp	r5, #7
 800a78c:	dc04      	bgt.n	800a798 <__hexnan+0xa0>
 800a78e:	462a      	mov	r2, r5
 800a790:	4649      	mov	r1, r9
 800a792:	4620      	mov	r0, r4
 800a794:	f7ff ff8a 	bl	800a6ac <L_shift>
 800a798:	4544      	cmp	r4, r8
 800a79a:	d934      	bls.n	800a806 <__hexnan+0x10e>
 800a79c:	f1a8 0204 	sub.w	r2, r8, #4
 800a7a0:	4623      	mov	r3, r4
 800a7a2:	f853 1b04 	ldr.w	r1, [r3], #4
 800a7a6:	f842 1f04 	str.w	r1, [r2, #4]!
 800a7aa:	429f      	cmp	r7, r3
 800a7ac:	d2f9      	bcs.n	800a7a2 <__hexnan+0xaa>
 800a7ae:	1b3b      	subs	r3, r7, r4
 800a7b0:	f023 0303 	bic.w	r3, r3, #3
 800a7b4:	3304      	adds	r3, #4
 800a7b6:	3e03      	subs	r6, #3
 800a7b8:	3401      	adds	r4, #1
 800a7ba:	42a6      	cmp	r6, r4
 800a7bc:	bf38      	it	cc
 800a7be:	2304      	movcc	r3, #4
 800a7c0:	4443      	add	r3, r8
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	f843 2b04 	str.w	r2, [r3], #4
 800a7c8:	429f      	cmp	r7, r3
 800a7ca:	d2fb      	bcs.n	800a7c4 <__hexnan+0xcc>
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	b91b      	cbnz	r3, 800a7d8 <__hexnan+0xe0>
 800a7d0:	4547      	cmp	r7, r8
 800a7d2:	d126      	bne.n	800a822 <__hexnan+0x12a>
 800a7d4:	2301      	movs	r3, #1
 800a7d6:	603b      	str	r3, [r7, #0]
 800a7d8:	2005      	movs	r0, #5
 800a7da:	e025      	b.n	800a828 <__hexnan+0x130>
 800a7dc:	3501      	adds	r5, #1
 800a7de:	2d08      	cmp	r5, #8
 800a7e0:	f10b 0b01 	add.w	fp, fp, #1
 800a7e4:	dd06      	ble.n	800a7f4 <__hexnan+0xfc>
 800a7e6:	4544      	cmp	r4, r8
 800a7e8:	d9c3      	bls.n	800a772 <__hexnan+0x7a>
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	f844 3c04 	str.w	r3, [r4, #-4]
 800a7f0:	2501      	movs	r5, #1
 800a7f2:	3c04      	subs	r4, #4
 800a7f4:	6822      	ldr	r2, [r4, #0]
 800a7f6:	f000 000f 	and.w	r0, r0, #15
 800a7fa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a7fe:	6020      	str	r0, [r4, #0]
 800a800:	e7b7      	b.n	800a772 <__hexnan+0x7a>
 800a802:	2508      	movs	r5, #8
 800a804:	e7b5      	b.n	800a772 <__hexnan+0x7a>
 800a806:	9b01      	ldr	r3, [sp, #4]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d0df      	beq.n	800a7cc <__hexnan+0xd4>
 800a80c:	f1c3 0320 	rsb	r3, r3, #32
 800a810:	f04f 32ff 	mov.w	r2, #4294967295
 800a814:	40da      	lsrs	r2, r3
 800a816:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a81a:	4013      	ands	r3, r2
 800a81c:	f846 3c04 	str.w	r3, [r6, #-4]
 800a820:	e7d4      	b.n	800a7cc <__hexnan+0xd4>
 800a822:	3f04      	subs	r7, #4
 800a824:	e7d2      	b.n	800a7cc <__hexnan+0xd4>
 800a826:	2004      	movs	r0, #4
 800a828:	b007      	add	sp, #28
 800a82a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a82e <__ascii_mbtowc>:
 800a82e:	b082      	sub	sp, #8
 800a830:	b901      	cbnz	r1, 800a834 <__ascii_mbtowc+0x6>
 800a832:	a901      	add	r1, sp, #4
 800a834:	b142      	cbz	r2, 800a848 <__ascii_mbtowc+0x1a>
 800a836:	b14b      	cbz	r3, 800a84c <__ascii_mbtowc+0x1e>
 800a838:	7813      	ldrb	r3, [r2, #0]
 800a83a:	600b      	str	r3, [r1, #0]
 800a83c:	7812      	ldrb	r2, [r2, #0]
 800a83e:	1e10      	subs	r0, r2, #0
 800a840:	bf18      	it	ne
 800a842:	2001      	movne	r0, #1
 800a844:	b002      	add	sp, #8
 800a846:	4770      	bx	lr
 800a848:	4610      	mov	r0, r2
 800a84a:	e7fb      	b.n	800a844 <__ascii_mbtowc+0x16>
 800a84c:	f06f 0001 	mvn.w	r0, #1
 800a850:	e7f8      	b.n	800a844 <__ascii_mbtowc+0x16>

0800a852 <_realloc_r>:
 800a852:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a856:	4680      	mov	r8, r0
 800a858:	4614      	mov	r4, r2
 800a85a:	460e      	mov	r6, r1
 800a85c:	b921      	cbnz	r1, 800a868 <_realloc_r+0x16>
 800a85e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a862:	4611      	mov	r1, r2
 800a864:	f7fd be3e 	b.w	80084e4 <_malloc_r>
 800a868:	b92a      	cbnz	r2, 800a876 <_realloc_r+0x24>
 800a86a:	f7fd fdc7 	bl	80083fc <_free_r>
 800a86e:	4625      	mov	r5, r4
 800a870:	4628      	mov	r0, r5
 800a872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a876:	f000 f842 	bl	800a8fe <_malloc_usable_size_r>
 800a87a:	4284      	cmp	r4, r0
 800a87c:	4607      	mov	r7, r0
 800a87e:	d802      	bhi.n	800a886 <_realloc_r+0x34>
 800a880:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a884:	d812      	bhi.n	800a8ac <_realloc_r+0x5a>
 800a886:	4621      	mov	r1, r4
 800a888:	4640      	mov	r0, r8
 800a88a:	f7fd fe2b 	bl	80084e4 <_malloc_r>
 800a88e:	4605      	mov	r5, r0
 800a890:	2800      	cmp	r0, #0
 800a892:	d0ed      	beq.n	800a870 <_realloc_r+0x1e>
 800a894:	42bc      	cmp	r4, r7
 800a896:	4622      	mov	r2, r4
 800a898:	4631      	mov	r1, r6
 800a89a:	bf28      	it	cs
 800a89c:	463a      	movcs	r2, r7
 800a89e:	f7fc ff1e 	bl	80076de <memcpy>
 800a8a2:	4631      	mov	r1, r6
 800a8a4:	4640      	mov	r0, r8
 800a8a6:	f7fd fda9 	bl	80083fc <_free_r>
 800a8aa:	e7e1      	b.n	800a870 <_realloc_r+0x1e>
 800a8ac:	4635      	mov	r5, r6
 800a8ae:	e7df      	b.n	800a870 <_realloc_r+0x1e>

0800a8b0 <__ascii_wctomb>:
 800a8b0:	b149      	cbz	r1, 800a8c6 <__ascii_wctomb+0x16>
 800a8b2:	2aff      	cmp	r2, #255	; 0xff
 800a8b4:	bf85      	ittet	hi
 800a8b6:	238a      	movhi	r3, #138	; 0x8a
 800a8b8:	6003      	strhi	r3, [r0, #0]
 800a8ba:	700a      	strbls	r2, [r1, #0]
 800a8bc:	f04f 30ff 	movhi.w	r0, #4294967295
 800a8c0:	bf98      	it	ls
 800a8c2:	2001      	movls	r0, #1
 800a8c4:	4770      	bx	lr
 800a8c6:	4608      	mov	r0, r1
 800a8c8:	4770      	bx	lr
	...

0800a8cc <fiprintf>:
 800a8cc:	b40e      	push	{r1, r2, r3}
 800a8ce:	b503      	push	{r0, r1, lr}
 800a8d0:	4601      	mov	r1, r0
 800a8d2:	ab03      	add	r3, sp, #12
 800a8d4:	4805      	ldr	r0, [pc, #20]	; (800a8ec <fiprintf+0x20>)
 800a8d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8da:	6800      	ldr	r0, [r0, #0]
 800a8dc:	9301      	str	r3, [sp, #4]
 800a8de:	f000 f83f 	bl	800a960 <_vfiprintf_r>
 800a8e2:	b002      	add	sp, #8
 800a8e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8e8:	b003      	add	sp, #12
 800a8ea:	4770      	bx	lr
 800a8ec:	2000006c 	.word	0x2000006c

0800a8f0 <abort>:
 800a8f0:	b508      	push	{r3, lr}
 800a8f2:	2006      	movs	r0, #6
 800a8f4:	f000 fa0c 	bl	800ad10 <raise>
 800a8f8:	2001      	movs	r0, #1
 800a8fa:	f7f8 f9af 	bl	8002c5c <_exit>

0800a8fe <_malloc_usable_size_r>:
 800a8fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a902:	1f18      	subs	r0, r3, #4
 800a904:	2b00      	cmp	r3, #0
 800a906:	bfbc      	itt	lt
 800a908:	580b      	ldrlt	r3, [r1, r0]
 800a90a:	18c0      	addlt	r0, r0, r3
 800a90c:	4770      	bx	lr

0800a90e <__sfputc_r>:
 800a90e:	6893      	ldr	r3, [r2, #8]
 800a910:	3b01      	subs	r3, #1
 800a912:	2b00      	cmp	r3, #0
 800a914:	b410      	push	{r4}
 800a916:	6093      	str	r3, [r2, #8]
 800a918:	da08      	bge.n	800a92c <__sfputc_r+0x1e>
 800a91a:	6994      	ldr	r4, [r2, #24]
 800a91c:	42a3      	cmp	r3, r4
 800a91e:	db01      	blt.n	800a924 <__sfputc_r+0x16>
 800a920:	290a      	cmp	r1, #10
 800a922:	d103      	bne.n	800a92c <__sfputc_r+0x1e>
 800a924:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a928:	f000 b934 	b.w	800ab94 <__swbuf_r>
 800a92c:	6813      	ldr	r3, [r2, #0]
 800a92e:	1c58      	adds	r0, r3, #1
 800a930:	6010      	str	r0, [r2, #0]
 800a932:	7019      	strb	r1, [r3, #0]
 800a934:	4608      	mov	r0, r1
 800a936:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a93a:	4770      	bx	lr

0800a93c <__sfputs_r>:
 800a93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a93e:	4606      	mov	r6, r0
 800a940:	460f      	mov	r7, r1
 800a942:	4614      	mov	r4, r2
 800a944:	18d5      	adds	r5, r2, r3
 800a946:	42ac      	cmp	r4, r5
 800a948:	d101      	bne.n	800a94e <__sfputs_r+0x12>
 800a94a:	2000      	movs	r0, #0
 800a94c:	e007      	b.n	800a95e <__sfputs_r+0x22>
 800a94e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a952:	463a      	mov	r2, r7
 800a954:	4630      	mov	r0, r6
 800a956:	f7ff ffda 	bl	800a90e <__sfputc_r>
 800a95a:	1c43      	adds	r3, r0, #1
 800a95c:	d1f3      	bne.n	800a946 <__sfputs_r+0xa>
 800a95e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a960 <_vfiprintf_r>:
 800a960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a964:	460d      	mov	r5, r1
 800a966:	b09d      	sub	sp, #116	; 0x74
 800a968:	4614      	mov	r4, r2
 800a96a:	4698      	mov	r8, r3
 800a96c:	4606      	mov	r6, r0
 800a96e:	b118      	cbz	r0, 800a978 <_vfiprintf_r+0x18>
 800a970:	6a03      	ldr	r3, [r0, #32]
 800a972:	b90b      	cbnz	r3, 800a978 <_vfiprintf_r+0x18>
 800a974:	f7fc fd9a 	bl	80074ac <__sinit>
 800a978:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a97a:	07d9      	lsls	r1, r3, #31
 800a97c:	d405      	bmi.n	800a98a <_vfiprintf_r+0x2a>
 800a97e:	89ab      	ldrh	r3, [r5, #12]
 800a980:	059a      	lsls	r2, r3, #22
 800a982:	d402      	bmi.n	800a98a <_vfiprintf_r+0x2a>
 800a984:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a986:	f7fc fea8 	bl	80076da <__retarget_lock_acquire_recursive>
 800a98a:	89ab      	ldrh	r3, [r5, #12]
 800a98c:	071b      	lsls	r3, r3, #28
 800a98e:	d501      	bpl.n	800a994 <_vfiprintf_r+0x34>
 800a990:	692b      	ldr	r3, [r5, #16]
 800a992:	b99b      	cbnz	r3, 800a9bc <_vfiprintf_r+0x5c>
 800a994:	4629      	mov	r1, r5
 800a996:	4630      	mov	r0, r6
 800a998:	f000 f93a 	bl	800ac10 <__swsetup_r>
 800a99c:	b170      	cbz	r0, 800a9bc <_vfiprintf_r+0x5c>
 800a99e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a9a0:	07dc      	lsls	r4, r3, #31
 800a9a2:	d504      	bpl.n	800a9ae <_vfiprintf_r+0x4e>
 800a9a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a9a8:	b01d      	add	sp, #116	; 0x74
 800a9aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9ae:	89ab      	ldrh	r3, [r5, #12]
 800a9b0:	0598      	lsls	r0, r3, #22
 800a9b2:	d4f7      	bmi.n	800a9a4 <_vfiprintf_r+0x44>
 800a9b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9b6:	f7fc fe91 	bl	80076dc <__retarget_lock_release_recursive>
 800a9ba:	e7f3      	b.n	800a9a4 <_vfiprintf_r+0x44>
 800a9bc:	2300      	movs	r3, #0
 800a9be:	9309      	str	r3, [sp, #36]	; 0x24
 800a9c0:	2320      	movs	r3, #32
 800a9c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a9c6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9ca:	2330      	movs	r3, #48	; 0x30
 800a9cc:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800ab80 <_vfiprintf_r+0x220>
 800a9d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a9d4:	f04f 0901 	mov.w	r9, #1
 800a9d8:	4623      	mov	r3, r4
 800a9da:	469a      	mov	sl, r3
 800a9dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9e0:	b10a      	cbz	r2, 800a9e6 <_vfiprintf_r+0x86>
 800a9e2:	2a25      	cmp	r2, #37	; 0x25
 800a9e4:	d1f9      	bne.n	800a9da <_vfiprintf_r+0x7a>
 800a9e6:	ebba 0b04 	subs.w	fp, sl, r4
 800a9ea:	d00b      	beq.n	800aa04 <_vfiprintf_r+0xa4>
 800a9ec:	465b      	mov	r3, fp
 800a9ee:	4622      	mov	r2, r4
 800a9f0:	4629      	mov	r1, r5
 800a9f2:	4630      	mov	r0, r6
 800a9f4:	f7ff ffa2 	bl	800a93c <__sfputs_r>
 800a9f8:	3001      	adds	r0, #1
 800a9fa:	f000 80a9 	beq.w	800ab50 <_vfiprintf_r+0x1f0>
 800a9fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa00:	445a      	add	r2, fp
 800aa02:	9209      	str	r2, [sp, #36]	; 0x24
 800aa04:	f89a 3000 	ldrb.w	r3, [sl]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	f000 80a1 	beq.w	800ab50 <_vfiprintf_r+0x1f0>
 800aa0e:	2300      	movs	r3, #0
 800aa10:	f04f 32ff 	mov.w	r2, #4294967295
 800aa14:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa18:	f10a 0a01 	add.w	sl, sl, #1
 800aa1c:	9304      	str	r3, [sp, #16]
 800aa1e:	9307      	str	r3, [sp, #28]
 800aa20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aa24:	931a      	str	r3, [sp, #104]	; 0x68
 800aa26:	4654      	mov	r4, sl
 800aa28:	2205      	movs	r2, #5
 800aa2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa2e:	4854      	ldr	r0, [pc, #336]	; (800ab80 <_vfiprintf_r+0x220>)
 800aa30:	f7f5 fbd6 	bl	80001e0 <memchr>
 800aa34:	9a04      	ldr	r2, [sp, #16]
 800aa36:	b9d8      	cbnz	r0, 800aa70 <_vfiprintf_r+0x110>
 800aa38:	06d1      	lsls	r1, r2, #27
 800aa3a:	bf44      	itt	mi
 800aa3c:	2320      	movmi	r3, #32
 800aa3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa42:	0713      	lsls	r3, r2, #28
 800aa44:	bf44      	itt	mi
 800aa46:	232b      	movmi	r3, #43	; 0x2b
 800aa48:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aa4c:	f89a 3000 	ldrb.w	r3, [sl]
 800aa50:	2b2a      	cmp	r3, #42	; 0x2a
 800aa52:	d015      	beq.n	800aa80 <_vfiprintf_r+0x120>
 800aa54:	9a07      	ldr	r2, [sp, #28]
 800aa56:	4654      	mov	r4, sl
 800aa58:	2000      	movs	r0, #0
 800aa5a:	f04f 0c0a 	mov.w	ip, #10
 800aa5e:	4621      	mov	r1, r4
 800aa60:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa64:	3b30      	subs	r3, #48	; 0x30
 800aa66:	2b09      	cmp	r3, #9
 800aa68:	d94d      	bls.n	800ab06 <_vfiprintf_r+0x1a6>
 800aa6a:	b1b0      	cbz	r0, 800aa9a <_vfiprintf_r+0x13a>
 800aa6c:	9207      	str	r2, [sp, #28]
 800aa6e:	e014      	b.n	800aa9a <_vfiprintf_r+0x13a>
 800aa70:	eba0 0308 	sub.w	r3, r0, r8
 800aa74:	fa09 f303 	lsl.w	r3, r9, r3
 800aa78:	4313      	orrs	r3, r2
 800aa7a:	9304      	str	r3, [sp, #16]
 800aa7c:	46a2      	mov	sl, r4
 800aa7e:	e7d2      	b.n	800aa26 <_vfiprintf_r+0xc6>
 800aa80:	9b03      	ldr	r3, [sp, #12]
 800aa82:	1d19      	adds	r1, r3, #4
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	9103      	str	r1, [sp, #12]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	bfbb      	ittet	lt
 800aa8c:	425b      	neglt	r3, r3
 800aa8e:	f042 0202 	orrlt.w	r2, r2, #2
 800aa92:	9307      	strge	r3, [sp, #28]
 800aa94:	9307      	strlt	r3, [sp, #28]
 800aa96:	bfb8      	it	lt
 800aa98:	9204      	strlt	r2, [sp, #16]
 800aa9a:	7823      	ldrb	r3, [r4, #0]
 800aa9c:	2b2e      	cmp	r3, #46	; 0x2e
 800aa9e:	d10c      	bne.n	800aaba <_vfiprintf_r+0x15a>
 800aaa0:	7863      	ldrb	r3, [r4, #1]
 800aaa2:	2b2a      	cmp	r3, #42	; 0x2a
 800aaa4:	d134      	bne.n	800ab10 <_vfiprintf_r+0x1b0>
 800aaa6:	9b03      	ldr	r3, [sp, #12]
 800aaa8:	1d1a      	adds	r2, r3, #4
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	9203      	str	r2, [sp, #12]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	bfb8      	it	lt
 800aab2:	f04f 33ff 	movlt.w	r3, #4294967295
 800aab6:	3402      	adds	r4, #2
 800aab8:	9305      	str	r3, [sp, #20]
 800aaba:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800ab90 <_vfiprintf_r+0x230>
 800aabe:	7821      	ldrb	r1, [r4, #0]
 800aac0:	2203      	movs	r2, #3
 800aac2:	4650      	mov	r0, sl
 800aac4:	f7f5 fb8c 	bl	80001e0 <memchr>
 800aac8:	b138      	cbz	r0, 800aada <_vfiprintf_r+0x17a>
 800aaca:	9b04      	ldr	r3, [sp, #16]
 800aacc:	eba0 000a 	sub.w	r0, r0, sl
 800aad0:	2240      	movs	r2, #64	; 0x40
 800aad2:	4082      	lsls	r2, r0
 800aad4:	4313      	orrs	r3, r2
 800aad6:	3401      	adds	r4, #1
 800aad8:	9304      	str	r3, [sp, #16]
 800aada:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aade:	4829      	ldr	r0, [pc, #164]	; (800ab84 <_vfiprintf_r+0x224>)
 800aae0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aae4:	2206      	movs	r2, #6
 800aae6:	f7f5 fb7b 	bl	80001e0 <memchr>
 800aaea:	2800      	cmp	r0, #0
 800aaec:	d03f      	beq.n	800ab6e <_vfiprintf_r+0x20e>
 800aaee:	4b26      	ldr	r3, [pc, #152]	; (800ab88 <_vfiprintf_r+0x228>)
 800aaf0:	bb1b      	cbnz	r3, 800ab3a <_vfiprintf_r+0x1da>
 800aaf2:	9b03      	ldr	r3, [sp, #12]
 800aaf4:	3307      	adds	r3, #7
 800aaf6:	f023 0307 	bic.w	r3, r3, #7
 800aafa:	3308      	adds	r3, #8
 800aafc:	9303      	str	r3, [sp, #12]
 800aafe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab00:	443b      	add	r3, r7
 800ab02:	9309      	str	r3, [sp, #36]	; 0x24
 800ab04:	e768      	b.n	800a9d8 <_vfiprintf_r+0x78>
 800ab06:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab0a:	460c      	mov	r4, r1
 800ab0c:	2001      	movs	r0, #1
 800ab0e:	e7a6      	b.n	800aa5e <_vfiprintf_r+0xfe>
 800ab10:	2300      	movs	r3, #0
 800ab12:	3401      	adds	r4, #1
 800ab14:	9305      	str	r3, [sp, #20]
 800ab16:	4619      	mov	r1, r3
 800ab18:	f04f 0c0a 	mov.w	ip, #10
 800ab1c:	4620      	mov	r0, r4
 800ab1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab22:	3a30      	subs	r2, #48	; 0x30
 800ab24:	2a09      	cmp	r2, #9
 800ab26:	d903      	bls.n	800ab30 <_vfiprintf_r+0x1d0>
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d0c6      	beq.n	800aaba <_vfiprintf_r+0x15a>
 800ab2c:	9105      	str	r1, [sp, #20]
 800ab2e:	e7c4      	b.n	800aaba <_vfiprintf_r+0x15a>
 800ab30:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab34:	4604      	mov	r4, r0
 800ab36:	2301      	movs	r3, #1
 800ab38:	e7f0      	b.n	800ab1c <_vfiprintf_r+0x1bc>
 800ab3a:	ab03      	add	r3, sp, #12
 800ab3c:	9300      	str	r3, [sp, #0]
 800ab3e:	462a      	mov	r2, r5
 800ab40:	4b12      	ldr	r3, [pc, #72]	; (800ab8c <_vfiprintf_r+0x22c>)
 800ab42:	a904      	add	r1, sp, #16
 800ab44:	4630      	mov	r0, r6
 800ab46:	f7fb fe4f 	bl	80067e8 <_printf_float>
 800ab4a:	4607      	mov	r7, r0
 800ab4c:	1c78      	adds	r0, r7, #1
 800ab4e:	d1d6      	bne.n	800aafe <_vfiprintf_r+0x19e>
 800ab50:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ab52:	07d9      	lsls	r1, r3, #31
 800ab54:	d405      	bmi.n	800ab62 <_vfiprintf_r+0x202>
 800ab56:	89ab      	ldrh	r3, [r5, #12]
 800ab58:	059a      	lsls	r2, r3, #22
 800ab5a:	d402      	bmi.n	800ab62 <_vfiprintf_r+0x202>
 800ab5c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ab5e:	f7fc fdbd 	bl	80076dc <__retarget_lock_release_recursive>
 800ab62:	89ab      	ldrh	r3, [r5, #12]
 800ab64:	065b      	lsls	r3, r3, #25
 800ab66:	f53f af1d 	bmi.w	800a9a4 <_vfiprintf_r+0x44>
 800ab6a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ab6c:	e71c      	b.n	800a9a8 <_vfiprintf_r+0x48>
 800ab6e:	ab03      	add	r3, sp, #12
 800ab70:	9300      	str	r3, [sp, #0]
 800ab72:	462a      	mov	r2, r5
 800ab74:	4b05      	ldr	r3, [pc, #20]	; (800ab8c <_vfiprintf_r+0x22c>)
 800ab76:	a904      	add	r1, sp, #16
 800ab78:	4630      	mov	r0, r6
 800ab7a:	f7fc f8d9 	bl	8006d30 <_printf_i>
 800ab7e:	e7e4      	b.n	800ab4a <_vfiprintf_r+0x1ea>
 800ab80:	0800b201 	.word	0x0800b201
 800ab84:	0800b20b 	.word	0x0800b20b
 800ab88:	080067e9 	.word	0x080067e9
 800ab8c:	0800a93d 	.word	0x0800a93d
 800ab90:	0800b207 	.word	0x0800b207

0800ab94 <__swbuf_r>:
 800ab94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab96:	460e      	mov	r6, r1
 800ab98:	4614      	mov	r4, r2
 800ab9a:	4605      	mov	r5, r0
 800ab9c:	b118      	cbz	r0, 800aba6 <__swbuf_r+0x12>
 800ab9e:	6a03      	ldr	r3, [r0, #32]
 800aba0:	b90b      	cbnz	r3, 800aba6 <__swbuf_r+0x12>
 800aba2:	f7fc fc83 	bl	80074ac <__sinit>
 800aba6:	69a3      	ldr	r3, [r4, #24]
 800aba8:	60a3      	str	r3, [r4, #8]
 800abaa:	89a3      	ldrh	r3, [r4, #12]
 800abac:	071a      	lsls	r2, r3, #28
 800abae:	d525      	bpl.n	800abfc <__swbuf_r+0x68>
 800abb0:	6923      	ldr	r3, [r4, #16]
 800abb2:	b31b      	cbz	r3, 800abfc <__swbuf_r+0x68>
 800abb4:	6823      	ldr	r3, [r4, #0]
 800abb6:	6922      	ldr	r2, [r4, #16]
 800abb8:	1a98      	subs	r0, r3, r2
 800abba:	6963      	ldr	r3, [r4, #20]
 800abbc:	b2f6      	uxtb	r6, r6
 800abbe:	4283      	cmp	r3, r0
 800abc0:	4637      	mov	r7, r6
 800abc2:	dc04      	bgt.n	800abce <__swbuf_r+0x3a>
 800abc4:	4621      	mov	r1, r4
 800abc6:	4628      	mov	r0, r5
 800abc8:	f7ff fa3a 	bl	800a040 <_fflush_r>
 800abcc:	b9e0      	cbnz	r0, 800ac08 <__swbuf_r+0x74>
 800abce:	68a3      	ldr	r3, [r4, #8]
 800abd0:	3b01      	subs	r3, #1
 800abd2:	60a3      	str	r3, [r4, #8]
 800abd4:	6823      	ldr	r3, [r4, #0]
 800abd6:	1c5a      	adds	r2, r3, #1
 800abd8:	6022      	str	r2, [r4, #0]
 800abda:	701e      	strb	r6, [r3, #0]
 800abdc:	6962      	ldr	r2, [r4, #20]
 800abde:	1c43      	adds	r3, r0, #1
 800abe0:	429a      	cmp	r2, r3
 800abe2:	d004      	beq.n	800abee <__swbuf_r+0x5a>
 800abe4:	89a3      	ldrh	r3, [r4, #12]
 800abe6:	07db      	lsls	r3, r3, #31
 800abe8:	d506      	bpl.n	800abf8 <__swbuf_r+0x64>
 800abea:	2e0a      	cmp	r6, #10
 800abec:	d104      	bne.n	800abf8 <__swbuf_r+0x64>
 800abee:	4621      	mov	r1, r4
 800abf0:	4628      	mov	r0, r5
 800abf2:	f7ff fa25 	bl	800a040 <_fflush_r>
 800abf6:	b938      	cbnz	r0, 800ac08 <__swbuf_r+0x74>
 800abf8:	4638      	mov	r0, r7
 800abfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abfc:	4621      	mov	r1, r4
 800abfe:	4628      	mov	r0, r5
 800ac00:	f000 f806 	bl	800ac10 <__swsetup_r>
 800ac04:	2800      	cmp	r0, #0
 800ac06:	d0d5      	beq.n	800abb4 <__swbuf_r+0x20>
 800ac08:	f04f 37ff 	mov.w	r7, #4294967295
 800ac0c:	e7f4      	b.n	800abf8 <__swbuf_r+0x64>
	...

0800ac10 <__swsetup_r>:
 800ac10:	b538      	push	{r3, r4, r5, lr}
 800ac12:	4b2a      	ldr	r3, [pc, #168]	; (800acbc <__swsetup_r+0xac>)
 800ac14:	4605      	mov	r5, r0
 800ac16:	6818      	ldr	r0, [r3, #0]
 800ac18:	460c      	mov	r4, r1
 800ac1a:	b118      	cbz	r0, 800ac24 <__swsetup_r+0x14>
 800ac1c:	6a03      	ldr	r3, [r0, #32]
 800ac1e:	b90b      	cbnz	r3, 800ac24 <__swsetup_r+0x14>
 800ac20:	f7fc fc44 	bl	80074ac <__sinit>
 800ac24:	89a3      	ldrh	r3, [r4, #12]
 800ac26:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac2a:	0718      	lsls	r0, r3, #28
 800ac2c:	d422      	bmi.n	800ac74 <__swsetup_r+0x64>
 800ac2e:	06d9      	lsls	r1, r3, #27
 800ac30:	d407      	bmi.n	800ac42 <__swsetup_r+0x32>
 800ac32:	2309      	movs	r3, #9
 800ac34:	602b      	str	r3, [r5, #0]
 800ac36:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ac3a:	81a3      	strh	r3, [r4, #12]
 800ac3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ac40:	e034      	b.n	800acac <__swsetup_r+0x9c>
 800ac42:	0758      	lsls	r0, r3, #29
 800ac44:	d512      	bpl.n	800ac6c <__swsetup_r+0x5c>
 800ac46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac48:	b141      	cbz	r1, 800ac5c <__swsetup_r+0x4c>
 800ac4a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac4e:	4299      	cmp	r1, r3
 800ac50:	d002      	beq.n	800ac58 <__swsetup_r+0x48>
 800ac52:	4628      	mov	r0, r5
 800ac54:	f7fd fbd2 	bl	80083fc <_free_r>
 800ac58:	2300      	movs	r3, #0
 800ac5a:	6363      	str	r3, [r4, #52]	; 0x34
 800ac5c:	89a3      	ldrh	r3, [r4, #12]
 800ac5e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ac62:	81a3      	strh	r3, [r4, #12]
 800ac64:	2300      	movs	r3, #0
 800ac66:	6063      	str	r3, [r4, #4]
 800ac68:	6923      	ldr	r3, [r4, #16]
 800ac6a:	6023      	str	r3, [r4, #0]
 800ac6c:	89a3      	ldrh	r3, [r4, #12]
 800ac6e:	f043 0308 	orr.w	r3, r3, #8
 800ac72:	81a3      	strh	r3, [r4, #12]
 800ac74:	6923      	ldr	r3, [r4, #16]
 800ac76:	b94b      	cbnz	r3, 800ac8c <__swsetup_r+0x7c>
 800ac78:	89a3      	ldrh	r3, [r4, #12]
 800ac7a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ac7e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac82:	d003      	beq.n	800ac8c <__swsetup_r+0x7c>
 800ac84:	4621      	mov	r1, r4
 800ac86:	4628      	mov	r0, r5
 800ac88:	f000 f884 	bl	800ad94 <__smakebuf_r>
 800ac8c:	89a0      	ldrh	r0, [r4, #12]
 800ac8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac92:	f010 0301 	ands.w	r3, r0, #1
 800ac96:	d00a      	beq.n	800acae <__swsetup_r+0x9e>
 800ac98:	2300      	movs	r3, #0
 800ac9a:	60a3      	str	r3, [r4, #8]
 800ac9c:	6963      	ldr	r3, [r4, #20]
 800ac9e:	425b      	negs	r3, r3
 800aca0:	61a3      	str	r3, [r4, #24]
 800aca2:	6923      	ldr	r3, [r4, #16]
 800aca4:	b943      	cbnz	r3, 800acb8 <__swsetup_r+0xa8>
 800aca6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800acaa:	d1c4      	bne.n	800ac36 <__swsetup_r+0x26>
 800acac:	bd38      	pop	{r3, r4, r5, pc}
 800acae:	0781      	lsls	r1, r0, #30
 800acb0:	bf58      	it	pl
 800acb2:	6963      	ldrpl	r3, [r4, #20]
 800acb4:	60a3      	str	r3, [r4, #8]
 800acb6:	e7f4      	b.n	800aca2 <__swsetup_r+0x92>
 800acb8:	2000      	movs	r0, #0
 800acba:	e7f7      	b.n	800acac <__swsetup_r+0x9c>
 800acbc:	2000006c 	.word	0x2000006c

0800acc0 <_raise_r>:
 800acc0:	291f      	cmp	r1, #31
 800acc2:	b538      	push	{r3, r4, r5, lr}
 800acc4:	4604      	mov	r4, r0
 800acc6:	460d      	mov	r5, r1
 800acc8:	d904      	bls.n	800acd4 <_raise_r+0x14>
 800acca:	2316      	movs	r3, #22
 800accc:	6003      	str	r3, [r0, #0]
 800acce:	f04f 30ff 	mov.w	r0, #4294967295
 800acd2:	bd38      	pop	{r3, r4, r5, pc}
 800acd4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800acd6:	b112      	cbz	r2, 800acde <_raise_r+0x1e>
 800acd8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800acdc:	b94b      	cbnz	r3, 800acf2 <_raise_r+0x32>
 800acde:	4620      	mov	r0, r4
 800ace0:	f000 f830 	bl	800ad44 <_getpid_r>
 800ace4:	462a      	mov	r2, r5
 800ace6:	4601      	mov	r1, r0
 800ace8:	4620      	mov	r0, r4
 800acea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acee:	f000 b817 	b.w	800ad20 <_kill_r>
 800acf2:	2b01      	cmp	r3, #1
 800acf4:	d00a      	beq.n	800ad0c <_raise_r+0x4c>
 800acf6:	1c59      	adds	r1, r3, #1
 800acf8:	d103      	bne.n	800ad02 <_raise_r+0x42>
 800acfa:	2316      	movs	r3, #22
 800acfc:	6003      	str	r3, [r0, #0]
 800acfe:	2001      	movs	r0, #1
 800ad00:	e7e7      	b.n	800acd2 <_raise_r+0x12>
 800ad02:	2400      	movs	r4, #0
 800ad04:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ad08:	4628      	mov	r0, r5
 800ad0a:	4798      	blx	r3
 800ad0c:	2000      	movs	r0, #0
 800ad0e:	e7e0      	b.n	800acd2 <_raise_r+0x12>

0800ad10 <raise>:
 800ad10:	4b02      	ldr	r3, [pc, #8]	; (800ad1c <raise+0xc>)
 800ad12:	4601      	mov	r1, r0
 800ad14:	6818      	ldr	r0, [r3, #0]
 800ad16:	f7ff bfd3 	b.w	800acc0 <_raise_r>
 800ad1a:	bf00      	nop
 800ad1c:	2000006c 	.word	0x2000006c

0800ad20 <_kill_r>:
 800ad20:	b538      	push	{r3, r4, r5, lr}
 800ad22:	4d07      	ldr	r5, [pc, #28]	; (800ad40 <_kill_r+0x20>)
 800ad24:	2300      	movs	r3, #0
 800ad26:	4604      	mov	r4, r0
 800ad28:	4608      	mov	r0, r1
 800ad2a:	4611      	mov	r1, r2
 800ad2c:	602b      	str	r3, [r5, #0]
 800ad2e:	f7f7 ff85 	bl	8002c3c <_kill>
 800ad32:	1c43      	adds	r3, r0, #1
 800ad34:	d102      	bne.n	800ad3c <_kill_r+0x1c>
 800ad36:	682b      	ldr	r3, [r5, #0]
 800ad38:	b103      	cbz	r3, 800ad3c <_kill_r+0x1c>
 800ad3a:	6023      	str	r3, [r4, #0]
 800ad3c:	bd38      	pop	{r3, r4, r5, pc}
 800ad3e:	bf00      	nop
 800ad40:	20000768 	.word	0x20000768

0800ad44 <_getpid_r>:
 800ad44:	f7f7 bf72 	b.w	8002c2c <_getpid>

0800ad48 <__swhatbuf_r>:
 800ad48:	b570      	push	{r4, r5, r6, lr}
 800ad4a:	460c      	mov	r4, r1
 800ad4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad50:	2900      	cmp	r1, #0
 800ad52:	b096      	sub	sp, #88	; 0x58
 800ad54:	4615      	mov	r5, r2
 800ad56:	461e      	mov	r6, r3
 800ad58:	da0d      	bge.n	800ad76 <__swhatbuf_r+0x2e>
 800ad5a:	89a3      	ldrh	r3, [r4, #12]
 800ad5c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ad60:	f04f 0100 	mov.w	r1, #0
 800ad64:	bf0c      	ite	eq
 800ad66:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ad6a:	2340      	movne	r3, #64	; 0x40
 800ad6c:	2000      	movs	r0, #0
 800ad6e:	6031      	str	r1, [r6, #0]
 800ad70:	602b      	str	r3, [r5, #0]
 800ad72:	b016      	add	sp, #88	; 0x58
 800ad74:	bd70      	pop	{r4, r5, r6, pc}
 800ad76:	466a      	mov	r2, sp
 800ad78:	f000 f848 	bl	800ae0c <_fstat_r>
 800ad7c:	2800      	cmp	r0, #0
 800ad7e:	dbec      	blt.n	800ad5a <__swhatbuf_r+0x12>
 800ad80:	9901      	ldr	r1, [sp, #4]
 800ad82:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ad86:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ad8a:	4259      	negs	r1, r3
 800ad8c:	4159      	adcs	r1, r3
 800ad8e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad92:	e7eb      	b.n	800ad6c <__swhatbuf_r+0x24>

0800ad94 <__smakebuf_r>:
 800ad94:	898b      	ldrh	r3, [r1, #12]
 800ad96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ad98:	079d      	lsls	r5, r3, #30
 800ad9a:	4606      	mov	r6, r0
 800ad9c:	460c      	mov	r4, r1
 800ad9e:	d507      	bpl.n	800adb0 <__smakebuf_r+0x1c>
 800ada0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ada4:	6023      	str	r3, [r4, #0]
 800ada6:	6123      	str	r3, [r4, #16]
 800ada8:	2301      	movs	r3, #1
 800adaa:	6163      	str	r3, [r4, #20]
 800adac:	b002      	add	sp, #8
 800adae:	bd70      	pop	{r4, r5, r6, pc}
 800adb0:	ab01      	add	r3, sp, #4
 800adb2:	466a      	mov	r2, sp
 800adb4:	f7ff ffc8 	bl	800ad48 <__swhatbuf_r>
 800adb8:	9900      	ldr	r1, [sp, #0]
 800adba:	4605      	mov	r5, r0
 800adbc:	4630      	mov	r0, r6
 800adbe:	f7fd fb91 	bl	80084e4 <_malloc_r>
 800adc2:	b948      	cbnz	r0, 800add8 <__smakebuf_r+0x44>
 800adc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adc8:	059a      	lsls	r2, r3, #22
 800adca:	d4ef      	bmi.n	800adac <__smakebuf_r+0x18>
 800adcc:	f023 0303 	bic.w	r3, r3, #3
 800add0:	f043 0302 	orr.w	r3, r3, #2
 800add4:	81a3      	strh	r3, [r4, #12]
 800add6:	e7e3      	b.n	800ada0 <__smakebuf_r+0xc>
 800add8:	89a3      	ldrh	r3, [r4, #12]
 800adda:	6020      	str	r0, [r4, #0]
 800addc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ade0:	81a3      	strh	r3, [r4, #12]
 800ade2:	9b00      	ldr	r3, [sp, #0]
 800ade4:	6163      	str	r3, [r4, #20]
 800ade6:	9b01      	ldr	r3, [sp, #4]
 800ade8:	6120      	str	r0, [r4, #16]
 800adea:	b15b      	cbz	r3, 800ae04 <__smakebuf_r+0x70>
 800adec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adf0:	4630      	mov	r0, r6
 800adf2:	f000 f81d 	bl	800ae30 <_isatty_r>
 800adf6:	b128      	cbz	r0, 800ae04 <__smakebuf_r+0x70>
 800adf8:	89a3      	ldrh	r3, [r4, #12]
 800adfa:	f023 0303 	bic.w	r3, r3, #3
 800adfe:	f043 0301 	orr.w	r3, r3, #1
 800ae02:	81a3      	strh	r3, [r4, #12]
 800ae04:	89a3      	ldrh	r3, [r4, #12]
 800ae06:	431d      	orrs	r5, r3
 800ae08:	81a5      	strh	r5, [r4, #12]
 800ae0a:	e7cf      	b.n	800adac <__smakebuf_r+0x18>

0800ae0c <_fstat_r>:
 800ae0c:	b538      	push	{r3, r4, r5, lr}
 800ae0e:	4d07      	ldr	r5, [pc, #28]	; (800ae2c <_fstat_r+0x20>)
 800ae10:	2300      	movs	r3, #0
 800ae12:	4604      	mov	r4, r0
 800ae14:	4608      	mov	r0, r1
 800ae16:	4611      	mov	r1, r2
 800ae18:	602b      	str	r3, [r5, #0]
 800ae1a:	f7f7 ff6e 	bl	8002cfa <_fstat>
 800ae1e:	1c43      	adds	r3, r0, #1
 800ae20:	d102      	bne.n	800ae28 <_fstat_r+0x1c>
 800ae22:	682b      	ldr	r3, [r5, #0]
 800ae24:	b103      	cbz	r3, 800ae28 <_fstat_r+0x1c>
 800ae26:	6023      	str	r3, [r4, #0]
 800ae28:	bd38      	pop	{r3, r4, r5, pc}
 800ae2a:	bf00      	nop
 800ae2c:	20000768 	.word	0x20000768

0800ae30 <_isatty_r>:
 800ae30:	b538      	push	{r3, r4, r5, lr}
 800ae32:	4d06      	ldr	r5, [pc, #24]	; (800ae4c <_isatty_r+0x1c>)
 800ae34:	2300      	movs	r3, #0
 800ae36:	4604      	mov	r4, r0
 800ae38:	4608      	mov	r0, r1
 800ae3a:	602b      	str	r3, [r5, #0]
 800ae3c:	f7f7 ff6d 	bl	8002d1a <_isatty>
 800ae40:	1c43      	adds	r3, r0, #1
 800ae42:	d102      	bne.n	800ae4a <_isatty_r+0x1a>
 800ae44:	682b      	ldr	r3, [r5, #0]
 800ae46:	b103      	cbz	r3, 800ae4a <_isatty_r+0x1a>
 800ae48:	6023      	str	r3, [r4, #0]
 800ae4a:	bd38      	pop	{r3, r4, r5, pc}
 800ae4c:	20000768 	.word	0x20000768

0800ae50 <_init>:
 800ae50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae52:	bf00      	nop
 800ae54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae56:	bc08      	pop	{r3}
 800ae58:	469e      	mov	lr, r3
 800ae5a:	4770      	bx	lr

0800ae5c <_fini>:
 800ae5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae5e:	bf00      	nop
 800ae60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae62:	bc08      	pop	{r3}
 800ae64:	469e      	mov	lr, r3
 800ae66:	4770      	bx	lr
