
module PipeIDEX
(
	input clk,
	input reset,
	input [31:0] instructionIn,
	input BranchNEIn,
	input BranchEQIn,
	input

	output reg [31:0] instructionOut,
	output reg [31:0] PCOut,
	output reg [31:0] PcAddOut
);


always@(negedge reset or negedge clk) begin	// Negedge instead of posegde.
	if(reset==0)
		instructionIn <= 0;
		PCIn <= 0;
		PcAddIn <= 0;
	else	
		if(enable==1)
			instructionOut <= instructionIn;
			PCOut <= PCIn;
			PcAddOut <= PcAddIn;
			
end