ASIC_INTERNAL_ENGINE_SS,VAR_0
CLK_S,FUNC_0
CLK_S_MASK,VAR_1
CLK_V,FUNC_1
CLK_V_MASK,VAR_2
COMPUTE_ENGINE_PLL_PARAM,VAR_3
SCLK_MUX_SEL,FUNC_2
SCLK_MUX_SEL_MASK,VAR_4
SPLL_DITHEN,VAR_5
SPLL_FB_DIV,FUNC_3
SPLL_FB_DIV_MASK,VAR_6
SPLL_PDIV_A,FUNC_4
SPLL_PDIV_A_MASK,VAR_7
SPLL_REF_DIV,FUNC_5
SPLL_REF_DIV_MASK,VAR_8
SSEN,VAR_9
cpu_to_be32,FUNC_6
do_div,FUNC_7
radeon_atom_get_clock_dividers,FUNC_8
radeon_atombios_get_asic_ss_info,FUNC_9
rv770_get_pi,FUNC_10
rv740_populate_sclk_value,FUNC_11
rdev,VAR_10
engine_clock,VAR_11
sclk,VAR_12
pi,VAR_13
dividers,VAR_14
spll_func_cntl,VAR_15
spll_func_cntl_2,VAR_16
spll_func_cntl_3,VAR_17
cg_spll_spread_spectrum,VAR_18
cg_spll_spread_spectrum_2,VAR_19
tmp,VAR_20
reference_clock,VAR_21
reference_divider,VAR_22
fbdiv,VAR_23
ret,VAR_24
ss,VAR_25
vco_freq,VAR_26
clk_s,VAR_27
clk_v,VAR_28
