*$
* UCC27531
*****************************************************************************
* (C) Copyright 2019 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: UCC27531
* Date: 07AUG2019
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: UCC27531EVM-184
* EVM Users Guide: SLUUA70- December 2012
* Datasheet: SLUSBA7G – DECEMBER 2012–REVISED JUNE 2019
* Topologies Supported: NA
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.10
* EN pull-up resistance is made 500kOhms as per Datasheet
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* 1. The following features have been modeled
*      a. EN pull-up resistance
*      b. Input Undervoltage Lockout(UVLO)
*      c. Enable Thresholds
*      d. Peak currents
*      e. Propogation delays
* 2. Temperature effects are not modeled. 
*
*****************************************************************************
.SUBCKT UCC27531_TRANS IN EN GND OUTL OUTH VDD
R_U4_R1         U4_N14518546 U4_N14518552  110  
C_U4_C5         OUTH VDD  10pF  
R_U4_R4         VDD U4_N14518608  0.02  
R_U4_R2         U4_N14518578 U4_N14518604  95  
R_U4_R5         U4_N14518760 GND  0.02  
C_U4_C4         GND OUTL  10pF  
E_U4_E1         U4_N14518546 OUTH VALUE { IF(V(U4_N14519164, 0) > 0.5, 5, -5) }
E_U4_E2         OUTL U4_N14518578 VALUE { IF(V(U4_N14519164, 0) > 0.5, -5, 5) }
X_U4_U4         DRV U4_N14519164 DELAY PARAMS:  RINP=1K DELAY=13.5n
C_U4_C6         OUTL U4_N14518604  10p  
M_U4_M1         U4_N14518608 U4_N14518552 OUTH OUTH NMOS01           
C_U4_C1         U4_N14518552 U4_N14518608  3p  
M_U4_M2         U4_N14518760 U4_N14518604 OUTL OUTL PMOS01           
C_U4_C2         U4_N14518760 U4_N14518604  3p  
C_U4_C3         OUTH U4_N14518552  4p  
X_U3_U5         U3_EN_TH EN U3_N231828 COMP PARAMS: VHYS=0.9
R_U3_R1         U3_N234978 EN  500k  
V_U3_V1         U3_N231824 GND 8.9
X_U3_U3         U3_IN_TH IN U3_N231812 COMP PARAMS: VHYS=1.0
X_U3_U7         U3_UVLO U3_EN_TH U3_IN_TH DRV AND3_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U6         U3_UVLO VDD U3_N231824 COMP PARAMS: VHYS=0.7
V_U3_V3         U3_N231812 GND 2
V_U3_V2         U3_N231828 GND 1.9
R_U3_R2         IN GND  230k  
V_U3_V4         U3_N234978 GND 5.8
.ENDS UCC27531_TRANS
*$
.model NMOS01 NMOS
+ VTO     = 2
+ KP     = 0.545
+ LAMBDA  = 0.001
*$
.model PMOS01 PMOS
+ VTO     = -2
+ KP      = 1.1
+ LAMBDA  = 0.001
*$
.model PMOS02 PMOS
+ VTO     = -2
+ KP      = .889
+ LAMBDA  = 0.001
*$
.SUBCKT DELAY INP OUT PARAMS: RINP = 1k DELAY = 10n 
R1 INP 101 {RINP}
C1 101 102 { 1.4427 * DELAY / RINP }
E1 102   0 OUT   0 0.5
E2 OUT   0 VALUE {IF(V(101) > 0.5, 1, 0)}
.ENDS DELAY
*$
.SUBCKT COMP VOUT VINP VINN PARAMS: VHYS = 0.05 
E1 YINT 0 VALUE {IF(V(VINP) + V(VOUT)*VHYS > V(VINN), 1, 0)}
R1 YINT VOUT 1
C1 VOUT 0 1n
.ENDS COMP
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    Y 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} & 
+ V(C) > {VTHRESH},{VDD},{VSS})}}
.ENDS AND3_BASIC_GEN
*$