
Xilinx Mapping Report File for Design 'ev03'
Copyright (c) 1995-2000 Xilinx, Inc.  All rights reserved.

Design Information
------------------
Command Line   : m1map -p xc3020a-7-pc68 -o map.ncd ev03.ngd ev03.pcf 
Target Device  : x3020a
Target Package : pc68
Target Speed   : -7
Mapper Version : xc3000a -- D.19

Design Summary
--------------
   Number of errors:        0
   Number of warnings:      0
   Number of CLBs:              6 out of    64    9%
      CLB Flip Flops:       3
   Number of bonded IOBs:      12 out of    58   20%
      IOB Flip Flops:       0
      IOB Latches:          0

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Design Attributes
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - Added Logic
Section 7 - Expanded Logic
Section 8 - Signal Cross-Reference
Section 9 - Symbol Cross-Reference
Section 10 - IOB Properties
Section 11 - RPMs
Section 12 - Guide Report
Section 13 - Area Group Summary

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------

Section 3 - Design Attributes
-----------------------------
 Attribute LOC
   "P46" on symbol "$I2"
   "P28" for signal(s) $Net00037_ on symbol "$I32"
   "P7" for signal(s) $Net00024_ on symbol "$I39"
   "P8" for signal(s) $Net00028_ on symbol "$I40"
   "P6" for signal(s) $Net00030_ on symbol "$I41"
   "P4" for signal(s) $Net00032_ on symbol "$I42"
   "P2" for signal(s) $Net00034_ on symbol "$I43"
   "P67" for signal(s) $Net00036_ on symbol "$I44"
   "P9" for signal(s) $Net00026_ on symbol "$I45"
   "P57" for signal(s) $Net00027_ on symbol "$I53"
   "P59" for signal(s) $Net00038_ on symbol "$I54"
   "P30" for signal(s) $Net00039_ on symbol "$I55"

Section 4 - Removed Logic Summary
---------------------------------
   6 block(s) removed
   2 block(s) optimized away
   6 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "$I6/$1I39/$Net00027_" is unused and has been removed.
 Unused block "$I6/$1I39/$1I40" (VCC) removed.
The signal "$I6/$1I39/$Net00028_" is unused and has been removed.
 Unused block "$I6/$1I39/$1I43" (GND) removed.
The signal "$I3/$1I39/$Net00027_" is unused and has been removed.
 Unused block "$I3/$1I39/$1I40" (VCC) removed.
The signal "$I3/$1I39/$Net00028_" is unused and has been removed.
 Unused block "$I3/$1I39/$1I43" (GND) removed.
The signal "$I5/$1I39/$Net00027_" is unused and has been removed.
 Unused block "$I5/$1I39/$1I40" (VCC) removed.
The signal "$I5/$1I39/$Net00028_" is unused and has been removed.
 Unused block "$I5/$1I39/$1I43" (GND) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		$I56
VCC 		I_from_net_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - Added Logic
-----------------------

Section 7 - Expanded Logic
--------------------------
To enable this section, set the detailed map report option and rerun map.

Section 8 - Signal Cross-Reference
----------------------------------
To enable this section, set the detailed map report option and rerun map.

Section 9 - Symbol Cross-Reference
----------------------------------
To enable this section, set the detailed map report option and rerun map.

Section 10 - IOB Properties
---------------------------

Section 11 - RPMs
-----------------

Section 12 - Guide Report
-------------------------
Guide not run on this design.
