{
  "questions": [
    {
      "question": "What is the output of a 2-input NAND gate if both inputs are HIGH (logic 1)?",
      "options": [
        "LOW (logic 0)",
        "HIGH (logic 1)",
        "Undefined",
        "High-impedance",
        "Oscillating"
      ],
      "correct": 0
    },
    {
      "question": "In cache memory systems, which write policy dictates that data is written only to the cache and marked as 'dirty', with updates to main memory occurring only when the cache line is evicted or replaced?",
      "options": [
        "Write-through",
        "Write-back",
        "Write-allocate",
        "No-write-allocate",
        "Cache-only"
      ],
      "correct": 1
    },
    {
      "question": "In a modern pipelined processor, what is the primary function of the Branch Target Buffer (BTB)?",
      "options": [
        "Stores the most recently used data for faster access by the CPU",
        "Resolves data dependencies between instructions in the pipeline",
        "Holds instructions that are waiting to be committed to architectural state",
        "Stores predicted target addresses for conditional and unconditional branches to reduce branch penalty",
        "Manages the mapping of virtual addresses to physical addresses"
      ],
      "correct": 3
    },
    {
      "question": "Which Design for Testability (DFT) technique is standardized as IEEE 1149.1 and enables structured testing of interconnects on a printed circuit board (PCB) as well as internal logic of compliant ICs via a serial interface?",
      "options": [
        "Scan chains",
        "Memory Built-In Self-Test (MBIST)",
        "Automatic Test Pattern Generation (ATPG)",
        "Boundary Scan",
        "Logic Built-In Self-Test (LBIST)"
      ],
      "correct": 3
    },
    {
      "question": "To reduce static and dynamic power consumption in inactive parts of an SoC, which low-power design technique involves switching off the power supply to specific blocks or domains when they are not in use?",
      "options": [
        "Dynamic Voltage and Frequency Scaling (DVFS)",
        "Clock Gating",
        "Body Biasing",
        "Power Gating",
        "Process Variation Control"
      ],
      "correct": 3
    }
  ]
}