<stg><name>udivrem_by2</name>


<trans_list>

<trans id="224" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="18" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln574" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:2 %p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read5

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="64">
<![CDATA[
._crit_edge:5 %d0 = trunc i64 %p_read

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:6 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge:7 %zext_ln609 = zext i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln609"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:8 %intx_internal_reciprocal_table_addr = getelementptr i11 %intx_internal_reciprocal_table, i64 0, i64 %zext_ln609

]]></Node>
<StgValue><ssdm name="intx_internal_reciprocal_table_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge:9 %v0 = load i8 %intx_internal_reciprocal_table_addr

]]></Node>
<StgValue><ssdm name="v0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="40" op_0_bw="40" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:11 %trunc_ln8 = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %p_read, i32 24, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:38 %lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %p_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge:9 %v0 = load i8 %intx_internal_reciprocal_table_addr

]]></Node>
<StgValue><ssdm name="v0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="22" op_0_bw="11">
<![CDATA[
._crit_edge:10 %zext_ln609_4 = zext i11 %v0

]]></Node>
<StgValue><ssdm name="zext_ln609_4"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge:17 %mul_ln612 = mul i22 %zext_ln609_4, i22 %zext_ln609_4

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge:17 %mul_ln612 = mul i22 %zext_ln609_4, i22 %zext_ln609_4

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge:17 %mul_ln612 = mul i22 %zext_ln609_4, i22 %zext_ln609_4

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="41" op_0_bw="40">
<![CDATA[
._crit_edge:12 %zext_ln611 = zext i40 %trunc_ln8

]]></Node>
<StgValue><ssdm name="zext_ln611"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge:13 %d40 = add i41 %zext_ln611, i41 1

]]></Node>
<StgValue><ssdm name="d40"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="62" op_0_bw="41">
<![CDATA[
._crit_edge:15 %zext_ln611_8 = zext i41 %d40

]]></Node>
<StgValue><ssdm name="zext_ln611_8"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge:16 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %v0, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge:17 %mul_ln612 = mul i22 %zext_ln609_4, i22 %zext_ln609_4

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="62" op_0_bw="22">
<![CDATA[
._crit_edge:18 %zext_ln612 = zext i22 %mul_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge:19 %mul_ln612_4 = mul i62 %zext_ln611_8, i62 %zext_ln612

]]></Node>
<StgValue><ssdm name="mul_ln612_4"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="22" op_0_bw="22" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:20 %tmp = partselect i22 @_ssdm_op_PartSelect.i22.i62.i32.i32, i62 %mul_ln612_4, i32 40, i32 61

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="23" op_0_bw="22">
<![CDATA[
._crit_edge:21 %zext_ln612_10 = zext i22 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln612_10"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge:22 %add_ln612 = add i22 %shl_ln, i22 4194303

]]></Node>
<StgValue><ssdm name="add_ln612"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="22">
<![CDATA[
._crit_edge:23 %zext_ln612_11 = zext i22 %add_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612_11"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge:24 %v1 = sub i23 %zext_ln612_11, i23 %zext_ln612_10

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="41">
<![CDATA[
._crit_edge:14 %zext_ln611_7 = zext i41 %d40

]]></Node>
<StgValue><ssdm name="zext_ln611_7"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="23">
<![CDATA[
._crit_edge:25 %sext_ln612 = sext i23 %v1

]]></Node>
<StgValue><ssdm name="sext_ln612"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge:26 %zext_ln612_12 = zext i32 %sext_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612_12"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:30 %mul_ln614 = mul i64 %zext_ln611_7, i64 %zext_ln612_12

]]></Node>
<StgValue><ssdm name="mul_ln614"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:31 %sub_ln614 = sub i64 1152921504606846976, i64 %mul_ln614

]]></Node>
<StgValue><ssdm name="sub_ln614"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:32 %mul_ln614_4 = mul i64 %sub_ln614, i64 %zext_ln612_12

]]></Node>
<StgValue><ssdm name="mul_ln614_4"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="17" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:33 %trunc_ln9 = partselect i17 @_ssdm_op_PartSelect.i17.i64.i32.i32, i64 %mul_ln614_4, i32 47, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="36" op_0_bw="36" op_1_bw="23" op_2_bw="13">
<![CDATA[
._crit_edge:27 %tmp_s = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i23.i13, i23 %v1, i13 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="45" op_0_bw="36">
<![CDATA[
._crit_edge:28 %sext_ln614 = sext i36 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln614"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="46" op_0_bw="45">
<![CDATA[
._crit_edge:29 %zext_ln614 = zext i45 %sext_ln614

]]></Node>
<StgValue><ssdm name="zext_ln614"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="46" op_0_bw="17">
<![CDATA[
._crit_edge:34 %zext_ln614_7 = zext i17 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln614_7"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge:35 %v2 = add i46 %zext_ln614_7, i46 %zext_ln614

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="46">
<![CDATA[
._crit_edge:36 %zext_ln614_8 = zext i46 %v2

]]></Node>
<StgValue><ssdm name="zext_ln614_8"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="1">
<![CDATA[
._crit_edge:37 %zext_ln616 = zext i1 %d0

]]></Node>
<StgValue><ssdm name="zext_ln616"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge:39 %zext_ln617 = zext i63 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln617"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:40 %d63 = add i64 %zext_ln617, i64 %zext_ln616

]]></Node>
<StgValue><ssdm name="d63"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:45 %mul_ln618 = mul i64 %zext_ln614_8, i64 %d63

]]></Node>
<StgValue><ssdm name="mul_ln618"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="33" op_0_bw="46">
<![CDATA[
._crit_edge:52 %trunc_ln619 = trunc i46 %v2

]]></Node>
<StgValue><ssdm name="trunc_ln619"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="45" op_0_bw="45" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:41 %trunc_ln10 = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %v2, i32 1, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="45" op_0_bw="1" op_1_bw="45" op_2_bw="45">
<![CDATA[
._crit_edge:42 %select_ln618 = select i1 %d0, i45 35184372088831, i45 0

]]></Node>
<StgValue><ssdm name="select_ln618"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
._crit_edge:43 %and_ln618 = and i45 %trunc_ln10, i45 %select_ln618

]]></Node>
<StgValue><ssdm name="and_ln618"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="45">
<![CDATA[
._crit_edge:44 %zext_ln618 = zext i45 %and_ln618

]]></Node>
<StgValue><ssdm name="zext_ln618"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:46 %e = sub i64 %zext_ln618, i64 %mul_ln618

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="110" op_0_bw="46">
<![CDATA[
._crit_edge:47 %zext_ln397_25 = zext i46 %v2

]]></Node>
<StgValue><ssdm name="zext_ln397_25"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="110" op_0_bw="64">
<![CDATA[
._crit_edge:48 %zext_ln397_26 = zext i64 %e

]]></Node>
<StgValue><ssdm name="zext_ln397_26"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="110" op_0_bw="110" op_1_bw="110">
<![CDATA[
._crit_edge:49 %x_22 = mul i110 %zext_ln397_26, i110 %zext_ln397_25

]]></Node>
<StgValue><ssdm name="x_22"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="45" op_0_bw="45" op_1_bw="110" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:50 %trunc_ln11 = partselect i45 @_ssdm_op_PartSelect.i45.i110.i32.i32, i110 %x_22, i32 65, i32 109

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3 %p_read_2 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:4 %len_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %len

]]></Node>
<StgValue><ssdm name="len_read"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="45">
<![CDATA[
._crit_edge:51 %zext_ln619 = zext i45 %trunc_ln11

]]></Node>
<StgValue><ssdm name="zext_ln619"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="33" op_2_bw="31">
<![CDATA[
._crit_edge:53 %shl_ln4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i33.i31, i33 %trunc_ln619, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:54 %v3 = add i64 %shl_ln4, i64 %zext_ln619

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="128" op_0_bw="64">
<![CDATA[
._crit_edge:55 %zext_ln397_27 = zext i64 %v3

]]></Node>
<StgValue><ssdm name="zext_ln397_27"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="128" op_0_bw="64">
<![CDATA[
._crit_edge:56 %zext_ln397_28 = zext i64 %p_read

]]></Node>
<StgValue><ssdm name="zext_ln397_28"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge:57 %x_24 = mul i128 %zext_ln397_27, i128 %zext_ln397_28

]]></Node>
<StgValue><ssdm name="x_24"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:58 %br_ln173 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:0 %s_word_num_bits_1_2_i = phi i64 %select_ln177, void %.split.i, i64 0, void %._crit_edge

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_2_i"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:1 %i = phi i2 %i_6, void %.split.i, i2 0, void %._crit_edge

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:2 %k = phi i1 %k_4, void %.split.i, i1 0, void %._crit_edge

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:3 %i_6 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:4 %icmp_ln173 = icmp_eq  i2 %i, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:6 %br_ln173 = br i1 %icmp_ln173, void %.split.i, void %reciprocal_2by1.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="2">
<![CDATA[
.split.i:0 %trunc_ln117 = trunc i2 %i

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i:1 %tmp_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_24, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="128">
<![CDATA[
.split.i:2 %trunc_ln175 = trunc i128 %x_24

]]></Node>
<StgValue><ssdm name="trunc_ln175"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:3 %select_ln175 = select i1 %trunc_ln117, i64 %tmp_2, i64 %trunc_ln175

]]></Node>
<StgValue><ssdm name="select_ln175"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:4 %select_ln175_4 = select i1 %trunc_ln117, i64 0, i64 %p_read

]]></Node>
<StgValue><ssdm name="select_ln175_4"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:5 %add_ln175 = add i64 %select_ln175_4, i64 %select_ln175

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:6 %k1 = icmp_ult  i64 %add_ln175, i64 %select_ln175

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="1">
<![CDATA[
.split.i:7 %zext_ln177 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:8 %add_ln177 = add i64 %add_ln175, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:9 %select_ln177 = select i1 %trunc_ln117, i64 %add_ln177, i64 %s_word_num_bits_1_2_i

]]></Node>
<StgValue><ssdm name="select_ln177"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:10 %icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i:11 %k_4 = or i1 %icmp_ln178, i1 %k1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
.split.i:12 %br_ln0 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:0 %sub_ln621 = sub i64 %v3, i64 %p_read

]]></Node>
<StgValue><ssdm name="sub_ln621"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:1 %v4 = sub i64 %sub_ln621, i64 %s_word_num_bits_1_2_i

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:2 %p = mul i64 %v4, i64 %p_read

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:45 %store_ln0 = store i64 0, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:46 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="108" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:3 %p_19 = add i64 %p, i64 %p_read_2

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:4 %icmp_ln630 = icmp_ult  i64 %p_19, i64 %p_read_2

]]></Node>
<StgValue><ssdm name="icmp_ln630"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:5 %icmp_ln633 = icmp_ult  i64 %p_19, i64 %p_read

]]></Node>
<StgValue><ssdm name="icmp_ln633"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
reciprocal_2by1.exit_ifconv:6 %xor_ln633 = xor i1 %icmp_ln633, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln633"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:9 %select_ln633_4 = select i1 %xor_ln633, i64 18446744073709551614, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="select_ln633_4"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:10 %v_20 = add i64 %select_ln633_4, i64 %v4

]]></Node>
<StgValue><ssdm name="v_20"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:13 %v_24 = select i1 %icmp_ln630, i64 %v_20, i64 %v4

]]></Node>
<StgValue><ssdm name="v_24"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="115" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln633" val="1"/>
<literal name="icmp_ln630" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:7 %p_20 = sub i64 %p_19, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:8 %p_21 = select i1 %xor_ln633, i64 %p_20, i64 %p_19

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:11 %p_22 = sub i64 %p_21, i64 %p_read

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:12 %p_23 = select i1 %icmp_ln630, i64 %p_22, i64 %p_19

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="128" op_0_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:14 %zext_ln397 = zext i64 %v_24

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="128" op_0_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:15 %zext_ln397_11 = zext i64 %p_read_2

]]></Node>
<StgValue><ssdm name="zext_ln397_11"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
reciprocal_2by1.exit_ifconv:16 %x_26 = mul i128 %zext_ln397, i128 %zext_ln397_11

]]></Node>
<StgValue><ssdm name="x_26"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="128">
<![CDATA[
reciprocal_2by1.exit_ifconv:17 %t_words_s = trunc i128 %x_26

]]></Node>
<StgValue><ssdm name="t_words_s"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
reciprocal_2by1.exit_ifconv:18 %trunc_ln12 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_26, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:19 %p_24 = add i64 %trunc_ln12, i64 %p_23

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:24 %icmp_ln649_4 = icmp_ult  i64 %t_words_s, i64 %p_read_2

]]></Node>
<StgValue><ssdm name="icmp_ln649_4"/></StgValue>
</operation>

<operation id="126" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
reciprocal_2by1.exit_ifconv:32 %add_ln567 = add i3 %len_read, i3 6

]]></Node>
<StgValue><ssdm name="add_ln567"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="3">
<![CDATA[
reciprocal_2by1.exit_ifconv:33 %zext_ln567 = zext i3 %add_ln567

]]></Node>
<StgValue><ssdm name="zext_ln567"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:34 %u_addr = getelementptr i64 %u, i64 0, i64 %zext_ln567

]]></Node>
<StgValue><ssdm name="u_addr"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="3">
<![CDATA[
reciprocal_2by1.exit_ifconv:35 %u_load = load i3 %u_addr

]]></Node>
<StgValue><ssdm name="u_load"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
reciprocal_2by1.exit_ifconv:36 %add_ln567_1 = add i3 %len_read, i3 7

]]></Node>
<StgValue><ssdm name="add_ln567_1"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="3">
<![CDATA[
reciprocal_2by1.exit_ifconv:37 %zext_ln567_2 = zext i3 %add_ln567_1

]]></Node>
<StgValue><ssdm name="zext_ln567_2"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:38 %u_addr_9 = getelementptr i64 %u, i64 0, i64 %zext_ln567_2

]]></Node>
<StgValue><ssdm name="u_addr_9"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="3">
<![CDATA[
reciprocal_2by1.exit_ifconv:39 %u_load_10 = load i3 %u_addr_9

]]></Node>
<StgValue><ssdm name="u_load_10"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
reciprocal_2by1.exit_ifconv:40 %store_ln568 = store i64 0, i3 %u_addr

]]></Node>
<StgValue><ssdm name="store_ln568"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
reciprocal_2by1.exit_ifconv:41 %store_ln568 = store i64 0, i3 %u_addr_9

]]></Node>
<StgValue><ssdm name="store_ln568"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="136" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:20 %icmp_ln644 = icmp_ult  i64 %p_24, i64 %trunc_ln12

]]></Node>
<StgValue><ssdm name="icmp_ln644"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:21 %v = add i64 %v_24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="v"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:22 %icmp_ln647 = icmp_ult  i64 %p_24, i64 %p_read

]]></Node>
<StgValue><ssdm name="icmp_ln647"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:23 %icmp_ln649 = icmp_ugt  i64 %p_24, i64 %p_read

]]></Node>
<StgValue><ssdm name="icmp_ln649"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
reciprocal_2by1.exit_ifconv:25 %xor_ln649 = xor i1 %icmp_ln649_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln649"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
reciprocal_2by1.exit_ifconv:26 %or_ln649 = or i1 %icmp_ln649, i1 %xor_ln649

]]></Node>
<StgValue><ssdm name="or_ln649"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:27 %add_ln650 = add i64 %v_24, i64 18446744073709551614

]]></Node>
<StgValue><ssdm name="add_ln650"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:28 %select_ln649 = select i1 %or_ln649, i64 %add_ln650, i64 %v

]]></Node>
<StgValue><ssdm name="select_ln649"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:29 %select_ln644 = select i1 %icmp_ln644, i64 %select_ln649, i64 %v_24

]]></Node>
<StgValue><ssdm name="select_ln644"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
reciprocal_2by1.exit_ifconv:30 %and_ln647 = and i1 %icmp_ln644, i1 %icmp_ln647

]]></Node>
<StgValue><ssdm name="and_ln647"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:31 %v_23 = select i1 %and_ln647, i64 %v, i64 %select_ln644

]]></Node>
<StgValue><ssdm name="v_23"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="3">
<![CDATA[
reciprocal_2by1.exit_ifconv:35 %u_load = load i3 %u_addr

]]></Node>
<StgValue><ssdm name="u_load"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="3">
<![CDATA[
reciprocal_2by1.exit_ifconv:39 %u_load_10 = load i3 %u_addr_9

]]></Node>
<StgValue><ssdm name="u_load_10"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
reciprocal_2by1.exit_ifconv:42 %add_ln570 = add i3 %len_read, i3 5

]]></Node>
<StgValue><ssdm name="add_ln570"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="3">
<![CDATA[
reciprocal_2by1.exit_ifconv:43 %zext_ln397_29 = zext i3 %add_ln570

]]></Node>
<StgValue><ssdm name="zext_ln397_29"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="128" op_0_bw="64">
<![CDATA[
reciprocal_2by1.exit_ifconv:44 %zext_ln397_30 = zext i64 %v_23

]]></Node>
<StgValue><ssdm name="zext_ln397_30"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
reciprocal_2by1.exit_ifconv:47 %br_ln571 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln571"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:1 %u2 = phi i64 %u_load_10, void %reciprocal_2by1.exit_ifconv, i64 %r_43, void %_ifconv

]]></Node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
_ifconv:2 %idx = phi i4 0, void %reciprocal_2by1.exit_ifconv, i4 %add_ln574, void %_ifconv

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:6 %add_ln570_2 = add i4 %idx, i4 %zext_ln397_29

]]></Node>
<StgValue><ssdm name="add_ln570_2"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:7 %zext_ln570 = zext i4 %add_ln570_2

]]></Node>
<StgValue><ssdm name="zext_ln570"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8 %it = getelementptr i64 %u, i64 0, i64 %zext_ln570

]]></Node>
<StgValue><ssdm name="it"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ifconv:10 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:11 %it_load = load i3 %it

]]></Node>
<StgValue><ssdm name="it_load"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:12 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln570

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="128" op_0_bw="64">
<![CDATA[
_ifconv:14 %zext_ln397_31 = zext i64 %u2

]]></Node>
<StgValue><ssdm name="zext_ln397_31"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:15 %mul_ln397 = mul i128 %zext_ln397_30, i128 %zext_ln397_31

]]></Node>
<StgValue><ssdm name="mul_ln397"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="128">
<![CDATA[
_ifconv:16 %q = trunc i128 %mul_ln397

]]></Node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:17 %q_17 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="q_17"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv:64 %store_ln570 = store i64 %zext_ln570, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln570"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:65 %icmp_ln574 = icmp_eq  i4 %add_ln570_2, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln574"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:0 %u1 = phi i64 %u_load, void %reciprocal_2by1.exit_ifconv, i64 %r_42, void %_ifconv

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ifconv:9 %reuse_reg_load = load i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:11 %it_load = load i3 %it

]]></Node>
<StgValue><ssdm name="it_load"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13 %u0 = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %it_load

]]></Node>
<StgValue><ssdm name="u0"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:18 %q_18 = add i64 %q, i64 %u1

]]></Node>
<StgValue><ssdm name="q_18"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:19 %icmp_ln176 = icmp_ult  i64 %q_18, i64 %q

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:20 %zext_ln177_7 = zext i1 %icmp_ln176

]]></Node>
<StgValue><ssdm name="zext_ln177_7"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:21 %add_ln177_13 = add i64 %u2, i64 %zext_ln177_7

]]></Node>
<StgValue><ssdm name="add_ln177_13"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:22 %q_19 = add i64 %add_ln177_13, i64 %q_17

]]></Node>
<StgValue><ssdm name="q_19"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="176" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:23 %mul_ln686 = mul i64 %q_19, i64 %p_read

]]></Node>
<StgValue><ssdm name="mul_ln686"/></StgValue>
</operation>

<operation id="177" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:24 %r1 = sub i64 %u1, i64 %mul_ln686

]]></Node>
<StgValue><ssdm name="r1"/></StgValue>
</operation>

<operation id="178" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="128" op_0_bw="64">
<![CDATA[
_ifconv:25 %zext_ln397_32 = zext i64 %q_19

]]></Node>
<StgValue><ssdm name="zext_ln397_32"/></StgValue>
</operation>

<operation id="179" st_id="17" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:26 %mul_ln397_4 = mul i128 %zext_ln397_11, i128 %zext_ln397_32

]]></Node>
<StgValue><ssdm name="mul_ln397_4"/></StgValue>
</operation>

<operation id="180" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="128">
<![CDATA[
_ifconv:27 %t = trunc i128 %mul_ln397_4

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="181" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:28 %t_6 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397_4, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="t_6"/></StgValue>
</operation>

<operation id="182" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:29 %r_36 = sub i64 %u0, i64 %t

]]></Node>
<StgValue><ssdm name="r_36"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:30 %icmp_ln214 = icmp_ugt  i64 %t, i64 %u0

]]></Node>
<StgValue><ssdm name="icmp_ln214"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="184" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:3 %add_ln574 = add i4 %idx, i4 15

]]></Node>
<StgValue><ssdm name="add_ln574"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:5 %specloopname_ln570 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln570"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:31 %sub_ln213_13 = sub i64 %r1, i64 %t_6

]]></Node>
<StgValue><ssdm name="sub_ln213_13"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:32 %zext_ln215 = zext i1 %icmp_ln214

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:33 %sub_ln216 = sub i64 %sub_ln213_13, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="sub_ln216"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:34 %r = sub i64 %r_36, i64 %p_read_2

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:35 %icmp_ln214_4 = icmp_ult  i64 %r_36, i64 %p_read_2

]]></Node>
<StgValue><ssdm name="icmp_ln214_4"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:36 %sub_ln213_15 = sub i64 %sub_ln216, i64 %p_read

]]></Node>
<StgValue><ssdm name="sub_ln213_15"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:37 %zext_ln215_7 = zext i1 %icmp_ln214_4

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:38 %r_44 = sub i64 %sub_ln213_15, i64 %zext_ln215_7

]]></Node>
<StgValue><ssdm name="r_44"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:39 %q_20 = add i64 %q_19, i64 1

]]></Node>
<StgValue><ssdm name="q_20"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:40 %icmp_ln695 = icmp_ult  i64 %r_44, i64 %q_18

]]></Node>
<StgValue><ssdm name="icmp_ln695"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:41 %empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 0

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:42 %icmp_ln176_8 = icmp_ult  i64 %r_36, i64 %r

]]></Node>
<StgValue><ssdm name="icmp_ln176_8"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:43 %zext_ln177_8 = zext i1 %icmp_ln176_8

]]></Node>
<StgValue><ssdm name="zext_ln177_8"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:44 %add_ln177_15 = add i64 %zext_ln177_8, i64 %p_read

]]></Node>
<StgValue><ssdm name="add_ln177_15"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:45 %r_37 = add i64 %add_ln177_15, i64 %r_44

]]></Node>
<StgValue><ssdm name="r_37"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:46 %r_38 = select i1 %icmp_ln695, i64 %r, i64 %r_36

]]></Node>
<StgValue><ssdm name="r_38"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:47 %r_39 = select i1 %icmp_ln695, i64 %r_44, i64 %r_37

]]></Node>
<StgValue><ssdm name="r_39"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:48 %q_21 = select i1 %icmp_ln695, i64 %q_20, i64 %q_19

]]></Node>
<StgValue><ssdm name="q_21"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:49 %icmp_ln302 = icmp_ult  i64 %r_39, i64 %p_read

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:50 %icmp_ln302_7 = icmp_eq  i64 %r_39, i64 %p_read

]]></Node>
<StgValue><ssdm name="icmp_ln302_7"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:51 %icmp_ln302_8 = icmp_ult  i64 %r_38, i64 %p_read_2

]]></Node>
<StgValue><ssdm name="icmp_ln302_8"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52 %and_ln302 = and i1 %icmp_ln302_7, i1 %icmp_ln302_8

]]></Node>
<StgValue><ssdm name="and_ln302"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53 %or_ln302 = or i1 %icmp_ln302, i1 %and_ln302

]]></Node>
<StgValue><ssdm name="or_ln302"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:54 %r_40 = sub i64 %r_38, i64 %p_read_2

]]></Node>
<StgValue><ssdm name="r_40"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:55 %sub_ln213_16 = sub i64 %r_39, i64 %p_read

]]></Node>
<StgValue><ssdm name="sub_ln213_16"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="1">
<![CDATA[
_ifconv:56 %zext_ln215_8 = zext i1 %icmp_ln302_8

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:57 %r_41 = sub i64 %sub_ln213_16, i64 %zext_ln215_8

]]></Node>
<StgValue><ssdm name="r_41"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:58 %add_ln703 = add i64 %q_21, i64 1

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:59 %r_42 = select i1 %or_ln302, i64 %r_38, i64 %r_40

]]></Node>
<StgValue><ssdm name="r_42"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:60 %r_43 = select i1 %or_ln302, i64 %r_39, i64 %r_41

]]></Node>
<StgValue><ssdm name="r_43"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:61 %select_ln302 = select i1 %or_ln302, i64 %q_21, i64 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
_ifconv:62 %store_ln299 = store i64 %select_ln302, i3 %it

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ifconv:63 %store_ln302 = store i64 %select_ln302, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln302"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:66 %br_ln574 = br i1 %icmp_ln574, void %_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln574"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:0 %mrv = insertvalue i128 <undef>, i64 %r_42

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
:1 %mrv_1 = insertvalue i128 %mrv, i64 %r_43

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="128">
<![CDATA[
:2 %ret_ln576 = ret i128 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln576"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
