Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Sat Apr 07 22:29:59 2018
| Host             : LAPTOP-B9VTK1LA running 64-bit major release  (build 9200)
| Command          : report_power -file AUDIO_FX_TOP_power_routed.rpt -pb AUDIO_FX_TOP_power_summary_routed.pb -rpx AUDIO_FX_TOP_power_routed.rpx
| Design           : AUDIO_FX_TOP
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.107 |
| Dynamic (W)              | 0.034 |
| Device Static (W)        | 0.073 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.009 |        3 |       --- |             --- |
| Slice Logic    |     0.005 |     4826 |       --- |             --- |
|   LUT as Logic |     0.004 |     1587 |     20800 |            7.63 |
|   CARRY4       |    <0.001 |      617 |      8150 |            7.57 |
|   Register     |    <0.001 |     2308 |     41600 |            5.55 |
|   F7/F8 Muxes  |    <0.001 |       37 |     32600 |            0.11 |
|   Others       |     0.000 |      178 |       --- |             --- |
|   BUFG         |     0.000 |        2 |        32 |            6.25 |
| Signals        |     0.007 |     3947 |       --- |             --- |
| Block RAM      |     0.000 |       19 |        50 |           38.00 |
| I/O            |     0.014 |       50 |       106 |           47.17 |
| Static Power   |     0.073 |          |           |                 |
| Total          |     0.107 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.021 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| AUDIO_FX_TOP          |     0.034 |
|   amplify_song_mod    |    <0.001 |
|     SP_SONG_MOD       |    <0.001 |
|       clk_50hz        |    <0.001 |
|       dff1            |     0.000 |
|       dff2            |     0.000 |
|   clock_20k           |    <0.001 |
|   clock_50M           |    <0.001 |
|   loud                |    <0.001 |
|     SP_LOUD_MOD       |    <0.001 |
|       clk_50hz        |    <0.001 |
|       dff1            |     0.000 |
|       dff2            |     0.000 |
|   osd                 |    <0.001 |
|   po                  |     0.002 |
|     d0001             |    <0.001 |
|       buffer1         |    <0.001 |
|       buffer2         |    <0.001 |
|     d0011             |    <0.001 |
|       buffer1         |    <0.001 |
|       buffer2         |    <0.001 |
|     d0101             |    <0.001 |
|       buffer1         |    <0.001 |
|       buffer2         |    <0.001 |
|     d0111             |    <0.001 |
|       buffer1         |    <0.001 |
|       buffer2         |    <0.001 |
|     d1001             |    <0.001 |
|       buffer1         |    <0.001 |
|       buffer2         |    <0.001 |
|     d1011             |    <0.001 |
|       buffer1         |    <0.001 |
|       buffer2         |    <0.001 |
|     d1101             |    <0.001 |
|       buffer1         |    <0.001 |
|       buffer2         |    <0.001 |
|   pushbutton          |     0.010 |
|     A4                |    <0.001 |
|     A5                |    <0.001 |
|     A6                |    <0.001 |
|     A7                |    <0.001 |
|     B4                |    <0.001 |
|     B5                |    <0.001 |
|     B6                |    <0.001 |
|     B7                |    <0.001 |
|     C4                |    <0.001 |
|     C5                |    <0.001 |
|     C6                |    <0.001 |
|     C7                |    <0.001 |
|     D4                |    <0.001 |
|     D5                |    <0.001 |
|     D6                |    <0.001 |
|     D7                |    <0.001 |
|     E4                |    <0.001 |
|     E5                |    <0.001 |
|     E6                |    <0.001 |
|     E7                |    <0.001 |
|     F4                |    <0.001 |
|     F5                |    <0.001 |
|     F6                |    <0.001 |
|     F7                |    <0.001 |
|     G4                |    <0.001 |
|     G5                |    <0.001 |
|     G6                |    <0.001 |
|     G7                |    <0.001 |
|     SPUP              |    <0.001 |
|       clk_50hz        |    <0.001 |
|       dff1            |     0.000 |
|       dff2            |     0.000 |
|   seven_segment_piano |    <0.001 |
|   sml                 |     0.000 |
|   songs_mod           |     0.006 |
|     A4                |    <0.001 |
|     A4f               |    <0.001 |
|     A5f               |    <0.001 |
|     B4                |    <0.001 |
|     B4f               |    <0.001 |
|     C5                |    <0.001 |
|     D5                |    <0.001 |
|     D5f               |    <0.001 |
|     E4                |    <0.001 |
|     E4f               |    <0.001 |
|     E5f               |    <0.001 |
|     F4                |    <0.001 |
|     F5                |    <0.001 |
|     G4                |    <0.001 |
|     G5                |    <0.001 |
|     clock_1k          |    <0.001 |
|   u1                  |    <0.001 |
|   u2                  |    <0.001 |
+-----------------------+-----------+


