#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x561cffdd7b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561cffe08840 .scope module, "Cache_tb" "Cache_tb" 3 7;
 .timescale 0 0;
L_0x561cffe03f50 .functor BUFZ 64, L_0x561cffe28700, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x561cffe278c0 .array "RAM", 0 11263, 63 0;
v0x561cffe279a0_0 .net "RAM_address", 31 0, L_0x561cffe28630;  1 drivers
v0x561cffe27a80_0 .net *"_ivl_2", 63 0, L_0x561cffe28700;  1 drivers
v0x561cffe27b40_0 .var "address", 31 0;
v0x561cffe27c30_0 .net "cache_data_out", 63 0, v0x561cffe26f60_0;  1 drivers
v0x561cffe27cd0_0 .var "clock", 0 0;
v0x561cffe27da0_0 .net "hit", 0 0, v0x561cffe27040_0;  1 drivers
v0x561cffe27e70_0 .net "main_memory_data", 63 0, L_0x561cffe03f50;  1 drivers
v0x561cffe27f40_0 .var "reset", 0 0;
v0x561cffe28010_0 .var "search_cache", 0 0;
v0x561cffe280e0_0 .net "search_done", 0 0, v0x561cffe27420_0;  1 drivers
v0x561cffe281b0_0 .net "tag_out", 26 0, v0x561cffe275a0_0;  1 drivers
E_0x561cffdc53d0 .event posedge, v0x561cffe26ea0_0;
L_0x561cffe28630 .part v0x561cffe07630_0, 0, 32;
L_0x561cffe28700 .array/port v0x561cffe278c0, L_0x561cffe28630;
S_0x561cffe089d0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 38, 3 38 0, S_0x561cffe08840;
 .timescale 0 0;
v0x561cffe05090_0 .var/i "i", 31 0;
S_0x561cffe25e40 .scope module, "Cache" "Cache" 3 25, 4 29 0, S_0x561cffe08840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "search_cache";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 64 "main_memory_data";
    .port_info 5 /OUTPUT 1 "hit";
    .port_info 6 /OUTPUT 1 "search_done";
    .port_info 7 /OUTPUT 64 "data";
    .port_info 8 /OUTPUT 27 "tag_out";
    .port_info 9 /OUTPUT 64 "RAM_address";
P_0x561cffe26040 .param/l "block_size" 0 4 49, +C4<00000000000000000000000000000100>;
P_0x561cffe26080 .param/l "cache_capacity" 0 4 50, +C4<0000000000000000000000000000000000000000000000000000000010001010>;
P_0x561cffe260c0 .param/l "line_count" 0 4 52, +C4<00000000000000000000001000000000>;
P_0x561cffe26100 .param/l "ways" 0 4 51, +C4<00000000000000000000000000001000>;
P_0x561cffe26140 .param/l "word_size" 0 4 48, +C4<00000000000000000000000001000000>;
enum0x561cffd8c4e0 .enum4 (4)
   "CACHE_IDLE" 4'b0000,
   "CACHE_CHECK_TAGS" 4'b0001,
   "CACHE_READ_DONE" 4'b0010,
   "CACHE_MISS_READ_MEM" 4'b0011,
   "CACHE_MISS_WRITE_BLOCK0" 4'b0100,
   "CACHE_MISS_WRITE_BLOCK1" 4'b0101,
   "CACHE_MISS_WRITE_BLOCK2" 4'b0110,
   "CACHE_MISS_WRITE_BLOCK3" 4'b0111
 ;
v0x561cffe06650_0 .var "CACHE_STATE", 3 0;
v0x561cffe07630_0 .var "RAM_address", 63 0;
v0x561cffdef420_0 .var "RAM_address_buffer", 63 0;
v0x561cffdf4660_0 .net *"_ivl_1", 1 0, L_0x561cffe28280;  1 drivers
v0x561cffe26a50_0 .net *"_ivl_5", 9 0, L_0x561cffe28440;  1 drivers
v0x561cffe26b80_0 .net "address", 31 0, v0x561cffe27b40_0;  1 drivers
v0x561cffe26c60_0 .net "block_offset", 0 0, L_0x561cffe28350;  1 drivers
v0x561cffe26d20 .array "cache", 16415 0, 63 0;
v0x561cffe26de0 .array "cache_line_word_buf", 0 3, 63 0;
v0x561cffe26ea0_0 .net "clock", 0 0, v0x561cffe27cd0_0;  1 drivers
v0x561cffe26f60_0 .var "data", 63 0;
v0x561cffe27040_0 .var "hit", 0 0;
v0x561cffe27100_0 .net "main_memory_data", 63 0, L_0x561cffe03f50;  alias, 1 drivers
v0x561cffe271e0_0 .net "request_tag", 0 0, L_0x561cffe284e0;  1 drivers
v0x561cffe272a0_0 .net "reset", 0 0, v0x561cffe27f40_0;  1 drivers
v0x561cffe27360_0 .net "search_cache", 0 0, v0x561cffe28010_0;  1 drivers
v0x561cffe27420_0 .var "search_done", 0 0;
v0x561cffe274e0 .array "tag", 0 511, 26 0;
v0x561cffe275a0_0 .var "tag_out", 26 0;
v0x561cffe27680 .array "valid", 4103 0, 0 0;
E_0x561cffdc6880/0 .event negedge, v0x561cffe272a0_0;
E_0x561cffdc6880/1 .event posedge, v0x561cffe26ea0_0;
E_0x561cffdc6880 .event/or E_0x561cffdc6880/0, E_0x561cffdc6880/1;
L_0x561cffe28280 .part v0x561cffe27b40_0, 0, 2;
L_0x561cffe28350 .part L_0x561cffe28280, 0, 1;
L_0x561cffe28440 .part v0x561cffe27b40_0, 22, 10;
L_0x561cffe284e0 .part L_0x561cffe28440, 0, 1;
S_0x561cffe264b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 116, 4 116 0, S_0x561cffe25e40;
 .timescale 0 0;
v0x561cffe05380_0 .var/i "i", 31 0;
S_0x561cffe26710 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 212, 4 212 0, S_0x561cffe25e40;
 .timescale 0 0;
v0x561cffe06360_0 .var/i "i", 31 0;
    .scope S_0x561cffe25e40;
T_0 ;
    %vpi_call/w 4 44 "$display", "\012Cache running!\012" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x561cffe25e40;
T_1 ;
    %wait E_0x561cffdc6880;
    %load/vec4 v0x561cffe272a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe27040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe27420_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x561cffdef420_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561cffe06650_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561cffe06650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.2 ;
    %load/vec4 v0x561cffe27360_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561cffe06650_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561cffe06650_0, 0;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe27420_0, 0;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe27040_0, 0;
    %fork t_1, S_0x561cffe264b0;
    %jmp t_0;
    .scope S_0x561cffe264b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561cffe05380_0, 0, 32;
T_1.13 ;
    %load/vec4 v0x561cffe05380_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_1.14, 5;
    %ix/getv/s 4, v0x561cffe05380_0;
    %load/vec4a v0x561cffe274e0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x561cffe26b80_0;
    %parti/s 27, 0, 2;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe27040_0, 0;
    %load/vec4 v0x561cffe26b80_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %pad/u 38;
    %pad/u 43;
    %muli 32, 0, 43;
    %pad/u 44;
    %load/vec4 v0x561cffe26c60_0;
    %pad/u 4;
    %pad/u 44;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x561cffe26d20, 4;
    %assign/vec4 v0x561cffe26f60_0, 0;
T_1.15 ;
    %load/vec4 v0x561cffe05380_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561cffe05380_0, 0, 32;
    %jmp T_1.13;
T_1.14 ;
    %end;
    .scope S_0x561cffe25e40;
t_0 %join;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561cffe06650_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %load/vec4 v0x561cffe27040_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe27040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe27420_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561cffe06650_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561cffe06650_0, 0;
T_1.18 ;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v0x561cffe26b80_0;
    %pad/u 64;
    %assign/vec4 v0x561cffe07630_0, 0;
    %load/vec4 v0x561cffe26b80_0;
    %pad/u 64;
    %assign/vec4 v0x561cffdef420_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561cffe06650_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v0x561cffe07630_0;
    %addi 1, 0, 64;
    %assign/vec4 v0x561cffe07630_0, 0;
    %load/vec4 v0x561cffe27100_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cffe26de0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561cffe06650_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v0x561cffe07630_0;
    %addi 1, 0, 64;
    %assign/vec4 v0x561cffe07630_0, 0;
    %load/vec4 v0x561cffe27100_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cffe26de0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x561cffe06650_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v0x561cffe07630_0;
    %addi 1, 0, 64;
    %assign/vec4 v0x561cffe07630_0, 0;
    %load/vec4 v0x561cffe27100_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cffe26de0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561cffe06650_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561cffe26de0, 4;
    %load/vec4 v0x561cffdef420_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 70;
    %pad/u 75;
    %muli 32, 0, 75;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cffe26d20, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561cffe26de0, 4;
    %load/vec4 v0x561cffdef420_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 70;
    %pad/u 75;
    %muli 32, 0, 75;
    %pad/u 76;
    %pushi/vec4 1, 0, 2;
    %pad/s 76;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cffe26d20, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561cffe26de0, 4;
    %load/vec4 v0x561cffdef420_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 70;
    %pad/u 75;
    %muli 32, 0, 75;
    %pad/u 76;
    %pushi/vec4 2, 0, 3;
    %pad/s 76;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cffe26d20, 0, 4;
    %load/vec4 v0x561cffe27100_0;
    %load/vec4 v0x561cffdef420_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 70;
    %pad/u 75;
    %muli 32, 0, 75;
    %pad/u 76;
    %pushi/vec4 3, 0, 3;
    %pad/s 76;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cffe26d20, 0, 4;
    %load/vec4 v0x561cffdef420_0;
    %parti/s 27, 0, 2;
    %load/vec4 v0x561cffdef420_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cffe274e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe27420_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561cffe06650_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561cffe25e40;
T_2 ;
    %wait E_0x561cffdc6880;
    %load/vec4 v0x561cffe272a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %fork t_3, S_0x561cffe26710;
    %jmp t_2;
    .scope S_0x561cffe26710;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561cffe06360_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x561cffe06360_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561cffe06360_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cffe27680, 0, 4;
    %pushi/vec4 0, 0, 27;
    %ix/getv/s 3, v0x561cffe06360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cffe274e0, 0, 4;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x561cffe06360_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %pushi/vec4 3, 0, 3;
    %pad/s 44;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cffe26d20, 0, 4;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x561cffe06360_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %pushi/vec4 2, 0, 3;
    %pad/s 44;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cffe26d20, 0, 4;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x561cffe06360_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %pushi/vec4 1, 0, 2;
    %pad/s 44;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cffe26d20, 0, 4;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x561cffe06360_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561cffe26d20, 0, 4;
    %load/vec4 v0x561cffe06360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561cffe06360_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x561cffe25e40;
t_2 %join;
    %jmp T_2.1;
T_2.0 ;
    %ix/getv 4, v0x561cffe26b80_0;
    %load/vec4a v0x561cffe274e0, 4;
    %assign/vec4 v0x561cffe275a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561cffe08840;
T_3 ;
    %vpi_call/w 3 32 "$dumpfile", "vcdDumpFiles/cache.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x561cffe08840;
T_4 ;
    %fork t_5, S_0x561cffe089d0;
    %jmp t_4;
    .scope S_0x561cffe089d0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561cffe05090_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x561cffe05090_0;
    %cmpi/s 11264, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x561cffe05090_0;
    %pad/s 64;
    %load/vec4 v0x561cffe05090_0;
    %pad/s 64;
    %mul;
    %ix/getv/s 4, v0x561cffe05090_0;
    %store/vec4a v0x561cffe278c0, 4, 0;
    %load/vec4 v0x561cffe05090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561cffe05090_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x561cffe08840;
t_4 %join;
    %end;
    .thread T_4;
    .scope S_0x561cffe08840;
T_5 ;
    %vpi_call/w 3 48 "$display", "\012Testbench running!\012" {0 0 0};
    %vpi_call/w 3 49 "$display", "Triggering reset..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe27f40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561cffe27b40_0, 0;
    %wait E_0x561cffdc53d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe27f40_0, 0;
    %wait E_0x561cffdc53d0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe27f40_0, 0;
    %end;
    .thread T_5;
    .scope S_0x561cffe08840;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe27cd0_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe27cd0_0, 0;
    %delay 1, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x561cffe08840;
T_7 ;
    %pushi/vec4 1500, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561cffdc53d0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x561cffe08840;
T_8 ;
    %vpi_call/w 3 77 "$display", "\012Cache conatins 512 lines. Each line contains 4 words." {0 0 0};
    %vpi_call/w 3 78 "$display", "With 8 ways, the cache totals 512*4*8 words." {0 0 0};
    %vpi_call/w 3 79 "$display", "Below are a few hardcoded testcases that demonstrate functionality\012\012" {0 0 0};
    %pushi/vec4 15, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561cffdc53d0;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561cffe27b40_0, 0;
    %wait E_0x561cffdc53d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 2, 0, 32;
T_8.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.3, 5;
    %jmp/1 T_8.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561cffdc53d0;
    %jmp T_8.2;
T_8.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 95 "$display", "Address: %0d, Tag: %0d, Data: %0d, hit: %0d", v0x561cffe27b40_0, v0x561cffe281b0_0, v0x561cffe27c30_0, v0x561cffe27da0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v0x561cffe27b40_0, 0;
    %wait E_0x561cffdc53d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 8, 0, 32;
T_8.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.5, 5;
    %jmp/1 T_8.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561cffdc53d0;
    %jmp T_8.4;
T_8.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 106 "$display", "Address: %0d, Tag: %0d, Data: %0d, hit: %0d", v0x561cffe27b40_0, v0x561cffe281b0_0, v0x561cffe27c30_0, v0x561cffe27da0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v0x561cffe27b40_0, 0;
    %wait E_0x561cffdc53d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 2, 0, 32;
T_8.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.7, 5;
    %jmp/1 T_8.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561cffdc53d0;
    %jmp T_8.6;
T_8.7 ;
    %pop/vec4 1;
    %load/vec4 v0x561cffe27b40_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x561cffe274e0, 4;
    %vpi_call/w 3 117 "$display", "Address: %0d, Tag: %0d, Data: %0d, hit: %0d", v0x561cffe27b40_0, S<0,vec4,u27>, v0x561cffe27c30_0, v0x561cffe27da0_0 {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 24, 0, 32;
    %assign/vec4 v0x561cffe27b40_0, 0;
    %wait E_0x561cffdc53d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 8, 0, 32;
T_8.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.9, 5;
    %jmp/1 T_8.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561cffdc53d0;
    %jmp T_8.8;
T_8.9 ;
    %pop/vec4 1;
    %load/vec4 v0x561cffe27b40_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x561cffe274e0, 4;
    %vpi_call/w 3 128 "$display", "Address: %0d, Tag: %0d, Data: %0d, hit: %0d", v0x561cffe27b40_0, S<0,vec4,u27>, v0x561cffe27c30_0, v0x561cffe27da0_0 {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 24, 0, 32;
    %assign/vec4 v0x561cffe27b40_0, 0;
    %wait E_0x561cffdc53d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 2, 0, 32;
T_8.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.11, 5;
    %jmp/1 T_8.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561cffdc53d0;
    %jmp T_8.10;
T_8.11 ;
    %pop/vec4 1;
    %load/vec4 v0x561cffe27b40_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x561cffe274e0, 4;
    %vpi_call/w 3 139 "$display", "Address: %0d, Tag: %0d, Data: %0d, hit: %0d", v0x561cffe27b40_0, S<0,vec4,u27>, v0x561cffe27c30_0, v0x561cffe27da0_0 {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x561cffe27b40_0, 0;
    %wait E_0x561cffdc53d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 2, 0, 32;
T_8.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.13, 5;
    %jmp/1 T_8.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561cffdc53d0;
    %jmp T_8.12;
T_8.13 ;
    %pop/vec4 1;
    %load/vec4 v0x561cffe27b40_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x561cffe274e0, 4;
    %vpi_call/w 3 150 "$display", "Address: %0d, Tag: %0d, Data: %0d, hit: %0d", v0x561cffe27b40_0, S<0,vec4,u27>, v0x561cffe27c30_0, v0x561cffe27da0_0 {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 25, 0, 32;
    %assign/vec4 v0x561cffe27b40_0, 0;
    %wait E_0x561cffdc53d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 2, 0, 32;
T_8.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.15, 5;
    %jmp/1 T_8.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561cffdc53d0;
    %jmp T_8.14;
T_8.15 ;
    %pop/vec4 1;
    %load/vec4 v0x561cffe27b40_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x561cffe274e0, 4;
    %vpi_call/w 3 161 "$display", "Address: %0d, Tag: %0d, Data: %0d, hit: %0d", v0x561cffe27b40_0, S<0,vec4,u27>, v0x561cffe27c30_0, v0x561cffe27da0_0 {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 28, 0, 32;
    %assign/vec4 v0x561cffe27b40_0, 0;
    %wait E_0x561cffdc53d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 8, 0, 32;
T_8.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.17, 5;
    %jmp/1 T_8.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561cffdc53d0;
    %jmp T_8.16;
T_8.17 ;
    %pop/vec4 1;
    %load/vec4 v0x561cffe27b40_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x561cffe274e0, 4;
    %vpi_call/w 3 172 "$display", "Address: %0d, Tag: %0d, Data: %0d, hit: %0d", v0x561cffe27b40_0, S<0,vec4,u27>, v0x561cffe27c30_0, v0x561cffe27da0_0 {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 28, 0, 32;
    %assign/vec4 v0x561cffe27b40_0, 0;
    %wait E_0x561cffdc53d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 2, 0, 32;
T_8.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.19, 5;
    %jmp/1 T_8.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561cffdc53d0;
    %jmp T_8.18;
T_8.19 ;
    %pop/vec4 1;
    %load/vec4 v0x561cffe27b40_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x561cffe274e0, 4;
    %vpi_call/w 3 183 "$display", "Address: %0d, Tag: %0d, Data: %0d, hit: %0d", v0x561cffe27b40_0, S<0,vec4,u27>, v0x561cffe27c30_0, v0x561cffe27da0_0 {1 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 25, 0, 32;
    %assign/vec4 v0x561cffe27b40_0, 0;
    %wait E_0x561cffdc53d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561cffe28010_0, 0;
    %pushi/vec4 8, 0, 32;
T_8.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.21, 5;
    %jmp/1 T_8.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x561cffdc53d0;
    %jmp T_8.20;
T_8.21 ;
    %pop/vec4 1;
    %load/vec4 v0x561cffe27b40_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x561cffe274e0, 4;
    %vpi_call/w 3 194 "$display", "Address: %0d, Tag: %0d, Data: %0d, hit: %0d", v0x561cffe27b40_0, S<0,vec4,u27>, v0x561cffe27c30_0, v0x561cffe27da0_0 {1 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/Cache_tb.sv";
    "./rtl/Cache.sv";
