/** ==================================================================
 *  @file   abe_cm1_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   ABE_CM1
 *
 *  @Filename:    abe_cm1_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __ABE_CM1_CRED_H
#define __ABE_CM1_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance ABE_CM1 of component ABE_CM1 mapped in MONICA at address 0x4A004500
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component ABE_CM1
     *
     */

    /* 
     *  List of bundle arrays for component ABE_CM1
     *
     */

    /* 
     *  List of bundles for component ABE_CM1
     *
     */

    /* 
     * List of registers for component ABE_CM1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL
 *
 * @BRIEF        This register enables the ABE domain power state transition. 
 *               It controls the HW supervised domain power state transition 
 *               between ON-ACTIVE and ON-INACTIVE states. It also hold one 
 *               status bit per clock input of the domain. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL                         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_L4ABE_CLKCTRL
 *
 * @BRIEF        This register manages the L4ABE clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_L4ABE_CLKCTRL                     0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL
 *
 * @BRIEF        This register manages the AESS clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL                      0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_PDM_CLKCTRL
 *
 * @BRIEF        This register manages the PDM clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_PDM_CLKCTRL                       0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL
 *
 * @BRIEF        This register manages the DMIC clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL                      0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL
 *
 * @BRIEF        This register manages the MCASP clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL                     0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL
 *
 * @BRIEF        This register manages the MCBSP1 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL                    0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL
 *
 * @BRIEF        This register manages the MCBSP2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL                    0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL
 *
 * @BRIEF        This register manages the MCBSP3 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL                    0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL
 *
 * @BRIEF        This register manages the SLIMBUS clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL                   0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER5_CLKCTRL
 *
 * @BRIEF        This register manages the TIMER5 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL                    0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER6_CLKCTRL
 *
 * @BRIEF        This register manages the TIMER6 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL                    0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER7_CLKCTRL
 *
 * @BRIEF        This register manages the TIMER7 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL                    0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER8_CLKCTRL
 *
 * @BRIEF        This register manages the TIMER8 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL                    0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_WDT3_CLKCTRL
 *
 * @BRIEF        This register manages the WDT3 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_WDT3_CLKCTRL                      0x88ul

    /* 
     * List of register bitfields for component ABE_CM1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_24M_GFCLK   
 *
 * @BRIEF        This field indicates the state of the ABE_24M_GFCLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_24M_GFCLK BITFIELD(13, 13)
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_24M_GFCLK__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_ALWON_32K_CLK   
 *
 * @BRIEF        This field indicates the state of the ABE_ALWON_32K_CLK 
 *               clock in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_ALWON_32K_CLK BITFIELD(12, 12)
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_ALWON_32K_CLK__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_SYSCLK   
 *
 * @BRIEF        This field indicates the state of the ABE_SYSCLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_SYSCLK BITFIELD(11, 11)
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_SYSCLK__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_FUNC_24M_GFCLK   
 *
 * @BRIEF        This field indicates the state of the FUNC_24M_GFCLK clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_FUNC_24M_GFCLK BITFIELD(10, 10)
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_FUNC_24M_GFCLK__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_OCP_ABE_GICLK   
 *
 * @BRIEF        This field indicates the state of the OCP_ABE_GICLK 
 *               interface clock in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_OCP_ABE_GICLK BITFIELD(9, 9)
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_OCP_ABE_GICLK__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_X2_CLK   
 *
 * @BRIEF        This field indicates the state of the ABE_X2_CLK clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_X2_CLK BITFIELD(8, 8)
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_X2_CLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKTRCTRL   
 *
 * @BRIEF        Controls the clock state transition of the ABE clock domain. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKTRCTRL         BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKTRCTRL__POS    0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__IDLEST        BITFIELD(17, 16)
#define ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__IDLEST__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__MODULEMODE    BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__CLKSEL_AESS_FCLK   
 *
 * @BRIEF        Selects the ratio of AESS_FCLK to ABE_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__CLKSEL_AESS_FCLK BITFIELD(24, 24)
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__CLKSEL_AESS_FCLK__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__STBYST         BITFIELD(18, 18)
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__STBYST__POS    18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__IDLEST         BITFIELD(17, 16)
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__IDLEST__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__MODULEMODE     BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_PDM_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_PDM_CLKCTRL__IDLEST          BITFIELD(17, 16)
#define ABE_CM1__CM1_ABE_PDM_CLKCTRL__IDLEST__POS     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_PDM_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_PDM_CLKCTRL__MODULEMODE      BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_PDM_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_INTERNAL_SOURCE   
 *
 * @BRIEF        Selects the internal clock to be used as the functional 
 *               clock in case CLKSEL_SOURCE selects the internal clock 
 *               source as the functional clock source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_INTERNAL_SOURCE BITFIELD(27, 26)
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_INTERNAL_SOURCE__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_SOURCE   
 *
 * @BRIEF        Selects the source of the functional clock between, internal 
 *               source, CLKS pad and Audio SLIMBUS_CLK pad. 
 *               The switching between the clocks is not guaranteed to be 
 *               glitchless. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_SOURCE  BITFIELD(25, 24)
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_SOURCE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__IDLEST         BITFIELD(17, 16)
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__IDLEST__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__MODULEMODE     BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_INTERNAL_SOURCE   
 *
 * @BRIEF        Selects the internal clock to be used as the functional 
 *               clock in case CLKSEL_SOURCE selects the internal clock 
 *               source as the functional clock source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_INTERNAL_SOURCE BITFIELD(27, 26)
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_INTERNAL_SOURCE__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_SOURCE   
 *
 * @BRIEF        Selects the source of the functional clock between, internal 
 *               source, CLKS pad and Audio SLIMBUS_CLK pad. 
 *               The switching between the clocks is not guaranteed to be 
 *               glitchless. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_SOURCE BITFIELD(25, 24)
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_SOURCE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__IDLEST        BITFIELD(17, 16)
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__IDLEST__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__MODULEMODE    BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_INTERNAL_SOURCE   
 *
 * @BRIEF        Selects the internal clock to be used as the functional 
 *               clock in case CLKSEL_SOURCE selects the internal clock 
 *               source as the functional clock source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_INTERNAL_SOURCE BITFIELD(27, 26)
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_INTERNAL_SOURCE__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_SOURCE   
 *
 * @BRIEF        Selects the source of the functional clock between, internal 
 *               source, CLKS pad and Audio SLIMBUS_CLK pad. 
 *               The switching between the clocks is not guaranteed to be 
 *               glitchless. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_SOURCE BITFIELD(25, 24)
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_SOURCE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__IDLEST       BITFIELD(17, 16)
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__IDLEST__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__MODULEMODE   BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_INTERNAL_SOURCE   
 *
 * @BRIEF        Selects the internal clock to be used as the functional 
 *               clock in case CLKSEL_SOURCE selects the internal clock 
 *               source as the functional clock source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_INTERNAL_SOURCE BITFIELD(27, 26)
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_INTERNAL_SOURCE__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_SOURCE   
 *
 * @BRIEF        Selects the source of the functional clock between, internal 
 *               source, CLKS pad and Audio SLIMBUS_CLK pad. 
 *               The switching between the clocks is not guaranteed to be 
 *               glitchless. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_SOURCE BITFIELD(25, 24)
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_SOURCE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__IDLEST       BITFIELD(17, 16)
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__IDLEST__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__MODULEMODE   BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_INTERNAL_SOURCE   
 *
 * @BRIEF        Selects the internal clock to be used as the functional 
 *               clock in case CLKSEL_SOURCE selects the internal clock 
 *               source as the functional clock source. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_INTERNAL_SOURCE BITFIELD(27, 26)
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_INTERNAL_SOURCE__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_SOURCE   
 *
 * @BRIEF        Selects the source of the functional clock between, internal 
 *               source, CLKS pad and Audio SLIMBUS_CLK pad. 
 *               The switching between the clocks is not guaranteed to be 
 *               glitchless. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_SOURCE BITFIELD(25, 24)
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_SOURCE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__IDLEST       BITFIELD(17, 16)
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__IDLEST__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__MODULEMODE   BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__IDLEST      BITFIELD(17, 16)
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_SLIMBUS_CLK   
 *
 * @BRIEF        Optional functional clock control. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_SLIMBUS_CLK BITFIELD(11, 11)
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_SLIMBUS_CLK__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK2   
 *
 * @BRIEF        Optional functional clock control. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK2 BITFIELD(10, 10)
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK2__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK1   
 *
 * @BRIEF        Optional functional clock control. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK1 BITFIELD(9, 9)
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK1__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK0   
 *
 * @BRIEF        Optional functional clock control. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK0 BITFIELD(8, 8)
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK0__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__MODULEMODE  BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Selects between ABE_SYSCLK and ABE_ALWON_32K_CLK as the 
 *               timer functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__CLKSEL       BITFIELD(24, 24)
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__CLKSEL__POS  24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__IDLEST       BITFIELD(17, 16)
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__IDLEST__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__MODULEMODE   BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Selects between ABE_SYSCLK and ABE_ALWON_32K_CLK as the 
 *               timer functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__CLKSEL       BITFIELD(24, 24)
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__CLKSEL__POS  24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__IDLEST       BITFIELD(17, 16)
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__IDLEST__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__MODULEMODE   BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Selects between ABE_SYSCLK and ABE_ALWON_32K_CLK as the 
 *               timer functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__CLKSEL       BITFIELD(24, 24)
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__CLKSEL__POS  24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__IDLEST       BITFIELD(17, 16)
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__IDLEST__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__MODULEMODE   BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Selects between ABE_SYSCLK and ABE_ALWON_32K_CLK as the 
 *               timer functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__CLKSEL       BITFIELD(24, 24)
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__CLKSEL__POS  24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__IDLEST       BITFIELD(17, 16)
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__IDLEST__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__MODULEMODE   BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_WDT3_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_WDT3_CLKCTRL__IDLEST         BITFIELD(17, 16)
#define ABE_CM1__CM1_ABE_WDT3_CLKCTRL__IDLEST__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_WDT3_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_WDT3_CLKCTRL__MODULEMODE     BITFIELD(1, 0)
#define ABE_CM1__CM1_ABE_WDT3_CLKCTRL__MODULEMODE__POS 0

    /* 
     * List of register bitfields values for component ABE_CM1
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_24M_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_24M_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_24M_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_24M_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_ALWON_32K_CLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_ALWON_32K_CLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_ALWON_32K_CLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_ALWON_32K_CLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_SYSCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_SYSCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_SYSCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_SYSCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_FUNC_24M_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_FUNC_24M_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_FUNC_24M_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_FUNC_24M_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_OCP_ABE_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_OCP_ABE_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_OCP_ABE_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_OCP_ABE_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_X2_CLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_X2_CLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_X2_CLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKACTIVITY_ABE_X2_CLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKTRCTRL__NO_SLEEP
 *
 * @BRIEF        NO_SLEEP: Sleep transition cannot be initiated. Wakeup 
 *               transition may however occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKTRCTRL__NO_SLEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKTRCTRL__SW_SLEEP
 *
 * @BRIEF        SW_SLEEP: Start a software forced sleep transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKTRCTRL__SW_SLEEP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKTRCTRL__SW_WKUP
 *
 * @BRIEF        SW_WKUP: Start a software forced wake-up transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKTRCTRL__SW_WKUP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_CLKSTCTRL__CLKTRCTRL__HW_AUTO
 *
 * @BRIEF        HW_AUTO: Automatic transition is enabled. Sleep and wakeup 
 *               transition are based upon hardware conditions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_CLKSTCTRL__CLKTRCTRL__HW_AUTO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__IDLEST__FUNC  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__IDLEST__IDLE  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_L4ABE_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__CLKSEL_AESS_FCLK__DIV1
 *
 * @BRIEF        AESS_FCLK is divide by 1 of ABE_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__CLKSEL_AESS_FCLK__DIV1 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__CLKSEL_AESS_FCLK__DIV2
 *
 * @BRIEF        AESS_FCLK is divide by 2 of ABE_CLK - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__CLKSEL_AESS_FCLK__DIV2 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__STBYST__FUNC   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__IDLEST__FUNC   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__IDLEST__TRANS  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__IDLEST__IDLE   0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_AESS_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_AESS_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_PDM_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_PDM_CLKCTRL__IDLEST__FUNC    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_PDM_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_PDM_CLKCTRL__IDLEST__TRANS   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_PDM_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_PDM_CLKCTRL__IDLEST__IDLE    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_PDM_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_PDM_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_PDM_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_PDM_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_PDM_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_PDM_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_PDM_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_PDM_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_PDM_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_PDM_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_24M
 *
 * @BRIEF        24MHz clock derived from DPLL_ABE is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_24M 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_SYSCLK
 *
 * @BRIEF        ABE_SYSCLK is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_SYSCLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_PER_24M
 *
 * @BRIEF        24MHz clock derived from DPLL_PER is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_PER_24M 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_INTERNAL_SOURCE__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_INTERNAL_SOURCE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_SOURCE__SEL_INTERNAL
 *
 * @BRIEF        Functional clock is sourced from an internal clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_SOURCE__SEL_INTERNAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_SOURCE__SEL_CLKS
 *
 * @BRIEF        Functional clock is sourced from CLKS pad - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_SOURCE__SEL_CLKS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_SOURCE__SEL_SLIMBUS_CLK
 *
 * @BRIEF        Functional clock is sourced from Audio SIMBUS pad - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_SOURCE__SEL_SLIMBUS_CLK 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_SOURCE__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__CLKSEL_SOURCE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__IDLEST__FUNC   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__IDLEST__TRANS  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__IDLEST__IDLE   0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_DMIC_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_DMIC_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_24M
 *
 * @BRIEF        24MHz clock derived from DPLL_ABE is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_24M 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_SYSCLK
 *
 * @BRIEF        ABE_SYSCLK is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_SYSCLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_PER_24M
 *
 * @BRIEF        24MHz clock derived from DPLL_PER is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_PER_24M 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_INTERNAL_SOURCE__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_INTERNAL_SOURCE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_SOURCE__SEL_INTERNAL
 *
 * @BRIEF        Functional clock is sourced from an internal clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_SOURCE__SEL_INTERNAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_SOURCE__SEL_CLKS
 *
 * @BRIEF        Functional clock is sourced from CLKS pad - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_SOURCE__SEL_CLKS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_SOURCE__SEL_SLIMBUS_CLK
 *
 * @BRIEF        Functional clock is sourced from Audio SIMBUS pad - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_SOURCE__SEL_SLIMBUS_CLK 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_SOURCE__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__CLKSEL_SOURCE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__IDLEST__FUNC  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__IDLEST__IDLE  0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCASP_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCASP_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_24M
 *
 * @BRIEF        24MHz clock derived from DPLL_ABE is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_24M 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_SYSCLK
 *
 * @BRIEF        ABE_SYSCLK is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_SYSCLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_PER_24M
 *
 * @BRIEF        24MHz clock derived from DPLL_PER is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_PER_24M 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_INTERNAL_SOURCE__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_INTERNAL_SOURCE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_SOURCE__SEL_INTERNAL
 *
 * @BRIEF        Functional clock is sourced from an internal clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_SOURCE__SEL_INTERNAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_SOURCE__SEL_CLKS
 *
 * @BRIEF        Functional clock is sourced from CLKS pad - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_SOURCE__SEL_CLKS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_SOURCE__SEL_SLIMBUS_CLK
 *
 * @BRIEF        Functional clock is sourced from Audio SIMBUS pad - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_SOURCE__SEL_SLIMBUS_CLK 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_SOURCE__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__CLKSEL_SOURCE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP1_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_24M
 *
 * @BRIEF        24MHz clock derived from DPLL_ABE is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_24M 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_SYSCLK
 *
 * @BRIEF        ABE_SYSCLK is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_SYSCLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_PER_24M
 *
 * @BRIEF        24MHz clock derived from DPLL_PER is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_PER_24M 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_INTERNAL_SOURCE__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_INTERNAL_SOURCE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_SOURCE__SEL_INTERNAL
 *
 * @BRIEF        Functional clock is sourced from an internal clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_SOURCE__SEL_INTERNAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_SOURCE__SEL_CLKS
 *
 * @BRIEF        Functional clock is sourced from CLKS pad - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_SOURCE__SEL_CLKS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_SOURCE__SEL_SLIMBUS_CLK
 *
 * @BRIEF        Functional clock is sourced from Audio SIMBUS pad - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_SOURCE__SEL_SLIMBUS_CLK 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_SOURCE__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__CLKSEL_SOURCE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP2_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_24M
 *
 * @BRIEF        24MHz clock derived from DPLL_ABE is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_24M 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_SYSCLK
 *
 * @BRIEF        ABE_SYSCLK is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_SYSCLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_PER_24M
 *
 * @BRIEF        24MHz clock derived from DPLL_PER is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_PER_24M 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_INTERNAL_SOURCE__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_INTERNAL_SOURCE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_SOURCE__SEL_INTERNAL
 *
 * @BRIEF        Functional clock is sourced from an internal clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_SOURCE__SEL_INTERNAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_SOURCE__SEL_CLKS
 *
 * @BRIEF        Functional clock is sourced from CLKS pad - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_SOURCE__SEL_CLKS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_SOURCE__SEL_SLIMBUS_CLK
 *
 * @BRIEF        Functional clock is sourced from Audio SIMBUS pad - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_SOURCE__SEL_SLIMBUS_CLK 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_SOURCE__RESERVED
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__CLKSEL_SOURCE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_MCBSP3_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_SLIMBUS_CLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_SLIMBUS_CLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_SLIMBUS_CLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_SLIMBUS_CLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK2__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK2__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK2__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK2__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK1__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK1__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK1__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK1__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK0__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK0__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK0__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__OPTFCLKEN_FCLK0__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_SLIMBUS_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__CLKSEL__SEL_ABE_SYSCLK
 *
 * @BRIEF        Selects ABE_SYSCLK as the functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__CLKSEL__SEL_ABE_SYSCLK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__CLKSEL__SEL_ABE_ALWON_32K_CLK
 *
 * @BRIEF        Selects ABE_ALWON_32K_CLK as the functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__CLKSEL__SEL_ABE_ALWON_32K_CLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER5_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__CLKSEL__SEL_ABE_SYSCLK
 *
 * @BRIEF        Selects ABE_SYSCLK as the functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__CLKSEL__SEL_ABE_SYSCLK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__CLKSEL__SEL_ABE_ALWON_32K_CLK
 *
 * @BRIEF        Selects ABE_ALWON_32K_CLK as the functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__CLKSEL__SEL_ABE_ALWON_32K_CLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER6_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__CLKSEL__SEL_ABE_SYSCLK
 *
 * @BRIEF        Selects ABE_SYSCLK as the functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__CLKSEL__SEL_ABE_SYSCLK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__CLKSEL__SEL_ABE_ALWON_32K_CLK
 *
 * @BRIEF        Selects ABE_ALWON_32K_CLK as the functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__CLKSEL__SEL_ABE_ALWON_32K_CLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER7_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__CLKSEL__SEL_ABE_SYSCLK
 *
 * @BRIEF        Selects ABE_SYSCLK as the functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__CLKSEL__SEL_ABE_SYSCLK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__CLKSEL__SEL_ABE_ALWON_32K_CLK
 *
 * @BRIEF        Selects ABE_ALWON_32K_CLK as the functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__CLKSEL__SEL_ABE_ALWON_32K_CLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_TIMER8_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_WDT3_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_WDT3_CLKCTRL__IDLEST__FUNC   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_WDT3_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_WDT3_CLKCTRL__IDLEST__TRANS  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_WDT3_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_WDT3_CLKCTRL__IDLEST__IDLE   0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_WDT3_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_WDT3_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_WDT3_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_WDT3_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_WDT3_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_WDT3_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_WDT3_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_WDT3_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   ABE_CM1__CM1_ABE_WDT3_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define ABE_CM1__CM1_ABE_WDT3_CLKCTRL__MODULEMODE__RESERVED 0x3ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __ABE_CM1_CRED_H 
                                                            */
