<profile>

<ReportVersion>
<Version>2023.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg484-1</Part>
<TopModelName>FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>6.728</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>66</Best-caseLatency>
<Average-caseLatency>66</Average-caseLatency>
<Worst-caseLatency>66</Worst-caseLatency>
<Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
<Interval-min>66</Interval-min>
<Interval-max>66</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_140_6>
<Slack>7.30</Slack>
<TripCount>64</TripCount>
<Latency>64</Latency>
<AbsoluteTimeLatency>640</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
<InstanceList>
</InstanceList>
</VITIS_LOOP_140_6>
</SummaryOfLoopLatency>
<SummaryOfViolations>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>fully_connected_2.cpp:140</SourceLocation>
<SummaryOfLoopViolations>
<VITIS_LOOP_140_6>
<Name>VITIS_LOOP_140_6</Name>
<IssueType>-</IssueType>
<ViolationType>-</ViolationType>
<SourceLocation>fully_connected_2.cpp:148</SourceLocation>
</VITIS_LOOP_140_6>
</SummaryOfLoopViolations>
</SummaryOfViolations>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<FF>9</FF>
<LUT>1036</LUT>
<BRAM_18K>0</BRAM_18K>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP>220</DSP>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>FC_CIF_0_2_Pipeline_VITIS_LOOP_140_6</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_stream_a_TVALID</name>
<Object>in_stream_a</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_stream_a_TDATA</name>
<Object>in_stream_a</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>in_stream_a_TREADY</name>
<Object>in_stream_a</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>B_ROW_load</name>
<Object>B_ROW_load</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3_ap_vld</name>
<Object>FC_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s_ap_vld</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_0_s</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s_ap_vld</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_1_s</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s_ap_vld</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_2_s</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s_ap_vld</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_3_s</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2_ap_vld</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1_ap_vld</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ap_vld</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ap_vld</name>
<Object>FC_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_0</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_1</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_2</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>16</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3_ap_vld</name>
<Object>p_ZZ10FC_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_3</Object>
<Type>pointer</Type>
<Scope>global</Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
