

================================================================
== Vitis HLS Report for 'single_lin_process_1'
================================================================
* Date:           Thu Dec 22 11:33:32 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.100 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|        ?|  0.380 us|         ?|   38|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       28|       28|         1|          -|          -|    28|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 25 11 44 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 44 
25 --> 44 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 45 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%EN_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %EN"   --->   Operation 46 'read' 'EN_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp"   --->   Operation 47 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ddr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ddr"   --->   Operation 48 'read' 'ddr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%linbase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %linbase"   --->   Operation 49 'read' 'linbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%EN_cast = zext i4 %EN_read"   --->   Operation 50 'zext' 'EN_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 10, void @empty_2, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_addr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 1, void @empty_1, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%lin_frame = alloca i32 1" [dlin.c:172]   --->   Operation 53 'alloca' 'lin_frame' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specreset_ln147 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_0, i64 1, void @empty_43" [dlin.c:147]   --->   Operation 54 'specreset' 'specreset_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specreset_ln149 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_1, i64 1, void @empty_43" [dlin.c:149]   --->   Operation 55 'specreset' 'specreset_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specreset_ln151 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_2, i64 1, void @empty_43" [dlin.c:151]   --->   Operation 56 'specreset' 'specreset_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specreset_ln153 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_3, i64 1, void @empty_43" [dlin.c:153]   --->   Operation 57 'specreset' 'specreset_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specreset_ln155 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_4, i64 1, void @empty_43" [dlin.c:155]   --->   Operation 58 'specreset' 'specreset_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specreset_ln157 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_5, i64 1, void @empty_43" [dlin.c:157]   --->   Operation 59 'specreset' 'specreset_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specreset_ln159 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_6, i64 1, void @empty_43" [dlin.c:159]   --->   Operation 60 'specreset' 'specreset_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specreset_ln161 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_7, i64 1, void @empty_43" [dlin.c:161]   --->   Operation 61 'specreset' 'specreset_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specreset_ln163 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_8, i64 1, void @empty_43" [dlin.c:163]   --->   Operation 62 'specreset' 'specreset_ln163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specreset_ln165 = specreset void @_ssdm_op_SpecReset, i32 %counter_lin_9, i64 1, void @empty_43" [dlin.c:165]   --->   Operation 63 'specreset' 'specreset_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specreset_ln167 = specreset void @_ssdm_op_SpecReset, i32 %counter_droped, i64 1, void @empty_43" [dlin.c:167]   --->   Operation 64 'specreset' 'specreset_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.29ns)   --->   "%store_ln172 = store i5 0, i5 %empty" [dlin.c:172]   --->   Operation 65 'store' 'store_ln172' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln172 = br void %memset.loop" [dlin.c:172]   --->   Operation 66 'br' 'br_ln172' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_load = load i5 %empty"   --->   Operation 67 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%exitcond181 = icmp_eq  i5 %p_load, i5 28"   --->   Operation 68 'icmp' 'exitcond181' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 28, i64 28, i64 28"   --->   Operation 69 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.02ns)   --->   "%empty_83 = add i5 %p_load, i5 1"   --->   Operation 70 'add' 'empty_83' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond181, void %memset.loop.split, void %split"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %p_load"   --->   Operation 72 'zext' 'p_cast' <Predicate = (!exitcond181)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%lin_frame_addr = getelementptr i8 %lin_frame, i32 0, i32 %p_cast"   --->   Operation 73 'getelementptr' 'lin_frame_addr' <Predicate = (!exitcond181)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.75ns)   --->   "%store_ln0 = store i8 0, i5 %lin_frame_addr"   --->   Operation 74 'store' 'store_ln0' <Predicate = (!exitcond181)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_2 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln0 = store i5 %empty_83, i5 %empty"   --->   Operation 75 'store' 'store_ln0' <Predicate = (!exitcond181)> <Delay = 1.29>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!exitcond181)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.89ns)   --->   "%add_ln81 = add i32 %linbase_read, i32 20" [dlin.c:81]   --->   Operation 77 'add' 'add_ln81' <Predicate = (exitcond181)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln81, i32 2, i32 31" [dlin.c:81]   --->   Operation 78 'partselect' 'trunc_ln' <Predicate = (exitcond181)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i30 %trunc_ln" [dlin.c:81]   --->   Operation 79 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%lin_addr_addr = getelementptr i32 %lin_addr, i32 %sext_ln81" [dlin.c:81]   --->   Operation 80 'getelementptr' 'lin_addr_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [7/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:81]   --->   Operation 81 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 82 [6/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:81]   --->   Operation 82 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 83 [5/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:81]   --->   Operation 83 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 84 [4/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:81]   --->   Operation 84 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 85 [3/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:81]   --->   Operation 85 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 86 [2/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:81]   --->   Operation 86 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i4 %EN_read" [dlin.c:174]   --->   Operation 87 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%PLIN_Ctrl_run_state_addr = getelementptr i1 %PLIN_Ctrl_run_state, i32 0, i32 %zext_ln174" [dlin.c:174]   --->   Operation 88 'getelementptr' 'PLIN_Ctrl_run_state_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [2/2] (1.75ns)   --->   "%PLIN_Ctrl_run_state_load = load i4 %PLIN_Ctrl_run_state_addr" [dlin.c:174]   --->   Operation 89 'load' 'PLIN_Ctrl_run_state_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_9 : Operation 90 [1/7] (7.30ns)   --->   "%lin_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:81]   --->   Operation 90 'readreq' 'lin_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.10>
ST_10 : Operation 91 [1/2] (1.75ns)   --->   "%PLIN_Ctrl_run_state_load = load i4 %PLIN_Ctrl_run_state_addr" [dlin.c:174]   --->   Operation 91 'load' 'PLIN_Ctrl_run_state_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>
ST_10 : Operation 92 [1/1] (7.30ns)   --->   "%lin_addr_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %lin_addr_addr" [dlin.c:81]   --->   Operation 92 'read' 'lin_addr_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i32 %lin_addr_addr_read" [dlin.c:174]   --->   Operation 93 'trunc' 'trunc_ln174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %PLIN_Ctrl_run_state_load, void %if.then, void %if.else15" [dlin.c:174]   --->   Operation 94 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %trunc_ln174, void %cleanup, void %if.then3" [dlin.c:181]   --->   Operation 95 'br' 'br_ln181' <Predicate = (!PLIN_Ctrl_run_state_load)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.89ns)   --->   "%add_ln81_1 = add i32 %linbase_read, i32 8" [dlin.c:81]   --->   Operation 96 'add' 'add_ln81_1' <Predicate = (!PLIN_Ctrl_run_state_load & trunc_ln174)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln81_2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln81_1, i32 2, i32 31" [dlin.c:81]   --->   Operation 97 'partselect' 'trunc_ln81_2' <Predicate = (!PLIN_Ctrl_run_state_load & trunc_ln174)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln81_1 = sext i30 %trunc_ln81_2" [dlin.c:81]   --->   Operation 98 'sext' 'sext_ln81_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%lin_addr_addr_1 = getelementptr i32 %lin_addr, i32 %sext_ln81_1" [dlin.c:81]   --->   Operation 99 'getelementptr' 'lin_addr_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [7/7] (7.30ns)   --->   "%lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [dlin.c:81]   --->   Operation 100 'readreq' 'lin_addr_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 101 [1/1] (1.75ns)   --->   "%store_ln192 = store i1 1, i4 %PLIN_Ctrl_run_state_addr" [dlin.c:192]   --->   Operation 101 'store' 'store_ln192' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 102 [6/7] (7.30ns)   --->   "%lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [dlin.c:81]   --->   Operation 102 'readreq' 'lin_addr_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 103 [5/7] (7.30ns)   --->   "%lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [dlin.c:81]   --->   Operation 103 'readreq' 'lin_addr_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 104 [4/7] (7.30ns)   --->   "%lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [dlin.c:81]   --->   Operation 104 'readreq' 'lin_addr_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 105 [3/7] (7.30ns)   --->   "%lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [dlin.c:81]   --->   Operation 105 'readreq' 'lin_addr_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 106 [2/7] (7.30ns)   --->   "%lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [dlin.c:81]   --->   Operation 106 'readreq' 'lin_addr_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 107 [1/1] (1.89ns)   --->   "%add_ln87 = add i32 %linbase_read, i32 4" [dlin.c:87]   --->   Operation 107 'add' 'add_ln87' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln87, i32 2, i32 31" [dlin.c:87]   --->   Operation 108 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 109 [1/7] (7.30ns)   --->   "%lin_addr_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %lin_addr_addr_1, i32 1" [dlin.c:81]   --->   Operation 109 'readreq' 'lin_addr_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i30 %trunc_ln2" [dlin.c:87]   --->   Operation 110 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%lin_addr_addr_2 = getelementptr i32 %lin_addr, i32 %sext_ln87" [dlin.c:87]   --->   Operation 111 'getelementptr' 'lin_addr_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (7.30ns)   --->   "%lin_addr_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %lin_addr_addr_2, i32 1" [dlin.c:87]   --->   Operation 112 'writereq' 'lin_addr_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 113 [1/1] (7.30ns)   --->   "%lin_addr_addr_1_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %lin_addr_addr_1" [dlin.c:81]   --->   Operation 113 'read' 'lin_addr_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%reg_lid = trunc i32 %lin_addr_addr_1_read" [dlin.c:81]   --->   Operation 114 'trunc' 'reg_lid' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%store_ln186 = store i6 %reg_lid, i6 %PL_Data" [dlin.c:186]   --->   Operation 115 'store' 'store_ln186' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (7.30ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %lin_addr_addr_2, i32 0, i4 15" [dlin.c:87]   --->   Operation 116 'write' 'write_ln87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 117 [1/1] (7.30ns)   --->   "%lin_addr_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %lin_addr_addr, i32 1" [dlin.c:87]   --->   Operation 117 'writereq' 'lin_addr_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 118 [5/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [dlin.c:87]   --->   Operation 118 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 119 [1/1] (7.30ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %lin_addr_addr, i32 59, i4 15" [dlin.c:87]   --->   Operation 119 'write' 'write_ln87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 120 [4/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [dlin.c:87]   --->   Operation 120 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 121 [5/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [dlin.c:87]   --->   Operation 121 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 122 [3/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [dlin.c:87]   --->   Operation 122 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 123 [4/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [dlin.c:87]   --->   Operation 123 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 124 [2/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [dlin.c:87]   --->   Operation 124 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 125 [3/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [dlin.c:87]   --->   Operation 125 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 126 [1/5] (7.30ns)   --->   "%lin_addr_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_2" [dlin.c:87]   --->   Operation 126 'writeresp' 'lin_addr_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 127 [2/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [dlin.c:87]   --->   Operation 127 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 128 [1/5] (7.30ns)   --->   "%lin_addr_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr" [dlin.c:87]   --->   Operation 128 'writeresp' 'lin_addr_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln195 = br void %if.end125" [dlin.c:195]   --->   Operation 129 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>

State 25 <SV = 10> <Delay = 1.89>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %lin_addr_addr_read, i32 1, i32 3" [dlin.c:198]   --->   Operation 130 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (0.98ns)   --->   "%icmp_ln198 = icmp_eq  i3 %tmp, i3 0" [dlin.c:198]   --->   Operation 131 'icmp' 'icmp_ln198' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %icmp_ln198, void %if.then19, void %if.end124" [dlin.c:198]   --->   Operation 132 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %lin_addr_addr_read, i32 2, i32 3" [dlin.c:201]   --->   Operation 133 'partselect' 'tmp_1' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_25 : Operation 134 [1/1] (0.50ns)   --->   "%icmp_ln201 = icmp_eq  i2 %tmp_1, i2 0" [dlin.c:201]   --->   Operation 134 'icmp' 'icmp_ln201' <Predicate = (!icmp_ln198)> <Delay = 0.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %icmp_ln201, void %if.end123, void %if.then23" [dlin.c:201]   --->   Operation 135 'br' 'br_ln201' <Predicate = (!icmp_ln198)> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lin_addr_addr_read, i32 4, i32 7" [dlin.c:206]   --->   Operation 136 'partselect' 'lshr_ln' <Predicate = (!icmp_ln198 & icmp_ln201)> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (1.89ns)   --->   "%add_ln87_1 = add i32 %linbase_read, i32 4" [dlin.c:87]   --->   Operation 137 'add' 'add_ln87_1' <Predicate = (!icmp_ln198 & icmp_ln201)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln87_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln87_1, i32 2, i32 31" [dlin.c:87]   --->   Operation 138 'partselect' 'trunc_ln87_1' <Predicate = (!icmp_ln198 & icmp_ln201)> <Delay = 0.00>

State 26 <SV = 11> <Delay = 7.30>
ST_26 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln87_1 = sext i30 %trunc_ln87_1" [dlin.c:87]   --->   Operation 139 'sext' 'sext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%lin_addr_addr_3 = getelementptr i32 %lin_addr, i32 %sext_ln87_1" [dlin.c:87]   --->   Operation 140 'getelementptr' 'lin_addr_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 141 [1/1] (7.30ns)   --->   "%lin_addr_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %lin_addr_addr_3, i32 1" [dlin.c:87]   --->   Operation 141 'writereq' 'lin_addr_addr_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 12> <Delay = 7.30>
ST_27 : Operation 142 [1/1] (7.30ns)   --->   "%write_ln87 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %lin_addr_addr_3, i32 128, i4 15" [dlin.c:87]   --->   Operation 142 'write' 'write_ln87' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 13> <Delay = 7.30>
ST_28 : Operation 143 [5/5] (7.30ns)   --->   "%lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3" [dlin.c:87]   --->   Operation 143 'writeresp' 'lin_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 14> <Delay = 7.30>
ST_29 : Operation 144 [4/5] (7.30ns)   --->   "%lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3" [dlin.c:87]   --->   Operation 144 'writeresp' 'lin_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 15> <Delay = 7.30>
ST_30 : Operation 145 [3/5] (7.30ns)   --->   "%lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3" [dlin.c:87]   --->   Operation 145 'writeresp' 'lin_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln81_4 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %linbase_read, i32 2, i32 31" [dlin.c:81]   --->   Operation 146 'partselect' 'trunc_ln81_4' <Predicate = true> <Delay = 0.00>

State 31 <SV = 16> <Delay = 7.30>
ST_31 : Operation 147 [2/5] (7.30ns)   --->   "%lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3" [dlin.c:87]   --->   Operation 147 'writeresp' 'lin_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 17> <Delay = 7.30>
ST_32 : Operation 148 [1/5] (7.30ns)   --->   "%lin_addr_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %lin_addr_addr_3" [dlin.c:87]   --->   Operation 148 'writeresp' 'lin_addr_addr_3_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 18> <Delay = 3.27>
ST_33 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i4 %lshr_ln" [dlin.c:210]   --->   Operation 149 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 150 [1/1] (0.99ns)   --->   "%add_ln210 = add i5 %zext_ln210, i5 1" [dlin.c:210]   --->   Operation 150 'add' 'add_ln210' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 151 [2/2] (2.27ns)   --->   "%call_ln81 = call void @single_lin_process.1_Pipeline_VITIS_LOOP_210_1, i32 %lin_addr, i30 %trunc_ln81_4, i5 %add_ln210, i8 %lin_frame" [dlin.c:81]   --->   Operation 151 'call' 'call_ln81' <Predicate = true> <Delay = 2.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 19> <Delay = 0.00>
ST_34 : Operation 152 [1/2] (0.00ns)   --->   "%call_ln81 = call void @single_lin_process.1_Pipeline_VITIS_LOOP_210_1, i32 %lin_addr, i30 %trunc_ln81_4, i5 %add_ln210, i8 %lin_frame" [dlin.c:81]   --->   Operation 152 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 20> <Delay = 1.75>
ST_35 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63" [dlin.c:216]   --->   Operation 153 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 154 [1/1] (0.00ns)   --->   "%lin_frame_addr_1 = getelementptr i8 %lin_frame, i32 0, i32 0" [dlin.c:216]   --->   Operation 154 'getelementptr' 'lin_frame_addr_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 155 [1/1] (1.75ns)   --->   "%store_ln216 = store i8 %trunc_ln4, i5 %lin_frame_addr_1" [dlin.c:216]   --->   Operation 155 'store' 'store_ln216' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_35 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55" [dlin.c:217]   --->   Operation 156 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 157 [1/1] (0.00ns)   --->   "%lin_frame_addr_2 = getelementptr i8 %lin_frame, i32 0, i32 1" [dlin.c:217]   --->   Operation 157 'getelementptr' 'lin_frame_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 158 [1/1] (1.75ns)   --->   "%store_ln217 = store i8 %trunc_ln5, i5 %lin_frame_addr_2" [dlin.c:217]   --->   Operation 158 'store' 'store_ln217' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_35 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47" [dlin.c:218]   --->   Operation 159 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39" [dlin.c:219]   --->   Operation 160 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31" [dlin.c:220]   --->   Operation 161 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23" [dlin.c:221]   --->   Operation 162 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15" [dlin.c:222]   --->   Operation 163 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i64 %timestamp_read" [dlin.c:223]   --->   Operation 164 'trunc' 'trunc_ln223' <Predicate = true> <Delay = 0.00>

State 36 <SV = 21> <Delay = 1.75>
ST_36 : Operation 165 [1/1] (0.00ns)   --->   "%lin_frame_addr_3 = getelementptr i8 %lin_frame, i32 0, i32 2" [dlin.c:218]   --->   Operation 165 'getelementptr' 'lin_frame_addr_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 166 [1/1] (1.75ns)   --->   "%store_ln218 = store i8 %trunc_ln6, i5 %lin_frame_addr_3" [dlin.c:218]   --->   Operation 166 'store' 'store_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_36 : Operation 167 [1/1] (0.00ns)   --->   "%lin_frame_addr_4 = getelementptr i8 %lin_frame, i32 0, i32 3" [dlin.c:219]   --->   Operation 167 'getelementptr' 'lin_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 168 [1/1] (1.75ns)   --->   "%store_ln219 = store i8 %trunc_ln7, i5 %lin_frame_addr_4" [dlin.c:219]   --->   Operation 168 'store' 'store_ln219' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 37 <SV = 22> <Delay = 1.75>
ST_37 : Operation 169 [1/1] (0.00ns)   --->   "%lin_frame_addr_5 = getelementptr i8 %lin_frame, i32 0, i32 4" [dlin.c:220]   --->   Operation 169 'getelementptr' 'lin_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 170 [1/1] (1.75ns)   --->   "%store_ln220 = store i8 %trunc_ln8, i5 %lin_frame_addr_5" [dlin.c:220]   --->   Operation 170 'store' 'store_ln220' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_37 : Operation 171 [1/1] (0.00ns)   --->   "%lin_frame_addr_6 = getelementptr i8 %lin_frame, i32 0, i32 5" [dlin.c:221]   --->   Operation 171 'getelementptr' 'lin_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 172 [1/1] (1.75ns)   --->   "%store_ln221 = store i8 %trunc_ln9, i5 %lin_frame_addr_6" [dlin.c:221]   --->   Operation 172 'store' 'store_ln221' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 38 <SV = 23> <Delay = 1.75>
ST_38 : Operation 173 [1/1] (0.00ns)   --->   "%lin_frame_addr_7 = getelementptr i8 %lin_frame, i32 0, i32 6" [dlin.c:222]   --->   Operation 173 'getelementptr' 'lin_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 174 [1/1] (1.75ns)   --->   "%store_ln222 = store i8 %trunc_ln1, i5 %lin_frame_addr_7" [dlin.c:222]   --->   Operation 174 'store' 'store_ln222' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_38 : Operation 175 [1/1] (0.00ns)   --->   "%lin_frame_addr_8 = getelementptr i8 %lin_frame, i32 0, i32 7" [dlin.c:223]   --->   Operation 175 'getelementptr' 'lin_frame_addr_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 176 [1/1] (1.75ns)   --->   "%store_ln223 = store i8 %trunc_ln223, i5 %lin_frame_addr_8" [dlin.c:223]   --->   Operation 176 'store' 'store_ln223' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 39 <SV = 24> <Delay = 1.75>
ST_39 : Operation 177 [1/1] (0.00ns)   --->   "%lin_frame_addr_9 = getelementptr i8 %lin_frame, i32 0, i32 8" [dlin.c:224]   --->   Operation 177 'getelementptr' 'lin_frame_addr_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 178 [1/1] (1.75ns)   --->   "%store_ln224 = store i8 3, i5 %lin_frame_addr_9" [dlin.c:224]   --->   Operation 178 'store' 'store_ln224' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_39 : Operation 179 [1/1] (0.00ns)   --->   "%lin_frame_addr_10 = getelementptr i8 %lin_frame, i32 0, i32 9" [dlin.c:225]   --->   Operation 179 'getelementptr' 'lin_frame_addr_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 180 [1/1] (1.75ns)   --->   "%store_ln225 = store i8 %EN_cast, i5 %lin_frame_addr_10" [dlin.c:225]   --->   Operation 180 'store' 'store_ln225' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 40 <SV = 25> <Delay = 2.75>
ST_40 : Operation 181 [1/1] (0.00ns)   --->   "%lin_frame_addr_11 = getelementptr i8 %lin_frame, i32 0, i32 10" [dlin.c:226]   --->   Operation 181 'getelementptr' 'lin_frame_addr_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 182 [1/1] (1.75ns)   --->   "%store_ln226 = store i8 0, i5 %lin_frame_addr_11" [dlin.c:226]   --->   Operation 182 'store' 'store_ln226' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_40 : Operation 183 [1/1] (0.99ns)   --->   "%add_ln227 = add i5 %zext_ln210, i5 4" [dlin.c:227]   --->   Operation 183 'add' 'add_ln227' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i5 %add_ln227" [dlin.c:227]   --->   Operation 184 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 185 [1/1] (0.00ns)   --->   "%lin_frame_addr_12 = getelementptr i8 %lin_frame, i32 0, i32 11" [dlin.c:227]   --->   Operation 185 'getelementptr' 'lin_frame_addr_12' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 186 [1/1] (1.75ns)   --->   "%store_ln227 = store i8 %zext_ln227, i5 %lin_frame_addr_12" [dlin.c:227]   --->   Operation 186 'store' 'store_ln227' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 41 <SV = 26> <Delay = 1.75>
ST_41 : Operation 187 [1/1] (0.00ns)   --->   "%lin_frame_addr_13 = getelementptr i8 %lin_frame, i32 0, i32 12" [dlin.c:229]   --->   Operation 187 'getelementptr' 'lin_frame_addr_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 188 [1/1] (1.75ns)   --->   "%store_ln229 = store i8 0, i5 %lin_frame_addr_13" [dlin.c:229]   --->   Operation 188 'store' 'store_ln229' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_41 : Operation 189 [1/1] (0.00ns)   --->   "%PL_Data_load = load i6 %PL_Data" [dlin.c:230]   --->   Operation 189 'load' 'PL_Data_load' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i6 %PL_Data_load" [dlin.c:230]   --->   Operation 190 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 191 [1/1] (0.00ns)   --->   "%lin_frame_addr_14 = getelementptr i8 %lin_frame, i32 0, i32 13" [dlin.c:230]   --->   Operation 191 'getelementptr' 'lin_frame_addr_14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 192 [1/1] (1.75ns)   --->   "%store_ln230 = store i8 %zext_ln230, i5 %lin_frame_addr_14" [dlin.c:230]   --->   Operation 192 'store' 'store_ln230' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>

State 42 <SV = 27> <Delay = 1.89>
ST_42 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i4 %lshr_ln" [dlin.c:206]   --->   Operation 193 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 194 [1/1] (0.00ns)   --->   "%lin_frame_addr_15 = getelementptr i8 %lin_frame, i32 0, i32 14" [dlin.c:231]   --->   Operation 194 'getelementptr' 'lin_frame_addr_15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 195 [1/1] (1.75ns)   --->   "%store_ln231 = store i8 0, i5 %lin_frame_addr_15" [dlin.c:231]   --->   Operation 195 'store' 'store_ln231' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_42 : Operation 196 [1/1] (0.00ns)   --->   "%lin_frame_addr_16 = getelementptr i8 %lin_frame, i32 0, i32 15" [dlin.c:232]   --->   Operation 196 'getelementptr' 'lin_frame_addr_16' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 197 [1/1] (1.75ns)   --->   "%store_ln232 = store i8 %zext_ln206, i5 %lin_frame_addr_16" [dlin.c:232]   --->   Operation 197 'store' 'store_ln232' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 28> <RAM>
ST_42 : Operation 198 [1/1] (0.00ns)   --->   "%counter_lin_0_load = load i32 %counter_lin_0" [dlin.c:236]   --->   Operation 198 'load' 'counter_lin_0_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 199 [1/1] (0.00ns)   --->   "%counter_lin_1_load = load i32 %counter_lin_1" [dlin.c:240]   --->   Operation 199 'load' 'counter_lin_1_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 200 [1/1] (0.00ns)   --->   "%counter_lin_2_load = load i32 %counter_lin_2" [dlin.c:244]   --->   Operation 200 'load' 'counter_lin_2_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 201 [1/1] (0.00ns)   --->   "%counter_lin_3_load = load i32 %counter_lin_3" [dlin.c:248]   --->   Operation 201 'load' 'counter_lin_3_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 202 [1/1] (0.00ns)   --->   "%counter_lin_4_load = load i32 %counter_lin_4" [dlin.c:252]   --->   Operation 202 'load' 'counter_lin_4_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 203 [1/1] (0.00ns)   --->   "%counter_lin_5_load = load i32 %counter_lin_5" [dlin.c:256]   --->   Operation 203 'load' 'counter_lin_5_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 204 [1/1] (0.00ns)   --->   "%counter_lin_6_load = load i32 %counter_lin_6" [dlin.c:260]   --->   Operation 204 'load' 'counter_lin_6_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 205 [1/1] (0.00ns)   --->   "%counter_lin_7_load = load i32 %counter_lin_7" [dlin.c:264]   --->   Operation 205 'load' 'counter_lin_7_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 206 [1/1] (0.00ns)   --->   "%counter_lin_8_load = load i32 %counter_lin_8" [dlin.c:268]   --->   Operation 206 'load' 'counter_lin_8_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 207 [1/1] (0.00ns)   --->   "%counter_lin_9_load = load i32 %counter_lin_9" [dlin.c:272]   --->   Operation 207 'load' 'counter_lin_9_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 208 [1/1] (0.00ns)   --->   "%counter_droped_load = load i32 %counter_droped" [dlin.c:276]   --->   Operation 208 'load' 'counter_droped_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 209 [1/1] (0.50ns)   --->   "%switch_ln234 = switch i6 %PL_Data_load, void %sw.default, i6 0, void %sw.bb, i6 1, void %sw.bb99, i6 2, void %sw.bb101, i6 3, void %sw.bb103, i6 4, void %sw.bb105, i6 5, void %sw.bb107, i6 6, void %sw.bb109, i6 7, void %sw.bb111, i6 8, void %sw.bb113, i6 9, void %sw.bb115" [dlin.c:234]   --->   Operation 209 'switch' 'switch_ln234' <Predicate = true> <Delay = 0.50>
ST_42 : Operation 210 [1/1] (1.89ns)   --->   "%add_ln272 = add i32 %counter_lin_9_load, i32 1" [dlin.c:272]   --->   Operation 210 'add' 'add_ln272' <Predicate = (PL_Data_load == 9)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln272 = store i32 %add_ln272, i32 %counter_lin_9" [dlin.c:272]   --->   Operation 211 'store' 'store_ln272' <Predicate = (PL_Data_load == 9)> <Delay = 0.00>
ST_42 : Operation 212 [1/1] (1.29ns)   --->   "%br_ln274 = br void %sw.epilog" [dlin.c:274]   --->   Operation 212 'br' 'br_ln274' <Predicate = (PL_Data_load == 9)> <Delay = 1.29>
ST_42 : Operation 213 [1/1] (1.89ns)   --->   "%add_ln268 = add i32 %counter_lin_8_load, i32 1" [dlin.c:268]   --->   Operation 213 'add' 'add_ln268' <Predicate = (PL_Data_load == 8)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 214 [1/1] (0.00ns)   --->   "%store_ln268 = store i32 %add_ln268, i32 %counter_lin_8" [dlin.c:268]   --->   Operation 214 'store' 'store_ln268' <Predicate = (PL_Data_load == 8)> <Delay = 0.00>
ST_42 : Operation 215 [1/1] (1.29ns)   --->   "%br_ln270 = br void %sw.epilog" [dlin.c:270]   --->   Operation 215 'br' 'br_ln270' <Predicate = (PL_Data_load == 8)> <Delay = 1.29>
ST_42 : Operation 216 [1/1] (1.89ns)   --->   "%add_ln264 = add i32 %counter_lin_7_load, i32 1" [dlin.c:264]   --->   Operation 216 'add' 'add_ln264' <Predicate = (PL_Data_load == 7)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln264 = store i32 %add_ln264, i32 %counter_lin_7" [dlin.c:264]   --->   Operation 217 'store' 'store_ln264' <Predicate = (PL_Data_load == 7)> <Delay = 0.00>
ST_42 : Operation 218 [1/1] (1.29ns)   --->   "%br_ln266 = br void %sw.epilog" [dlin.c:266]   --->   Operation 218 'br' 'br_ln266' <Predicate = (PL_Data_load == 7)> <Delay = 1.29>
ST_42 : Operation 219 [1/1] (1.89ns)   --->   "%add_ln260 = add i32 %counter_lin_6_load, i32 1" [dlin.c:260]   --->   Operation 219 'add' 'add_ln260' <Predicate = (PL_Data_load == 6)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 220 [1/1] (0.00ns)   --->   "%store_ln260 = store i32 %add_ln260, i32 %counter_lin_6" [dlin.c:260]   --->   Operation 220 'store' 'store_ln260' <Predicate = (PL_Data_load == 6)> <Delay = 0.00>
ST_42 : Operation 221 [1/1] (1.29ns)   --->   "%br_ln262 = br void %sw.epilog" [dlin.c:262]   --->   Operation 221 'br' 'br_ln262' <Predicate = (PL_Data_load == 6)> <Delay = 1.29>
ST_42 : Operation 222 [1/1] (1.89ns)   --->   "%add_ln256 = add i32 %counter_lin_5_load, i32 1" [dlin.c:256]   --->   Operation 222 'add' 'add_ln256' <Predicate = (PL_Data_load == 5)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln256 = store i32 %add_ln256, i32 %counter_lin_5" [dlin.c:256]   --->   Operation 223 'store' 'store_ln256' <Predicate = (PL_Data_load == 5)> <Delay = 0.00>
ST_42 : Operation 224 [1/1] (1.29ns)   --->   "%br_ln258 = br void %sw.epilog" [dlin.c:258]   --->   Operation 224 'br' 'br_ln258' <Predicate = (PL_Data_load == 5)> <Delay = 1.29>
ST_42 : Operation 225 [1/1] (1.89ns)   --->   "%add_ln252 = add i32 %counter_lin_4_load, i32 1" [dlin.c:252]   --->   Operation 225 'add' 'add_ln252' <Predicate = (PL_Data_load == 4)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln252 = store i32 %add_ln252, i32 %counter_lin_4" [dlin.c:252]   --->   Operation 226 'store' 'store_ln252' <Predicate = (PL_Data_load == 4)> <Delay = 0.00>
ST_42 : Operation 227 [1/1] (1.29ns)   --->   "%br_ln254 = br void %sw.epilog" [dlin.c:254]   --->   Operation 227 'br' 'br_ln254' <Predicate = (PL_Data_load == 4)> <Delay = 1.29>
ST_42 : Operation 228 [1/1] (1.89ns)   --->   "%add_ln248 = add i32 %counter_lin_3_load, i32 1" [dlin.c:248]   --->   Operation 228 'add' 'add_ln248' <Predicate = (PL_Data_load == 3)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln248 = store i32 %add_ln248, i32 %counter_lin_3" [dlin.c:248]   --->   Operation 229 'store' 'store_ln248' <Predicate = (PL_Data_load == 3)> <Delay = 0.00>
ST_42 : Operation 230 [1/1] (1.29ns)   --->   "%br_ln250 = br void %sw.epilog" [dlin.c:250]   --->   Operation 230 'br' 'br_ln250' <Predicate = (PL_Data_load == 3)> <Delay = 1.29>
ST_42 : Operation 231 [1/1] (1.89ns)   --->   "%add_ln244 = add i32 %counter_lin_2_load, i32 1" [dlin.c:244]   --->   Operation 231 'add' 'add_ln244' <Predicate = (PL_Data_load == 2)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln244 = store i32 %add_ln244, i32 %counter_lin_2" [dlin.c:244]   --->   Operation 232 'store' 'store_ln244' <Predicate = (PL_Data_load == 2)> <Delay = 0.00>
ST_42 : Operation 233 [1/1] (1.29ns)   --->   "%br_ln246 = br void %sw.epilog" [dlin.c:246]   --->   Operation 233 'br' 'br_ln246' <Predicate = (PL_Data_load == 2)> <Delay = 1.29>
ST_42 : Operation 234 [1/1] (1.89ns)   --->   "%add_ln240 = add i32 %counter_lin_1_load, i32 1" [dlin.c:240]   --->   Operation 234 'add' 'add_ln240' <Predicate = (PL_Data_load == 1)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln240 = store i32 %add_ln240, i32 %counter_lin_1" [dlin.c:240]   --->   Operation 235 'store' 'store_ln240' <Predicate = (PL_Data_load == 1)> <Delay = 0.00>
ST_42 : Operation 236 [1/1] (1.29ns)   --->   "%br_ln242 = br void %sw.epilog" [dlin.c:242]   --->   Operation 236 'br' 'br_ln242' <Predicate = (PL_Data_load == 1)> <Delay = 1.29>
ST_42 : Operation 237 [1/1] (1.89ns)   --->   "%add_ln236 = add i32 %counter_lin_0_load, i32 1" [dlin.c:236]   --->   Operation 237 'add' 'add_ln236' <Predicate = (PL_Data_load == 0)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 238 [1/1] (0.00ns)   --->   "%store_ln236 = store i32 %add_ln236, i32 %counter_lin_0" [dlin.c:236]   --->   Operation 238 'store' 'store_ln236' <Predicate = (PL_Data_load == 0)> <Delay = 0.00>
ST_42 : Operation 239 [1/1] (1.29ns)   --->   "%br_ln238 = br void %sw.epilog" [dlin.c:238]   --->   Operation 239 'br' 'br_ln238' <Predicate = (PL_Data_load == 0)> <Delay = 1.29>
ST_42 : Operation 240 [1/1] (1.89ns)   --->   "%add_ln276 = add i32 %counter_droped_load, i32 1" [dlin.c:276]   --->   Operation 240 'add' 'add_ln276' <Predicate = (PL_Data_load != 0 & PL_Data_load != 1 & PL_Data_load != 2 & PL_Data_load != 3 & PL_Data_load != 4 & PL_Data_load != 5 & PL_Data_load != 6 & PL_Data_load != 7 & PL_Data_load != 8 & PL_Data_load != 9)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln276 = store i32 %add_ln276, i32 %counter_droped" [dlin.c:276]   --->   Operation 241 'store' 'store_ln276' <Predicate = (PL_Data_load != 0 & PL_Data_load != 1 & PL_Data_load != 2 & PL_Data_load != 3 & PL_Data_load != 4 & PL_Data_load != 5 & PL_Data_load != 6 & PL_Data_load != 7 & PL_Data_load != 8 & PL_Data_load != 9)> <Delay = 0.00>
ST_42 : Operation 242 [1/1] (1.29ns)   --->   "%br_ln278 = br void %sw.epilog" [dlin.c:278]   --->   Operation 242 'br' 'br_ln278' <Predicate = (PL_Data_load != 0 & PL_Data_load != 1 & PL_Data_load != 2 & PL_Data_load != 3 & PL_Data_load != 4 & PL_Data_load != 5 & PL_Data_load != 6 & PL_Data_load != 7 & PL_Data_load != 8 & PL_Data_load != 9)> <Delay = 1.29>

State 43 <SV = 28> <Delay = 7.30>
ST_43 : Operation 243 [1/1] (0.00ns)   --->   "%counter_lin_0_loc_0 = phi i32 %counter_lin_0_load, void %sw.default, i32 %counter_lin_0_load, void %sw.bb115, i32 %counter_lin_0_load, void %sw.bb113, i32 %counter_lin_0_load, void %sw.bb111, i32 %counter_lin_0_load, void %sw.bb109, i32 %counter_lin_0_load, void %sw.bb107, i32 %counter_lin_0_load, void %sw.bb105, i32 %counter_lin_0_load, void %sw.bb103, i32 %counter_lin_0_load, void %sw.bb101, i32 %counter_lin_0_load, void %sw.bb99, i32 %add_ln236, void %sw.bb" [dlin.c:236]   --->   Operation 243 'phi' 'counter_lin_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 244 [1/1] (0.00ns)   --->   "%counter_lin_1_loc_0 = phi i32 %counter_lin_1_load, void %sw.default, i32 %counter_lin_1_load, void %sw.bb115, i32 %counter_lin_1_load, void %sw.bb113, i32 %counter_lin_1_load, void %sw.bb111, i32 %counter_lin_1_load, void %sw.bb109, i32 %counter_lin_1_load, void %sw.bb107, i32 %counter_lin_1_load, void %sw.bb105, i32 %counter_lin_1_load, void %sw.bb103, i32 %counter_lin_1_load, void %sw.bb101, i32 %add_ln240, void %sw.bb99, i32 %counter_lin_1_load, void %sw.bb" [dlin.c:240]   --->   Operation 244 'phi' 'counter_lin_1_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 245 [1/1] (0.00ns)   --->   "%counter_lin_2_loc_0 = phi i32 %counter_lin_2_load, void %sw.default, i32 %counter_lin_2_load, void %sw.bb115, i32 %counter_lin_2_load, void %sw.bb113, i32 %counter_lin_2_load, void %sw.bb111, i32 %counter_lin_2_load, void %sw.bb109, i32 %counter_lin_2_load, void %sw.bb107, i32 %counter_lin_2_load, void %sw.bb105, i32 %counter_lin_2_load, void %sw.bb103, i32 %add_ln244, void %sw.bb101, i32 %counter_lin_2_load, void %sw.bb99, i32 %counter_lin_2_load, void %sw.bb" [dlin.c:244]   --->   Operation 245 'phi' 'counter_lin_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 246 [1/1] (0.00ns)   --->   "%counter_lin_3_loc_0 = phi i32 %counter_lin_3_load, void %sw.default, i32 %counter_lin_3_load, void %sw.bb115, i32 %counter_lin_3_load, void %sw.bb113, i32 %counter_lin_3_load, void %sw.bb111, i32 %counter_lin_3_load, void %sw.bb109, i32 %counter_lin_3_load, void %sw.bb107, i32 %counter_lin_3_load, void %sw.bb105, i32 %add_ln248, void %sw.bb103, i32 %counter_lin_3_load, void %sw.bb101, i32 %counter_lin_3_load, void %sw.bb99, i32 %counter_lin_3_load, void %sw.bb" [dlin.c:248]   --->   Operation 246 'phi' 'counter_lin_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 247 [1/1] (0.00ns)   --->   "%counter_lin_4_loc_0 = phi i32 %counter_lin_4_load, void %sw.default, i32 %counter_lin_4_load, void %sw.bb115, i32 %counter_lin_4_load, void %sw.bb113, i32 %counter_lin_4_load, void %sw.bb111, i32 %counter_lin_4_load, void %sw.bb109, i32 %counter_lin_4_load, void %sw.bb107, i32 %add_ln252, void %sw.bb105, i32 %counter_lin_4_load, void %sw.bb103, i32 %counter_lin_4_load, void %sw.bb101, i32 %counter_lin_4_load, void %sw.bb99, i32 %counter_lin_4_load, void %sw.bb" [dlin.c:252]   --->   Operation 247 'phi' 'counter_lin_4_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 248 [1/1] (0.00ns)   --->   "%counter_lin_5_loc_0 = phi i32 %counter_lin_5_load, void %sw.default, i32 %counter_lin_5_load, void %sw.bb115, i32 %counter_lin_5_load, void %sw.bb113, i32 %counter_lin_5_load, void %sw.bb111, i32 %counter_lin_5_load, void %sw.bb109, i32 %add_ln256, void %sw.bb107, i32 %counter_lin_5_load, void %sw.bb105, i32 %counter_lin_5_load, void %sw.bb103, i32 %counter_lin_5_load, void %sw.bb101, i32 %counter_lin_5_load, void %sw.bb99, i32 %counter_lin_5_load, void %sw.bb" [dlin.c:256]   --->   Operation 248 'phi' 'counter_lin_5_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 249 [1/1] (0.00ns)   --->   "%counter_lin_6_loc_0 = phi i32 %counter_lin_6_load, void %sw.default, i32 %counter_lin_6_load, void %sw.bb115, i32 %counter_lin_6_load, void %sw.bb113, i32 %counter_lin_6_load, void %sw.bb111, i32 %add_ln260, void %sw.bb109, i32 %counter_lin_6_load, void %sw.bb107, i32 %counter_lin_6_load, void %sw.bb105, i32 %counter_lin_6_load, void %sw.bb103, i32 %counter_lin_6_load, void %sw.bb101, i32 %counter_lin_6_load, void %sw.bb99, i32 %counter_lin_6_load, void %sw.bb" [dlin.c:260]   --->   Operation 249 'phi' 'counter_lin_6_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 250 [1/1] (0.00ns)   --->   "%counter_lin_7_loc_0 = phi i32 %counter_lin_7_load, void %sw.default, i32 %counter_lin_7_load, void %sw.bb115, i32 %counter_lin_7_load, void %sw.bb113, i32 %add_ln264, void %sw.bb111, i32 %counter_lin_7_load, void %sw.bb109, i32 %counter_lin_7_load, void %sw.bb107, i32 %counter_lin_7_load, void %sw.bb105, i32 %counter_lin_7_load, void %sw.bb103, i32 %counter_lin_7_load, void %sw.bb101, i32 %counter_lin_7_load, void %sw.bb99, i32 %counter_lin_7_load, void %sw.bb" [dlin.c:264]   --->   Operation 250 'phi' 'counter_lin_7_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 251 [1/1] (0.00ns)   --->   "%counter_lin_8_loc_0 = phi i32 %counter_lin_8_load, void %sw.default, i32 %counter_lin_8_load, void %sw.bb115, i32 %add_ln268, void %sw.bb113, i32 %counter_lin_8_load, void %sw.bb111, i32 %counter_lin_8_load, void %sw.bb109, i32 %counter_lin_8_load, void %sw.bb107, i32 %counter_lin_8_load, void %sw.bb105, i32 %counter_lin_8_load, void %sw.bb103, i32 %counter_lin_8_load, void %sw.bb101, i32 %counter_lin_8_load, void %sw.bb99, i32 %counter_lin_8_load, void %sw.bb" [dlin.c:268]   --->   Operation 251 'phi' 'counter_lin_8_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 252 [1/1] (0.00ns)   --->   "%counter_lin_9_loc_0 = phi i32 %counter_lin_9_load, void %sw.default, i32 %add_ln272, void %sw.bb115, i32 %counter_lin_9_load, void %sw.bb113, i32 %counter_lin_9_load, void %sw.bb111, i32 %counter_lin_9_load, void %sw.bb109, i32 %counter_lin_9_load, void %sw.bb107, i32 %counter_lin_9_load, void %sw.bb105, i32 %counter_lin_9_load, void %sw.bb103, i32 %counter_lin_9_load, void %sw.bb101, i32 %counter_lin_9_load, void %sw.bb99, i32 %counter_lin_9_load, void %sw.bb" [dlin.c:272]   --->   Operation 252 'phi' 'counter_lin_9_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 253 [1/1] (0.00ns)   --->   "%counter_droped_loc_0 = phi i32 %add_ln276, void %sw.default, i32 %counter_droped_load, void %sw.bb115, i32 %counter_droped_load, void %sw.bb113, i32 %counter_droped_load, void %sw.bb111, i32 %counter_droped_load, void %sw.bb109, i32 %counter_droped_load, void %sw.bb107, i32 %counter_droped_load, void %sw.bb105, i32 %counter_droped_load, void %sw.bb103, i32 %counter_droped_load, void %sw.bb101, i32 %counter_droped_load, void %sw.bb99, i32 %counter_droped_load, void %sw.bb" [dlin.c:276]   --->   Operation 253 'phi' 'counter_droped_loc_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 254 [1/1] (0.00ns)   --->   "%write_ln281 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_0_received, i32 %counter_lin_0_loc_0" [dlin.c:281]   --->   Operation 254 'write' 'write_ln281' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 255 [1/1] (0.00ns)   --->   "%write_ln282 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_1_received, i32 %counter_lin_1_loc_0" [dlin.c:282]   --->   Operation 255 'write' 'write_ln282' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 256 [1/1] (0.00ns)   --->   "%write_ln283 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_2_received, i32 %counter_lin_2_loc_0" [dlin.c:283]   --->   Operation 256 'write' 'write_ln283' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 257 [1/1] (0.00ns)   --->   "%write_ln284 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_3_received, i32 %counter_lin_3_loc_0" [dlin.c:284]   --->   Operation 257 'write' 'write_ln284' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 258 [1/1] (0.00ns)   --->   "%write_ln285 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_4_received, i32 %counter_lin_4_loc_0" [dlin.c:285]   --->   Operation 258 'write' 'write_ln285' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 259 [1/1] (0.00ns)   --->   "%write_ln286 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_5_received, i32 %counter_lin_5_loc_0" [dlin.c:286]   --->   Operation 259 'write' 'write_ln286' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 260 [1/1] (0.00ns)   --->   "%write_ln287 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_6_received, i32 %counter_lin_6_loc_0" [dlin.c:287]   --->   Operation 260 'write' 'write_ln287' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 261 [1/1] (0.00ns)   --->   "%write_ln288 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_7_received, i32 %counter_lin_7_loc_0" [dlin.c:288]   --->   Operation 261 'write' 'write_ln288' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 262 [1/1] (0.00ns)   --->   "%write_ln289 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_8_received, i32 %counter_lin_8_loc_0" [dlin.c:289]   --->   Operation 262 'write' 'write_ln289' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 263 [1/1] (0.00ns)   --->   "%write_ln290 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_9_received, i32 %counter_lin_9_loc_0" [dlin.c:290]   --->   Operation 263 'write' 'write_ln290' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 264 [1/1] (0.00ns)   --->   "%write_ln291 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %lin_dropped, i32 %counter_droped_loc_0" [dlin.c:291]   --->   Operation 264 'write' 'write_ln291' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 265 [1/1] (0.00ns)   --->   "%internal_lin_counter_load = load i32 %internal_lin_counter" [dlin.c:294]   --->   Operation 265 'load' 'internal_lin_counter_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 266 [1/1] (1.89ns)   --->   "%add_ln294 = add i32 %internal_lin_counter_load, i32 1" [dlin.c:294]   --->   Operation 266 'add' 'add_ln294' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln294 = store i32 %add_ln294, i32 %internal_lin_counter" [dlin.c:294]   --->   Operation 267 'store' 'store_ln294' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 268 [1/1] (0.00ns)   --->   "%write_ln295 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %received_lin, i32 %add_ln294" [dlin.c:295]   --->   Operation 268 'write' 'write_ln295' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 269 [2/2] (7.30ns)   --->   "%call_ln296 = call void @write_lin_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %lin_frame, i16 %dropped_lin_counter" [dlin.c:296]   --->   Operation 269 'call' 'call_ln296' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 270 [1/1] (1.75ns)   --->   "%store_ln297 = store i1 0, i4 %PLIN_Ctrl_run_state_addr" [dlin.c:297]   --->   Operation 270 'store' 'store_ln297' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 10> <RAM>

State 44 <SV = 29> <Delay = 0.00>
ST_44 : Operation 271 [1/2] (0.00ns)   --->   "%call_ln296 = call void @write_lin_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %lin_frame, i16 %dropped_lin_counter" [dlin.c:296]   --->   Operation 271 'call' 'call_ln296' <Predicate = (PLIN_Ctrl_run_state_load & !icmp_ln198 & icmp_ln201)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln298 = br void %if.end123" [dlin.c:298]   --->   Operation 272 'br' 'br_ln298' <Predicate = (PLIN_Ctrl_run_state_load & !icmp_ln198 & icmp_ln201)> <Delay = 0.00>
ST_44 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln299 = br void %if.end124" [dlin.c:299]   --->   Operation 273 'br' 'br_ln299' <Predicate = (PLIN_Ctrl_run_state_load & !icmp_ln198)> <Delay = 0.00>
ST_44 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end125"   --->   Operation 274 'br' 'br_ln0' <Predicate = (PLIN_Ctrl_run_state_load)> <Delay = 0.00>
ST_44 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln301 = br void %cleanup" [dlin.c:301]   --->   Operation 275 'br' 'br_ln301' <Predicate = (trunc_ln174) | (PLIN_Ctrl_run_state_load)> <Delay = 0.00>
ST_44 : Operation 276 [1/1] (0.00ns)   --->   "%ret_ln301 = ret" [dlin.c:301]   --->   Operation 276 'ret' 'ret_ln301' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('empty') [34]  (0 ns)
	'store' operation ('store_ln172', dlin.c:172) of constant 0 on local variable 'empty' [54]  (1.3 ns)

 <State 2>: 2.73ns
The critical path consists of the following:
	'load' operation ('p_load') on local variable 'empty' [57]  (0 ns)
	'add' operation ('empty_83') [60]  (1.02 ns)
	'store' operation ('store_ln0') of variable 'empty_83' on local variable 'empty' [66]  (1.3 ns)
	blocking operation 0.414 ns on control path)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('lin_addr_addr', dlin.c:81) [75]  (0 ns)
	bus request operation ('lin_addr_load_req', dlin.c:81) on port 'lin_addr' (dlin.c:81) [76]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_req', dlin.c:81) on port 'lin_addr' (dlin.c:81) [76]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_req', dlin.c:81) on port 'lin_addr' (dlin.c:81) [76]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_req', dlin.c:81) on port 'lin_addr' (dlin.c:81) [76]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_req', dlin.c:81) on port 'lin_addr' (dlin.c:81) [76]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_req', dlin.c:81) on port 'lin_addr' (dlin.c:81) [76]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_req', dlin.c:81) on port 'lin_addr' (dlin.c:81) [76]  (7.3 ns)

 <State 10>: 8.1ns
The critical path consists of the following:
	bus read operation ('lin_addr_addr_read', dlin.c:81) on port 'lin_addr' (dlin.c:81) [77]  (7.3 ns)
	blocking operation 0.8 ns on control path)

 <State 11>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('lin_addr_addr_1', dlin.c:81) [86]  (0 ns)
	bus request operation ('lin_addr_load_1_req', dlin.c:81) on port 'lin_addr' (dlin.c:81) [87]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_1_req', dlin.c:81) on port 'lin_addr' (dlin.c:81) [87]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_1_req', dlin.c:81) on port 'lin_addr' (dlin.c:81) [87]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_1_req', dlin.c:81) on port 'lin_addr' (dlin.c:81) [87]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_1_req', dlin.c:81) on port 'lin_addr' (dlin.c:81) [87]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_1_req', dlin.c:81) on port 'lin_addr' (dlin.c:81) [87]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request operation ('lin_addr_load_1_req', dlin.c:81) on port 'lin_addr' (dlin.c:81) [87]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read operation ('lin_addr_addr_1_read', dlin.c:81) on port 'lin_addr' (dlin.c:81) [88]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_2_resp', dlin.c:87) on port 'lin_addr' (dlin.c:87) [97]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_2_resp', dlin.c:87) on port 'lin_addr' (dlin.c:87) [97]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_2_resp', dlin.c:87) on port 'lin_addr' (dlin.c:87) [97]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_2_resp', dlin.c:87) on port 'lin_addr' (dlin.c:87) [97]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_2_resp', dlin.c:87) on port 'lin_addr' (dlin.c:87) [97]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_resp', dlin.c:87) on port 'lin_addr' (dlin.c:87) [100]  (7.3 ns)

 <State 25>: 1.9ns
The critical path consists of the following:
	'add' operation ('add_ln87_1', dlin.c:87) [114]  (1.9 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('lin_addr_addr_3', dlin.c:87) [117]  (0 ns)
	bus request operation ('lin_addr_addr_3_req', dlin.c:87) on port 'lin_addr' (dlin.c:87) [118]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln87', dlin.c:87) on port 'lin_addr' (dlin.c:87) [119]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_3_resp', dlin.c:87) on port 'lin_addr' (dlin.c:87) [120]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_3_resp', dlin.c:87) on port 'lin_addr' (dlin.c:87) [120]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_3_resp', dlin.c:87) on port 'lin_addr' (dlin.c:87) [120]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_3_resp', dlin.c:87) on port 'lin_addr' (dlin.c:87) [120]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus response operation ('lin_addr_addr_3_resp', dlin.c:87) on port 'lin_addr' (dlin.c:87) [120]  (7.3 ns)

 <State 33>: 3.27ns
The critical path consists of the following:
	'add' operation ('add_ln210', dlin.c:210) [122]  (0.997 ns)
	'call' operation ('call_ln81', dlin.c:81) to 'single_lin_process.1_Pipeline_VITIS_LOOP_210_1' [124]  (2.28 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 1.75ns
The critical path consists of the following:
	'store' operation ('store_ln216', dlin.c:216) of variable 'trunc_ln4', dlin.c:216 on array 'lin_frame', dlin.c:172 [127]  (1.75 ns)

 <State 36>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('lin_frame_addr_3', dlin.c:218) [132]  (0 ns)
	'store' operation ('store_ln218', dlin.c:218) of variable 'trunc_ln6', dlin.c:218 on array 'lin_frame', dlin.c:172 [133]  (1.75 ns)

 <State 37>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('lin_frame_addr_5', dlin.c:220) [138]  (0 ns)
	'store' operation ('store_ln220', dlin.c:220) of variable 'trunc_ln8', dlin.c:220 on array 'lin_frame', dlin.c:172 [139]  (1.75 ns)

 <State 38>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('lin_frame_addr_7', dlin.c:222) [144]  (0 ns)
	'store' operation ('store_ln222', dlin.c:222) of variable 'trunc_ln1', dlin.c:222 on array 'lin_frame', dlin.c:172 [145]  (1.75 ns)

 <State 39>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('lin_frame_addr_9', dlin.c:224) [149]  (0 ns)
	'store' operation ('store_ln224', dlin.c:224) of constant 3 on array 'lin_frame', dlin.c:172 [150]  (1.75 ns)

 <State 40>: 2.75ns
The critical path consists of the following:
	'add' operation ('add_ln227', dlin.c:227) [155]  (0.997 ns)
	'store' operation ('store_ln227', dlin.c:227) of variable 'zext_ln227', dlin.c:227 on array 'lin_frame', dlin.c:172 [158]  (1.75 ns)

 <State 41>: 1.75ns
The critical path consists of the following:
	'getelementptr' operation ('lin_frame_addr_13', dlin.c:229) [159]  (0 ns)
	'store' operation ('store_ln229', dlin.c:229) of constant 0 on array 'lin_frame', dlin.c:172 [160]  (1.75 ns)

 <State 42>: 1.9ns
The critical path consists of the following:
	'load' operation ('counter_lin_3_load', dlin.c:248) on static variable 'counter_lin_3' [172]  (0 ns)
	'add' operation ('add_ln248', dlin.c:248) [206]  (1.9 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	'call' operation ('call_ln296', dlin.c:296) to 'write_lin_ddr.1' [252]  (7.3 ns)

 <State 44>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
