# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do my_sync_design_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {my_sync_design_6_1200mv_85c_slow.svo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:09 on Oct 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+." my_sync_design_6_1200mv_85c_slow.svo 
# -- Compiling module my_sync_design
# -- Compiling module hard_block
# 
# Top level modules:
# 	my_sync_design
# End time: 22:07:09 on Oct 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/LELEC2531/Quartus_intro {C:/LELEC2531/Quartus_intro/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:07:09 on Oct 02,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/LELEC2531/Quartus_intro" C:/LELEC2531/Quartus_intro/testbench.sv 
# -- Compiling module my_wonderful_testbench
# 
# Top level modules:
# 	my_wonderful_testbench
# End time: 22:07:09 on Oct 02,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  my_wonderful_testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" my_wonderful_testbench 
# Start time: 22:07:09 on Oct 02,2021
# Loading sv_std.std
# Loading work.my_wonderful_testbench
# Loading work.my_sync_design
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from my_sync_design_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from my_sync_design_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /my_wonderful_testbench File: C:/LELEC2531/Quartus_intro/testbench.sv
# 
# do C:/LELEC2531/Quartus_intro/simulation/modelsim/wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -radix decimal /my_wonderful_testbench/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Théo  Hostname: LAPTOP-OJ5O2TDM  ProcessID: 14072
#           Attempting to use alternate WLF file "./wlft9nxjds".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9nxjds
# add wave -noupdate -radix decimal /my_wonderful_testbench/reset
# add wave -noupdate -radix decimal /my_wonderful_testbench/A
# add wave -noupdate -radix decimal /my_wonderful_testbench/B
# add wave -noupdate -radix decimal /my_wonderful_testbench/cnt
# add wave -noupdate -radix decimal /my_wonderful_testbench/sum
# add wave -noupdate -radix decimal /my_wonderful_testbench/even
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {89894 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {630 ns}
run 600 ns
# End time: 22:12:25 on Oct 02,2021, Elapsed time: 0:05:16
# Errors: 0, Warnings: 2
