
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../TRACES/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Plus Stride Prefetcher with degree = 2 and distance = 4
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 3642289 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 23 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284431 heartbeat IPC: 2.74564 cumulative IPC: 2.74558 (Simulation time: 0 hr 0 min 46 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 0 min 57 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 19411341 heartbeat IPC: 0.824613 cumulative IPC: 0.485161 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 40029066 heartbeat IPC: 0.485019 cumulative IPC: 0.485067 (Simulation time: 0 hr 2 min 32 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 60607379 heartbeat IPC: 0.485948 cumulative IPC: 0.485419 (Simulation time: 0 hr 3 min 35 sec) 
Finished CPU 0 instructions: 25000000 cycles: 51501891 cumulative IPC: 0.485419 (Simulation time: 0 hr 3 min 35 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.485419 instructions: 25000000 cycles: 51501891
cpu0_DTLB TOTAL     ACCESS:    7956667  HIT:    7927473  MISS:      29194
cpu0_DTLB LOAD      ACCESS:    7396162  HIT:    7371805  MISS:      24357
cpu0_DTLB RFO       ACCESS:     560505  HIT:     555668  MISS:       4837
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.0897 cycles
cpu0_ITLB TOTAL     ACCESS:    2213953  HIT:    2213953  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2213953  HIT:    2213953  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29194  HIT:      21770  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24357  HIT:      17123  MISS:       7234
cpu0_STLB RFO       ACCESS:       4837  HIT:       4647  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 251.253 cycles
cpu0_L1D TOTAL     ACCESS:    8069318  HIT:    7569061  MISS:     500257
cpu0_L1D LOAD      ACCESS:    6676715  HIT:    6189084  MISS:     487631
cpu0_L1D RFO       ACCESS:    1385179  HIT:    1372998  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6979  MISS:        445
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 590.108 cycles
cpu0_L2C TOTAL     ACCESS:     676497  HIT:     195872  MISS:     480625
cpu0_L2C LOAD      ACCESS:     487631  HIT:     166364  MISS:     321267
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     163872  HIT:      16712  MISS:     147160
cpu0_L2C WRITEBACK ACCESS:      12368  HIT:      12368  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        445  HIT:        428  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:     245538  ISSUED:     237994  USEFUL:     143494  USELESS:       5039
cpu0_L2C AVERAGE MISS LATENCY: 927.196 cycles
LLC TOTAL     ACCESS:     537866  HIT:      56942  MISS:     480924
LLC LOAD      ACCESS:     319862  HIT:      33289  MISS:     286573
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     193594  HIT:      11441  MISS:     182153
LLC WRITEBACK ACCESS:      12212  HIT:      12209  MISS:          3
LLC TRANSLATION ACCESS:         17  HIT:          3  MISS:         14
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1128.18 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       4787  ROW_BUFFER_MISS:     476134
 DBUS AVG_CONGESTED_CYCLE:    3.99395
 WQ ROW_BUFFER_HIT:       1834  ROW_BUFFER_MISS:      10606  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 292.123
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

