\subsection{data2packets\+\_\+top Entity Reference}
\label{classdata2packets__top}\index{data2packets\+\_\+top@{data2packets\+\_\+top}}


Collaboration diagram for data2packets\+\_\+top\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=203pt]{df/dcd/classdata2packets__top__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf smpl\+\_\+buff\+\_\+rdusedw\+\_\+w} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }}}
\item 
{\bf pct\+\_\+buff\+\_\+wrusedw\+\_\+w} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+width}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+0}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+hdr\+\_\+1}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+ftr\+\_\+0}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+ftr\+\_\+1}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+wrusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+buff\+\_\+wrusedw\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+wrreq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+buff\+\_\+wrdata}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+buff\+\_\+rdusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf smpl\+\_\+buff\+\_\+rdusedw\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+buff\+\_\+rdreq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+buff\+\_\+rddata}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf chirp\+\_\+sync\+\_\+trig}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf chirp\+\_\+sync\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf bit\+\_\+pack\+\_\+valid}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 20} of file {\bf data2packets\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{data2packets\+\_\+top@{data2packets\+\_\+top}!bit\+\_\+pack\+\_\+valid@{bit\+\_\+pack\+\_\+valid}}
\index{bit\+\_\+pack\+\_\+valid@{bit\+\_\+pack\+\_\+valid}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{bit\+\_\+pack\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bit\+\_\+pack\+\_\+valid} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_ab026d289e1122d09e7b20be7586420ac}


Definition at line {\bf 44} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!chirp\+\_\+sync\+\_\+en@{chirp\+\_\+sync\+\_\+en}}
\index{chirp\+\_\+sync\+\_\+en@{chirp\+\_\+sync\+\_\+en}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{chirp\+\_\+sync\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf chirp\+\_\+sync\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_a2eb0dd53d4912cecebab02d114ed6707}


Definition at line {\bf 41} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!chirp\+\_\+sync\+\_\+trig@{chirp\+\_\+sync\+\_\+trig}}
\index{chirp\+\_\+sync\+\_\+trig@{chirp\+\_\+sync\+\_\+trig}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{chirp\+\_\+sync\+\_\+trig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf chirp\+\_\+sync\+\_\+trig} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_ae249f7fa1e7b628c16cc1e8d4cfc7089}


Definition at line {\bf 40} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!clk@{clk}}
\index{clk@{clk}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 27} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!ieee@{ieee}}
\index{ieee@{ieee}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classdata2packets__top_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 13} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classdata2packets__top_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 15} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!pct\+\_\+buff\+\_\+wrdata@{pct\+\_\+buff\+\_\+wrdata}}
\index{pct\+\_\+buff\+\_\+wrdata@{pct\+\_\+buff\+\_\+wrdata}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{pct\+\_\+buff\+\_\+wrdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+wrdata} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_a3b47ece8016174099dda47272b08b203}


Definition at line {\bf 36} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!pct\+\_\+buff\+\_\+wrreq@{pct\+\_\+buff\+\_\+wrreq}}
\index{pct\+\_\+buff\+\_\+wrreq@{pct\+\_\+buff\+\_\+wrreq}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{pct\+\_\+buff\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+wrreq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_aae1a47e0c49979af3cab5172985cf0fc}


Definition at line {\bf 35} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!pct\+\_\+buff\+\_\+wrusedw@{pct\+\_\+buff\+\_\+wrusedw}}
\index{pct\+\_\+buff\+\_\+wrusedw@{pct\+\_\+buff\+\_\+wrusedw}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{pct\+\_\+buff\+\_\+wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+wrusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf pct\+\_\+buff\+\_\+wrusedw\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_a96f553647c6b2720ae21eb6a51851004}


Definition at line {\bf 34} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!pct\+\_\+buff\+\_\+wrusedw\+\_\+w@{pct\+\_\+buff\+\_\+wrusedw\+\_\+w}}
\index{pct\+\_\+buff\+\_\+wrusedw\+\_\+w@{pct\+\_\+buff\+\_\+wrusedw\+\_\+w}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{pct\+\_\+buff\+\_\+wrusedw\+\_\+w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+buff\+\_\+wrusedw\+\_\+w} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classdata2packets__top_a6874fe211fb9d5278a1fc7e62a2c0e12}


Definition at line {\bf 25} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!pct\+\_\+ftr\+\_\+0@{pct\+\_\+ftr\+\_\+0}}
\index{pct\+\_\+ftr\+\_\+0@{pct\+\_\+ftr\+\_\+0}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{pct\+\_\+ftr\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+ftr\+\_\+0} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_a947bce1a31697151fe0643c32f3d322f}


Definition at line {\bf 32} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!pct\+\_\+ftr\+\_\+1@{pct\+\_\+ftr\+\_\+1}}
\index{pct\+\_\+ftr\+\_\+1@{pct\+\_\+ftr\+\_\+1}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{pct\+\_\+ftr\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+ftr\+\_\+1} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_af8845572831dadcd5dae1d13598ba99f}


Definition at line {\bf 33} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!pct\+\_\+hdr\+\_\+0@{pct\+\_\+hdr\+\_\+0}}
\index{pct\+\_\+hdr\+\_\+0@{pct\+\_\+hdr\+\_\+0}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{pct\+\_\+hdr\+\_\+0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+0} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_ab6019fbff8a2dc1004f9bc6c99203686}


Definition at line {\bf 30} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!pct\+\_\+hdr\+\_\+1@{pct\+\_\+hdr\+\_\+1}}
\index{pct\+\_\+hdr\+\_\+1@{pct\+\_\+hdr\+\_\+1}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{pct\+\_\+hdr\+\_\+1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+hdr\+\_\+1} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_abaa2164b99828bedbc48df5bbc198f5e}


Definition at line {\bf 31} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 28} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!sample\+\_\+width@{sample\+\_\+width}}
\index{sample\+\_\+width@{sample\+\_\+width}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{sample\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+width} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_aa4357f9a7d7e21fa49f9ce61eec07e23}


Definition at line {\bf 29} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!smpl\+\_\+buff\+\_\+rddata@{smpl\+\_\+buff\+\_\+rddata}}
\index{smpl\+\_\+buff\+\_\+rddata@{smpl\+\_\+buff\+\_\+rddata}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{smpl\+\_\+buff\+\_\+rddata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+buff\+\_\+rddata} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_a2bd5c5e472d1ad0757d03d91e505047a}


Definition at line {\bf 39} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!smpl\+\_\+buff\+\_\+rdreq@{smpl\+\_\+buff\+\_\+rdreq}}
\index{smpl\+\_\+buff\+\_\+rdreq@{smpl\+\_\+buff\+\_\+rdreq}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{smpl\+\_\+buff\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+buff\+\_\+rdreq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_aab9bf8ed90bf34ef793eb8051d55ce6a}


Definition at line {\bf 38} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!smpl\+\_\+buff\+\_\+rdusedw@{smpl\+\_\+buff\+\_\+rdusedw}}
\index{smpl\+\_\+buff\+\_\+rdusedw@{smpl\+\_\+buff\+\_\+rdusedw}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{smpl\+\_\+buff\+\_\+rdusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+buff\+\_\+rdusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf smpl\+\_\+buff\+\_\+rdusedw\+\_\+w}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdata2packets__top_a6f26ef169cfeb79400e9ea88042643a8}


Definition at line {\bf 37} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!smpl\+\_\+buff\+\_\+rdusedw\+\_\+w@{smpl\+\_\+buff\+\_\+rdusedw\+\_\+w}}
\index{smpl\+\_\+buff\+\_\+rdusedw\+\_\+w@{smpl\+\_\+buff\+\_\+rdusedw\+\_\+w}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{smpl\+\_\+buff\+\_\+rdusedw\+\_\+w}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+buff\+\_\+rdusedw\+\_\+w} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classdata2packets__top_a63e1867c450c7e0d7330b9663f55907b}


Definition at line {\bf 22} of file {\bf data2packets\+\_\+top.\+vhd}.

\index{data2packets\+\_\+top@{data2packets\+\_\+top}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!data2packets\+\_\+top@{data2packets\+\_\+top}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classdata2packets__top_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 14} of file {\bf data2packets\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/data2packets/synth/{\bf data2packets\+\_\+top.\+vhd}\end{DoxyCompactItemize}
