*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    -f file.list
        ./../rtl/definitions.v
        ./../rtl/mem.v
        ./../rtl/if_id.v
        ./../rtl/mem_wb.v
        ./../rtl/pc_reg.v
        ./../rtl/openmips.v
        ./../rtl/ex_mem.v
        ./../rtl/regfile.v
        ./../rtl/id.v
        ./../rtl/id_ex.v
        ./../rtl/rom.v
        ./../rtl/ex.v
        ./../tb/tb_openmips.v
    -nolog


*Error* usage of implicit .reg1_data_i port is supported only if the option '-sv' is specified
"./../rtl/openmips.v", 98: 

*Error* usage of implicit .reg2_data_i port is supported only if the option '-sv' is specified
"./../rtl/openmips.v", 99: 

*Error* usage of implicit .reg1_read_o port is supported only if the option '-sv' is specified
"./../rtl/openmips.v", 102: 

*Error* usage of implicit .reg2_read_o port is supported only if the option '-sv' is specified
"./../rtl/openmips.v", 103: 

*Error* usage of implicit .reg1_addr_o port is supported only if the option '-sv' is specified
"./../rtl/openmips.v", 104: 

*Error* usage of implicit .reg2_addr_o port is supported only if the option '-sv' is specified
"./../rtl/openmips.v", 105: 
Highest level modules:
tb_openmips

Total	6 error(s),   0 warning(s)
