--How to Execute Verilog Simulation
In this directory, enter the following command:
$ make

It will generate the waveform file " hw02.fsdb " in this directory



--How to Execute Simulation
with Post-synthesis Verilog File
In this directory, enter the following command:
$ make syn

It will generate the waveform file " hw02_syn.fsdb " in this directory



If you want to remove log files please enter the following command
$ make clean


If you want to remove log and db files please enter the following command
$ make veryclean