
<html><head><title>Virtuoso Power Manager</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-09-22" />
<meta name="CreateTime" content="1600780983" />
<meta name="DataType" content="Release information" />
<meta name="Description" content="Describes what&#39;s new features in this release of the Virtuoso Platform." />
<meta name="DocTitle" content="Virtuoso What&#39;s New" />
<meta name="DocType" content="Release Note" />
<meta name="FileTitle" content="Virtuoso Power Manager" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="virtuosoWN" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-22" />
<meta name="ModifiedTime" content="1600780983" />
<meta name="NextFile" content="04_AnalogDesign.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Cadence Shared Tools" />
<meta name="PrevFile" content="conn2schWN.html" />
<meta name="c_product" content="Virtuoso Layout Suite,Virtuoso Schematic Editor,Virtuoso Analog Design Environment" />
<meta name="Product" content="Virtuoso Shared Tools" />
<meta name="ProductFamily" content="Virtuoso Shared Tools" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso What&#39;s New -- Virtuoso Power Manager" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="virtuosoWNICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="virtuosoWNTOC.html">Contents</a></li><li><a class="prev" href="conn2schWN.html" title="Connectivity-to-Schematic">Connectivity-to-Schematic</a></li><li style="float: right;"><a class="viewPrint" href="virtuosoWN.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="04_AnalogDesign.html" title="Part 4: Analog Design">Part 4: Analog Design</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso What&#39;s New<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>
<a id="pgfId-1100943"></a><hr />
<a id="66094"></a>Virtuoso Power Manager<hr />
</h1>

<p>
<a id="pgfId-1122532"></a>This chapter provides a high-level overview of the new and enhanced features in the ICADVM20.1 and ICADVM18.1 releases.</p>
<ul><li>
<a id="pgfId-1122509"></a><a href="vpmWN.html#36852">ICADVM20.1 Base Release</a></li><li>
<a id="pgfId-1118902"></a><a href="vpmWN.html#16855">ICADVM18.1 ISR6</a></li><li>
<a id="pgfId-1118162"></a><a href="vpmWN.html#23846">ICADVM18.1 ISR3</a></li></ul>




<h4>
<a id="pgfId-1118140"></a>Related Documentation</h4>

<ul><li>
<a id="pgfId-1118142"></a><em><a actuate="user" class="URL" href="../vpm/vpmTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Power Manager User Guide</a></em></li></ul>



<h2>
<a id="pgfId-1122388"></a><a id="36852"></a>ICADVM20.1 Base Release</h2>

<h3>
<a id="pgfId-1122389"></a>What&#8217;s New</h3>

<h4>
<a id="pgfId-1122402"></a>Feature</h4>
<table class="webflareTable" id="#id1122390">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1122393"></a><strong><a actuate="user" class="URL" href="../vpm/vpmTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Power Manager</a></strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1122395"></a>Enhanced </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1122477"></a>Virtuoso Power Manager provides an interface to specify, import, and export low power intent for designs. It provides the capability to perform static low power verification on designs by using Conformal Low Power (CLP) integration with Virtuoso and supports analog, digital, and mixed-signal implementations. </p>
<p>
<a id="pgfId-1122478"></a>Power Manager, by using the import flow, can annotate and stitch the top-down power connectivity for a hierarchical design by using the connectivity model for inherited connections. Using the export flow, you can extract the power intent of a fully connected design schematic. You can also generate a Liberty-based macro cell for custom blocks using Power Manager for full-chip power intent verification.</p>
<p>
<a id="pgfId-1122398"></a>When using special power-saving techniques for efficient power consumption, you often implement stringent power schemes throughout the design that add to the overall complexity while verifying the design. In addition, there are design scenarios that should be verified for the correct functioning of a circuit, for example, the correct biasing of MOS devices. To reduce the complexity, you should be able to perform a few basic-to advanced-level circuit design checks on schematic designs. The In-Design Checks feature in Power Manager provides such static checks that do not require circuit simulation. </p>
</td>
</tr>
</tbody></table>




<h2>
<a id="pgfId-1118860"></a><a id="16855"></a>ICADVM18.1 ISR6 </h2>

<h3>
<a id="pgfId-1118861"></a>What&#8217;s New</h3>

<h4>
<a id="pgfId-1118872"></a>Feature</h4>
<table class="webflareTable" id="#id1118862">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1118865"></a><strong><a actuate="user" class="URL" href="../vpm/chap1.html#vpmUISetupForm" show="replace" xml:link="simple">New Power Manager Setup Form</a></strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1118867"></a>New </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">
<p>
<a id="pgfId-1118869"></a>Now, you can register the power-related setup information across the design hierarchy, interactively by using the Power Manager Setup form. Earlier, you could add the registration information only through a Setup file template. </p>
</td>
</tr>
</tbody></table>




<h2>
<a id="pgfId-1118177"></a><a id="23846"></a>ICADVM18.1 ISR3 </h2>

<h3>
<a id="pgfId-1118178"></a>What&#8217;s New</h3>

<h4>
<a id="pgfId-1118191"></a>Feature<a id="28632"></a></h4>
<table class="webflareTable" id="#id1118179">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1118182"></a><strong><a actuate="user" class="URL" href="../vpm/vpmTOC.html#firstpage" show="replace" xml:link="simple">Virtuoso Power Manager</a></strong></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1118184"></a>New </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="2" rowspan="1">

<p>
<a id="pgfId-1118186"></a>Virtuoso Power Manager is a product for automated extraction of power intent from custom designs in Virtuoso Schematic Editor. It simplifies the design process for defining and checking the power intent based on the IEEE 1801 format. This format is an industry standard format that is used to express the power intent for both IP and SoC designs. Power Manager provides the functionality to import and export the low power intent for designs expressed in IEEE 1801 or Liberty format. It also provides the capability to perform static low power verification of designs by using Conformal Low Power (CLP) integration with Virtuoso.</p>

<div class="webflare-information-macro webflare-macro-information">
<a id="pgfId-1118187"></a>
Virtuoso Power Manager is available for use in your production setup starting from ICADVM18.1 ISR3, but only on an on-demand basis. For more information, contact your Cadence representative, who will be able to guide you through the required steps to get started.</div>
</td>
</tr>
</tbody></table>

<p>
<a id="pgfId-1118192"></a></p>




<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="conn2schWN.html" id="prev" title="Connectivity-to-Schematic">Connectivity-to-Schematic</a></em></b><b><em><a href="04_AnalogDesign.html" id="nex" title="Part 4: Analog Design">Part 4: Analog Design</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>