Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_single_cpu_behav xil_defaultlib.tb_single_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:102]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:124]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'clk' [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sources_1/new/single_cpu.sv:176]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:65]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:68]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:71]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:74]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:77]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:80]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:83]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:84]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:85]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:86]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:89]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:90]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:91]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:92]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:95]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv:98]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 65, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 68, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 71, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 74, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 77, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 80, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 83, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 84, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 85, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 86, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 89, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 90, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 91, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 92, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 95, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 98, File D:/JingYeDaICCompetition/cs2025_stu_self/4_rv32icpu/rv32icpu.srcs/sim_1/new/tb_single_cpu.sv
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instr_rom
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALU_controller
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instr_split
Compiling module xil_defaultlib.single_cpu
Compiling module xil_defaultlib.tb_single_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_single_cpu_behav
