// Seed: 575706038
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  module_2();
  wire id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input  wire id_1,
    input  tri1 id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4
  );
  wire id_5;
endmodule
module module_2 ();
  final $display;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1[1] = id_3;
  id_5(
      .id_0(1'b0), .id_1(1'b0), .id_2(1), .id_3(1), .id_4(id_4)
  ); module_2();
  always @(1) id_2 = ~1'h0;
  assign id_3[1] = 1;
endmodule
