{"Source Block": ["oh/emesh/dv/ememory.v@68:78@HdlStmAssign", "      \n   //Access-in\n   assign mem_rd = (access_in & ~write_in & ~wait_in);\n   assign mem_wr = (access_in & write_in );\n   \n   assign en =  mem_rd | mem_wr;\n\n   //Pushback Circuit (pass through problems?)\n   assign wait_out = access_in & wait_in;\n   \n   //Address-in (shifted by three bits, 64 bit wide memory)\n"], "Clone Blocks": [["oh/emesh/dv/ememory.v@66:76", "\t.packet_in\t(packet_in[PW-1:0])\n\t);\n      \n   //Access-in\n   assign mem_rd = (access_in & ~write_in & ~wait_in);\n   assign mem_wr = (access_in & write_in );\n   \n   assign en =  mem_rd | mem_wr;\n\n   //Pushback Circuit (pass through problems?)\n   assign wait_out = access_in & wait_in;\n"]], "Diff Content": {"Delete": [[73, "   assign en =  mem_rd | mem_wr;\n"]], "Add": [[73, "   assign en     =  access_in & ~wait_all & ~wait_all;\n"], [73, "   assign mem_rd = (access_in & ~write_in & ~wait_all);   \n"]]}}