
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Tue Nov 12 16:39:22 2024

Design Information
------------------

Command line:   map -pdc
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/pariVo.pdc -i
     pariVo_RP_impl_1_syn.udb -o pariVo_RP_impl_1_map.udb -mp
     pariVo_RP_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/promote.xml

Design Summary
--------------

   Number of slice registers:   3 out of  5280 (<1%)
   Number of I/O registers:      3 out of   117 (3%)
   Number of LUT4s:             6 out of  5280 (<1%)
      Number of logic LUT4s:               3
      Number of inserted feedthru LUT4s:   3
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   9 out of 39 (23%)
      Number of IO sites used for general PIO: 9
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 9 out of 36 (25%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 9 out of 39 (23%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net sck_c: 6 loads, 6 rising, 0 falling (Driver: Port sck)
   Number of Clock Enables:  2
      Net spi.sck_c_enable_3: 3 loads, 0 SLICEs
      Pin ce: 3 loads, 3 SLICEs (Net: ce_c)
   Number of LSRs:  1
      Pin reset: 3 loads, 3 SLICEs (Net: reset_c)
   Top 10 highest fanout non-clock nets:
      Net ce_c: 5 loads
      Net reset_c: 4 loads
      Net spi.sck_c_enable_3: 3 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net spi.eqVals[0]: 2 loads
      Net spi.eqVals[1]: 2 loads
      Net ce_c_N_4: 1 loads
      Net ledTest1_c: 1 loads
      Net ledTest2_c: 1 loads
      Net sdi_c: 1 loads
      Net spi.eqVals[2]: 1 loads





   Number of warnings:  2
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <71003020> - map: Top module port 'load' does not connect to anything.
WARNING <71003020> - map: Top module port 'load' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| done                | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledTest2            | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledTest1            | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdo                 | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledTest3            | OUTPUT    |           | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sck                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sdi                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ce                  | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block done_pad.vhi_inst was optimized away.

ASIC Components
---------------

Instance Name: spi/ledTest1
         Type: IOLOGIC

                                    Page 2





ASIC Components (cont)
----------------------
Instance Name: spi/ledTest2
         Type: IOLOGIC
Instance Name: spi/ledTest3
         Type: IOLOGIC

Constraint Summary
------------------

   Total number of constraints: 8
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 63 MB
Checksum -- map: 4de6d81a662143085ea8591751b99b7b9d7620d








































                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
