<<<<<<< HEAD
# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 13:45:43  February 22, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		rv32im_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV GX"
set_global_assignment -name DEVICE auto
set_global_assignment -name TOP_LEVEL_ENTITY rv32im
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:45:43  FEBRUARY 22, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name VERILOG_FILE "sources_1/imports/RTL/3rd Party IP/uart-debug/UART_TX.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/RTL/3rd Party IP/uart-debug/UART_RX.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/RTL/3rd Party IP/uart-debug/debug_control.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/RTL/3rd Party IP/uart-debug/cmdproc.v"
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/io/SPI_Master.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/io/sevensegtimer.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/io/pmod_als_spi_receiver.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/io/milliscounter.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/io/cpugpio.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/io/buzzer.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/uram.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/sevensegdec.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/mips_bad_inst_det.v
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/UDivide.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/Start_Div.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/SDivide.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuseALU.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/rv32_mult.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/PulseGenerator.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/mux8x32.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/mux2x32.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/MultDiv_tb.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/mul_div.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/dffe32.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/dffe5.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/dffe3.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/dffe.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/Basic_and.v"
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/sccpu.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/sc_cu.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/regfile.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/pc4.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/mux4x32.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/mux2x32.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/jalr_addr.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/jal_addr.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/imme.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/dff32.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/branch_addr.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/alu.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
=======
# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 13:45:43  February 22, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		rv32im_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV GX"
set_global_assignment -name DEVICE auto
set_global_assignment -name TOP_LEVEL_ENTITY rv32im
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "13:45:43  FEBRUARY 22, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name VERILOG_FILE "sources_1/imports/RTL/3rd Party IP/uart-debug/UART_TX.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/RTL/3rd Party IP/uart-debug/UART_RX.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/RTL/3rd Party IP/uart-debug/debug_control.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/RTL/3rd Party IP/uart-debug/cmdproc.v"
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/io/SPI_Master.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/io/sevensegtimer.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/io/pmod_als_spi_receiver.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/io/milliscounter.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/io/cpugpio.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/io/buzzer.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/uram.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/sevensegdec.v
set_global_assignment -name VERILOG_FILE sources_1/imports/RTL/Common/mips_bad_inst_det.v
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/UDivide.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/Start_Div.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/SDivide.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuseALU.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/rv32m_fuse.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/rv32_mult.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/PulseGenerator.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/mux8x32.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/mux2x32.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/MultDiv_tb.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/mul_div.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/dffe32.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/dffe5.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/dffe3.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/dffe.v"
set_global_assignment -name VERILOG_FILE "sources_1/imports/Documents/RISC-Vrv32m/Basic_and.v"
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/sccpu.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/sccomp_decoder.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/sc_cu.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/sc_computer_tb.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/sc_computer.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/regfile.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/pc4.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/mux4x32.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/mux2x32.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/mfp_nexys4_ddr.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/jalr_addr.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/jal_addr.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/imme.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/dff32.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/branch_addr.v
set_global_assignment -name VERILOG_FILE sources_1/imports/Documents/cod_riscv_cpu/alu.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
>>>>>>> 6c103d1 (dded RISCVrv31IM 0 single cycle RISCV with multiply and divide. Also)
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top