<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>VPR-7.0: verilog_writer.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">VPR-7.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('de/d8d/verilog__writer_8h_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">verilog_writer.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../de/d8d/verilog__writer_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#include &lt;assert.h&gt;</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#include &lt;sys/types.h&gt;</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#include &lt;time.h&gt;</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d8/d3c/util_8h.html">util.h</a>&quot;</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d1/d3f/vpr__types_8h.html">vpr_types.h</a>&quot;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../df/dde/vpr__utils_8h.html">vpr_utils.h</a>&quot;</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d5/d87/globals_8h.html">globals.h</a>&quot;</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d3/dc8/read__place_8h.html">read_place.h</a>&quot;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../de/d28/draw_8h.html">draw.h</a>&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d9/d9b/stats_8h.html">stats.h</a>&quot;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d0/dbb/check__route_8h.html">check_route.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../df/dfd/rr__graph_8h.html">rr_graph.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../dd/de5/path__delay_8h.html">path_delay.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d4/d8c/net__delay_8h.html">net_delay.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../db/d3c/timing__place_8h.html">timing_place.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d9/d15/read__xml__arch__file_8h.html">read_xml_arch_file.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d6/dff/ReadOptions_8h.html">ReadOptions.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../df/d81/physical__types_8h.html">physical_types.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d5/d87/globals_8h.html">globals.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;string.h&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;stdlib.h&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;math.h&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* </span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">verilog_writer.c defines the main functions used to: </span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">   </span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">   1) identify the primitives in a design</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">   2) find the connectivity between primitives</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">   3) Write the verilog code representing the post-synthesized (packed,placed,routed) design consisting of LUTs, IOs, Flip Flops, Multiplier blocks, and RAM blocks</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">   4) Write the Standard Delay Format(SDF) file corresponding to the verilog code mentioned in (3). The SDF file contains all the timing information of the design which </span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">      allows the user to perform timing simulation</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* ***************************************************************************************************************</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">   The pb_list data structure is used in a linked list by the function traverse_clb that will find primitives.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">   This data structure represents a single primitive.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">   pb: A pointer to the t_pb data structure representing the primitive.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">   pb_graph: A pointer to the t_pb_graph_node representing the primitive.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">   driver_pin: (Only applicable to &quot;find_connected_primitives_downhill&quot; &amp; &quot;find_connected_primitives_uphill&quot;)</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">               A pointer to the t_pb_graph_pin data structure corresponding to the pin that drives the signal on the load_pin of this pb primitive.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">           The port index and pin number for the pin is accessible through this data structure.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">   load_pin: (Only applicable to &quot;find_connected_primitives_downhill&quot; &amp; &quot;find_connected_primitives_uphill&quot;)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">             A pointer to the t_pb_graph_pin data structure corresponding to the input pin that receives the signal from the driver_pin.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">             The port index and pin number for the pin is accessible through this data structure.</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">   next: pointer to the next pb primitive found in the linked list*/</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="../../d8/d8e/structfound__pins.html">   51</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d8/d8e/structfound__pins.html">found_pins</a>{</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">   53</a></span>&#160;  <a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *<a class="code" href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">pb</a>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">   55</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="../../d8/d8e/structfound__pins.html">found_pins</a> *<a class="code" href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">next</a>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;}<a class="code" href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">/* ***************************************************************************************************************</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">   The conn_list data structure is used in a linked list by functions that will be used by functions that will find the connectivity between primitives.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">   This data structure represents a single driver to load pair of primitives.</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">   driver_pb: A pointer to the t_pb data structure representing the driver primitive.</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">   load_pb: A pointer to the t_pb data structure representing the load primitive.</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">   driver_pin: A pointer to the t_pb_graph_pin data structure corresponding to the pin that drives the signal on the load_pin of this pb primitive.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">           The port index and pin number for the pin is accessible through this data structure.</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">   load_pin: A pointer to the t_pb_graph_pin data structure corresponding to the input pin that receives the signal from the driver_pin.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">             The port index and pin number for the pin is accessible through this data structure.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">   driver_to_load_delay: The delay, in seconds, for a signal to propagate from the driver pin to the load pin.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">   next: pointer to the next driver-load pair found.</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">*/</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="../../d3/dc8/structfound__connectivity.html">   73</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d3/dc8/structfound__connectivity.html">found_connectivity</a>{</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="../../d3/dc8/structfound__connectivity.html#a1c4e9b4c29ccbe398a018b02b4fdcb7f">   75</a></span>&#160;  <a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *<a class="code" href="../../d3/dc8/structfound__connectivity.html#a1c4e9b4c29ccbe398a018b02b4fdcb7f">driver_pb</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="../../d3/dc8/structfound__connectivity.html#a479717b0191bcabc3b7a78bf8c858c62">   76</a></span>&#160;  <a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *<a class="code" href="../../d3/dc8/structfound__connectivity.html#a479717b0191bcabc3b7a78bf8c858c62">load_pb</a>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">   78</a></span>&#160;  <a class="code" href="../../d9/d06/structs__pb__graph__pin.html">t_pb_graph_pin</a> *<a class="code" href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">driver_pin</a>;</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">   79</a></span>&#160;  <a class="code" href="../../d9/d06/structs__pb__graph__pin.html">t_pb_graph_pin</a> *<a class="code" href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">load_pin</a>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  </div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="../../d3/dc8/structfound__connectivity.html#ac618160b95cf4ec09b75bf3f484e48ec">   81</a></span>&#160;  <span class="keywordtype">float</span> <a class="code" href="../../d3/dc8/structfound__connectivity.html#ac618160b95cf4ec09b75bf3f484e48ec">driver_to_load_delay</a>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="../../d3/dc8/structfound__connectivity.html#aec3f7ff8f626111096a5ca5d780555f3">   83</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="../../d3/dc8/structfound__connectivity.html">found_connectivity</a> *<a class="code" href="../../d3/dc8/structfound__connectivity.html#aec3f7ff8f626111096a5ca5d780555f3">next</a>;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}<a class="code" href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/*The verilog_writer function is the main function that will generate and write to the verilog and SDF files</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  Al the functions declared bellow are called directly or indirectly by verilog_writer.c</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">  net_delay is a float 2D array containing the inter clb delay information.*/</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2">verilog_writer</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/*The traverse_clb function returns a linked list of all the primitives inside a complex block.</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  These primitives may be LUTs , FlipFlops , etc.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  block_num: the block number for the complex block.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">  pb: The t_pb data structure corresponding to the complex block. (i.e block[block_num].pb)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  prim_list: A pin_list pointer corresponding to the head of the linked list. The function will populate this head pointer.*/</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *<a class="code" href="../../de/d8d/verilog__writer_8h.html#addbebe857ccfae7cebb8367a14b20623">traverse_clb</a>(<a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *pb, <a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *prim_list);</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/*The find_connected_primitives_downhill function will return a linked list of all the primitives that a particular primitive connects to.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  block_num: the block number of the complex block that the primitive resides in.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  pb: A pointer to the t_pb data structure that represents the primitive (not the complex block).</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  list: A head pointer to the start of a linked list. This function will populate the linked list. The linked list can be empty (i.e list=NULL)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">        or contain other primitives.*/</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *<a class="code" href="../../de/d8d/verilog__writer_8h.html#ab6290879bde892c15b07657211857758">find_connected_primitives_downhill</a>(<span class="keywordtype">int</span> block_num , <a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *pb , <a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *list);</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/*The function insert_to_linked_list inserts a new primitive to the pb_list type linked list pointed by &quot;list&quot;.*/</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *<a class="code" href="../../de/d8d/verilog__writer_8h.html#ac0aff0e572b7afdc2d0f4526698321fd">insert_to_linked_list</a>(<a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *pb_new , <a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *list);</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">/*The function insert_to_linked_list_conn inserts a new primitive to the conn_list type linked list pointed by &quot;list&quot;.*/</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *<a class="code" href="../../de/d8d/verilog__writer_8h.html#aa765c7225b943143eece55f0e56556e3">insert_to_linked_list_conn</a>(<a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *driver_new , <a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *load_new , <a class="code" href="../../d9/d06/structs__pb__graph__pin.html">t_pb_graph_pin</a> *driver_pin_ , <a class="code" href="../../d9/d06/structs__pb__graph__pin.html">t_pb_graph_pin</a> *load_pin_ , <span class="keywordtype">float</span> path_delay , <a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *list);</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/*The traverse_linked_list function prints the entire pb_list type linked list pointed to by &quot;list&quot;*/</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#ae13b0a8e42f3d51757b53e0b992df1b9">traverse_linked_list</a>(<a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *list);</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/*The traverse_linked_list_conn function prints the entire conn_list type linked list pointed to by &quot;list&quot;*/</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#ad2bfe00b1cc55fb5ae039a934444b1df">traverse_linked_list_conn</a>(<a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *list);</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/*The free_linked_list function frees the memory used by the pb_list type linked list pointed to by &quot;list&quot;*/</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *<a class="code" href="../../de/d8d/verilog__writer_8h.html#a049261b44d3604419425991b110ad79c">free_linked_list</a>(<a class="code" href="../../d8/d8e/structfound__pins.html">pb_list</a> *list);</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/*The free_linked_list_conn function frees the memory used by the conn_list type linked list pointed to by &quot;list&quot;*/</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *<a class="code" href="../../de/d8d/verilog__writer_8h.html#a1d98b24b18caa0f410a987d87ea083d9">free_linked_list_conn</a>(<a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *list);</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/*The function instantiate_top_level_module instantiates the top level verilog module of the post-synthesized circuit and the list of inputs and outputs to that module*/</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#a56212955b89952aed1f6d9599a547b83">instantiate_top_level_module</a>(FILE *Verilog);</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/*The instantiate_wires function instantiates all the wire in the post-synthesized design*/</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#a074865f8ddf4c6ed4769fdb3a30dd0b6">instantiate_wires</a>(FILE *Verilog);</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/*The function instantiate_input_interconnect will instantiate the interconnect segments from input pins to the rest of the design*/</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#af3eb28bf546135460e84f82f6235db48">instantiate_input_interconnect</a>(FILE *Verilog , FILE *SDF , <span class="keywordtype">char</span> *clock_name);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/*This function instantiates the interconnect modules that connect from the output pins of the primitive &quot;pb&quot; to whatever it connects to*/</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#a1b98342aa3b00379c22a7ec66dbbb656">instantiate_interconnect</a>(FILE *Verilog , <span class="keywordtype">int</span> block_num , <a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *pb , FILE *SDF);</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/*This function instantiates the primitive verilog modules e.g. LUTs ,Flip Flops, etc.*/</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df">instantiate_primitive_modules</a>(FILE *Verilog , <span class="keywordtype">char</span> *clock_name , FILE *SDF);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/*This function returns the truth table corresponding to the LUT primitive represented by &quot;pb&quot;*/</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keywordtype">char</span> *<a class="code" href="../../de/d8d/verilog__writer_8h.html#a415209db988b3225bcc4e22ddb87c640">load_truth_table</a>(<span class="keywordtype">int</span> inputs , <a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *pb);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/*The names of some primitives contain certain characters that would cause syntax errors in Verilog (e.g. &#39;^&#39; , &#39;~&#39; , &#39;[&#39; , etc. ). This function returns a new string</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">  with those illegal characters removed and replaced with &#39;_&#39;*/</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keywordtype">char</span> *<a class="code" href="../../de/d8d/verilog__writer_8h.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a>(<span class="keywordtype">char</span> *name);</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/*This function finds the number of inputs to a primitive.*/</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#aaa126f612156369daae96abdcfd312c7">find_number_of_inputs</a>(<a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *pb);</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/*This function is a utility function used by load_truth_table and load_truth_table_new functions. It will return the index of a particular row in the truth table*/</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keywordtype">int</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#aadb66fb26f401d4621db1fdae7a7cbbd">find_index</a>(<span class="keywordtype">char</span> *row,<span class="keywordtype">int</span> inputs);</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/*This function is a utility function called by intantiate_interconnect*/</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#a4ba93174f4fcfc85b21c3675b328fa26">interconnect_printing</a>(FILE *fp , <a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *downhill);</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/*This function will instantiate the header of te Standar Delay Format (SDF) file.*/</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#a166e966fafafc8790ff637dd18e8e73f">instantiate_SDF_header</a>(FILE *SDF);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/*This funciton will instantiate the SDF cell that contains the delay information of the Verilog interconnect modules*/</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#a63fed7039f357b3177e39513c8696bec">SDF_interconnect_delay_printing</a>(FILE *SDF , <a class="code" href="../../d3/dc8/structfound__connectivity.html">conn_list</a> *downhill);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/*This function instantiates the SDF cell that contains the delay information of a LUT*/</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#a6b92445cd6b4574afb6f8aaa140879f0">sdf_LUT_delay_printing</a>(FILE *SDF , <a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *pb);</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/*This function instantiates the SdF cell that contains the delay information of a Flip Flop*/</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#a4e02a0124c745d2c1788ecd874164c3e">sdf_DFF_delay_printing</a>(FILE *SDF , <a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *pb);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/*This function instantiates the SdF cell that contains the delay information of a Multiplier*/</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#a2a5cc1a766ffa9f5ef87418ffabd753c">SDF_Mult_delay_printing</a>(FILE *SDF , <a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *pb);</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">/*This function instantiates the SdF cell that contains the delay information of a Adder*/</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#aa9b0d1caa84afa384d9900e18d0cf31c">SDF_Adder_delay_printing</a>(FILE *SDF , <a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *pb);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/*Finds and returns the name of the clock signal int he circuit*/</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="keywordtype">char</span> *<a class="code" href="../../de/d8d/verilog__writer_8h.html#ad82cf886871152d6a797c4e11cfdcded">find_clock_name</a>(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/*This function instantiates the SdF cell that contains the delay information of a Single_port_RAM*/</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#a5c6ae9915e6c2d9e7107bf591cfef697">SDF_ram_single_port_delay_printing</a>(FILE *SDF , <a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *pb);</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/*This function instantiates the SdF cell that contains the delay information of a Dual_port_RAM*/</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="keywordtype">void</span> <a class="code" href="../../de/d8d/verilog__writer_8h.html#a1a630a0dc7dd81ade51acd5403fad94a">SDF_ram_dual_port_delay_printing</a>(FILE *SDF , <a class="code" href="../../d6/dc6/structs__pb.html">t_pb</a> *pb);</div>
<div class="ttc" id="verilog__writer_8h_html_a5c6ae9915e6c2d9e7107bf591cfef697"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a5c6ae9915e6c2d9e7107bf591cfef697">SDF_ram_single_port_delay_printing</a></div><div class="ttdeci">void SDF_ram_single_port_delay_printing(FILE *SDF, t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00987">verilog_writer.c:987</a></div></div>
<div class="ttc" id="check__route_8h_html"><div class="ttname"><a href="../../d0/dbb/check__route_8h.html">check_route.h</a></div></div>
<div class="ttc" id="rr__graph_8h_html"><div class="ttname"><a href="../../df/dfd/rr__graph_8h.html">rr_graph.h</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a2a5cc1a766ffa9f5ef87418ffabd753c"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a2a5cc1a766ffa9f5ef87418ffabd753c">SDF_Mult_delay_printing</a></div><div class="ttdeci">void SDF_Mult_delay_printing(FILE *SDF, t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00908">verilog_writer.c:908</a></div></div>
<div class="ttc" id="draw_8h_html"><div class="ttname"><a href="../../de/d28/draw_8h.html">draw.h</a></div></div>
<div class="ttc" id="structfound__connectivity_html"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html">found_connectivity</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00073">verilog_writer.h:73</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a2a3efc1e52be7c7db1cfcb618074ab4c"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a2a3efc1e52be7c7db1cfcb618074ab4c">found_connectivity::driver_pin</a></div><div class="ttdeci">t_pb_graph_pin * driver_pin</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00078">verilog_writer.h:78</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_addbebe857ccfae7cebb8367a14b20623"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#addbebe857ccfae7cebb8367a14b20623">traverse_clb</a></div><div class="ttdeci">pb_list * traverse_clb(t_pb *pb, pb_list *prim_list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01063">verilog_writer.c:1063</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a166e966fafafc8790ff637dd18e8e73f"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a166e966fafafc8790ff637dd18e8e73f">instantiate_SDF_header</a></div><div class="ttdeci">void instantiate_SDF_header(FILE *SDF)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00141">verilog_writer.c:141</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a3c226544a13e4cb01adfe3c8548296e2"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a3c226544a13e4cb01adfe3c8548296e2">verilog_writer</a></div><div class="ttdeci">void verilog_writer(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00064">verilog_writer.c:64</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a479717b0191bcabc3b7a78bf8c858c62"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a479717b0191bcabc3b7a78bf8c858c62">found_connectivity::load_pb</a></div><div class="ttdeci">t_pb * load_pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00076">verilog_writer.h:76</a></div></div>
<div class="ttc" id="structs__pb__graph__pin_html"><div class="ttname"><a href="../../d9/d06/structs__pb__graph__pin.html">s_pb_graph_pin</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d81/physical__types_8h_source.html#l00371">physical_types.h:371</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a63fed7039f357b3177e39513c8696bec"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a63fed7039f357b3177e39513c8696bec">SDF_interconnect_delay_printing</a></div><div class="ttdeci">void SDF_interconnect_delay_printing(FILE *SDF, conn_list *downhill)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00797">verilog_writer.c:797</a></div></div>
<div class="ttc" id="vpr__types_8h_html"><div class="ttname"><a href="../../d1/d3f/vpr__types_8h.html">vpr_types.h</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_ae13b0a8e42f3d51757b53e0b992df1b9"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#ae13b0a8e42f3d51757b53e0b992df1b9">traverse_linked_list</a></div><div class="ttdeci">void traverse_linked_list(pb_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01233">verilog_writer.c:1233</a></div></div>
<div class="ttc" id="structfound__connectivity_html_ae11ce37fb623378edbad797423ce8d02"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#ae11ce37fb623378edbad797423ce8d02">found_connectivity::load_pin</a></div><div class="ttdeci">t_pb_graph_pin * load_pin</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00079">verilog_writer.h:79</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_ad2bfe00b1cc55fb5ae039a934444b1df"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#ad2bfe00b1cc55fb5ae039a934444b1df">traverse_linked_list_conn</a></div><div class="ttdeci">void traverse_linked_list_conn(conn_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01216">verilog_writer.c:1216</a></div></div>
<div class="ttc" id="ReadOptions_8h_html"><div class="ttname"><a href="../../d6/dff/ReadOptions_8h.html">ReadOptions.h</a></div></div>
<div class="ttc" id="globals_8h_html"><div class="ttname"><a href="../../d5/d87/globals_8h.html">globals.h</a></div></div>
<div class="ttc" id="stats_8h_html"><div class="ttname"><a href="../../d9/d9b/stats_8h.html">stats.h</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_ab86c9562107a25de19e9640fffeb450a"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#ab86c9562107a25de19e9640fffeb450a">pb_list</a></div><div class="ttdeci">struct found_pins pb_list</div></div>
<div class="ttc" id="verilog__writer_8h_html_a4e02a0124c745d2c1788ecd874164c3e"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a4e02a0124c745d2c1788ecd874164c3e">sdf_DFF_delay_printing</a></div><div class="ttdeci">void sdf_DFF_delay_printing(FILE *SDF, t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00889">verilog_writer.c:889</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a1b98342aa3b00379c22a7ec66dbbb656"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a1b98342aa3b00379c22a7ec66dbbb656">instantiate_interconnect</a></div><div class="ttdeci">void instantiate_interconnect(FILE *Verilog, int block_num, t_pb *pb, FILE *SDF)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00580">verilog_writer.c:580</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a1a630a0dc7dd81ade51acd5403fad94a"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a1a630a0dc7dd81ade51acd5403fad94a">SDF_ram_dual_port_delay_printing</a></div><div class="ttdeci">void SDF_ram_dual_port_delay_printing(FILE *SDF, t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01011">verilog_writer.c:1011</a></div></div>
<div class="ttc" id="structfound__connectivity_html_ac618160b95cf4ec09b75bf3f484e48ec"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#ac618160b95cf4ec09b75bf3f484e48ec">found_connectivity::driver_to_load_delay</a></div><div class="ttdeci">float driver_to_load_delay</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00081">verilog_writer.h:81</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_ab6290879bde892c15b07657211857758"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#ab6290879bde892c15b07657211857758">find_connected_primitives_downhill</a></div><div class="ttdeci">conn_list * find_connected_primitives_downhill(int block_num, t_pb *pb, conn_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01096">verilog_writer.c:1096</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a1d98b24b18caa0f410a987d87ea083d9"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a1d98b24b18caa0f410a987d87ea083d9">free_linked_list_conn</a></div><div class="ttdeci">conn_list * free_linked_list_conn(conn_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01259">verilog_writer.c:1259</a></div></div>
<div class="ttc" id="net__delay_8h_html"><div class="ttname"><a href="../../d4/d8c/net__delay_8h.html">net_delay.h</a></div></div>
<div class="ttc" id="timing__place_8h_html"><div class="ttname"><a href="../../db/d3c/timing__place_8h.html">timing_place.h</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a480ede91501ba5cf41d20f74fefc87ca"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a480ede91501ba5cf41d20f74fefc87ca">conn_list</a></div><div class="ttdeci">struct found_connectivity conn_list</div></div>
<div class="ttc" id="verilog__writer_8h_html_a56212955b89952aed1f6d9599a547b83"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a56212955b89952aed1f6d9599a547b83">instantiate_top_level_module</a></div><div class="ttdeci">void instantiate_top_level_module(FILE *Verilog)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00097">verilog_writer.c:97</a></div></div>
<div class="ttc" id="util_8h_html"><div class="ttname"><a href="../../d8/d3c/util_8h.html">util.h</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_aadb66fb26f401d4621db1fdae7a7cbbd"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#aadb66fb26f401d4621db1fdae7a7cbbd">find_index</a></div><div class="ttdeci">int find_index(char *row, int inputs)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00700">verilog_writer.c:700</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_af3eb28bf546135460e84f82f6235db48"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#af3eb28bf546135460e84f82f6235db48">instantiate_input_interconnect</a></div><div class="ttdeci">void instantiate_input_interconnect(FILE *Verilog, FILE *SDF, char *clock_name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00200">verilog_writer.c:200</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a6b92445cd6b4574afb6f8aaa140879f0"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a6b92445cd6b4574afb6f8aaa140879f0">sdf_LUT_delay_printing</a></div><div class="ttdeci">void sdf_LUT_delay_printing(FILE *SDF, t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00843">verilog_writer.c:843</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_ac0aff0e572b7afdc2d0f4526698321fd"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#ac0aff0e572b7afdc2d0f4526698321fd">insert_to_linked_list</a></div><div class="ttdeci">pb_list * insert_to_linked_list(t_pb *pb_new, pb_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01191">verilog_writer.c:1191</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a4ba93174f4fcfc85b21c3675b328fa26"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a4ba93174f4fcfc85b21c3675b328fa26">interconnect_printing</a></div><div class="ttdeci">void interconnect_printing(FILE *fp, conn_list *downhill)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00757">verilog_writer.c:757</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_aa9b0d1caa84afa384d9900e18d0cf31c"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#aa9b0d1caa84afa384d9900e18d0cf31c">SDF_Adder_delay_printing</a></div><div class="ttdeci">void SDF_Adder_delay_printing(FILE *SDF, t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00940">verilog_writer.c:940</a></div></div>
<div class="ttc" id="structfound__pins_html"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html">found_pins</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00051">verilog_writer.h:51</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a074865f8ddf4c6ed4769fdb3a30dd0b6"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a074865f8ddf4c6ed4769fdb3a30dd0b6">instantiate_wires</a></div><div class="ttdeci">void instantiate_wires(FILE *Verilog)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00147">verilog_writer.c:147</a></div></div>
<div class="ttc" id="vpr__utils_8h_html"><div class="ttname"><a href="../../df/dde/vpr__utils_8h.html">vpr_utils.h</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a049261b44d3604419425991b110ad79c"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a049261b44d3604419425991b110ad79c">free_linked_list</a></div><div class="ttdeci">pb_list * free_linked_list(pb_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01243">verilog_writer.c:1243</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a60047abaf9f4c2fe4368f4d5e00a10df"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a60047abaf9f4c2fe4368f4d5e00a10df">instantiate_primitive_modules</a></div><div class="ttdeci">void instantiate_primitive_modules(FILE *Verilog, char *clock_name, FILE *SDF)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00237">verilog_writer.c:237</a></div></div>
<div class="ttc" id="structfound__pins_html_a4ca388f4841ff65c288b9169232e794a"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#a4ca388f4841ff65c288b9169232e794a">found_pins::next</a></div><div class="ttdeci">struct found_pins * next</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00055">verilog_writer.h:55</a></div></div>
<div class="ttc" id="structfound__connectivity_html_aec3f7ff8f626111096a5ca5d780555f3"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#aec3f7ff8f626111096a5ca5d780555f3">found_connectivity::next</a></div><div class="ttdeci">struct found_connectivity * next</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00083">verilog_writer.h:83</a></div></div>
<div class="ttc" id="physical__types_8h_html"><div class="ttname"><a href="../../df/d81/physical__types_8h.html">physical_types.h</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_aa765c7225b943143eece55f0e56556e3"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#aa765c7225b943143eece55f0e56556e3">insert_to_linked_list_conn</a></div><div class="ttdeci">conn_list * insert_to_linked_list_conn(t_pb *driver_new, t_pb *load_new, t_pb_graph_pin *driver_pin_, t_pb_graph_pin *load_pin_, float path_delay, conn_list *list)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01201">verilog_writer.c:1201</a></div></div>
<div class="ttc" id="structfound__pins_html_af45e347f1e255ef19f5324f274e50d9c"><div class="ttname"><a href="../../d8/d8e/structfound__pins.html#af45e347f1e255ef19f5324f274e50d9c">found_pins::pb</a></div><div class="ttdeci">t_pb * pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00053">verilog_writer.h:53</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_aaa126f612156369daae96abdcfd312c7"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#aaa126f612156369daae96abdcfd312c7">find_number_of_inputs</a></div><div class="ttdeci">int find_number_of_inputs(t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00743">verilog_writer.c:743</a></div></div>
<div class="ttc" id="structs__pb_html"><div class="ttname"><a href="../../d6/dc6/structs__pb.html">s_pb</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d3f/vpr__types_8h_source.html#l00178">vpr_types.h:178</a></div></div>
<div class="ttc" id="read__xml__arch__file_8h_html"><div class="ttname"><a href="../../d9/d15/read__xml__arch__file_8h.html">read_xml_arch_file.h</a></div></div>
<div class="ttc" id="structfound__connectivity_html_a1c4e9b4c29ccbe398a018b02b4fdcb7f"><div class="ttname"><a href="../../d3/dc8/structfound__connectivity.html#a1c4e9b4c29ccbe398a018b02b4fdcb7f">found_connectivity::driver_pb</a></div><div class="ttdeci">t_pb * driver_pb</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d8d/verilog__writer_8h_source.html#l00075">verilog_writer.h:75</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a0c9807ef564c9f3eac22d0b7a3348c0b"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a0c9807ef564c9f3eac22d0b7a3348c0b">fix_name</a></div><div class="ttdeci">char * fix_name(char *name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00725">verilog_writer.c:725</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_a415209db988b3225bcc4e22ddb87c640"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#a415209db988b3225bcc4e22ddb87c640">load_truth_table</a></div><div class="ttdeci">char * load_truth_table(int inputs, t_pb *pb)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l00595">verilog_writer.c:595</a></div></div>
<div class="ttc" id="path__delay_8h_html"><div class="ttname"><a href="../../dd/de5/path__delay_8h.html">path_delay.h</a></div></div>
<div class="ttc" id="verilog__writer_8h_html_ad82cf886871152d6a797c4e11cfdcded"><div class="ttname"><a href="../../de/d8d/verilog__writer_8h.html#ad82cf886871152d6a797c4e11cfdcded">find_clock_name</a></div><div class="ttdeci">char * find_clock_name(void)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/ddf/verilog__writer_8c_source.html#l01035">verilog_writer.c:1035</a></div></div>
<div class="ttc" id="read__place_8h_html"><div class="ttname"><a href="../../d3/dc8/read__place_8h.html">read_place.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_4218b3cd414e458888f2855045b8b812.html">vpr</a></li><li class="navelem"><a class="el" href="../../dir_a89ab83092463da4f76d966db3e828a3.html">SRC</a></li><li class="navelem"><a class="el" href="../../dir_6febdc33617e0eea4b64efc70d37eb1e.html">base</a></li><li class="navelem"><a class="el" href="../../de/d8d/verilog__writer_8h.html">verilog_writer.h</a></li>
    <li class="footer">Generated on Mon Dec 15 2014 11:07:38 for VPR-7.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
