

================================================================
== Vivado HLS Report for 'shiftRows'
================================================================
* Date:           Sun Nov 17 11:18:47 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        encrypt.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.874 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |        ?|        ?|         ?|          -|          -|      4|    no    |
        | + Loop 1.1      |        ?|        ?|         ?|          -|          -| 0 ~ 3 |    no    |
        |  ++ Loop 1.1.1  |        ?|        ?|         2|          -|          -|      ?|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %.loopexit" [helper.cpp:179]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%indvars_iv = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.13ns)   --->   "%icmp_ln179 = icmp eq i3 %indvars_iv, -4" [helper.cpp:179]   --->   Operation 9 'icmp' 'icmp_ln179' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.65ns)   --->   "%i = add i3 %indvars_iv, 1" [helper.cpp:179]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln179, label %7, label %1" [helper.cpp:179]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln183 = trunc i3 %indvars_iv to i2" [helper.cpp:183]   --->   Operation 13 'trunc' 'trunc_ln183' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%ptr = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln183, i2 0)" [helper.cpp:183]   --->   Operation 14 'bitconcatenate' 'ptr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i4 %ptr to i32" [helper.cpp:183]   --->   Operation 15 'zext' 'zext_ln183' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i4 %ptr to i64" [helper.cpp:189]   --->   Operation 16 'zext' 'zext_ln189' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln189" [helper.cpp:189]   --->   Operation 17 'getelementptr' 'state_addr' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln190 = or i4 %ptr, 3" [helper.cpp:190]   --->   Operation 18 'or' 'or_ln190' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i4 %or_ln190 to i32" [helper.cpp:190]   --->   Operation 19 'zext' 'zext_ln190' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i4 %or_ln190 to i64" [helper.cpp:192]   --->   Operation 20 'zext' 'zext_ln192' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%state_addr_1 = getelementptr [16 x i8]* %state, i64 0, i64 %zext_ln192" [helper.cpp:192]   --->   Operation 21 'getelementptr' 'state_addr_1' <Predicate = (!icmp_ln179)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %2" [helper.cpp:187]   --->   Operation 22 'br' <Predicate = (!icmp_ln179)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [helper.cpp:195]   --->   Operation 23 'ret' <Predicate = (icmp_ln179)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ 0, %1 ], [ %k, %6 ]"   --->   Operation 24 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i2 %k_0 to i3" [helper.cpp:187]   --->   Operation 25 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.13ns)   --->   "%icmp_ln187 = icmp eq i3 %zext_ln187, %indvars_iv" [helper.cpp:187]   --->   Operation 26 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 3, i64 0)"   --->   Operation 27 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.56ns)   --->   "%k = add i2 %k_0, 1" [helper.cpp:187]   --->   Operation 28 'add' 'k' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln187, label %.loopexit.loopexit, label %3" [helper.cpp:187]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (2.32ns)   --->   "%tmp = load i8* %state_addr, align 1" [helper.cpp:189]   --->   Operation 30 'load' 'tmp' <Predicate = (!icmp_ln187)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 31 'br' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 32 [1/2] (2.32ns)   --->   "%tmp = load i8* %state_addr, align 1" [helper.cpp:189]   --->   Operation 32 'load' 'tmp' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 33 [1/1] (1.76ns)   --->   "br label %4" [helper.cpp:190]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 4.87>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%j_0 = phi i32 [ %zext_ln183, %3 ], [ %j_1, %5 ]"   --->   Operation 34 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln190 = icmp slt i32 %j_0, %zext_ln190" [helper.cpp:190]   --->   Operation 35 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln190, label %5, label %6" [helper.cpp:190]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (2.55ns)   --->   "%j_1 = add nsw i32 %j_0, 1" [helper.cpp:191]   --->   Operation 37 'add' 'j_1' <Predicate = (icmp_ln190)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i32 %j_1 to i64" [helper.cpp:191]   --->   Operation 38 'sext' 'sext_ln191' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%state_addr_2 = getelementptr [16 x i8]* %state, i64 0, i64 %sext_ln191" [helper.cpp:191]   --->   Operation 39 'getelementptr' 'state_addr_2' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_2, align 1" [helper.cpp:191]   --->   Operation 40 'load' 'state_load' <Predicate = (icmp_ln190)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 41 [1/1] (2.32ns)   --->   "store i8 %tmp, i8* %state_addr_1, align 1" [helper.cpp:192]   --->   Operation 41 'store' <Predicate = (!icmp_ln190)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %2" [helper.cpp:187]   --->   Operation 42 'br' <Predicate = (!icmp_ln190)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 43 [1/2] (2.32ns)   --->   "%state_load = load i8* %state_addr_2, align 1" [helper.cpp:191]   --->   Operation 43 'load' 'state_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln191_1 = sext i32 %j_0 to i64" [helper.cpp:191]   --->   Operation 44 'sext' 'sext_ln191_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%state_addr_3 = getelementptr [16 x i8]* %state, i64 0, i64 %sext_ln191_1" [helper.cpp:191]   --->   Operation 45 'getelementptr' 'state_addr_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (2.32ns)   --->   "store i8 %state_load, i8* %state_addr_3, align 1" [helper.cpp:191]   --->   Operation 46 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "br label %4" [helper.cpp:190]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln179     (br               ) [ 0111111]
indvars_iv   (phi              ) [ 0011111]
icmp_ln179   (icmp             ) [ 0011111]
empty        (speclooptripcount) [ 0000000]
i            (add              ) [ 0111111]
br_ln179     (br               ) [ 0000000]
trunc_ln183  (trunc            ) [ 0000000]
ptr          (bitconcatenate   ) [ 0000000]
zext_ln183   (zext             ) [ 0001111]
zext_ln189   (zext             ) [ 0000000]
state_addr   (getelementptr    ) [ 0001111]
or_ln190     (or               ) [ 0000000]
zext_ln190   (zext             ) [ 0001111]
zext_ln192   (zext             ) [ 0000000]
state_addr_1 (getelementptr    ) [ 0001111]
br_ln187     (br               ) [ 0011111]
ret_ln195    (ret              ) [ 0000000]
k_0          (phi              ) [ 0001000]
zext_ln187   (zext             ) [ 0000000]
icmp_ln187   (icmp             ) [ 0011111]
empty_5      (speclooptripcount) [ 0000000]
k            (add              ) [ 0011111]
br_ln187     (br               ) [ 0000000]
br_ln0       (br               ) [ 0111111]
tmp          (load             ) [ 0000011]
br_ln190     (br               ) [ 0011111]
j_0          (phi              ) [ 0000011]
icmp_ln190   (icmp             ) [ 0011111]
br_ln190     (br               ) [ 0000000]
j_1          (add              ) [ 0011111]
sext_ln191   (sext             ) [ 0000000]
state_addr_2 (getelementptr    ) [ 0000001]
store_ln192  (store            ) [ 0000000]
br_ln187     (br               ) [ 0011111]
state_load   (load             ) [ 0000000]
sext_ln191_1 (sext             ) [ 0000000]
state_addr_3 (getelementptr    ) [ 0000000]
store_ln191  (store            ) [ 0000000]
br_ln190     (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="state">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="state_addr_gep_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="8" slack="0"/>
<pin id="28" dir="0" index="1" bw="1" slack="0"/>
<pin id="29" dir="0" index="2" bw="4" slack="0"/>
<pin id="30" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/2 "/>
</bind>
</comp>

<comp id="33" class="1004" name="state_addr_1_gep_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="8" slack="0"/>
<pin id="35" dir="0" index="1" bw="1" slack="0"/>
<pin id="36" dir="0" index="2" bw="4" slack="0"/>
<pin id="37" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_1/2 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_access_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="4" slack="0"/>
<pin id="42" dir="0" index="1" bw="8" slack="0"/>
<pin id="43" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="44" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp/3 state_load/5 store_ln192/5 store_ln191/6 "/>
</bind>
</comp>

<comp id="45" class="1004" name="state_addr_2_gep_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="8" slack="0"/>
<pin id="47" dir="0" index="1" bw="1" slack="0"/>
<pin id="48" dir="0" index="2" bw="32" slack="0"/>
<pin id="49" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_2/5 "/>
</bind>
</comp>

<comp id="53" class="1004" name="state_addr_3_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="32" slack="0"/>
<pin id="57" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr_3/6 "/>
</bind>
</comp>

<comp id="62" class="1005" name="indvars_iv_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="1"/>
<pin id="64" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvars_iv_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="1"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="3" slack="0"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/2 "/>
</bind>
</comp>

<comp id="74" class="1005" name="k_0_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="1"/>
<pin id="76" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="78" class="1004" name="k_0_phi_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="1"/>
<pin id="80" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="2" slack="0"/>
<pin id="82" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/3 "/>
</bind>
</comp>

<comp id="85" class="1005" name="j_0_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_0_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="3"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="icmp_ln179_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="0"/>
<pin id="97" dir="0" index="1" bw="3" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="trunc_ln183_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="0"/>
<pin id="109" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln183/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="ptr_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="0" index="1" bw="2" slack="0"/>
<pin id="114" dir="0" index="2" bw="1" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ptr/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln183_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln189_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln189/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="or_ln190_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln190/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln190_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln190/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln192_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln187_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln187/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln187_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="3" slack="1"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="k_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln190_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="4" slack="3"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln190/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sext_ln191_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln191/5 "/>
</bind>
</comp>

<comp id="175" class="1004" name="sext_ln191_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln191_1/6 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="188" class="1005" name="zext_ln183_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="3"/>
<pin id="190" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln183 "/>
</bind>
</comp>

<comp id="193" class="1005" name="state_addr_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="4" slack="1"/>
<pin id="195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="198" class="1005" name="zext_ln190_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="3"/>
<pin id="200" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln190 "/>
</bind>
</comp>

<comp id="203" class="1005" name="state_addr_1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="3"/>
<pin id="205" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="state_addr_1 "/>
</bind>
</comp>

<comp id="211" class="1005" name="k_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="1"/>
<pin id="218" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="224" class="1005" name="j_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="state_addr_2_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="1"/>
<pin id="231" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="state_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="32"><net_src comp="16" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="38"><net_src comp="0" pin="0"/><net_sink comp="33" pin=0"/></net>

<net id="39"><net_src comp="16" pin="0"/><net_sink comp="33" pin=1"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="45" pin=0"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="45" pin=1"/></net>

<net id="52"><net_src comp="45" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="60"><net_src comp="40" pin="3"/><net_sink comp="40" pin=1"/></net>

<net id="61"><net_src comp="53" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="66" pin="4"/><net_sink comp="62" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="74" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="94"><net_src comp="88" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="99"><net_src comp="66" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="105"><net_src comp="66" pin="4"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="66" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="111" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="26" pin=2"/></net>

<net id="132"><net_src comp="111" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="128" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="33" pin=2"/></net>

<net id="146"><net_src comp="78" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="62" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="78" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="88" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="88" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="178"><net_src comp="85" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="186"><net_src comp="101" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="191"><net_src comp="119" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="196"><net_src comp="26" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="201"><net_src comp="134" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="206"><net_src comp="33" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="214"><net_src comp="153" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="219"><net_src comp="40" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="40" pin=1"/></net>

<net id="227"><net_src comp="164" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="232"><net_src comp="45" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="40" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: state | {5 6 }
 - Input state : 
	Port: shiftRows : state | {3 4 5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln179 : 1
		i : 1
		br_ln179 : 2
		trunc_ln183 : 1
		ptr : 2
		zext_ln183 : 3
		zext_ln189 : 3
		state_addr : 4
		or_ln190 : 3
		zext_ln190 : 3
		zext_ln192 : 3
		state_addr_1 : 4
	State 3
		zext_ln187 : 1
		icmp_ln187 : 2
		k : 1
		br_ln187 : 3
	State 4
	State 5
		icmp_ln190 : 1
		br_ln190 : 2
		j_1 : 1
		sext_ln191 : 2
		state_addr_2 : 3
		state_load : 4
	State 6
		state_addr_3 : 1
		store_ln191 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       i_fu_101      |    0    |    12   |
|    add   |       k_fu_153      |    0    |    10   |
|          |      j_1_fu_164     |    0    |    39   |
|----------|---------------------|---------|---------|
|          |   icmp_ln179_fu_95  |    0    |    9    |
|   icmp   |  icmp_ln187_fu_147  |    0    |    9    |
|          |  icmp_ln190_fu_159  |    0    |    18   |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln183_fu_107 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|      ptr_fu_111     |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  zext_ln183_fu_119  |    0    |    0    |
|          |  zext_ln189_fu_123  |    0    |    0    |
|   zext   |  zext_ln190_fu_134  |    0    |    0    |
|          |  zext_ln192_fu_138  |    0    |    0    |
|          |  zext_ln187_fu_143  |    0    |    0    |
|----------|---------------------|---------|---------|
|    or    |   or_ln190_fu_128   |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  sext_ln191_fu_170  |    0    |    0    |
|          | sext_ln191_1_fu_175 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    97   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_183     |    3   |
|  indvars_iv_reg_62 |    3   |
|     j_0_reg_85     |   32   |
|     j_1_reg_224    |   32   |
|     k_0_reg_74     |    2   |
|      k_reg_211     |    2   |
|state_addr_1_reg_203|    4   |
|state_addr_2_reg_229|    4   |
| state_addr_reg_193 |    4   |
|     tmp_reg_216    |    8   |
| zext_ln183_reg_188 |   32   |
| zext_ln190_reg_198 |   32   |
+--------------------+--------+
|        Total       |   158  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_40 |  p0  |   5  |   4  |   20   ||    27   |
|  grp_access_fu_40 |  p1  |   2  |   8  |   16   ||    9    |
| indvars_iv_reg_62 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   42   || 5.44425 ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   97   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   45   |
|  Register |    -   |   158  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   158  |   142  |
+-----------+--------+--------+--------+
