#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x55575626ea90 .scope module, "Dmem_tb" "Dmem_tb" 2 3;
 .timescale 0 0;
v0x555756297fc0_0 .var "addr", 4 0;
v0x5557562980d0_0 .var "clock", 0 0;
v0x555756298170_0 .var "din", 255 0;
v0x555756298240_0 .net "done", 0 0, v0x5557562976e0_0;  1 drivers
v0x555756298310_0 .net "dout", 255 0, L_0x5557562a9650;  1 drivers
v0x555756298400_0 .var/i "i", 31 0;
v0x5557562984a0_0 .net "ready", 0 0, v0x555756297940_0;  1 drivers
v0x555756298570_0 .var "ren", 0 0;
v0x555756298640_0 .var "reset", 0 0;
v0x555756298710_0 .var "wen", 0 0;
S_0x55575626ec20 .scope module, "Dmem_inst" "Dmem" 2 13, 3 11 0, S_0x55575626ea90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 5 "block_address";
    .port_info 5 /INPUT 256 "din";
    .port_info 6 /OUTPUT 1 "ready";
    .port_info 7 /OUTPUT 1 "done";
    .port_info 8 /OUTPUT 256 "dout";
P_0x555756275b20 .param/l "BLOCK_SIZE" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x555756275b60 .param/l "DELAY_CNTR_SIZE" 0 3 14, +C4<00000000000000000000000000000100>;
P_0x555756275ba0 .param/l "MEM_SIZE" 0 3 13, +C4<00000000000000000000000000100000>;
P_0x555756275be0 .param/l "WORD_SIZE" 0 3 11, +C4<00000000000000000000000000100000>;
L_0x55575625ac80 .functor NOT 1, v0x555756298640_0, C4<0>, C4<0>, C4<0>;
L_0x555756298810 .functor NOT 1, v0x555756298710_0, C4<0>, C4<0>, C4<0>;
L_0x5557562988d0 .functor NOT 1, v0x555756298570_0, C4<0>, C4<0>, C4<0>;
L_0x555756298990 .functor AND 1, L_0x555756298810, L_0x5557562988d0, C4<1>, C4<1>;
L_0x555756298ad0 .functor OR 1, L_0x55575625ac80, L_0x555756298990, C4<0>, C4<0>;
L_0x555756298be0 .functor AND 1, v0x555756298710_0, v0x555756298570_0, C4<1>, C4<1>;
L_0x555756298c90 .functor OR 1, L_0x555756298ad0, L_0x555756298be0, C4<0>, C4<0>;
L_0x555756298f30 .functor AND 1, L_0x555756298df0, v0x555756298570_0, C4<1>, C4<1>;
L_0x555756298ff0 .functor NOT 1, v0x555756298710_0, C4<0>, C4<0>, C4<0>;
L_0x5557562990f0 .functor AND 1, L_0x555756298f30, L_0x555756298ff0, C4<1>, C4<1>;
L_0x5557562991c0 .functor NOT 1, v0x555756298570_0, C4<0>, C4<0>, C4<0>;
L_0x555756299230 .functor AND 1, L_0x555756298df0, L_0x5557562991c0, C4<1>, C4<1>;
L_0x5557562993a0 .functor AND 1, L_0x555756299230, v0x555756298710_0, C4<1>, C4<1>;
v0x5557562965c0_0 .net *"_ivl_0", 0 0, L_0x55575625ac80;  1 drivers
v0x5557562966c0_0 .net *"_ivl_11", 0 0, L_0x555756298be0;  1 drivers
v0x555756296780_0 .net *"_ivl_17", 0 0, L_0x555756298f30;  1 drivers
v0x555756296820_0 .net *"_ivl_18", 0 0, L_0x555756298ff0;  1 drivers
v0x555756296900_0 .net *"_ivl_2", 0 0, L_0x555756298810;  1 drivers
v0x555756296a30_0 .net *"_ivl_22", 0 0, L_0x5557562991c0;  1 drivers
v0x555756296b10_0 .net *"_ivl_25", 0 0, L_0x555756299230;  1 drivers
v0x555756296bd0_0 .net *"_ivl_28", 255 0, L_0x555756299410;  1 drivers
v0x555756296cb0_0 .net *"_ivl_30", 6 0, L_0x5557562994b0;  1 drivers
L_0x7f14ffcf4018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555756296d90_0 .net *"_ivl_33", 1 0, L_0x7f14ffcf4018;  1 drivers
L_0x7f14ffcf4060 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555756296e70_0 .net/2u *"_ivl_34", 255 0, L_0x7f14ffcf4060;  1 drivers
v0x555756296f50_0 .net *"_ivl_4", 0 0, L_0x5557562988d0;  1 drivers
v0x555756297030_0 .net *"_ivl_7", 0 0, L_0x555756298990;  1 drivers
v0x5557562970f0_0 .net *"_ivl_9", 0 0, L_0x555756298ad0;  1 drivers
v0x5557562971b0_0 .net "block_address", 4 0, v0x555756297fc0_0;  1 drivers
v0x555756297290_0 .net "clock", 0 0, v0x5557562980d0_0;  1 drivers
v0x555756297330_0 .net "counter_reset", 0 0, L_0x555756298c90;  1 drivers
v0x555756297400 .array "data", 31 0, 255 0;
v0x5557562974a0_0 .net "delay_counter", 3 0, v0x555756259900_0;  1 drivers
v0x555756297570_0 .net "delayed", 0 0, L_0x555756298df0;  1 drivers
v0x555756297640_0 .net "din", 255 0, v0x555756298170_0;  1 drivers
v0x5557562976e0_0 .var "done", 0 0;
v0x5557562977a0_0 .net "dout", 255 0, L_0x5557562a9650;  alias, 1 drivers
v0x555756297880_0 .var "flag", 0 0;
v0x555756297940_0 .var "ready", 0 0;
v0x555756297a00_0 .net "ren", 0 0, v0x555756298570_0;  1 drivers
v0x555756297ac0_0 .net "reset", 0 0, v0x555756298640_0;  1 drivers
v0x555756297b80_0 .var "temp_din", 255 0;
v0x555756297c60_0 .net "temp_done", 0 0, L_0x5557562993a0;  1 drivers
v0x555756297d20_0 .net "temp_ready", 0 0, L_0x5557562990f0;  1 drivers
v0x555756297de0_0 .net "wen", 0 0, v0x555756298710_0;  1 drivers
E_0x555756268e80 .event anyedge, v0x555756297de0_0, v0x555756297a00_0;
E_0x555756268d00/0 .event negedge, v0x555756297ac0_0;
E_0x555756268d00/1 .event posedge, v0x555756259830_0;
E_0x555756268d00 .event/or E_0x555756268d00/0, E_0x555756268d00/1;
L_0x555756298df0 .reduce/and v0x555756259900_0;
L_0x555756299410 .array/port v0x555756297400, L_0x5557562994b0;
L_0x5557562994b0 .concat [ 5 2 0 0], v0x555756297fc0_0, L_0x7f14ffcf4018;
L_0x5557562a9650 .functor MUXZ 256, L_0x7f14ffcf4060, L_0x555756299410, L_0x5557562990f0, C4<>;
S_0x55575622a570 .scope module, "delay_cntr" "counter" 3 34, 4 3 0, S_0x55575626ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "hold";
    .port_info 3 /OUTPUT 4 "counter";
P_0x55575622a750 .param/l "size" 0 4 3, +C4<00000000000000000000000000000100>;
v0x555756259830_0 .net "clk", 0 0, v0x5557562980d0_0;  alias, 1 drivers
v0x555756259900_0 .var "counter", 3 0;
v0x55575625ade0_0 .net "hold", 0 0, L_0x555756298df0;  alias, 1 drivers
v0x55575625aeb0_0 .net "reset", 0 0, L_0x555756298c90;  alias, 1 drivers
E_0x555756265f00 .event posedge, v0x55575625aeb0_0, v0x555756259830_0;
    .scope S_0x55575622a570;
T_0 ;
    %wait E_0x555756265f00;
    %load/vec4 v0x55575625aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555756259900_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55575625ade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x555756259900_0;
    %assign/vec4 v0x555756259900_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x555756259900_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555756259900_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55575626ec20;
T_1 ;
    %wait E_0x555756268d00;
    %load/vec4 v0x555756297d20_0;
    %assign/vec4 v0x555756297940_0, 0;
    %load/vec4 v0x555756297c60_0;
    %assign/vec4 v0x5557562976e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55575626ec20;
T_2 ;
    %wait E_0x555756268d00;
    %load/vec4 v0x555756297ac0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/1 T_2.3, 8;
    %load/vec4 v0x555756297de0_0;
    %inv;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.3;
    %jmp/1 T_2.2, 8;
    %load/vec4 v0x555756297a00_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.2;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x555756297b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555756297880_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x555756297880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x555756297640_0;
    %assign/vec4 v0x555756297b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555756297880_0, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55575626ec20;
T_3 ;
    %wait E_0x555756268d00;
    %load/vec4 v0x555756297c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x555756297b80_0;
    %load/vec4 v0x5557562971b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555756297400, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55575626ec20;
T_4 ;
    %vpi_call 3 77 "$readmemh", "test.hex", v0x555756297400 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55575626ec20;
T_5 ;
    %wait E_0x555756268e80;
    %load/vec4 v0x555756297a00_0;
    %load/vec4 v0x555756297de0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 3 82 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55575626ea90;
T_6 ;
    %vpi_call 2 17 "$dumpfile", "Dmem_tb.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55575626ea90 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55575626ea90;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557562980d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555756298640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555756298570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555756298710_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555756297fc0_0, 0, 5;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x555756298170_0, 0, 256;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555756297fc0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555756298570_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555756298570_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555756298400_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x555756298400_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %delay 10, 0;
    %load/vec4 v0x555756297fc0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x555756297fc0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555756298570_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555756298570_0, 0, 1;
    %load/vec4 v0x555756298400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555756298400_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555756298640_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555756297fc0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555756298570_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555756298400_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x555756298400_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %delay 5, 0;
    %load/vec4 v0x555756297fc0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x555756297fc0_0, 0, 5;
    %load/vec4 v0x555756298400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555756298400_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555756298640_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555756297fc0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555756298570_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555756298570_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555756298400_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x555756298400_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.5, 5;
    %delay 10, 0;
    %load/vec4 v0x555756297fc0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x555756297fc0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555756298570_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555756298570_0, 0, 1;
    %load/vec4 v0x555756298400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555756298400_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555756298640_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555756298640_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x555756297fc0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555756298570_0, 0, 1;
    %delay 1001, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555756298640_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %jmp T_7;
    .thread T_7;
    .scope S_0x55575626ea90;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x5557562980d0_0;
    %inv;
    %store/vec4 v0x5557562980d0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Dmem_tb.v";
    "./Dmem.v";
    "./counter.v";
