<stg><name>fir</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="5" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
.preheader:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ %i, %TDL ], [ -1, %.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln30 = icmp eq i7 %i_0, 0

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln30, label %1, label %TDL

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
TDL:3  %i = add i7 %i_0, -1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
TDL:4  %zext_ln31 = zext i7 %i to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
TDL:5  %shift_reg_addr = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="7">
<![CDATA[
TDL:6  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TDL:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
TDL:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
TDL:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln31"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="7">
<![CDATA[
TDL:6  %shift_reg_load = load i32* %shift_reg_addr, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="7">
<![CDATA[
TDL:7  %zext_ln31_1 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
TDL:8  %shift_reg_addr_1 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln31_1

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
TDL:9  store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
TDL:10  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
TDL:11  br label %0

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %x_read, i32* getelementptr inbounds ([128 x i32]* @shift_reg, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %acc_0 = phi i32 [ 0, %1 ], [ %acc, %MAC ]

]]></Node>
<StgValue><ssdm name="acc_0"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %i_1 = phi i8 [ 127, %1 ], [ %i_2, %MAC ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:2  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_2, label %3, label %MAC

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
MAC:3  %zext_ln38 = zext i8 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
MAC:4  %shift_reg_addr_2 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="shift_reg_addr_2"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
MAC:5  %shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
MAC:6  %c_addr = getelementptr [128 x i5]* @c, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="7">
<![CDATA[
MAC:7  %c_load = load i5* %c_addr, align 1

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
MAC:12  %i_2 = add i8 %i_1, -1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="45" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
MAC:5  %shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4

]]></Node>
<StgValue><ssdm name="shift_reg_load_1"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="7">
<![CDATA[
MAC:7  %c_load = load i5* %c_addr, align 1

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="5">
<![CDATA[
MAC:8  %sext_ln38 = sext i5 %c_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln38"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
MAC:9  %mul_ln38 = mul nsw i32 %shift_reg_load_1, %sext_ln38

]]></Node>
<StgValue><ssdm name="mul_ln38"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
MAC:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
MAC:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
MAC:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
MAC:10  %acc = add nsw i32 %mul_ln38, %acc_0

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
MAC:11  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str2, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
MAC:13  br label %2

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln41"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="79" name="y" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="y"/></StgValue>
</port>
<port id="80" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
<port id="81" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="c" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="84" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="85" from="y" to="specbitsmap_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="87" from="x" to="specbitsmap_ln0" fromId="80" toId="11">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="91" from="fir_str" to="spectopmodule_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="93" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="92" toId="13">
</dataflow>
<dataflow id="94" from="x" to="x_read" fromId="80" toId="13">
</dataflow>
<dataflow id="95" from="i" to="i_0" fromId="19" toId="15">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="96" from="br_ln30" to="i_0" fromId="31" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="98" from="StgValue_97" to="i_0" fromId="97" toId="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="99" from="br_ln30" to="i_0" fromId="14" toId="15">
</dataflow>
<dataflow id="100" from="i_0" to="icmp_ln30" fromId="15" toId="16">
</dataflow>
<dataflow id="102" from="StgValue_101" to="icmp_ln30" fromId="101" toId="16">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="103" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_105" to="empty" fromId="105" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_105" to="empty" fromId="105" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_105" to="empty" fromId="105" toId="17">
</dataflow>
<dataflow id="109" from="icmp_ln30" to="br_ln30" fromId="16" toId="18">
</dataflow>
<dataflow id="110" from="i_0" to="i" fromId="15" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_97" to="i" fromId="97" toId="19">
</dataflow>
<dataflow id="112" from="i" to="zext_ln31" fromId="19" toId="20">
</dataflow>
<dataflow id="113" from="shift_reg" to="shift_reg_addr" fromId="81" toId="21">
</dataflow>
<dataflow id="115" from="StgValue_114" to="shift_reg_addr" fromId="114" toId="21">
</dataflow>
<dataflow id="116" from="zext_ln31" to="shift_reg_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="117" from="shift_reg_addr" to="shift_reg_load" fromId="21" toId="22">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="118" toId="23">
</dataflow>
<dataflow id="121" from="p_str" to="specloopname_ln30" fromId="120" toId="23">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="122" toId="24">
</dataflow>
<dataflow id="124" from="p_str" to="tmp" fromId="120" toId="24">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecPipeline" to="specpipeline_ln31" fromId="125" toId="25">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specpipeline_ln31" fromId="127" toId="25">
</dataflow>
<dataflow id="129" from="StgValue_127" to="specpipeline_ln31" fromId="127" toId="25">
</dataflow>
<dataflow id="130" from="StgValue_127" to="specpipeline_ln31" fromId="127" toId="25">
</dataflow>
<dataflow id="132" from="StgValue_131" to="specpipeline_ln31" fromId="131" toId="25">
</dataflow>
<dataflow id="134" from="p_str1" to="specpipeline_ln31" fromId="133" toId="25">
</dataflow>
<dataflow id="135" from="shift_reg_addr" to="shift_reg_load" fromId="21" toId="26">
</dataflow>
<dataflow id="136" from="i_0" to="zext_ln31_1" fromId="15" toId="27">
</dataflow>
<dataflow id="137" from="shift_reg" to="shift_reg_addr_1" fromId="81" toId="28">
</dataflow>
<dataflow id="138" from="StgValue_114" to="shift_reg_addr_1" fromId="114" toId="28">
</dataflow>
<dataflow id="139" from="zext_ln31_1" to="shift_reg_addr_1" fromId="27" toId="28">
</dataflow>
<dataflow id="140" from="shift_reg_load" to="store_ln31" fromId="26" toId="29">
</dataflow>
<dataflow id="141" from="shift_reg_addr_1" to="store_ln31" fromId="28" toId="29">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecRegionEnd" to="empty_2" fromId="142" toId="30">
</dataflow>
<dataflow id="144" from="p_str" to="empty_2" fromId="120" toId="30">
</dataflow>
<dataflow id="145" from="tmp" to="empty_2" fromId="24" toId="30">
</dataflow>
<dataflow id="146" from="x_read" to="store_ln33" fromId="13" toId="32">
</dataflow>
<dataflow id="148" from="StgValue_147" to="store_ln33" fromId="147" toId="32">
</dataflow>
<dataflow id="149" from="StgValue_131" to="acc_0" fromId="131" toId="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="150" from="br_ln37" to="acc_0" fromId="33" toId="34">
</dataflow>
<dataflow id="151" from="acc" to="acc_0" fromId="52" toId="34">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="br_ln37" to="acc_0" fromId="54" toId="34">
<BackEdge/>
</dataflow>
<dataflow id="154" from="StgValue_153" to="i_1" fromId="153" toId="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="155" from="br_ln37" to="i_1" fromId="33" toId="35">
</dataflow>
<dataflow id="156" from="i_2" to="i_1" fromId="44" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="157" from="br_ln37" to="i_1" fromId="54" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="159" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_2" fromId="158" toId="36">
</dataflow>
<dataflow id="160" from="i_1" to="tmp_2" fromId="35" toId="36">
</dataflow>
<dataflow id="162" from="StgValue_161" to="tmp_2" fromId="161" toId="36">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecLoopTripCount" to="empty_3" fromId="103" toId="37">
</dataflow>
<dataflow id="165" from="StgValue_164" to="empty_3" fromId="164" toId="37">
</dataflow>
<dataflow id="166" from="StgValue_164" to="empty_3" fromId="164" toId="37">
</dataflow>
<dataflow id="167" from="StgValue_164" to="empty_3" fromId="164" toId="37">
</dataflow>
<dataflow id="168" from="tmp_2" to="br_ln37" fromId="36" toId="38">
</dataflow>
<dataflow id="169" from="i_1" to="zext_ln38" fromId="35" toId="39">
</dataflow>
<dataflow id="170" from="shift_reg" to="shift_reg_addr_2" fromId="81" toId="40">
</dataflow>
<dataflow id="171" from="StgValue_114" to="shift_reg_addr_2" fromId="114" toId="40">
</dataflow>
<dataflow id="172" from="zext_ln38" to="shift_reg_addr_2" fromId="39" toId="40">
</dataflow>
<dataflow id="173" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="40" toId="41">
</dataflow>
<dataflow id="174" from="c" to="c_addr" fromId="82" toId="42">
</dataflow>
<dataflow id="175" from="StgValue_114" to="c_addr" fromId="114" toId="42">
</dataflow>
<dataflow id="176" from="zext_ln38" to="c_addr" fromId="39" toId="42">
</dataflow>
<dataflow id="177" from="c_addr" to="c_load" fromId="42" toId="43">
</dataflow>
<dataflow id="178" from="i_1" to="i_2" fromId="35" toId="44">
</dataflow>
<dataflow id="180" from="StgValue_179" to="i_2" fromId="179" toId="44">
</dataflow>
<dataflow id="181" from="shift_reg_addr_2" to="shift_reg_load_1" fromId="40" toId="45">
</dataflow>
<dataflow id="182" from="c_addr" to="c_load" fromId="42" toId="46">
</dataflow>
<dataflow id="183" from="c_load" to="sext_ln38" fromId="46" toId="47">
</dataflow>
<dataflow id="184" from="shift_reg_load_1" to="mul_ln38" fromId="45" toId="48">
</dataflow>
<dataflow id="185" from="sext_ln38" to="mul_ln38" fromId="47" toId="48">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopName" to="specloopname_ln37" fromId="118" toId="49">
</dataflow>
<dataflow id="188" from="p_str2" to="specloopname_ln37" fromId="187" toId="49">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecRegionBegin" to="tmp_1" fromId="122" toId="50">
</dataflow>
<dataflow id="190" from="p_str2" to="tmp_1" fromId="187" toId="50">
</dataflow>
<dataflow id="191" from="_ssdm_op_SpecPipeline" to="specpipeline_ln38" fromId="125" toId="51">
</dataflow>
<dataflow id="192" from="StgValue_127" to="specpipeline_ln38" fromId="127" toId="51">
</dataflow>
<dataflow id="193" from="StgValue_127" to="specpipeline_ln38" fromId="127" toId="51">
</dataflow>
<dataflow id="194" from="StgValue_127" to="specpipeline_ln38" fromId="127" toId="51">
</dataflow>
<dataflow id="195" from="StgValue_131" to="specpipeline_ln38" fromId="131" toId="51">
</dataflow>
<dataflow id="196" from="p_str1" to="specpipeline_ln38" fromId="133" toId="51">
</dataflow>
<dataflow id="197" from="mul_ln38" to="acc" fromId="48" toId="52">
</dataflow>
<dataflow id="198" from="acc_0" to="acc" fromId="34" toId="52">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecRegionEnd" to="empty_4" fromId="142" toId="53">
</dataflow>
<dataflow id="200" from="p_str2" to="empty_4" fromId="187" toId="53">
</dataflow>
<dataflow id="201" from="tmp_1" to="empty_4" fromId="50" toId="53">
</dataflow>
<dataflow id="203" from="_ssdm_op_Write.ap_auto.i32P" to="write_ln41" fromId="202" toId="55">
</dataflow>
<dataflow id="204" from="y" to="write_ln41" fromId="79" toId="55">
</dataflow>
<dataflow id="205" from="acc_0" to="write_ln41" fromId="34" toId="55">
</dataflow>
<dataflow id="206" from="icmp_ln30" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="207" from="icmp_ln30" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="208" from="tmp_2" to="StgValue_5" fromId="36" toId="5">
</dataflow>
<dataflow id="209" from="tmp_2" to="StgValue_6" fromId="36" toId="6">
</dataflow>
<dataflow id="210" from="tmp_2" to="StgValue_7" fromId="36" toId="7">
</dataflow>
<dataflow id="211" from="tmp_2" to="StgValue_8" fromId="36" toId="8">
</dataflow>
</dataflows>


</stg>
