Analysis & Synthesis report for Thesis_Project
Tue Dec 03 18:40:23 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state
  9. State Machine - |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state
 10. State Machine - |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state
 11. State Machine - |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Parameter Settings for User Entity Instance: Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK
 19. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ"
 20. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"
 21. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|compare_5bit:COMPARE_5BITS_BLOCK"
 22. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK"
 23. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK"
 24. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE"
 25. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK"
 26. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK"
 27. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX"
 28. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE"
 29. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK"
 30. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance"
 31. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|check_mux:over_select|mux2to1_32bit:over_select"
 32. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|mux2to1_32bit:srl_select"
 33. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|mux2to1_32bit:sll_select"
 34. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|comparator_32bit:check_inst"
 35. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift16"
 36. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift8"
 37. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift4"
 38. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift2"
 39. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift1"
 40. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift16_inst"
 41. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift8_inst"
 42. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift4_inst"
 43. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift2_inst"
 44. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift1_inst"
 45. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift16_inst"
 46. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift8_inst"
 47. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift4_inst"
 48. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift2_inst"
 49. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift1_inst"
 50. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst"
 51. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst"
 52. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst"
 53. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst"
 54. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed|mag_comparator_4bit_slave:gen_compare32[29].slave_inst"
 55. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed"
 56. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned|mag_comparator_4bit_slave:gen_compare32[30].slave_inst"
 57. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2|MUX2TO1_1BIT:IMM0"
 58. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_1BIT:Comp1"
 59. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst"
 60. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2"
 61. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT"
 62. Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK"
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Messages
 65. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+-------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Tue Dec 03 18:40:23 2024           ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                       ; Thesis_Project                                  ;
; Top-level Entity Name               ; wrapper_Thesis_Project                          ;
; Family                              ; Cyclone V                                       ;
; Logic utilization (in ALMs)         ; N/A                                             ;
; Total registers                     ; 2980                                            ;
; Total pins                          ; 83                                              ;
; Total virtual pins                  ; 0                                               ;
; Total block memory bits             ; 0                                               ;
; Total DSP Blocks                    ; 0                                               ;
; Total HSSI RX PCSs                  ; 0                                               ;
; Total HSSI PMA RX Deserializers     ; 0                                               ;
; Total HSSI PMA RX ATT Deserializers ; 0                                               ;
; Total HSSI TX PCSs                  ; 0                                               ;
; Total HSSI PMA TX Serializers       ; 0                                               ;
; Total HSSI PMA TX ATT Serializers   ; 0                                               ;
; Total PLLs                          ; 0                                               ;
; Total DLLs                          ; 0                                               ;
+-------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Option                                                                          ; Setting                ; Default Value      ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Device                                                                          ; 5CSXFC5D6F31C6         ;                    ;
; Top-level entity name                                                           ; wrapper_Thesis_Project ; Thesis_Project     ;
; Family name                                                                     ; Cyclone V              ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                    ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                     ; On                 ;
; Enable compact report table                                                     ; Off                    ; Off                ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                ;
; Preserve fewer node names                                                       ; On                     ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                    ; Off                ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                   ; Auto               ;
; Safe State Machine                                                              ; Off                    ; Off                ;
; Extract Verilog State Machines                                                  ; On                     ; On                 ;
; Extract VHDL State Machines                                                     ; On                     ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                 ;
; Parallel Synthesis                                                              ; On                     ; On                 ;
; DSP Block Balancing                                                             ; Auto                   ; Auto               ;
; NOT Gate Push-Back                                                              ; On                     ; On                 ;
; Power-Up Don't Care                                                             ; On                     ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                ;
; Remove Duplicate Registers                                                      ; On                     ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                ;
; Ignore SOFT Buffers                                                             ; On                     ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                ;
; Optimization Technique                                                          ; Balanced               ; Balanced           ;
; Carry Chain Length                                                              ; 70                     ; 70                 ;
; Auto Carry Chains                                                               ; On                     ; On                 ;
; Auto Open-Drain Pins                                                            ; On                     ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                ;
; Auto ROM Replacement                                                            ; On                     ; On                 ;
; Auto RAM Replacement                                                            ; On                     ; On                 ;
; Auto DSP Block Replacement                                                      ; On                     ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                 ;
; Strict RAM Replacement                                                          ; Off                    ; Off                ;
; Allow Synchronous Control Signals                                               ; On                     ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                ;
; Auto Resource Sharing                                                           ; Off                    ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                ;
; Timing-Driven Synthesis                                                         ; On                     ; On                 ;
; Report Parameter Settings                                                       ; On                     ; On                 ;
; Report Source Assignments                                                       ; On                     ; On                 ;
; Report Connectivity Checks                                                      ; On                     ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation     ; Normal compilation ;
; HDL message level                                                               ; Level2                 ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                ;
; Clock MUX Protection                                                            ; On                     ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                ;
; Block Design Naming                                                             ; Auto                   ; Auto               ;
; SDC constraint protection                                                       ; Off                    ; Off                ;
; Synthesis Effort                                                                ; Auto                   ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                 ;
; Synthesis Seed                                                                  ; 1                      ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                    ; Off                ;
+---------------------------------------------------------------------------------+------------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 32     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; RISC_V/xor_comp.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/xor_comp.sv                   ;         ;
; RISC_V/xor_32bit.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/xor_32bit.sv                  ;         ;
; RISC_V/wb_cycle.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/wb_cycle.sv                   ;         ;
; RISC_V/sub_comp.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/sub_comp.sv                   ;         ;
; RISC_V/store_inst.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/store_inst.sv                 ;         ;
; RISC_V/srl_32bit.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/srl_32bit.sv                  ;         ;
; RISC_V/sra_32bit.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/sra_32bit.sv                  ;         ;
; RISC_V/slt_sltu_comp.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/slt_sltu_comp.sv              ;         ;
; RISC_V/shift_overflow.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_overflow.sv             ;         ;
; RISC_V/shift_left_32bit.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_left_32bit.sv           ;         ;
; RISC_V/shift_comp.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/shift_comp.sv                 ;         ;
; RISC_V/regfile.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/regfile.sv                    ;         ;
; RISC_V/pipeline_riscv_mod2.sv        ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/pipeline_riscv_mod2.sv        ;         ;
; RISC_V/or_comp.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/or_comp.sv                    ;         ;
; RISC_V/or_32bit.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/or_32bit.sv                   ;         ;
; RISC_V/mux10to1_32bit.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux10to1_32bit.sv             ;         ;
; RISC_V/mux3to1_32bit.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux3to1_32bit.sv              ;         ;
; RISC_V/mux2to1_32bit.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mux2to1_32bit.sv              ;         ;
; RISC_V/MUX2TO1_5BITLOW.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/MUX2TO1_5BITLOW.sv            ;         ;
; RISC_V/MUX2TO1_1BIT.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/MUX2TO1_1BIT.sv               ;         ;
; RISC_V/mem_cycle.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mem_cycle.sv                  ;         ;
; RISC_V/mag_comparator_4bit_slave.sv  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mag_comparator_4bit_slave.sv  ;         ;
; RISC_V/mag_comparator_4bit_master.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/mag_comparator_4bit_master.sv ;         ;
; RISC_V/load_inst.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/load_inst.sv                  ;         ;
; RISC_V/inverter_32bit.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/inverter_32bit.sv             ;         ;
; RISC_V/imm_gen.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imm_gen.sv                    ;         ;
; RISC_V/imem.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/imem.sv                       ;         ;
; RISC_V/fulladder_1bit.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fulladder_1bit.sv             ;         ;
; RISC_V/forward_ctr_unit.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/forward_ctr_unit.sv           ;         ;
; RISC_V/fetch_cycle.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/fetch_cycle.sv                ;         ;
; RISC_V/execute_cycle.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/execute_cycle.sv              ;         ;
; RISC_V/dmem.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/dmem.sv                       ;         ;
; RISC_V/decode_hex.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_hex.sv                 ;         ;
; RISC_V/decode_cycle.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/decode_cycle.sv               ;         ;
; RISC_V/D_FF_32bit.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/D_FF_32bit.sv                 ;         ;
; RISC_V/ctrl_unit.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/ctrl_unit.sv                  ;         ;
; RISC_V/Comparator_Un.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_Un.sv              ;         ;
; RISC_V/Comparator_S.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/Comparator_S.sv               ;         ;
; RISC_V/comparator_32bit.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/comparator_32bit.sv           ;         ;
; RISC_V/check_mux.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/check_mux.sv                  ;         ;
; RISC_V/branch_detect_unit.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_detect_unit.sv         ;         ;
; RISC_V/branch_comparator.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/branch_comparator.sv          ;         ;
; RISC_V/and_comp.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/and_comp.sv                   ;         ;
; RISC_V/and_32bit.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/and_32bit.sv                  ;         ;
; RISC_V/alu_component.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/alu_component.sv              ;         ;
; RISC_V/adder_32bit.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/adder_32bit.sv                ;         ;
; RISC_V/adder_1bit.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/adder_1bit.sv                 ;         ;
; RISC_V/add_comp.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/RISC_V/add_comp.sv                   ;         ;
; uart_start_bit_detect.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/uart_start_bit_detect.sv             ;         ;
; tx_fsm.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/tx_fsm.sv                            ;         ;
; transmit_FIFO.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/transmit_FIFO.sv                     ;         ;
; transfer_validate.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/transfer_validate.sv                 ;         ;
; shift_register_wr.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_wr.sv                 ;         ;
; shift_register_rd.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/shift_register_rd.sv                 ;         ;
; rx_fsm.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/rx_fsm.sv                            ;         ;
; register_enable_only.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/register_enable_only.sv              ;         ;
; receive_FIFO.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/receive_FIFO.sv                      ;         ;
; FSM_AHB.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/FSM_AHB.sv                           ;         ;
; EncoderDataLength.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/EncoderDataLength.sv                 ;         ;
; DataLengthDecoder.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/DataLengthDecoder.sv                 ;         ;
; D_FF_32bit_with_Sel.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_32bit_with_Sel.sv               ;         ;
; D_FF_12bit.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_12bit.sv                        ;         ;
; D_FF_8bit.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_8bit.sv                         ;         ;
; D_FF_1bit_with_Sel.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_1bit_with_Sel.sv                ;         ;
; D_FF_1bit.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/D_FF_1bit.sv                         ;         ;
; custom_fsm_wr_rd.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/custom_fsm_wr_rd.sv                  ;         ;
; BAUD_RATE_GENERATOR.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/BAUD_RATE_GENERATOR.sv               ;         ;
; baud_rate_divisor.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/baud_rate_divisor.sv                 ;         ;
; APB_UART.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/APB_UART.sv                          ;         ;
; apb_interface.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/apb_interface.sv                     ;         ;
; AHB_SLAVE.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_SLAVE.sv                         ;         ;
; AHB_APB_UART.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/AHB_APB_UART.sv                      ;         ;
; address_decode.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/address_decode.sv                    ;         ;
; Thesis_Project.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/Thesis_Project.sv                    ;         ;
; fifo_read_memory.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/fifo_read_memory.sv                  ;         ;
; compare_5bit.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/compare_5bit.sv                      ;         ;
; encoder_method.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/encoder_method.sv                    ;         ;
; wrapper_Thesis_Project.sv            ; yes             ; User SystemVerilog HDL File  ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/wrapper_Thesis_Project.sv            ;         ;
; risc_v/imem_data.txt                 ; yes             ; Auto-Found File              ; C:/Users/24h/Desktop/HK241/Capstone_Project_3/risc_v/imem_data.txt                 ;         ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 5390           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 8394           ;
;     -- 7 input functions                    ; 16             ;
;     -- 6 input functions                    ; 2187           ;
;     -- 5 input functions                    ; 2724           ;
;     -- 4 input functions                    ; 2206           ;
;     -- <=3 input functions                  ; 1261           ;
;                                             ;                ;
; Dedicated logic registers                   ; 2980           ;
;                                             ;                ;
; I/O pins                                    ; 83             ;
; Total DSP Blocks                            ; 0              ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2980           ;
; Total fan-out                               ; 49882          ;
; Average fan-out                             ; 4.32           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                     ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                ; Library Name ;
+--------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |wrapper_Thesis_Project                                                        ; 8394 (0)          ; 2980 (0)     ; 0                 ; 0          ; 83   ; 0            ; |wrapper_Thesis_Project                                                                                                                                                                                                                                            ; work         ;
;    |Thesis_Project:THESIS_PROJECT_BLOCK|                                       ; 8380 (0)          ; 2980 (0)     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK                                                                                                                                                                                                        ; work         ;
;       |AHB_APB_UART:AHB_APB_UART_BLOCK|                                        ; 63 (0)            ; 63 (0)       ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK                                                                                                                                                                        ; work         ;
;          |AHB_SLAVE:AHB_APB_BRIDGE|                                            ; 56 (1)            ; 58 (1)       ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE                                                                                                                                               ; work         ;
;             |D_FF_1bit:D_FF_PENABLE|                                           ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE                                                                                                                        ; work         ;
;             |D_FF_1bit_with_Sel:D_FF_PSELX|                                    ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX                                                                                                                 ; work         ;
;             |D_FF_1bit_with_Sel:D_FF_PWRITE|                                   ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE                                                                                                                ; work         ;
;             |D_FF_32bit_with_Sel:D_FF_PADDR|                                   ; 1 (1)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR                                                                                                                ; work         ;
;             |FSM_AHB:State_machine|                                            ; 10 (10)           ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine                                                                                                                         ; work         ;
;             |address_decode:Address_decode|                                    ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|address_decode:Address_decode                                                                                                                 ; work         ;
;             |encoder_method:ENCODER_METHOD_ADDRESS|                            ; 32 (32)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS                                                                                                         ; work         ;
;             |register_enable_only:RDATA_BLOCK|                                 ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK                                                                                                              ; work         ;
;          |APB_UART:APB_UART_BLOCK|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK                                                                                                                                                ; work         ;
;             |apb_interface:APB_INTERFACE_BLOCK|                                ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK                                                                                                              ; work         ;
;       |mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT|                               ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT                                                                                                                                                               ; work         ;
;       |pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|                                ; 8308 (0)          ; 2917 (0)     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2                                                                                                                                                                ; work         ;
;          |decode_cycle:ID_instance|                                            ; 852 (2)           ; 1194 (202)   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance                                                                                                                                       ; work         ;
;             |ctrl_unit:ctr_inst|                                               ; 44 (44)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|ctrl_unit:ctr_inst                                                                                                                    ; work         ;
;             |imm_gen:imm_inst|                                                 ; 36 (22)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst                                                                                                                      ; work         ;
;                |MUX2TO1_1BIT:Comp1|                                            ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_1BIT:Comp1                                                                                                   ; work         ;
;                |MUX2TO1_5BITLOW:Comp2|                                         ; 8 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2                                                                                                ; work         ;
;                   |MUX2TO1_1BIT:IMM0|                                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2|MUX2TO1_1BIT:IMM0                                                                              ; work         ;
;             |mux2to1_32bit:sel_rd_inst1|                                       ; 352 (352)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|mux2to1_32bit:sel_rd_inst1                                                                                                            ; work         ;
;             |mux2to1_32bit:sel_rd_inst2|                                       ; 352 (352)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|mux2to1_32bit:sel_rd_inst2                                                                                                            ; work         ;
;             |regfile:regfile_inst|                                             ; 66 (66)           ; 992 (992)    ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst                                                                                                                  ; work         ;
;          |execute_cycle:EX_instance|                                           ; 748 (27)          ; 115 (115)    ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance                                                                                                                                      ; work         ;
;             |alu_component:alu_inst|                                           ; 507 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst                                                                                                               ; work         ;
;                |add_comp:add_func|                                             ; 50 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func                                                                                             ; work         ;
;                   |adder_32bit:add_inst|                                       ; 50 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst                                                                        ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[0].fulladder_inst_0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[0].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[11].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[11].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0| ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0| ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0| ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0| ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[2].fulladder_inst_0|  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[2].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[30].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[30].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[3].fulladder_inst_0|  ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[3].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0|  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0|  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0|  ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0                 ; work         ;
;                |mux10to1_32bit:select_inst|                                    ; 194 (194)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|mux10to1_32bit:select_inst                                                                                    ; work         ;
;                |shift_comp:shift_comp|                                         ; 176 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp                                                                                         ; work         ;
;                   |shift_left_32bit:sll_inst|                                  ; 74 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst                                                               ; work         ;
;                      |mux2to1_32bit:shift16_inst|                              ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift16_inst                                    ; work         ;
;                      |mux2to1_32bit:shift1_inst|                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift1_inst                                     ; work         ;
;                      |mux2to1_32bit:shift2_inst|                               ; 34 (34)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift2_inst                                     ; work         ;
;                      |mux2to1_32bit:shift4_inst|                               ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift4_inst                                     ; work         ;
;                      |mux2to1_32bit:shift8_inst|                               ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift8_inst                                     ; work         ;
;                   |shift_overflow:result_inst|                                 ; 10 (8)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst                                                              ; work         ;
;                      |mux2to1_32bit:sll_select|                                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|mux2to1_32bit:sll_select                                     ; work         ;
;                      |mux2to1_32bit:srl_select|                                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|mux2to1_32bit:srl_select                                     ; work         ;
;                   |sra_32bit:sra_inst|                                         ; 13 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst                                                                      ; work         ;
;                      |mux2to1_32bit:shift4_inst|                               ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:shift4_inst                                            ; work         ;
;                      |mux2to1_32bit:shift8_inst|                               ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:shift8_inst                                            ; work         ;
;                   |srl_32bit:srl_inst|                                         ; 79 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst                                                                      ; work         ;
;                      |mux2to1_32bit:shift16_inst|                              ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift16_inst                                           ; work         ;
;                      |mux2to1_32bit:shift1_inst|                               ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift1_inst                                            ; work         ;
;                      |mux2to1_32bit:shift2_inst|                               ; 36 (36)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift2_inst                                            ; work         ;
;                      |mux2to1_32bit:shift4_inst|                               ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift4_inst                                            ; work         ;
;                      |mux2to1_32bit:shift8_inst|                               ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift8_inst                                            ; work         ;
;                |slt_sltu_comp:sl_func|                                         ; 33 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func                                                                                         ; work         ;
;                   |comparator_32bit:comparator_inst|                           ; 33 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst                                                        ; work         ;
;                      |mag_comparator_4bit_slave:gen_compare32[30].slave_inst|  ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[30].slave_inst ; work         ;
;                      |mag_comparator_4bit_slave:gen_compare32[6].slave_inst|   ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst|mag_comparator_4bit_slave:gen_compare32[6].slave_inst  ; work         ;
;                |sub_comp:sub_func|                                             ; 41 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func                                                                                             ; work         ;
;                   |adder_32bit:add_inst|                                       ; 41 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst                                                                        ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0| ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0| ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[1].fulladder_inst_0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[1].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0| ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0| ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0| ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[2].fulladder_inst_0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[2].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[30].fulladder_inst_0| ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[30].fulladder_inst_0                ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[3].fulladder_inst_0|  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[3].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0|  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0                 ; work         ;
;                      |fulladder_1bit:gen_fulladder32_low[9].fulladder_inst_0|  ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst|fulladder_1bit:gen_fulladder32_low[9].fulladder_inst_0                 ; work         ;
;                |xor_comp:xor_func|                                             ; 13 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|xor_comp:xor_func                                                                                             ; work         ;
;                   |xor_32bit:xor_inst|                                         ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|xor_comp:xor_func|xor_32bit:xor_inst                                                                          ; work         ;
;             |branch_comparator:brc_inst|                                       ; 40 (1)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst                                                                                                           ; work         ;
;                |Comparator_S:Signed|                                           ; 19 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed                                                                                       ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[29].slave_inst|     ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed|mag_comparator_4bit_slave:gen_compare32[29].slave_inst                                ; work         ;
;                |Comparator_Un:Unsigned|                                        ; 20 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned                                                                                    ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[30].slave_inst|     ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned|mag_comparator_4bit_slave:gen_compare32[30].slave_inst                             ; work         ;
;                   |mag_comparator_4bit_slave:gen_compare32[6].slave_inst|      ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned|mag_comparator_4bit_slave:gen_compare32[6].slave_inst                              ; work         ;
;             |mux2to1_32bit:select_b_inst|                                      ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux2to1_32bit:select_b_inst                                                                                                          ; work         ;
;             |mux3to1_32bit:sel_forwardA_inst|                                  ; 36 (36)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:sel_forwardA_inst                                                                                                      ; work         ;
;             |mux3to1_32bit:sel_forwardB_inst|                                  ; 35 (35)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:sel_forwardB_inst                                                                                                      ; work         ;
;             |mux3to1_32bit:select_a_inst|                                      ; 71 (71)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst                                                                                                          ; work         ;
;          |fetch_cycle:IF_instance|                                             ; 142 (1)           ; 126 (94)     ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance                                                                                                                                        ; work         ;
;             |D_FF_32bit:PC_inst|                                               ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst                                                                                                                     ; work         ;
;             |adder_32bit:FA_inst|                                              ; 35 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst                                                                                                                    ; work         ;
;                |adder_1bit:adder_inst|                                         ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|adder_1bit:adder_inst                                                                                              ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[10].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[11].fulladder_inst_0|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[11].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[12].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[13].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[14].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[14].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[15].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[16].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[16].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[17].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[18].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[19].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[20].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[21].fulladder_inst_0|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[21].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[22].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[23].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[24].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[25].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[26].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[26].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0|       ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[27].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[28].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[29].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[30].fulladder_inst_0|       ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[30].fulladder_inst_0                                                            ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[4].fulladder_inst_0                                                             ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[5].fulladder_inst_0                                                             ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[6].fulladder_inst_0                                                             ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0|        ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[7].fulladder_inst_0                                                             ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[8].fulladder_inst_0                                                             ; work         ;
;                |fulladder_1bit:gen_fulladder32_low[9].fulladder_inst_0|        ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[9].fulladder_inst_0                                                             ; work         ;
;             |imem:i_inst|                                                      ; 104 (104)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst                                                                                                                            ; work         ;
;          |forward_ctr_unit:fwr_inst|                                           ; 15 (15)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst                                                                                                                                      ; work         ;
;          |mem_cycle:MEM_instance|                                              ; 6519 (3)          ; 1482 (106)   ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance                                                                                                                                         ; work         ;
;             |dmem:dmem_inst|                                                   ; 6516 (6454)       ; 1376 (1376)  ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst                                                                                                                          ; work         ;
;                |load_inst:LOAD_DAT|                                            ; 30 (30)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|load_inst:LOAD_DAT                                                                                                       ; work         ;
;                |store_inst:STORE_DAT|                                          ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT                                                                                                     ; work         ;
;          |wb_cycle:WB_instance|                                                ; 32 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|wb_cycle:WB_instance                                                                                                                                           ; work         ;
;             |mux3to1_32bit:select_inst|                                        ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|wb_cycle:WB_instance|mux3to1_32bit:select_inst                                                                                                                 ; work         ;
;    |decode_hex:hex0_inst|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|decode_hex:hex0_inst                                                                                                                                                                                                                       ; work         ;
;    |decode_hex:hex1_inst|                                                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |wrapper_Thesis_Project|decode_hex:hex1_inst                                                                                                                                                                                                                       ; work         ;
+--------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state                                                                                                                         ;
+-------------------------+-----------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+--------------------+
; Name                    ; present_state.TIMEOUT ; present_state.ERROR ; present_state.STOP_1 ; present_state.STOP_0 ; present_state.PARITY ; present_state.DATA_IS_8 ; present_state.DATA_IS_7 ; present_state.DATA_IS_6 ; present_state.DATA_IS_5 ; present_state.START ; present_state.IDLE ;
+-------------------------+-----------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+--------------------+
; present_state.IDLE      ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 0                  ;
; present_state.START     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 1                   ; 1                  ;
; present_state.DATA_IS_5 ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 1                       ; 0                   ; 1                  ;
; present_state.DATA_IS_6 ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 1                       ; 0                       ; 0                   ; 1                  ;
; present_state.DATA_IS_7 ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 1                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.DATA_IS_8 ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 1                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.PARITY    ; 0                     ; 0                   ; 0                    ; 0                    ; 1                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.STOP_0    ; 0                     ; 0                   ; 0                    ; 1                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.STOP_1    ; 0                     ; 0                   ; 1                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.ERROR     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
; present_state.TIMEOUT   ; 1                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                       ; 0                       ; 0                   ; 1                  ;
+-------------------------+-----------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+-------------------------+-------------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state                                                                                                                                                                      ;
+----------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+
; Name                 ; present_state.ERROR ; present_state.STOP_1 ; present_state.STOP_0 ; present_state.PARITY ; present_state.DATA7 ; present_state.DATA6 ; present_state.DATA5 ; present_state.DATA4 ; present_state.DATA3 ; present_state.DATA2 ; present_state.DATA1 ; present_state.DATA0 ; present_state.START ; present_state.IDLE ;
+----------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+
; present_state.IDLE   ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ;
; present_state.START  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                  ;
; present_state.DATA0  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                  ;
; present_state.DATA1  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA2  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA3  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA4  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA5  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA6  ; 0                   ; 0                    ; 0                    ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.DATA7  ; 0                   ; 0                    ; 0                    ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.PARITY ; 0                   ; 0                    ; 0                    ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.STOP_0 ; 0                   ; 0                    ; 1                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.STOP_1 ; 0                   ; 1                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
; present_state.ERROR  ; 1                   ; 0                    ; 0                    ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ;
+----------------------+---------------------+----------------------+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state ;
+---------------------+--------------------+---------------------+---------------------+---------------------+--------------------+---------------------+-----------------------------------+
; Name                ; present_state.IDLE ; present_state.ERROR ; present_state.WWAIT ; present_state.RWAIT ; present_state.READ ; present_state.TRANS ; present_state.INIT                ;
+---------------------+--------------------+---------------------+---------------------+---------------------+--------------------+---------------------+-----------------------------------+
; present_state.INIT  ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                                 ;
; present_state.TRANS ; 0                  ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 1                                 ;
; present_state.READ  ; 0                  ; 0                   ; 0                   ; 0                   ; 1                  ; 0                   ; 1                                 ;
; present_state.RWAIT ; 0                  ; 0                   ; 0                   ; 1                   ; 0                  ; 0                   ; 1                                 ;
; present_state.WWAIT ; 0                  ; 0                   ; 1                   ; 0                   ; 0                  ; 0                   ; 1                                 ;
; present_state.ERROR ; 0                  ; 1                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                                 ;
; present_state.IDLE  ; 1                  ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                                 ;
+---------------------+--------------------+---------------------+---------------------+---------------------+--------------------+---------------------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state                                                                ;
+---------------------------+---------------------------+-------------------------+------------------------+--------------------------+--------------------------+------------------------+-----------------------+-----------------------+
; Name                      ; present_state.ST_WENABLEP ; present_state.ST_WRITEP ; present_state.ST_WWAIT ; present_state.ST_WENABLE ; present_state.ST_RENABLE ; present_state.ST_WRITE ; present_state.ST_READ ; present_state.ST_IDLE ;
+---------------------------+---------------------------+-------------------------+------------------------+--------------------------+--------------------------+------------------------+-----------------------+-----------------------+
; present_state.ST_IDLE     ; 0                         ; 0                       ; 0                      ; 0                        ; 0                        ; 0                      ; 0                     ; 0                     ;
; present_state.ST_READ     ; 0                         ; 0                       ; 0                      ; 0                        ; 0                        ; 0                      ; 1                     ; 1                     ;
; present_state.ST_WRITE    ; 0                         ; 0                       ; 0                      ; 0                        ; 0                        ; 1                      ; 0                     ; 1                     ;
; present_state.ST_RENABLE  ; 0                         ; 0                       ; 0                      ; 0                        ; 1                        ; 0                      ; 0                     ; 1                     ;
; present_state.ST_WENABLE  ; 0                         ; 0                       ; 0                      ; 1                        ; 0                        ; 0                      ; 0                     ; 1                     ;
; present_state.ST_WWAIT    ; 0                         ; 0                       ; 1                      ; 0                        ; 0                        ; 0                      ; 0                     ; 1                     ;
; present_state.ST_WRITEP   ; 0                         ; 1                       ; 0                      ; 0                        ; 0                        ; 0                      ; 0                     ; 1                     ;
; present_state.ST_WENABLEP ; 1                         ; 0                       ; 0                      ; 0                        ; 0                        ; 0                      ; 0                     ; 1                     ;
+---------------------------+---------------------------+-------------------------+------------------------+--------------------------+--------------------------+------------------------+-----------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                      ; Latch Enable Signal                                                                                                     ; Free of Timing Hazards ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------+
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][0] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][1] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][2] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][3] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][4] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][5] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][6] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[0][7] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][0] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][1] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][2] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][3] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][4] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][5] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][6] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[1][7] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][0] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][1] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][2] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][3] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][4] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][5] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][6] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[2][7] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][0] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][1] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][2] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][3] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][4] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][5] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][6] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|temp_ld[3][7] ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_mem_en[0]     ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[21]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[20]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[22]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[23]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[24]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]         ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[0]         ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[6]         ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[5]         ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[4]         ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]         ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[2]         ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[15]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[16]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[17]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[18]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[19]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[12]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[14]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[13]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[30]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[7]         ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[8]         ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[9]         ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[10]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[11]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[25]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[26]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[27]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[28]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[29]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[31]        ; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|always0 ; yes                    ;
; Number of user-specified and inferred latches = 64                                                                              ;                                                                                                                         ;                        ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                         ; Reason for Removal                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[2,3]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|HRESP[1]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0,1]                                                                              ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[0..7]                                          ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0..11]                                      ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[0..4]                                               ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[0..4]                                           ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0..7]                                               ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[0]                                              ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][6]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][4]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][3]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][1]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][7]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][6]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][5]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][4]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][3]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][2]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][1]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][0]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][6]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][5]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][4]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][3]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][2]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][1]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][7]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][6]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][5]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][4]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][3]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][2]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][1]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][0]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][7]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][6]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][5]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][4]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][3]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][2]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][1]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][0]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][7]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][6]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][5]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][4]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][3]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][2]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][1]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][0]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][7]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][6]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][5]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][4]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][3]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][2]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][1]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][0]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][7]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][6]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][5]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][4]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][3]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][2]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][1]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][0]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][7]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][6]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][5]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][4]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][3]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][2]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][1]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][0]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][7]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][6]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][5]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][4]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][3]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][2]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][1]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][0]                                                     ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][7]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][6]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][5]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][4]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][3]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][2]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][1]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][0]                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_i[1..4]                                           ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0..7]                                         ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0..12]                         ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][11]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][10]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][9]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][8]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][7]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][6]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][5]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][4]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][3]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][2]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][1]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][0]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][11]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][10]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][9]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][8]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][7]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][6]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][5]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][4]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][3]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][2]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][1]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][0]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][11]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][10]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][9]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][8]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][7]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][6]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][5]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][4]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][3]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][2]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][1]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][0]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][11]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][10]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][9]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][8]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][7]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][6]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][5]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][4]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][3]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][2]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][1]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][0]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][11]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][10]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][9]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][8]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][7]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][6]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][5]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][4]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][3]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][2]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][1]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][0]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][11]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][10]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][9]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][8]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][7]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][6]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][5]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][4]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][3]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][2]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][1]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][0]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][11]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][10]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][9]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][8]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][7]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][6]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][5]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][4]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][3]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][2]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][1]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][0]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][11]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][10]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][9]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][8]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][7]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][6]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][5]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][4]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][3]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][2]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][1]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][0]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][11]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][10]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][9]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][8]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][7]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][6]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][5]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][4]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][3]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][2]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][1]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][0]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][11]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][10]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][9]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][8]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][7]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][6]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][5]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][4]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][3]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][2]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][1]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[9][0]                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[10][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[11][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[12][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[13][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[14][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[15][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[16][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[17][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[18][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[19][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[20][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[21][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[22][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[23][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[24][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[25][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[26][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[27][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[28][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[29][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[30][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][11]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][10]                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][9]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][8]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][6]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][5]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][4]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][3]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][2]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][1]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[31][0]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1..11]                                  ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[0..4]                                               ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[0..5]                                            ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx                                 ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|start_bit_detected                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|sampling                                ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|shift_reg[0..11]                        ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|bit_count[0..3]                         ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                               ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0..7]                                     ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|cd[0..12]                                               ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out       ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[0..3] ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA|mid_pwdata[0..7]                                           ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|state[0..3]                                             ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[4,5,7,9..31]                                     ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[4,5,7,9..31]                                          ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[0]                                                 ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]            ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[1]                                      ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[0] ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[1]                                                      ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[0]                 ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[8]                                               ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[6]          ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[8]                                                    ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[6]               ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_pc_four[1]                                                                    ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_pc[1]                                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_pc_four[0]                                                                    ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_pc[0]                                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_wb_en[1]                                                                      ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_ex_en[0]                                 ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc_four[0]                                                                     ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc[0]                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc_four[1]                                                                     ; Merged with Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|ID_pc[1]                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[0]                                      ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[0]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][0]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][1]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][2]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][3]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][4]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][5]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][6]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][7]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][8]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][9]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][10]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][11]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][12]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][13]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][14]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][15]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][16]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][17]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][18]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][19]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][20]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][21]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][22]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][23]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][24]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][25]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][26]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][27]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][28]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][29]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][30]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst|mem[0][31]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~13                                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~14                                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~15                                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~16                                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~17                                                      ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state~4                                                       ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state~5                                                       ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state~6                                                       ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state~7                                                       ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state~4                                   ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state~5                                   ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state~6                                   ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state~4                                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state~5                                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine|present_state~6                                                    ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.IDLE                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                                                   ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_5                                               ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_6                                               ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_7                                               ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.DATA_IS_8                                               ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.PARITY                                                  ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_0                                                  ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.STOP_1                                                  ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.ERROR                                                   ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.TIMEOUT                                                 ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE                                                    ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START                                                   ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0                                                   ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1                                                   ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2                                                   ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3                                                   ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4                                                   ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5                                                   ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6                                                   ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7                                                   ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.PARITY                                                  ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0                                                  ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_1                                                  ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.ERROR                                                   ; Stuck at GND due to stuck port clock                                                                                                                         ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_run_flag                                           ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                                                 ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                                ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.TRANS                               ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ                                ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT                               ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT                               ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.ERROR                               ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.IDLE                                ; Lost fanout                                                                                                                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[3]                                               ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[3]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                       ;
; Total Number of Removed Registers = 938                                                                                                                                               ;                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[0]                                                ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][7],                                                  ;
;                                                                                                                                                       ; due to stuck port clock        ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][6],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][5],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][4],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][3],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][2],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][1],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[0][0],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][7],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][6],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][5],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][4],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][3],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][2],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][1],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[1][0],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][7],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][6],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][5],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][4],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][3],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][2],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][1],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[2][0],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][7],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][6],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][5],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][4],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][3],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][2],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][1],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[3][0],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][7],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][6],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][5],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][4],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][3],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][2],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][1],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[4][0],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][7],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][6],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][5],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][4],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][3],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][2],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][1],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[5][0],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][7],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][6],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][5],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][4],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][3],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][2],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][1],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[6][0],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][7],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][6],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][5],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][4],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][3],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][2],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][1],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[7][0],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][7],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][6],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][5],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][4],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][3],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][2],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][1],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[8][0],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][7],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][6],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][5],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][4],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][3],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][2],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][1],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[9][0],                                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[10][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[11][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[12][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[13][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[14][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[15][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[16][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[17][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[18][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[19][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[20][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[21][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[22][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[23][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[24][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[25][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[26][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[27][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[28][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[29][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[30][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][7],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][6],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][5],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][4],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][3],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][2],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][1],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|mem[31][0],                                                 ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[4],                                               ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[3],                                               ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[2],                                               ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[1],                                               ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|wrcnt[0],                                               ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[7],                                     ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[6],                                     ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[5],                                     ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[4],                                     ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[3],                                     ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[2],                                     ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[1],                                     ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_data_mid[0],                                     ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|state[0]                                              ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[4]                  ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][11],                                  ;
;                                                                                                                                                       ; due to stuck port clock        ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][10],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][9],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][8],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][7],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][6],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][5],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][4],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][3],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][2],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][1],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[0][0],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][11],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][10],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][9],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][8],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][7],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][6],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][5],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][4],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][3],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][2],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][1],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[1][0],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][11],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][10],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][9],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][8],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][7],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][6],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][5],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][4],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][3],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][2],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][1],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[2][0],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][11],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][10],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][9],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][8],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][7],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][6],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][5],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][4],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][3],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][2],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][1],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[3][0],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][11],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][10],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][9],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][8],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][7],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][6],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][5],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][4],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][3],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][2],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][1],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[4][0],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][11],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][10],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][9],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][8],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][7],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][6],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][5],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][4],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][3],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][2],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][1],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[5][0],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][11],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][10],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][9],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][8],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][7],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][6],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][5],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][4],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][3],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][2],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][1],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[6][0],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][11],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][10],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][9],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][8],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][7],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][6],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][5],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][4],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][3],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][2],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][1],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[7][0],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][11],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][10],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][9],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][8],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][7],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][6],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][5],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][4],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][3],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][2],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][1],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|memory[8][0],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[5],                                            ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[4],                                            ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[3],                                            ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[2]                                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[11]         ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[10],                                      ;
;                                                                                                                                                       ; due to stuck port clock        ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[9],                                       ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[8],                                       ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[7],                                       ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[6],                                       ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[5],                                       ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[4],                                       ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[3],                                       ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[2],                                       ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[1],                                       ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[11],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[10],                                  ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[9],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[8],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[7],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[6],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[5],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[4],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[3],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[2],                                   ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[1]                                    ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|ptr_addr_wr_o[4]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[7],                                               ;
;                                                                                                                                                       ; due to stuck port clock        ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[6],                                               ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[5],                                               ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[4],                                               ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[3],                                               ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[2],                                               ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[1],                                               ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK|wr_data_o[0],                                               ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[0],                                         ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[7],                                         ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[6],                                         ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[5],                                         ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[4],                                         ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[3],                                         ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[2],                                         ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE|q_reg[1]                                          ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.IDLE                    ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.START,                                                ;
;                                                                                                                                                       ; due to stuck port clock        ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA0,                                                ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA1,                                                ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA2,                                                ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA3,                                                ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA4,                                                ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA5,                                                ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA6,                                                ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.DATA7,                                                ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.PARITY,                                               ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK|present_state.STOP_0,                                               ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.WWAIT                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|clk_sel     ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[0],                          ;
;                                                                                                                                                       ; due to stuck port clock_enable ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[1],                          ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[2],                          ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK|counter_baud[3],                          ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|clk_out,    ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[3], ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[2], ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[1], ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK|counter[0]  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[7]             ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[7],                                            ;
;                                                                                                                                                       ; due to stuck port clock        ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[7]                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[5]             ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[5],                                            ;
;                                                                                                                                                       ; due to stuck port clock        ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[5]                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[4]             ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[4],                                            ;
;                                                                                                                                                       ; due to stuck port clock        ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[4]                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ|q_reg[3]             ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[3],                                            ;
;                                                                                                                                                       ; due to stuck port clock        ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[3]                                                  ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state~4   ; Lost Fanouts                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|uart_run_flag,                                        ;
;                                                                                                                                                       ;                                ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|ctrl[1]                                               ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE|Q[0]          ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK|read_data[0]                                    ;
;                                                                                                                                                       ; due to stuck port clock        ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[3]                                                ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|state[3]                                              ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|rdcnt[3]                  ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|fifo_len[1]                                             ;
;                                                                                                                                                       ; due to stuck port clock        ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|prev_rx ; Lost Fanouts                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK|done_flag                             ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[31]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[31]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[30]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[30]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[29]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[29]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[28]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[28]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[27]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[27]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[26]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[26]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[25]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[25]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[24]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[24]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[23]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[23]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[22]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[22]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[21]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[21]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[20]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[20]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[19]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[19]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[18]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[18]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[17]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[17]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[16]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[16]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[15]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[15]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[14]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[14]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[2]                                                ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|state[2]                                              ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[12]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[12]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[11]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[11]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[10]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[10]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[9]               ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[9]                                                  ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|PRDATA[13]              ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK|Q[13]                                                 ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state~13                      ; Lost Fanouts                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.READ                              ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|state_i[1]                                                ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|state[1]                                              ;
;                                                                                                                                                       ; due to stuck port clock        ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state~5   ; Lost Fanouts                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.INIT                              ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state.START                   ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|present_state.RWAIT                             ;
;                                                                                                                                                       ; due to stuck port clock        ;                                                                                                                                                                                     ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[0]      ; Stuck at GND                   ; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR|Q[0]                                                    ;
;                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2980  ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 38    ;
; Number of registers using Asynchronous Clear ; 2968  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1717  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                 ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[31] ; 3       ;
; Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS|HADDR_temp[10] ; 3       ;
; Total number of inverted registers = 2                                                                                                            ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_imm_value[24]                              ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[30]                                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_imm_value[30]                              ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs2_data[28]                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|WB_ld_data[9]                                   ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_rs1_data[29]                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_wb_en[0]                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_imm_value[4]                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_imm_value[17]                              ;
; 22:1               ; 7 bits    ; 98 LEs        ; 77 LEs               ; 21 LEs                 ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[8]                              ;
; 23:1               ; 7 bits    ; 105 LEs       ; 77 LEs               ; 28 LEs                 ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[22]                             ;
; 23:1               ; 4 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[7]                              ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[24]                             ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[2]                              ;
; 25:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|MEM_alu_data[28]                             ;
; 26:1               ; 2 bits    ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|EX_ex_en[6]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK|next_state     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|wb_cycle:WB_instance|mux3to1_32bit:select_inst|Mux11                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:sel_forwardB_inst|Mux13        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:sel_forwardA_inst|Mux11        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst|Mux29            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_1BIT:Comp1|Selector0 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|present_state                      ;
; 76:1               ; 8 bits    ; 400 LEs       ; 400 LEs              ; 0 LEs                  ; No         ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1058                          ;
; 76:1               ; 8 bits    ; 400 LEs       ; 400 LEs              ; 0 LEs                  ; No         ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1075                          ;
; 140:1              ; 8 bits    ; 744 LEs       ; 744 LEs              ; 0 LEs                  ; No         ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1080                          ;
; 140:1              ; 8 bits    ; 744 LEs       ; 744 LEs              ; 0 LEs                  ; No         ; |wrapper_Thesis_Project|Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|Mux1069                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDRBIT        ; 5     ; Signed Integer                                                                                                                                          ;
; DATA_WIDTH     ; 12    ; Signed Integer                                                                                                                                          ;
; FIFO_DEPTH     ; 32    ; Signed Integer                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_READ" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                     ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; timeout_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|compare_5bit:COMPARE_5BITS_BLOCK" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A    ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (6 bits) it drives.  Extra input bit(s) "A[5..5]" will be connected to GND.                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK"                  ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; RXdone ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                         ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; ptr_addr_wr_i ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                           ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                                      ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; counter_baud ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                           ;
; cd_count     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                           ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; state             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; ctrl[6..2]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; rx_buffer_overrun ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.          ;
; tx_buffer_overrun ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PSELX" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                                                               ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE"                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; PWDATA[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; HADDR         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK"                                                                                                                                 ;
+---------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HTRANS                    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; HSIZES                    ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; HBURST[2..1]              ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; HBURST[0]                 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; HREADYin                  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; desired_baud_rate[19..17] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; desired_baud_rate[11..10] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; desired_baud_rate[8..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; desired_baud_rate[16]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; desired_baud_rate[15]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; desired_baud_rate[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; desired_baud_rate[13]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; desired_baud_rate[12]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; desired_baud_rate[9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; parity_bit_mode           ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; stop_bit_twice            ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; number_data_receive       ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; number_data_receive[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; number_data_receive[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; number_data_trans         ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; number_data_trans[2..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; number_data_trans[3]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; ctrl_i[1..0]              ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; ctrl_i[6..2]              ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; state_isr                 ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
; uart_mode_clk_sel         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; fifo_en                   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                     ;
+---------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance" ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                      ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------+
; MEM_stall_en ; Input ; Info     ; Stuck at VCC                                                                                 ;
; MEM_rst_n    ; Input ; Info     ; Stuck at VCC                                                                                 ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|check_mux:over_select|mux2to1_32bit:over_select" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                    ;
; b    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|mux2to1_32bit:srl_select" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|mux2to1_32bit:sll_select" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|comparator_32bit:check_inst" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..6] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                           ;
; b[4..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                           ;
; b[5]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
; a_less_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift16" ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[31..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                    ;
; b[31..16] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift8" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[31..24] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; b[31..24] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift4" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[31..28] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; b[31..28] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift2" ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                        ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[31..30] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; b[31..30] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst|mux2to1_32bit:select_shift1" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                                            ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[31] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                       ;
; b[31] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                       ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift16_inst" ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                       ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                  ;
+-----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift8_inst" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..24] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                 ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift4_inst" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..28] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                 ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift2_inst" ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                                      ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31..30] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                 ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst|mux2to1_32bit:shift1_inst" ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                                          ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[31] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                     ;
+-------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift16_inst" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift8_inst" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift4_inst" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift2_inst" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                          ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst|mux2to1_32bit:shift1_inst" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                             ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a_equal_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
; a_more_b  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|adder_32bit:add_inst"                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func|adder_32bit:add_inst"                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cin[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; a2   ; Input ; Info     ; Stuck at GND                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed|mag_comparator_4bit_slave:gen_compare32[29].slave_inst" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a_more_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; a_less_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned|mag_comparator_4bit_slave:gen_compare32[30].slave_inst" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a_more_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2|MUX2TO1_1BIT:IMM0" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; imm_in3 ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; imm_in4 ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
; imm_in5 ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_1BIT:Comp1" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; imm_in5 ; Input ; Info     ; Stuck at GND                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                               ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; b[31..3] ; Input ; Info     ; Stuck at GND                                                                                                          ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                                                                                          ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                                                                                          ;
; cin      ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2"                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_sw_i[31..8]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_ledg_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_ledr_o[31..29] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex0_o[31..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex1_o[31..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex2_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex3_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex4_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex5_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex6_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_hex7_o         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK|mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT" ;
+----------+-------+----------+----------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                    ;
+----------+-------+----------+----------------------------------------------------------------------------+
; b[31..8] ; Input ; Info     ; Stuck at GND                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Thesis_Project:THESIS_PROJECT_BLOCK"                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_debug_o             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_io_ledr_o[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; UART_RXD               ; Input  ; Info     ; Explicitly unconnected                                                              ;
; PADDR                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:36     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 03 18:39:38 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Thesis_Project -c Thesis_Project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/xor_comp.sv
    Info (12023): Found entity 1: xor_comp
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/xor_32bit.sv
    Info (12023): Found entity 1: xor_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/wrapper_mod2.sv
    Info (12023): Found entity 1: wrapper_mod2
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/wb_cycle.sv
    Info (12023): Found entity 1: wb_cycle
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/sub_comp.sv
    Info (12023): Found entity 1: sub_comp
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/store_inst.sv
    Info (12023): Found entity 1: store_inst
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/srl_32bit.sv
    Info (12023): Found entity 1: srl_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/sra_32bit.sv
    Info (12023): Found entity 1: sra_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/slt_sltu_comp.sv
    Info (12023): Found entity 1: slt_sltu_comp
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/shift_overflow.sv
    Info (12023): Found entity 1: shift_overflow
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/shift_left_32bit.sv
    Info (12023): Found entity 1: shift_left_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/shift_comp.sv
    Info (12023): Found entity 1: shift_comp
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/pipeline_riscv_mod2.sv
    Info (12023): Found entity 1: pipeline_riscv_mod2
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/or_comp.sv
    Info (12023): Found entity 1: or_comp
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/or_32bit.sv
    Info (12023): Found entity 1: or_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux10to1_32bit.sv
    Info (12023): Found entity 1: mux10to1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux3to1_32bit.sv
    Info (12023): Found entity 1: mux3to1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux2to1_32bit.sv
    Info (12023): Found entity 1: mux2to1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux2to1_5bitlow.sv
    Info (12023): Found entity 1: MUX2TO1_5BITLOW
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mux2to1_1bit.sv
    Info (12023): Found entity 1: MUX2TO1_1BIT
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mem_cycle.sv
    Info (12023): Found entity 1: mem_cycle
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mag_comparator_4bit_slave.sv
    Info (12023): Found entity 1: mag_comparator_4bit_slave
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/mag_comparator_4bit_master.sv
    Info (12023): Found entity 1: mag_comparator_4bit_master
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/load_inst.sv
    Info (12023): Found entity 1: load_inst
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/inverter_32bit.sv
    Info (12023): Found entity 1: inverter_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/imm_gen.sv
    Info (12023): Found entity 1: imm_gen
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/imem.sv
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/fulladder_1bit.sv
    Info (12023): Found entity 1: fulladder_1bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/forward_ctr_unit.sv
    Info (12023): Found entity 1: forward_ctr_unit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/fetch_cycle.sv
    Info (12023): Found entity 1: fetch_cycle
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/execute_cycle.sv
    Info (12023): Found entity 1: execute_cycle
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/dmem.sv
    Info (12023): Found entity 1: dmem
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/decode_hex.sv
    Info (12023): Found entity 1: decode_hex
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/decode_cycle.sv
    Info (12023): Found entity 1: decode_cycle
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/d_ff_32bit.sv
    Info (12023): Found entity 1: D_FF_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/ctrl_unit.sv
    Info (12023): Found entity 1: ctrl_unit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/comparator_un.sv
    Info (12023): Found entity 1: Comparator_Un
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/comparator_s.sv
    Info (12023): Found entity 1: Comparator_S
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/comparator_32bit.sv
    Info (12023): Found entity 1: comparator_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/check_mux.sv
    Info (12023): Found entity 1: check_mux
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/branch_detect_unit.sv
    Info (12023): Found entity 1: branch_detect_unit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/branch_comparator.sv
    Info (12023): Found entity 1: branch_comparator
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/and_comp.sv
    Info (12023): Found entity 1: and_comp
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/and_32bit.sv
    Info (12023): Found entity 1: and_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/alu_component.sv
    Info (12023): Found entity 1: alu_component
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/adder_32bit.sv
    Info (12023): Found entity 1: adder_32bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/adder_1bit.sv
    Info (12023): Found entity 1: adder_1bit
Info (12021): Found 1 design units, including 1 entities, in source file risc_v/add_comp.sv
    Info (12023): Found entity 1: add_comp
Info (12021): Found 1 design units, including 1 entities, in source file wrapper.sv
    Info (12023): Found entity 1: wrapper
Info (12021): Found 1 design units, including 1 entities, in source file uart_start_bit_detect.sv
    Info (12023): Found entity 1: uart_start_bit_detect
Info (12021): Found 1 design units, including 1 entities, in source file tx_fsm.sv
    Info (12023): Found entity 1: tx_fsm
Info (12021): Found 1 design units, including 1 entities, in source file transmit_fifo.sv
    Info (12023): Found entity 1: transmit_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file transfer_validate.sv
    Info (12023): Found entity 1: transfer_validate
Info (12021): Found 1 design units, including 1 entities, in source file test_ver4.sv
    Info (12023): Found entity 1: test_ver4
Info (12021): Found 1 design units, including 1 entities, in source file test_ver3.sv
    Info (12023): Found entity 1: test_ver3
Info (12021): Found 1 design units, including 1 entities, in source file test_ver2.sv
    Info (12023): Found entity 1: test_ver2
Info (12021): Found 1 design units, including 1 entities, in source file tb_ahb_apb_bridge.sv
    Info (12023): Found entity 1: tb_AHB_SLAVE
Info (12021): Found 1 design units, including 1 entities, in source file shift_register_wr.sv
    Info (12023): Found entity 1: shift_register_wr
Info (12021): Found 1 design units, including 1 entities, in source file shift_register_rd.sv
    Info (12023): Found entity 1: shift_register_rd
Info (12021): Found 1 design units, including 1 entities, in source file sel_clk.sv
    Info (12023): Found entity 1: Sel_Clk
Info (12021): Found 1 design units, including 1 entities, in source file rx_fsm.sv
    Info (12023): Found entity 1: rx_fsm
Info (12021): Found 1 design units, including 1 entities, in source file register_enable_only.sv
    Info (12023): Found entity 1: register_enable_only
Info (12021): Found 1 design units, including 1 entities, in source file receive_fifo.sv
    Info (12023): Found entity 1: receive_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1_4bit.sv
    Info (12023): Found entity 1: mux4to1_4bit
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_1bit.sv
    Info (12023): Found entity 1: MUX2TO1_1bit
Info (12021): Found 1 design units, including 1 entities, in source file fsm_apb.sv
    Info (12023): Found entity 1: FSM_APB
Info (12021): Found 1 design units, including 1 entities, in source file fsm_ahb.sv
    Info (12023): Found entity 1: FSM_AHB
Info (12021): Found 1 design units, including 1 entities, in source file encoderdatalength.sv
    Info (12023): Found entity 1: EncoderDataLength
Info (12021): Found 1 design units, including 1 entities, in source file encoderaddressbehave.sv
    Info (12023): Found entity 1: EncoderAddressBehave
Info (12021): Found 1 design units, including 1 entities, in source file divider.sv
    Info (12023): Found entity 1: DIVIDER
Info (12021): Found 0 design units, including 0 entities, in source file defines.sv
Info (12021): Found 1 design units, including 1 entities, in source file datalengthdecoder.sv
    Info (12023): Found entity 1: DataLengthDecoder
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_64bit.sv
    Info (12023): Found entity 1: D_FF_64bit
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_32bit_with_sel.sv
    Info (12023): Found entity 1: D_FF_32bit_with_Sel
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_12bit.sv
    Info (12023): Found entity 1: D_FF_12bit
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_8bit.sv
    Info (12023): Found entity 1: D_FF_8bit
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_4bit.sv
    Info (12023): Found entity 1: D_FF_4BIT
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_1bit_with_sel.sv
    Info (12023): Found entity 1: D_FF_1bit_with_Sel
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_1bit.sv
    Info (12023): Found entity 1: D_FF_1bit
Info (12021): Found 1 design units, including 1 entities, in source file custom_fsm_wr_rd.sv
    Info (12023): Found entity 1: custom_fsm_wr_rd
Info (12021): Found 1 design units, including 1 entities, in source file comparator_unsigned_32bit.sv
    Info (12023): Found entity 1: comparator_unsigned_32bit
Info (12021): Found 1 design units, including 1 entities, in source file comparator_bit.sv
    Info (12023): Found entity 1: comparator_bit
Info (12021): Found 1 design units, including 1 entities, in source file bit_counter_unit.sv
    Info (12023): Found entity 1: bit_counter_unit
Info (12021): Found 1 design units, including 1 entities, in source file bcdtohex.sv
    Info (12023): Found entity 1: bcdtohex
Info (12021): Found 1 design units, including 1 entities, in source file baud_rate_generator.sv
    Info (12023): Found entity 1: BAUD_RATE_GENERATOR
Info (12021): Found 1 design units, including 1 entities, in source file baud_rate_divisor.sv
    Info (12023): Found entity 1: baud_rate_divisor
Info (12021): Found 1 design units, including 1 entities, in source file apb_uart_tb.sv
    Info (12023): Found entity 1: testbench_APB_UART
Info (12021): Found 1 design units, including 1 entities, in source file apb_uart.sv
    Info (12023): Found entity 1: APB_UART
Info (12021): Found 1 design units, including 1 entities, in source file apb_master.sv
    Info (12023): Found entity 1: APB_MASTER
Info (12021): Found 1 design units, including 1 entities, in source file apb_interface.sv
    Info (12023): Found entity 1: apb_interface
Info (12021): Found 1 design units, including 1 entities, in source file ahb_slave.sv
    Info (12023): Found entity 1: AHB_SLAVE
Info (12021): Found 1 design units, including 1 entities, in source file ahb_busmatrix.sv
    Info (12023): Found entity 1: AHB_BusMatrix
Info (12021): Found 1 design units, including 1 entities, in source file ahb_apb_uart.sv
    Info (12023): Found entity 1: AHB_APB_UART
Info (12021): Found 1 design units, including 1 entities, in source file address_decode.sv
    Info (12023): Found entity 1: address_decode
Warning (10229): Verilog HDL Expression warning at Thesis_Project.sv(107): truncated literal to match 20 bits
Info (12021): Found 1 design units, including 1 entities, in source file thesis_project.sv
    Info (12023): Found entity 1: Thesis_Project
Info (12021): Found 1 design units, including 1 entities, in source file ram.sv
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file ram_tb.sv
    Info (12023): Found entity 1: tb_ram
Info (12021): Found 1 design units, including 1 entities, in source file tb_baud_rate_generator.sv
    Info (12023): Found entity 1: BAUD_RATE_GENERATOR_tb
Info (12021): Found 1 design units, including 1 entities, in source file arbiter.sv
    Info (12023): Found entity 1: arbiter
Info (12021): Found 1 design units, including 1 entities, in source file arbiter_tb.sv
    Info (12023): Found entity 1: arbiter_tb
Info (12021): Found 1 design units, including 1 entities, in source file transmit_fifo_tb.sv
    Info (12023): Found entity 1: transmit_FIFO_tb
Info (12021): Found 1 design units, including 1 entities, in source file tb_receive_fifo.sv
    Info (12023): Found entity 1: tb_receive_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file fifo_read_memory.sv
    Info (12023): Found entity 1: fifo_read_memory
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_trick.sv
    Info (12023): Found entity 1: d_ff_trick
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_trick_tb.sv
    Info (12023): Found entity 1: d_ff_trick_tb
Info (12021): Found 1 design units, including 1 entities, in source file test_ver5.sv
    Info (12023): Found entity 1: test_ver5
Info (12021): Found 1 design units, including 1 entities, in source file compare_5bit.sv
    Info (12023): Found entity 1: compare_5bit
Info (12021): Found 1 design units, including 1 entities, in source file encoder_method.sv
    Info (12023): Found entity 1: encoder_method
Info (12021): Found 1 design units, including 1 entities, in source file wrapper_thesis_project.sv
    Info (12023): Found entity 1: wrapper_Thesis_Project
Warning (10236): Verilog HDL Implicit Net warning at bit_counter_unit.sv(30): created implicit net for "bit_used"
Warning (10236): Verilog HDL Implicit Net warning at APB_UART.sv(351): created implicit net for "notempty"
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(80): created implicit net for "PWDATA"
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(81): created implicit net for "state_i"
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(87): created implicit net for "error_tx_detect"
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(94): created implicit net for "clk_div16"
Warning (10236): Verilog HDL Implicit Net warning at test_ver5.sv(95): created implicit net for "state"
Warning (10236): Verilog HDL Implicit Net warning at wrapper_Thesis_Project.sv(30): created implicit net for "CLOCK2_50"
Info (12127): Elaborating entity "wrapper_Thesis_Project" for the top level hierarchy
Warning (10034): Output port "GPIO[34]" at wrapper_Thesis_Project.sv(20) has no driver
Info (12128): Elaborating entity "Thesis_Project" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK"
Info (12128): Elaborating entity "mux2to1_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|mux2to1_32bit:MUX_SELECT_HEX_DISPLAYMENT"
Info (12128): Elaborating entity "pipeline_riscv_mod2" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2"
Info (12128): Elaborating entity "fetch_cycle" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance"
Info (12128): Elaborating entity "D_FF_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|D_FF_32bit:PC_inst"
Info (12128): Elaborating entity "adder_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst"
Info (12128): Elaborating entity "fulladder_1bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|fulladder_1bit:gen_fulladder32_low[0].fulladder_inst_0"
Info (12128): Elaborating entity "adder_1bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|adder_32bit:FA_inst|adder_1bit:adder_inst"
Info (12128): Elaborating entity "imem" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst"
Warning (10850): Verilog HDL warning at imem.sv(15): number of words (47) in memory file does not match the number of elements in the address range [0:2047]
Warning (10240): Verilog HDL Always Construct warning at imem.sv(19): inferring latch(es) for variable "inst", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "mem.data_a" at imem.sv(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.waddr_a" at imem.sv(7) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "mem.we_a" at imem.sv(7) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "inst[0]" at imem.sv(23)
Info (10041): Inferred latch for "inst[1]" at imem.sv(23)
Info (10041): Inferred latch for "inst[2]" at imem.sv(23)
Info (10041): Inferred latch for "inst[3]" at imem.sv(23)
Info (10041): Inferred latch for "inst[4]" at imem.sv(23)
Info (10041): Inferred latch for "inst[5]" at imem.sv(23)
Info (10041): Inferred latch for "inst[6]" at imem.sv(23)
Info (10041): Inferred latch for "inst[7]" at imem.sv(23)
Info (10041): Inferred latch for "inst[8]" at imem.sv(23)
Info (10041): Inferred latch for "inst[9]" at imem.sv(23)
Info (10041): Inferred latch for "inst[10]" at imem.sv(23)
Info (10041): Inferred latch for "inst[11]" at imem.sv(23)
Info (10041): Inferred latch for "inst[12]" at imem.sv(23)
Info (10041): Inferred latch for "inst[13]" at imem.sv(23)
Info (10041): Inferred latch for "inst[14]" at imem.sv(23)
Info (10041): Inferred latch for "inst[15]" at imem.sv(23)
Info (10041): Inferred latch for "inst[16]" at imem.sv(23)
Info (10041): Inferred latch for "inst[17]" at imem.sv(23)
Info (10041): Inferred latch for "inst[18]" at imem.sv(23)
Info (10041): Inferred latch for "inst[19]" at imem.sv(23)
Info (10041): Inferred latch for "inst[20]" at imem.sv(23)
Info (10041): Inferred latch for "inst[21]" at imem.sv(23)
Info (10041): Inferred latch for "inst[22]" at imem.sv(23)
Info (10041): Inferred latch for "inst[23]" at imem.sv(23)
Info (10041): Inferred latch for "inst[24]" at imem.sv(23)
Info (10041): Inferred latch for "inst[25]" at imem.sv(23)
Info (10041): Inferred latch for "inst[26]" at imem.sv(23)
Info (10041): Inferred latch for "inst[27]" at imem.sv(23)
Info (10041): Inferred latch for "inst[28]" at imem.sv(23)
Info (10041): Inferred latch for "inst[29]" at imem.sv(23)
Info (10041): Inferred latch for "inst[30]" at imem.sv(23)
Info (10041): Inferred latch for "inst[31]" at imem.sv(23)
Info (12128): Elaborating entity "decode_cycle" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance"
Info (12128): Elaborating entity "regfile" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|regfile:regfile_inst"
Info (12128): Elaborating entity "imm_gen" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst"
Info (10264): Verilog HDL Case Statement information at imm_gen.sv(34): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "MUX2TO1_1BIT" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_1BIT:Comp1"
Info (10264): Verilog HDL Case Statement information at MUX2TO1_1BIT.sv(9): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "MUX2TO1_5BITLOW" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|imm_gen:imm_inst|MUX2TO1_5BITLOW:Comp2"
Info (10264): Verilog HDL Case Statement information at MUX2TO1_5BITLOW.sv(22): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "ctrl_unit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|decode_cycle:ID_instance|ctrl_unit:ctr_inst"
Info (12128): Elaborating entity "execute_cycle" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance"
Info (12128): Elaborating entity "branch_comparator" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst"
Warning (10036): Verilog HDL or VHDL warning at branch_comparator.sv(17): object "_unused_ok" assigned a value but never read
Info (12128): Elaborating entity "Comparator_Un" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned"
Warning (10036): Verilog HDL or VHDL warning at Comparator_Un.sv(21): object "_unused_ok" assigned a value but never read
Info (12128): Elaborating entity "mag_comparator_4bit_master" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned|mag_comparator_4bit_master:master_inst"
Info (12128): Elaborating entity "mag_comparator_4bit_slave" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_Un:Unsigned|mag_comparator_4bit_slave:gen_compare32[0].slave_inst"
Info (12128): Elaborating entity "Comparator_S" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|branch_comparator:brc_inst|Comparator_S:Signed"
Warning (10036): Verilog HDL or VHDL warning at Comparator_S.sv(21): object "_unused_ok" assigned a value but never read
Info (12128): Elaborating entity "mux3to1_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|mux3to1_32bit:select_a_inst"
Info (12128): Elaborating entity "alu_component" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst"
Info (12128): Elaborating entity "add_comp" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|add_comp:add_func"
Info (12128): Elaborating entity "sub_comp" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func"
Info (12128): Elaborating entity "inverter_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|sub_comp:sub_func|inverter_32bit:inv_inst"
Info (12128): Elaborating entity "slt_sltu_comp" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func"
Warning (10036): Verilog HDL or VHDL warning at slt_sltu_comp.sv(20): object "_unused_ok" assigned a value but never read
Info (12128): Elaborating entity "comparator_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|slt_sltu_comp:sl_func|comparator_32bit:comparator_inst"
Info (12128): Elaborating entity "xor_comp" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|xor_comp:xor_func"
Info (12128): Elaborating entity "xor_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|xor_comp:xor_func|xor_32bit:xor_inst"
Info (12128): Elaborating entity "or_comp" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|or_comp:or_func"
Info (12128): Elaborating entity "or_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|or_comp:or_func|or_32bit:or_inst"
Info (12128): Elaborating entity "and_comp" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|and_comp:and_func"
Info (12128): Elaborating entity "and_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|and_comp:and_func|and_32bit:and_inst"
Info (12128): Elaborating entity "shift_comp" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp"
Info (12128): Elaborating entity "shift_left_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_left_32bit:sll_inst"
Warning (10036): Verilog HDL or VHDL warning at shift_left_32bit.sv(31): object "_unused_ok" assigned a value but never read
Info (12128): Elaborating entity "srl_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|srl_32bit:srl_inst"
Warning (10036): Verilog HDL or VHDL warning at srl_32bit.sv(38): object "_unused_ok" assigned a value but never read
Info (12128): Elaborating entity "sra_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|sra_32bit:sra_inst"
Warning (10036): Verilog HDL or VHDL warning at sra_32bit.sv(44): object "_unused_ok" assigned a value but never read
Info (12128): Elaborating entity "shift_overflow" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst"
Warning (10036): Verilog HDL or VHDL warning at shift_overflow.sv(23): object "_unused_ok" assigned a value but never read
Info (12128): Elaborating entity "check_mux" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|shift_comp:shift_comp|shift_overflow:result_inst|check_mux:over_select"
Info (12128): Elaborating entity "mux10to1_32bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|execute_cycle:EX_instance|alu_component:alu_inst|mux10to1_32bit:select_inst"
Info (12128): Elaborating entity "mem_cycle" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance"
Info (12128): Elaborating entity "dmem" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst"
Warning (10762): Verilog HDL Case Statement warning at dmem.sv(128): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at dmem.sv(206): can't check case statement for completeness because the case expression has too many possible states
Info (10041): Inferred latch for "temp_ld[3][0]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[3][1]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[3][2]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[3][3]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[3][4]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[3][5]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[3][6]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[3][7]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[2][0]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[2][1]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[2][2]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[2][3]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[2][4]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[2][5]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[2][6]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[2][7]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[1][0]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[1][1]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[1][2]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[1][3]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[1][4]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[1][5]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[1][6]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[1][7]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[0][0]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[0][1]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[0][2]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[0][3]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[0][4]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[0][5]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[0][6]" at dmem.sv(196)
Info (10041): Inferred latch for "temp_ld[0][7]" at dmem.sv(196)
Info (12128): Elaborating entity "load_inst" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|load_inst:LOAD_DAT"
Info (10264): Verilog HDL Case Statement information at load_inst.sv(18): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "store_inst" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|mem_cycle:MEM_instance|dmem:dmem_inst|store_inst:STORE_DAT"
Info (10264): Verilog HDL Case Statement information at store_inst.sv(18): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "wb_cycle" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|wb_cycle:WB_instance"
Info (12128): Elaborating entity "forward_ctr_unit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|forward_ctr_unit:fwr_inst"
Info (12128): Elaborating entity "branch_detect_unit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|branch_detect_unit:stage_rst_instance"
Info (12128): Elaborating entity "AHB_APB_UART" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK"
Info (12128): Elaborating entity "AHB_SLAVE" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE"
Info (12128): Elaborating entity "FSM_AHB" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|FSM_AHB:State_machine"
Info (12128): Elaborating entity "EncoderDataLength" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|EncoderDataLength:ENCODER_DATA_LENGTH_BLOCK"
Info (12128): Elaborating entity "register_enable_only" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|register_enable_only:RDATA_BLOCK"
Info (12128): Elaborating entity "D_FF_1bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit:D_FF_PENABLE"
Info (12128): Elaborating entity "D_FF_1bit_with_Sel" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_1bit_with_Sel:D_FF_PWRITE"
Info (12128): Elaborating entity "encoder_method" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|encoder_method:ENCODER_METHOD_ADDRESS"
Info (12128): Elaborating entity "D_FF_32bit_with_Sel" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|D_FF_32bit_with_Sel:D_FF_PADDR"
Info (12128): Elaborating entity "address_decode" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|address_decode:Address_decode"
Info (12128): Elaborating entity "DataLengthDecoder" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|AHB_SLAVE:AHB_APB_BRIDGE|DataLengthDecoder:D_FF_PWDATA"
Info (10264): Verilog HDL Case Statement information at DataLengthDecoder.sv(41): all case item expressions in this case statement are onehot
Warning (10235): Verilog HDL Always Construct warning at DataLengthDecoder.sv(75): variable "PWDATA" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at DataLengthDecoder.sv(39): inferring latch(es) for variable "PWDATA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "PWDATA[0]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[1]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[2]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[3]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[4]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[5]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[6]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[7]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[8]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[9]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[10]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[11]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[12]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[13]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[14]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[15]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[16]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[17]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[18]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[19]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[20]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[21]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[22]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[23]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[24]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[25]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[26]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[27]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[28]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[29]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[30]" at DataLengthDecoder.sv(74)
Info (10041): Inferred latch for "PWDATA[31]" at DataLengthDecoder.sv(74)
Info (12128): Elaborating entity "APB_UART" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK"
Warning (10036): Verilog HDL or VHDL warning at APB_UART.sv(52): object "data_is_avail" assigned a value but never read
Info (12128): Elaborating entity "apb_interface" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK"
Info (12128): Elaborating entity "baud_rate_divisor" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|apb_interface:APB_INTERFACE_BLOCK|baud_rate_divisor:BAUD_RATE_DIVISOR_BLOCK"
Info (12128): Elaborating entity "transfer_validate" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transfer_validate:TRANSFER_VALID_BLOCK"
Info (12128): Elaborating entity "custom_fsm_wr_rd" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|custom_fsm_wr_rd:CUSTOM_FSM_WR_RD_BLOCK"
Warning (10270): Verilog HDL Case Statement warning at custom_fsm_wr_rd.sv(58): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at custom_fsm_wr_rd.sv(58): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at custom_fsm_wr_rd.sv(52): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "next_state.ERROR" at custom_fsm_wr_rd.sv(52)
Info (10041): Inferred latch for "next_state.WWAIT" at custom_fsm_wr_rd.sv(52)
Info (10041): Inferred latch for "next_state.RWAIT" at custom_fsm_wr_rd.sv(52)
Info (10041): Inferred latch for "next_state.READ" at custom_fsm_wr_rd.sv(52)
Info (10041): Inferred latch for "next_state.TRANS" at custom_fsm_wr_rd.sv(52)
Info (10041): Inferred latch for "next_state.IDLE" at custom_fsm_wr_rd.sv(52)
Info (12128): Elaborating entity "BAUD_RATE_GENERATOR" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|BAUD_RATE_GENERATOR:BAUD_RATE_GENERATOR_BLOCK"
Info (12128): Elaborating entity "tx_fsm" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|tx_fsm:TX_FSM_BLOCK"
Info (12128): Elaborating entity "D_FF_8bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_8bit:DFF_TEMPORARY_STORING_WRITE"
Info (12128): Elaborating entity "shift_register_wr" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_wr:SHIFT_REGISTER_TX_BLOCK"
Info (10264): Verilog HDL Case Statement information at shift_register_wr.sv(51): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "transmit_FIFO" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|transmit_FIFO:TX_FIFO_BLOCK"
Info (12128): Elaborating entity "uart_start_bit_detect" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|uart_start_bit_detect:UART_START_BIT_DETECT_BLOCK"
Warning (10036): Verilog HDL or VHDL warning at uart_start_bit_detect.sv(45): object "ctrl_count_clock" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at uart_start_bit_detect.sv(51): object "counter_clock_div2" assigned a value but never read
Warning (10272): Verilog HDL Case Statement warning at uart_start_bit_detect.sv(118): case item expression covers a value already covered by a previous case item
Warning (10270): Verilog HDL Case Statement warning at uart_start_bit_detect.sv(106): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at uart_start_bit_detect.sv(185): inferring latch(es) for variable "data_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "data_out[0]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[1]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[2]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[3]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[4]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[5]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[6]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[7]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[8]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[9]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[10]" at uart_start_bit_detect.sv(185)
Info (10041): Inferred latch for "data_out[11]" at uart_start_bit_detect.sv(185)
Info (12128): Elaborating entity "receive_FIFO" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK"
Warning (10240): Verilog HDL Always Construct warning at receive_FIFO.sv(79): inferring latch(es) for variable "fifo_rd", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "compare_5bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|receive_FIFO:RECEIVE_FIFO_BLOCK|compare_5bit:COMPARE_5BITS_BLOCK"
Info (12128): Elaborating entity "D_FF_12bit" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|D_FF_12bit:D_FLIPFLOP_12BITS_FOR_TEMP_STORE"
Info (12128): Elaborating entity "fifo_read_memory" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|fifo_read_memory:FIFO_READ_MEMORY_BLOCK"
Info (12128): Elaborating entity "rx_fsm" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK"
Warning (10036): Verilog HDL or VHDL warning at rx_fsm.sv(45): object "data_is_legit" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at rx_fsm.sv(102): variable "next_state" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at rx_fsm.sv(96): inferring latch(es) for variable "next_state", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "next_state.ERROR" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.STOP_1" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.STOP_0" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.PARITY" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.DATA_IS_8" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.DATA_IS_7" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.DATA_IS_6" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.DATA_IS_5" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.START" at rx_fsm.sv(96)
Info (10041): Inferred latch for "next_state.IDLE" at rx_fsm.sv(96)
Info (12128): Elaborating entity "shift_register_rd" for hierarchy "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|shift_register_rd:SHIFT_REGISTER_BLOCK"
Warning (10240): Verilog HDL Always Construct warning at shift_register_rd.sv(50): inferring latch(es) for variable "temp_reg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at shift_register_rd.sv(128): inferring latch(es) for variable "rx_out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rx_out[0]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "rx_out[1]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "rx_out[2]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "rx_out[3]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "rx_out[4]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "rx_out[5]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "rx_out[6]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "rx_out[7]" at shift_register_rd.sv(135)
Info (10041): Inferred latch for "temp_reg[0]" at shift_register_rd.sv(50)
Info (10041): Inferred latch for "temp_reg[1]" at shift_register_rd.sv(50)
Info (10041): Inferred latch for "temp_reg[2]" at shift_register_rd.sv(50)
Info (10041): Inferred latch for "temp_reg[3]" at shift_register_rd.sv(50)
Info (10041): Inferred latch for "temp_reg[4]" at shift_register_rd.sv(50)
Info (10041): Inferred latch for "temp_reg[5]" at shift_register_rd.sv(50)
Info (10041): Inferred latch for "temp_reg[6]" at shift_register_rd.sv(50)
Info (10041): Inferred latch for "temp_reg[7]" at shift_register_rd.sv(50)
Info (12128): Elaborating entity "decode_hex" for hierarchy "decode_hex:hex0_inst"
Warning (14026): LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.DATA_IS_6_510" is permanently enabled
Warning (14026): LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.STOP_0_430" is permanently enabled
Warning (14026): LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.PARITY_450" is permanently enabled
Warning (14026): LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.START_550" is permanently enabled
Warning (14026): LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.IDLE_570" is permanently enabled
Warning (14026): LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.STOP_1_410" is permanently enabled
Warning (14026): LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|AHB_APB_UART:AHB_APB_UART_BLOCK|APB_UART:APB_UART_BLOCK|rx_fsm:RX_FSM_BLOCK|next_state.ERROR_390" is permanently enabled
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/24h/Desktop/HK241/Capstone_Project_3/db/Thesis_Project.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[0]" merged with LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[1]"
    Info (13026): Duplicate LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[2]" merged with LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]"
    Info (13026): Duplicate LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[12]" merged with LATCH primitive "Thesis_Project:THESIS_PROJECT_BLOCK|pipeline_riscv_mod2:PIPELINE_RISCV_MOD2|fetch_cycle:IF_instance|imem:i_inst|inst[3]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "GPIO[34]" is stuck at GND
    Warning (13410): Pin "GPIO[35]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 498 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/24h/Desktop/HK241/Capstone_Project_3/output_files/Thesis_Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 10216 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 68 output pins
    Info (21061): Implemented 10133 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings
    Info: Peak virtual memory: 4731 megabytes
    Info: Processing ended: Tue Dec 03 18:40:24 2024
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/24h/Desktop/HK241/Capstone_Project_3/output_files/Thesis_Project.map.smsg.


