// Seed: 2060625224
module module_0 (
    output wire id_0,
    input  wire id_1,
    output wand id_2
);
  wor id_4 = 1;
  timeunit 1ps;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  wor   id_3,
    output uwire id_4
);
  wire id_6, id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4
  );
endmodule
module module_2 (
    input  tri0 id_0,
    input  tri1 id_1,
    output tri  id_2
);
  specify
    (id_4 => id_5) = (1, id_5);
    (id_6 => id_7) = 1;
  endspecify
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.type_6 = 0;
endmodule
