Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4f3fe6faa1b74a0186b9a295d161b09b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_system_behav xil_defaultlib.tb_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3815] value of parameter 'S0_ENABLE' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:100]
WARNING: [VRFC 10-3815] value of parameter 'S1_ENABLE' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:104]
WARNING: [VRFC 10-3815] value of parameter 'S2_ENABLE' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:108]
WARNING: [VRFC 10-3815] value of parameter 'S3_ENABLE' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:112]
WARNING: [VRFC 10-3815] value of parameter 'S3_RANGE_WIDTH' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:113]
WARNING: [VRFC 10-3815] value of parameter 'S3_RANGE_MATCH' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:114]
WARNING: [VRFC 10-3815] value of parameter 'S4_ENABLE' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:116]
WARNING: [VRFC 10-3815] value of parameter 'S4_RANGE_WIDTH' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:117]
WARNING: [VRFC 10-3815] value of parameter 'S4_RANGE_MATCH' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:118]
WARNING: [VRFC 10-3815] value of parameter 'S5_ENABLE' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:120]
WARNING: [VRFC 10-3815] value of parameter 'S5_RANGE_WIDTH' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:121]
WARNING: [VRFC 10-3815] value of parameter 'S5_RANGE_MATCH' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:122]
WARNING: [VRFC 10-3815] value of parameter 'S6_ENABLE' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:124]
WARNING: [VRFC 10-3815] value of parameter 'S6_RANGE_WIDTH' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:125]
WARNING: [VRFC 10-3815] value of parameter 'S6_RANGE_MATCH' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:126]
WARNING: [VRFC 10-3815] value of parameter 'S7_ENABLE' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:128]
WARNING: [VRFC 10-3815] value of parameter 'S7_RANGE_WIDTH' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:129]
WARNING: [VRFC 10-3815] value of parameter 'S7_RANGE_MATCH' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:130]
WARNING: [VRFC 10-3815] value of parameter 'S8_ENABLE' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:132]
WARNING: [VRFC 10-3815] value of parameter 'S8_RANGE_WIDTH' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:133]
WARNING: [VRFC 10-3815] value of parameter 'S8_RANGE_MATCH' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:134]
WARNING: [VRFC 10-3815] value of parameter 'S9_ENABLE' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:136]
WARNING: [VRFC 10-3815] value of parameter 'S9_RANGE_WIDTH' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:137]
WARNING: [VRFC 10-3815] value of parameter 'S9_RANGE_MATCH' cannot contain a hierarchical identifier [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_decode.sv:138]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'packet_size' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/router/mpbuffer_endpoint.sv:453]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/router/noc_mux.sv:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wbm_adr_o' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_picorv32_top.sv:355]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wbm_dat_o' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_picorv32_top.sv:356]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wbm_sel_o' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_picorv32_top.sv:358]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wbm_dat_i' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_picorv32_top.sv:361]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_dat_o' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_dft_top_top.sv:368]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_dat_o' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_idft_top_top.sv:368]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_dat_o' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_fir_top.sv:368]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'in_valid' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:133]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'out_ready' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:134]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'out_valid' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:137]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'in_ready' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:138]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_dat_o' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_ram_wb_02.sv:368]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_dat_o' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_ram_wb_01.sv:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'in_valid' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:206]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'out_ready' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:207]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'out_valid' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:210]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'in_ready' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:211]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_dat_o' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_md5_top.sv:368]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'in_valid' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:270]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'out_ready' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:271]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'out_valid' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:274]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'in_ready' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:275]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_dat_o' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_aes_top.sv:368]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'wb_dat_o' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_des3_top.sv:368]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'in_valid' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:335]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out_ready' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:336]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'out_valid' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:339]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'in_ready' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:340]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 3 for port 'wb_adr_i' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_uart_top.sv:361]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'wb_dat_i' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_uart_top.sv:363]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'wb_dat_o' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/tile_uart_top.sv:368]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'in_valid' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:383]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'out_ready' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:384]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'out_valid' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:387]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'in_ready' [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/top/noc_soc.sv:388]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_mux.sv:116]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_mux.sv:133]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_mux.sv:134]
WARNING: [VRFC 10-1324] repetition multiplier must be positive [C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_interconnect_arb_rr.sv:116]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_bus_b3.v" Line 73. Module wb_bus_b3(MASTERS=1,SLAVES=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32_top.v" Line 6. Module picorv32_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/picorv32/picorv32.v" Line 57. Module picorv32(ENABLE_COUNTERS=1'b1,ENABLE_COUNTERS64=1'b1,ENABLE_REGS_16_31=1'b1,ENABLE_REGS_DUALPORT=1'b1,TWO_STAGE_SHIFT=1'b1,BARREL_SHIFTER=1'b0,TWO_CYCLE_COMPARE=1'b0,TWO_CYCLE_ALU=1'b0,COMPRESSED_ISA=1'b0,CATCH_MISALIGN=1'b1,CATCH_ILLINSN=1'b1,ENABLE_PCPI=1'b0,ENABLE_MUL=1'b0,ENABLE_FAST_MUL=1'b0,ENABLE_DIV=1'b0,ENABLE_IRQ=1'b0,ENABLE_IRQ_QREGS=1'b1,ENABLE_IRQ_TIMER=1'b1,ENABLE_TRACE=1'b0,REGS_INIT_ZERO=1'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_bus_b3.v" Line 73. Module wb_bus_b3(MASTERS=0,SLAVES=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_bus_b3.v" Line 73. Module wb_bus_b3(MASTERS=0,SLAVES=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_bus_b3.v" Line 73. Module wb_bus_b3(MASTERS=0,SLAVES=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_bus_b3.v" Line 73. Module wb_bus_b3(MASTERS=0,SLAVES=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/ram/ram_wb_2.v" Line 1. Module ram_wb_02_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_bus_b3.v" Line 73. Module wb_bus_b3(MASTERS=0,SLAVES=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/ram/ram_wb_1.v" Line 1. Module ram_wb_01_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_bus_b3.v" Line 73. Module wb_bus_b3(MASTERS=0,SLAVES=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_bus_b3.v" Line 73. Module wb_bus_b3(MASTERS=0,SLAVES=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_bus_b3.v" Line 73. Module wb_bus_b3(MASTERS=0,SLAVES=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox1.v" Line 35. Module sbox1 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox2.v" Line 35. Module sbox2 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox3.v" Line 35. Module sbox3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox4.v" Line 35. Module sbox4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox5.v" Line 35. Module sbox5 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox6.v" Line 35. Module sbox6 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox7.v" Line 35. Module sbox7 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/crypto/des3/sbox8.v" Line 35. Module sbox8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/wb_bus_b3/wb_bus_b3.v" Line 73. Module wb_bus_b3(MASTERS=0,SLAVES=10) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/uart/uart_top.v" Line 137. Module uart_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/uart/uart_wb.v" Line 139. Module uart_wb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/uart/uart_regs.v" Line 227. Module uart_regs has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/uart/uart_transmitter.v" Line 150. Module uart_transmitter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/uart/uart_tfifo.v" Line 140. Module uart_tfifo has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/uart/raminfr.v" Line 83. Module raminfr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/uart/uart_sync_flops.v" Line 67. Module uart_sync_flops(width=1,init_value=1'b1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/uart/uart_receiver.v" Line 194. Module uart_receiver has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/uart/uart_rfifo.v" Line 146. Module uart_rfifo(fifo_width=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.srcs/sources_1/imports/RTL/uart/raminfr.v" Line 83. Module raminfr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/atul/Downloads/SoCCom_v1.0 with code base/SoCCom_v1.0/precompiled designs/noc_soc_soccom/noc_soc_soccom.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.optimsoc_config
Compiling package xil_defaultlib.optimsoc_functions
Compiling package xil_defaultlib.dii_package
Compiling package xil_defaultlib.opensocdebug
Compiling package xil_defaultlib.optimsoc_constants
Compiling module xil_defaultlib.wb_interconnect_arb_rr(N=1)
Compiling module xil_defaultlib.wb_mux_default
Compiling module xil_defaultlib.wb_decode(S0_ENABLE=1,S0_RANGE_W...
Compiling module xil_defaultlib.wb_bus_b3(MASTERS=1,SLAVES=10)
Compiling module xil_defaultlib.wb_decode(SLAVES=3,ADDR_WIDTH=24...
Compiling module xil_defaultlib.networkadapter_conf(CONFIG='{4,4...
Compiling module xil_defaultlib.noc_buffer(FULLPACKET=1)
Compiling module xil_defaultlib.mpbuffer_endpoint(CONFIG='{4,4,1...
Compiling module xil_defaultlib.mpbuffer(CONFIG='{4,4,1024'bx000...
Compiling module xil_defaultlib.mpbuffer_wb(CONFIG='{4,4,1024'bx...
Compiling module xil_defaultlib.lisnoc_dma_wbinterface(tileid=1'...
Compiling module xil_defaultlib.lisnoc_dma_request_table_default
Compiling module xil_defaultlib.lisnoc_dma_initiator_wbreq
Compiling module xil_defaultlib.lisnoc_arb_rr(N=4)
Compiling module xil_defaultlib.lisnoc_dma_initiator_nocreq(tile...
Compiling module xil_defaultlib.lisnoc_packet_buffer_default
Compiling module xil_defaultlib.lisnoc_dma_initiator_nocresp_def...
Compiling module xil_defaultlib.lisnoc_dma_initiator(tileid=1'bx...
Compiling module xil_defaultlib.lisnoc_dma_target(tileid=1'bx)
Compiling module xil_defaultlib.lisnoc_dma(tileid=1'bx)
Compiling module xil_defaultlib.arb_rr_default
Compiling module xil_defaultlib.noc_mux
Compiling module xil_defaultlib.noc_buffer(DEPTH=4)
Compiling module xil_defaultlib.noc_demux(MAPPING=64'b0100000000...
Compiling module xil_defaultlib.networkadapter_ct(CONFIG='{4,4,1...
Compiling module xil_defaultlib.picorv32(ENABLE_COUNTERS=1'b1,EN...
Compiling module xil_defaultlib.picorv32_top
Compiling module xil_defaultlib.tile_picorv32_top(CONFIG='{4,4,1...
Compiling module xil_defaultlib.wb_interconnect_arb_rr(N=0)
Compiling module xil_defaultlib.wb_mux(MASTERS=0)
Compiling module xil_defaultlib.wb_bus_b3(MASTERS=0,SLAVES=10)
Compiling module xil_defaultlib.shiftRegFIFO(depth=3)
Compiling module xil_defaultlib.shiftRegFIFO
Compiling module xil_defaultlib.memMod_dist(depth=64,width=32,lo...
Compiling module xil_defaultlib.nextReg(depth=31,logDepth=5)
Compiling module xil_defaultlib.shiftRegFIFO(depth=4)
Compiling module xil_defaultlib.nextReg(depth=32,logDepth=5)
Compiling module xil_defaultlib.shiftRegFIFO(depth=31)
Compiling module xil_defaultlib.shiftRegFIFO(depth=3,width=5)
Compiling module xil_defaultlib.swNet82443
Compiling module xil_defaultlib.perm82443
Compiling module xil_defaultlib.rc82445
Compiling module xil_defaultlib.addfxp
Compiling module xil_defaultlib.subfxp
Compiling module xil_defaultlib.codeBlock82447
Compiling module xil_defaultlib.memMod_dist(depth=4,width=32,log...
Compiling module xil_defaultlib.shiftRegFIFO(depth=2)
Compiling module xil_defaultlib.swNet82527
Compiling module xil_defaultlib.perm82527
Compiling module xil_defaultlib.rc82529
Compiling module xil_defaultlib.shiftRegFIFO(depth=7)
Compiling module xil_defaultlib.D18_82700
Compiling module xil_defaultlib.D20_82708
Compiling module xil_defaultlib.multfix(WIDTH=16,CYCLES=2)
Compiling module xil_defaultlib.codeBlock82532
Compiling module xil_defaultlib.DirSum_82710
Compiling module xil_defaultlib.codeBlock82713
Compiling module xil_defaultlib.memMod_dist(depth=8,width=32,log...
Compiling module xil_defaultlib.shiftRegFIFO(depth=3,width=2)
Compiling module xil_defaultlib.swNet82793
Compiling module xil_defaultlib.perm82793
Compiling module xil_defaultlib.rc82795
Compiling module xil_defaultlib.D14_82970
Compiling module xil_defaultlib.D16_82982
Compiling module xil_defaultlib.codeBlock82798
Compiling module xil_defaultlib.DirSum_82984
Compiling module xil_defaultlib.codeBlock82987
Compiling module xil_defaultlib.memMod_dist(depth=16,width=32,lo...
Compiling module xil_defaultlib.shiftRegFIFO(depth=8)
Compiling module xil_defaultlib.shiftRegFIFO(depth=3,width=3)
Compiling module xil_defaultlib.swNet83067
Compiling module xil_defaultlib.perm83067
Compiling module xil_defaultlib.rc83069
Compiling module xil_defaultlib.D10_83252
Compiling module xil_defaultlib.D12_83272
Compiling module xil_defaultlib.codeBlock83072
Compiling module xil_defaultlib.DirSum_83274
Compiling module xil_defaultlib.codeBlock83277
Compiling module xil_defaultlib.memMod_dist(depth=32,width=32,lo...
Compiling module xil_defaultlib.nextReg(depth=15,logDepth=4)
Compiling module xil_defaultlib.nextReg(depth=16,logDepth=4)
Compiling module xil_defaultlib.shiftRegFIFO(depth=15)
Compiling module xil_defaultlib.shiftRegFIFO(depth=3,width=4)
Compiling module xil_defaultlib.swNet83357
Compiling module xil_defaultlib.perm83357
Compiling module xil_defaultlib.rc83359
Compiling module xil_defaultlib.D6_83558
Compiling module xil_defaultlib.D8_83594
Compiling module xil_defaultlib.codeBlock83362
Compiling module xil_defaultlib.DirSum_83596
Compiling module xil_defaultlib.codeBlock83599
Compiling module xil_defaultlib.swNet83679
Compiling module xil_defaultlib.perm83679
Compiling module xil_defaultlib.rc83681
Compiling module xil_defaultlib.D2_83911
Compiling module xil_defaultlib.D4_83979
Compiling module xil_defaultlib.codeBlock83683
Compiling module xil_defaultlib.DirSum_83981
Compiling module xil_defaultlib.codeBlock83984
Compiling module xil_defaultlib.swNet84064
Compiling module xil_defaultlib.perm84064
Compiling module xil_defaultlib.rc84066
Compiling module xil_defaultlib.dft_top
Compiling module xil_defaultlib.dft_top_top
Compiling module xil_defaultlib.tile_dft_top_top(CONFIG='{4,4,10...
Compiling module xil_defaultlib.swNet7077
Compiling module xil_defaultlib.perm7077
Compiling module xil_defaultlib.rc7079
Compiling module xil_defaultlib.codeBlock7081
Compiling module xil_defaultlib.swNet7161
Compiling module xil_defaultlib.perm7161
Compiling module xil_defaultlib.rc7163
Compiling module xil_defaultlib.D18_7334
Compiling module xil_defaultlib.D20_7342
Compiling module xil_defaultlib.codeBlock7166
Compiling module xil_defaultlib.DirSum_7344
Compiling module xil_defaultlib.codeBlock7347
Compiling module xil_defaultlib.swNet7427
Compiling module xil_defaultlib.perm7427
Compiling module xil_defaultlib.rc7429
Compiling module xil_defaultlib.D14_7604
Compiling module xil_defaultlib.D16_7616
Compiling module xil_defaultlib.codeBlock7432
Compiling module xil_defaultlib.DirSum_7618
Compiling module xil_defaultlib.codeBlock7621
Compiling module xil_defaultlib.swNet7701
Compiling module xil_defaultlib.perm7701
Compiling module xil_defaultlib.rc7703
Compiling module xil_defaultlib.D10_7886
Compiling module xil_defaultlib.D12_7906
Compiling module xil_defaultlib.codeBlock7706
Compiling module xil_defaultlib.DirSum_7908
Compiling module xil_defaultlib.codeBlock7911
Compiling module xil_defaultlib.swNet7991
Compiling module xil_defaultlib.perm7991
Compiling module xil_defaultlib.rc7993
Compiling module xil_defaultlib.D6_8192
Compiling module xil_defaultlib.D8_8228
Compiling module xil_defaultlib.codeBlock7996
Compiling module xil_defaultlib.DirSum_8230
Compiling module xil_defaultlib.codeBlock8233
Compiling module xil_defaultlib.swNet8313
Compiling module xil_defaultlib.perm8313
Compiling module xil_defaultlib.rc8315
Compiling module xil_defaultlib.D2_8545
Compiling module xil_defaultlib.D4_8613
Compiling module xil_defaultlib.codeBlock8317
Compiling module xil_defaultlib.DirSum_8615
Compiling module xil_defaultlib.codeBlock8618
Compiling module xil_defaultlib.swNet8698
Compiling module xil_defaultlib.perm8698
Compiling module xil_defaultlib.rc8700
Compiling module xil_defaultlib.idft_top
Compiling module xil_defaultlib.idft_top_top
Compiling module xil_defaultlib.tile_idft_top_top(CONFIG='{4,4,1...
Compiling module xil_defaultlib.FIR_filter_firBlock_left_Multipl...
Compiling module xil_defaultlib.FIR_filter_firBlock_left
Compiling module xil_defaultlib.FIR_filter_firBlock_right_Multip...
Compiling module xil_defaultlib.FIR_filter_firBlock_right
Compiling module xil_defaultlib.FIR_filter
Compiling module xil_defaultlib.fir_top
Compiling module xil_defaultlib.tile_fir_top(CONFIG='{4,4,1024'b...
Compiling module xil_defaultlib.noc_router_lookup_slice(OUTPUTS=...
Compiling module xil_defaultlib.noc_router_lookup(DESTS=32,OUTPU...
Compiling module xil_defaultlib.noc_router_input(FLIT_WIDTH=32,D...
Compiling module xil_defaultlib.arb_rr(N=9)
Compiling module xil_defaultlib.noc_mux(CHANNELS=9)
Compiling module xil_defaultlib.noc_router_output(FLIT_WIDTH=32,...
Compiling module xil_defaultlib.noc_router(INPUTS=9,OUTPUTS=9,DE...
Compiling module xil_defaultlib.ram_wb_02_default
Compiling module xil_defaultlib.tile_ram_wb_02(CONFIG='{4,4,1024...
Compiling module xil_defaultlib.ram_wb_01_default
Compiling module xil_defaultlib.tile_ram_wb_01(CONFIG='{4,4,1024...
Compiling module xil_defaultlib.noc_router_lookup_slice(OUTPUTS=...
Compiling module xil_defaultlib.noc_router_lookup(DESTS=32,OUTPU...
Compiling module xil_defaultlib.noc_router_input(FLIT_WIDTH=32,D...
Compiling module xil_defaultlib.arb_rr(N=6)
Compiling module xil_defaultlib.noc_mux(CHANNELS=6)
Compiling module xil_defaultlib.noc_router_output(FLIT_WIDTH=32,...
Compiling module xil_defaultlib.noc_router(INPUTS=6,OUTPUTS=6,DE...
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.md5_top
Compiling module xil_defaultlib.tile_md5_top(CONFIG='{4,4,1024'b...
Compiling module xil_defaultlib.noc_router_lookup_slice(OUTPUTS=...
Compiling module xil_defaultlib.noc_router_lookup(DESTS=32,OUTPU...
Compiling module xil_defaultlib.noc_router_input(FLIT_WIDTH=32,D...
Compiling module xil_defaultlib.arb_rr(N=5)
Compiling module xil_defaultlib.noc_mux(CHANNELS=5)
Compiling module xil_defaultlib.noc_router_output(FLIT_WIDTH=32,...
Compiling module xil_defaultlib.noc_router(INPUTS=5,OUTPUTS=5,DE...
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_type_D_192
Compiling module xil_defaultlib.expand_key_type_B_192
Compiling module xil_defaultlib.expand_key_type_A_192
Compiling module xil_defaultlib.expand_key_type_C_192
Compiling module xil_defaultlib.xS
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_192
Compiling module xil_defaultlib.aes_top
Compiling module xil_defaultlib.tile_aes_top(CONFIG='{4,4,1024'b...
Compiling module xil_defaultlib.sbox1
Compiling module xil_defaultlib.sbox2
Compiling module xil_defaultlib.sbox3
Compiling module xil_defaultlib.sbox4
Compiling module xil_defaultlib.sbox5
Compiling module xil_defaultlib.sbox6
Compiling module xil_defaultlib.sbox7
Compiling module xil_defaultlib.sbox8
Compiling module xil_defaultlib.crp
Compiling module xil_defaultlib.key_sel3
Compiling module xil_defaultlib.des3
Compiling module xil_defaultlib.des3_top_default
Compiling module xil_defaultlib.tile_des3_top(CONFIG='{4,4,1024'...
Compiling module xil_defaultlib.uart_wb
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.uart_top
Compiling module xil_defaultlib.tile_uart_top(CONFIG='{4,4,1024'...
Compiling module xil_defaultlib.noc_router_lookup_slice(OUTPUTS=...
Compiling module xil_defaultlib.noc_router_lookup(DESTS=32,OUTPU...
Compiling module xil_defaultlib.noc_router_input(FLIT_WIDTH=32,D...
Compiling module xil_defaultlib.arb_rr(N=3)
Compiling module xil_defaultlib.noc_mux(CHANNELS=3)
Compiling module xil_defaultlib.noc_router_output(FLIT_WIDTH=32,...
Compiling module xil_defaultlib.noc_router(INPUTS=3,OUTPUTS=3,DE...
Compiling module xil_defaultlib.noc_soc_top(CONFIG='{4,4,1024'bx...
Compiling module xil_defaultlib.tb_system
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_system_behav
