

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22'
================================================================
* Date:           Fri Nov 22 20:01:11 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.816 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31|  0.310 us|  0.310 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_52_1_VITIS_LOOP_53_2  |       29|       29|         6|          1|          1|    25|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     651|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     475|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     475|     819|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln52_1_fu_234_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln52_fu_211_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln53_fu_384_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln58_1_fu_336_p2     |         +|   0|  0|  12|           5|           4|
    |add_ln58_2_fu_346_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln58_fu_314_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln62_1_fu_378_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln62_fu_368_p2       |         +|   0|  0|  12|           4|           4|
    |empty_fu_199_p2          |         +|   0|  0|  14|           7|           7|
    |p_mid110_fu_280_p2       |         +|   0|  0|  14|           7|           7|
    |and_ln59_1_fu_524_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_2_fu_530_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_3_fu_613_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_4_fu_619_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_5_fu_702_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_6_fu_708_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln59_fu_440_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln52_fu_205_p2      |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln53_fu_220_p2      |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln59_10_fu_666_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_11_fu_672_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_12_fu_684_p2   |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_13_fu_690_p2   |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_1_fu_428_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_2_fu_488_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_3_fu_494_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_4_fu_506_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_5_fu_512_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_6_fu_577_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_7_fu_583_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_8_fu_595_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln59_9_fu_601_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln59_fu_422_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln58_1_fu_357_p2      |        or|   0|  0|   7|           1|           7|
    |or_ln58_fu_325_p2        |        or|   0|  0|   7|           1|           7|
    |or_ln59_1_fu_500_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_2_fu_518_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_3_fu_589_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_4_fu_607_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_5_fu_678_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_6_fu_696_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln59_fu_434_p2        |        or|   0|  0|   2|           1|           1|
    |pool2_output_d0          |    select|   0|  0|  32|           1|          32|
    |select_ln52_1_fu_240_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln52_2_fu_260_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln52_3_fu_286_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln52_fu_226_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln59_1_fu_536_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln59_2_fu_625_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln59_fu_446_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 651|         303|         246|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                    |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_1_load               |   9|          2|    3|          6|
    |i_fu_70                                 |   9|          2|    3|          6|
    |indvar_flatten12_fu_74                  |   9|          2|    5|         10|
    |j_1_fu_66                               |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   24|         48|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln62_1_reg_770                         |   5|   0|    5|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |conv2_output_load_1_reg_782                |  32|   0|   32|          0|
    |conv2_output_load_1_reg_782_pp0_iter2_reg  |  32|   0|   32|          0|
    |conv2_output_load_2_reg_789                |  32|   0|   32|          0|
    |conv2_output_load_3_reg_796                |  32|   0|   32|          0|
    |conv2_output_load_reg_775                  |  32|   0|   32|          0|
    |i_fu_70                                    |   3|   0|    3|          0|
    |indvar_flatten12_fu_74                     |   5|   0|    5|          0|
    |j_1_fu_66                                  |   3|   0|    3|          0|
    |select_ln59_1_reg_810                      |  32|   0|   32|          0|
    |select_ln59_2_reg_817                      |  32|   0|   32|          0|
    |select_ln59_reg_803                        |  32|   0|   32|          0|
    |add_ln62_1_reg_770                         |  64|  32|    5|          0|
    |conv2_output_load_2_reg_789                |  64|  32|   32|          0|
    |conv2_output_load_3_reg_796                |  64|  32|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 475|  96|  352|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_308_p_din0      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_308_p_din1      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_308_p_opcode    |  out|    5|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_308_p_dout0     |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_308_p_ce        |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_702_p_din0      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_702_p_din1      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_702_p_opcode    |  out|    5|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_702_p_dout0     |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_702_p_ce        |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_706_p_din0      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_706_p_din1      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_706_p_opcode    |  out|    5|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_706_p_dout0     |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_706_p_ce        |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_710_p_din0      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_710_p_din1      |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_710_p_opcode    |  out|    5|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_710_p_dout0     |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|grp_fu_710_p_ce        |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_22|  return value|
|conv2_output_address0  |  out|   11|   ap_memory|                                             conv2_output|         array|
|conv2_output_ce0       |  out|    1|   ap_memory|                                             conv2_output|         array|
|conv2_output_q0        |   in|   32|   ap_memory|                                             conv2_output|         array|
|conv2_output_address1  |  out|   11|   ap_memory|                                             conv2_output|         array|
|conv2_output_ce1       |  out|    1|   ap_memory|                                             conv2_output|         array|
|conv2_output_q1        |   in|   32|   ap_memory|                                             conv2_output|         array|
|conv2_output_address2  |  out|   11|   ap_memory|                                             conv2_output|         array|
|conv2_output_ce2       |  out|    1|   ap_memory|                                             conv2_output|         array|
|conv2_output_q2        |   in|   32|   ap_memory|                                             conv2_output|         array|
|conv2_output_address3  |  out|   11|   ap_memory|                                             conv2_output|         array|
|conv2_output_ce3       |  out|    1|   ap_memory|                                             conv2_output|         array|
|conv2_output_q3        |   in|   32|   ap_memory|                                             conv2_output|         array|
|pool2_output_address0  |  out|    9|   ap_memory|                                             pool2_output|         array|
|pool2_output_ce0       |  out|    1|   ap_memory|                                             pool2_output|         array|
|pool2_output_we0       |  out|    1|   ap_memory|                                             pool2_output|         array|
|pool2_output_d0        |  out|   32|   ap_memory|                                             pool2_output|         array|
+-----------------------+-----+-----+------------+---------------------------------------------------------+--------------+

