--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf
-ucf toplevel.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock DataMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    8.082(F)|    1.016(F)|DataState         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock DebugMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |   -1.049(R)|    4.184(R)|XLXI_123/XLXN_39  |   0.000|
            |    6.158(F)|    3.422(F)|DataState         |   0.000|
            |    6.317(F)|    2.771(F)|InstrState        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock IncrementPC
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    0.840(R)|    1.821(R)|XLXI_123/XLXN_39  |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock InstrMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    6.848(F)|    2.107(F)|InstrState        |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ProgramMode
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AddrMode    |    0.570(R)|    5.921(R)|XLXI_123/XLXN_39  |   0.000|
            |    6.239(F)|    5.159(F)|DataState         |   0.000|
            |    5.507(F)|    4.508(F)|InstrState        |   0.000|
------------+------------+------------+------------------+--------+

Clock DataMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sseg<0>     |   23.112(F)|DataState         |   0.000|
sseg<1>     |   23.308(F)|DataState         |   0.000|
sseg<2>     |   23.660(F)|DataState         |   0.000|
sseg<3>     |   23.317(F)|DataState         |   0.000|
sseg<4>     |   23.401(F)|DataState         |   0.000|
sseg<5>     |   22.862(F)|DataState         |   0.000|
sseg<6>     |   23.281(F)|DataState         |   0.000|
------------+------------+------------------+--------+

Clock DebugMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   15.542(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   14.676(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   14.654(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   14.898(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   14.211(R)|XLXI_123/XLXN_39  |   0.000|
q0          |   14.903(R)|XLXN_27           |   0.000|
sseg<0>     |   27.311(R)|XLXI_123/XLXN_39  |   0.000|
            |   25.518(F)|DataState         |   0.000|
            |   24.041(F)|InstrState        |   0.000|
sseg<1>     |   27.603(R)|XLXI_123/XLXN_39  |   0.000|
            |   25.714(F)|DataState         |   0.000|
            |   24.237(F)|InstrState        |   0.000|
sseg<2>     |   27.563(R)|XLXI_123/XLXN_39  |   0.000|
            |   26.066(F)|DataState         |   0.000|
            |   24.589(F)|InstrState        |   0.000|
sseg<3>     |   27.110(R)|XLXI_123/XLXN_39  |   0.000|
            |   25.723(F)|DataState         |   0.000|
            |   24.246(F)|InstrState        |   0.000|
sseg<4>     |   25.807(F)|DataState         |   0.000|
            |   24.367(F)|InstrState        |   0.000|
            |   28.034(R)|XLXI_123/XLXN_39  |   0.000|
sseg<5>     |   25.268(F)|DataState         |   0.000|
            |   23.791(F)|InstrState        |   0.000|
            |   26.893(R)|XLXI_123/XLXN_39  |   0.000|
sseg<6>     |   27.576(R)|XLXI_123/XLXN_39  |   0.000|
            |   25.687(F)|DataState         |   0.000|
            |   24.210(F)|InstrState        |   0.000|
------------+------------+------------------+--------+

Clock DebugStep to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
q0          |   11.255(R)|XLXN_27           |   0.000|
------------+------------+------------------+--------+

Clock HzMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
q0          |   10.709(R)|XLXN_27           |   0.000|
------------+------------+------------------+--------+

Clock IncrementPC to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   13.179(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   12.313(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   12.291(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   12.535(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   11.848(R)|XLXI_123/XLXN_39  |   0.000|
sseg<0>     |   24.948(R)|XLXI_123/XLXN_39  |   0.000|
sseg<1>     |   25.240(R)|XLXI_123/XLXN_39  |   0.000|
sseg<2>     |   25.200(R)|XLXI_123/XLXN_39  |   0.000|
sseg<3>     |   24.747(R)|XLXI_123/XLXN_39  |   0.000|
sseg<4>     |   25.671(R)|XLXI_123/XLXN_39  |   0.000|
sseg<5>     |   24.530(R)|XLXI_123/XLXN_39  |   0.000|
sseg<6>     |   25.213(R)|XLXI_123/XLXN_39  |   0.000|
------------+------------+------------------+--------+

Clock InstrMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
sseg<0>     |   23.377(F)|InstrState        |   0.000|
sseg<1>     |   23.573(F)|InstrState        |   0.000|
sseg<2>     |   23.925(F)|InstrState        |   0.000|
sseg<3>     |   23.582(F)|InstrState        |   0.000|
sseg<4>     |   23.703(F)|InstrState        |   0.000|
sseg<5>     |   23.127(F)|InstrState        |   0.000|
sseg<6>     |   23.546(F)|InstrState        |   0.000|
------------+------------+------------------+--------+

Clock ProgramMode to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
AddrLEDs<0> |   17.279(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<1> |   16.413(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<2> |   16.391(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<3> |   16.635(R)|XLXI_123/XLXN_39  |   0.000|
AddrLEDs<4> |   15.948(R)|XLXI_123/XLXN_39  |   0.000|
q0          |   16.640(R)|XLXN_27           |   0.000|
sseg<0>     |   27.255(F)|DataState         |   0.000|
            |   25.778(F)|InstrState        |   0.000|
            |   29.048(R)|XLXI_123/XLXN_39  |   0.000|
sseg<1>     |   27.451(F)|DataState         |   0.000|
            |   25.974(F)|InstrState        |   0.000|
            |   29.340(R)|XLXI_123/XLXN_39  |   0.000|
sseg<2>     |   27.803(F)|DataState         |   0.000|
            |   26.326(F)|InstrState        |   0.000|
            |   29.300(R)|XLXI_123/XLXN_39  |   0.000|
sseg<3>     |   27.460(F)|DataState         |   0.000|
            |   25.983(F)|InstrState        |   0.000|
            |   28.847(R)|XLXI_123/XLXN_39  |   0.000|
sseg<4>     |   29.771(R)|XLXI_123/XLXN_39  |   0.000|
            |   27.544(F)|DataState         |   0.000|
            |   26.104(F)|InstrState        |   0.000|
sseg<5>     |   28.630(R)|XLXI_123/XLXN_39  |   0.000|
            |   27.005(F)|DataState         |   0.000|
            |   25.528(F)|InstrState        |   0.000|
sseg<6>     |   29.313(R)|XLXI_123/XLXN_39  |   0.000|
            |   27.424(F)|DataState         |   0.000|
            |   25.947(F)|InstrState        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock B8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
B8             |   12.094|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DataMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |         |         |   11.559|    9.499|
IncrementPC    |         |         |   11.559|         |
ProgramMode    |         |         |   11.559|   11.236|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DebugMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.729|    0.368|   11.559|    7.734|
DebugStep      |    1.483|         |         |         |
HzMode         |    1.483|         |         |         |
IncrementPC    |    3.729|         |   11.559|         |
ProgramMode    |    3.729|    2.105|   11.559|    9.471|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DebugStep
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    1.483|         |         |         |
DebugStep      |    1.483|         |         |         |
HzMode         |    1.483|         |         |         |
ProgramMode    |    1.483|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock HzMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    1.483|         |         |         |
DebugStep      |    1.483|         |         |         |
HzMode         |    1.483|         |         |         |
ProgramMode    |    1.483|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock IncrementPC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.729|    2.257|         |         |
IncrementPC    |    3.729|         |         |         |
ProgramMode    |    3.994|    3.994|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock InstrMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |         |         |   10.102|    8.265|
IncrementPC    |         |         |   10.102|         |
ProgramMode    |         |         |   10.102|   10.002|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ProgramMode
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DebugMode      |    3.729|    1.987|   11.559|    7.656|
DebugStep      |    1.483|         |         |         |
HzMode         |    1.483|         |         |         |
IncrementPC    |    3.729|         |   11.559|         |
ProgramMode    |    3.729|    3.724|   11.559|    9.393|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
AddrMode       |AddrLEDs<0>    |   10.838|
AddrMode       |AddrLEDs<1>    |    9.330|
AddrMode       |AddrLEDs<2>    |    9.447|
AddrMode       |AddrLEDs<3>    |    9.988|
AddrMode       |AddrLEDs<4>    |    8.549|
AddrMode       |sseg<0>        |   22.149|
AddrMode       |sseg<1>        |   22.441|
AddrMode       |sseg<2>        |   22.597|
AddrMode       |sseg<3>        |   22.254|
AddrMode       |sseg<4>        |   22.872|
AddrMode       |sseg<5>        |   21.825|
AddrMode       |sseg<6>        |   22.414|
DataMode       |sseg<0>        |   15.437|
DataMode       |sseg<1>        |   15.633|
DataMode       |sseg<2>        |   15.985|
DataMode       |sseg<3>        |   15.642|
DataMode       |sseg<4>        |   15.696|
DataMode       |sseg<5>        |   15.187|
DataMode       |sseg<6>        |   15.606|
DebugMode      |AddrLEDs<0>    |   12.255|
DebugMode      |AddrLEDs<1>    |   10.747|
DebugMode      |AddrLEDs<2>    |   10.864|
DebugMode      |AddrLEDs<3>    |   11.405|
DebugMode      |AddrLEDs<4>    |    9.966|
DebugMode      |sseg<0>        |   23.566|
DebugMode      |sseg<1>        |   23.858|
DebugMode      |sseg<2>        |   24.014|
DebugMode      |sseg<3>        |   23.671|
DebugMode      |sseg<4>        |   24.289|
DebugMode      |sseg<5>        |   23.242|
DebugMode      |sseg<6>        |   23.831|
InstrMode      |sseg<0>        |   15.826|
InstrMode      |sseg<1>        |   16.022|
InstrMode      |sseg<2>        |   16.374|
InstrMode      |sseg<3>        |   16.031|
InstrMode      |sseg<4>        |   16.085|
InstrMode      |sseg<5>        |   15.576|
InstrMode      |sseg<6>        |   15.995|
ProgramMode    |AddrLEDs<0>    |   13.992|
ProgramMode    |AddrLEDs<1>    |   12.484|
ProgramMode    |AddrLEDs<2>    |   12.601|
ProgramMode    |AddrLEDs<3>    |   13.142|
ProgramMode    |AddrLEDs<4>    |   11.703|
ProgramMode    |sseg<0>        |   25.303|
ProgramMode    |sseg<1>        |   25.595|
ProgramMode    |sseg<2>        |   25.751|
ProgramMode    |sseg<3>        |   25.408|
ProgramMode    |sseg<4>        |   26.026|
ProgramMode    |sseg<5>        |   24.979|
ProgramMode    |sseg<6>        |   25.568|
ShowC          |sseg<0>        |   10.990|
ShowC          |sseg<1>        |   11.137|
ShowC          |sseg<2>        |   11.489|
ShowC          |sseg<3>        |   11.146|
ShowC          |sseg<4>        |   11.529|
ShowC          |sseg<5>        |   10.691|
ShowC          |sseg<6>        |   11.110|
---------------+---------------+---------+


Analysis completed Tue May 09 00:54:19 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 189 MB



