// Seed: 3687795042
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endprogram
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output reg id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge 1) id_8 <= -1'b0 & -1;
  wire id_10;
  if (1) integer id_11;
  else logic id_12;
  ;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_11,
      id_10,
      id_10,
      id_12
  );
  assign id_10 = id_4;
endmodule
