<<<
[#insns-c_push,reftext="c.push: push 1 to 4 registers to stack memory, 16-bit encoding"]
=== c.push

Synopsis::
Push 1 to 4 registers to stack memory, 16-bit encoding

Mnemonic::
c.push _{reg_list_1_4}, -stack_adj_

Encoding (RV32, RV64)::
[wavedrom, , svg]
....
{reg:[
    { bits:  2, name: 0x2,      attr: ['OP=C2'] },
    { bits:  2, name: 'rlist2', attr: ['reg_list_1_4'] },
    { bits:  3, name: 0x3,      attr: []},
    { bits:  2, name: 'spimm\[5:4\]',  attr: [] },
    { bits:  1, name: 0x1,      attr: []},
    { bits:  6, name: 0x2a,     attr: ['FUNCT6'] },
],config:{bits:16}}
....

Syntax::

[source,sail]
--
c.push {<reg_list_1_4> | <xreg_list_1_4>}, -<stack_adj>
--

include::pushpop_vars.adoc[]

<<<
Description::
This instruction pushes (stores) the registers in _reg_list_1_4_ to stack memory, 
and then adjusts the stack pointer by _-stack_adj_. 

include::pushpop_rlist2_decode_table.adoc[]
include::c_push_pseudo_code.adoc[]

<<<

RV32 Assembly examples::

[source,sail]
----
c.push  {ra, s0-s2}, -64
----

Encoding: _rlist2_=3, _spimm_=3

Equivalent sequence:

[source,sail]
----
sw  s2, -4(sp);
sw  s1, -8(sp); 
sw  s0, -12(sp);
sw  ra, -16(sp); 
addi sp, sp, -64;
----

[source,sail]
----
c.push {ra, s0-s1}, -32
----

Encoding: _rlist2_=2, _spimm_=1

Equivalent sequence:

[source,sail]
----
sw  s1, -4(sp);
sw  s0, -8(sp); 
sw  ra, -12(sp);
addi sp, sp, -32;
----

include::Zces_footer.adoc[]
