# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../half_adder_1.srcs/sources_1/new/half_adder.v"
verilog xil_defaultlib  "../../../half_adder_1.srcs/sources_1/new/my_2_bit_adder.v"
verilog xil_defaultlib  "../../../half_adder_1.srcs/sim_1/new/my_full_adder_simulation.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
