--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml full_adder.twx full_adder.ncd -o full_adder.twr
full_adder.pcf -ucf pins.ucf

Design file:              full_adder.ncd
Physical constraint file: full_adder.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1584 paths analyzed, 164 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.565ns.
--------------------------------------------------------------------------------

Paths for end point addr_0 (SLICE_X53Y42.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_16 (FF)
  Destination:          addr_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.565ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_16 to addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.XQ      Tcko                  0.591   addr_counter<16>
                                                       addr_counter_16
    SLICE_X53Y76.G2      net (fanout=2)        1.293   addr_counter<16>
    SLICE_X53Y76.COUT    Topcyg                1.001   addr_and00001_wg_cy<1>
                                                       addr_and00001_wg_lut<1>
                                                       addr_and00001_wg_cy<1>
    SLICE_X53Y77.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<1>
    SLICE_X53Y77.COUT    Tbyp                  0.118   addr_and00001_wg_cy<3>
                                                       addr_and00001_wg_cy<2>
                                                       addr_and00001_wg_cy<3>
    SLICE_X53Y78.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<3>
    SLICE_X53Y78.COUT    Tbyp                  0.118   addr_and00001_wg_cy<5>
                                                       addr_and00001_wg_cy<4>
                                                       addr_and00001_wg_cy<5>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<5>
    SLICE_X53Y79.XB      Tcinxb                0.404   addr_and00001_wg_cy<6>
                                                       addr_and00001_wg_cy<6>
    SLICE_X52Y42.F1      net (fanout=16)       3.218   addr_and00001_wg_cy<6>
    SLICE_X52Y42.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X53Y42.SR      net (fanout=2)        1.153   addr_and0000
    SLICE_X53Y42.CLK     Tsrck                 0.910   addr<0>
                                                       addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.565ns (3.901ns logic, 5.664ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_6 (FF)
  Destination:          addr_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.414ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_6 to addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y73.XQ      Tcko                  0.591   addr_counter<6>
                                                       addr_counter_6
    SLICE_X53Y78.F4      net (fanout=2)        1.217   addr_counter<6>
    SLICE_X53Y78.COUT    Topcyf                1.162   addr_and00001_wg_cy<5>
                                                       addr_and00001_wg_lut<4>
                                                       addr_and00001_wg_cy<4>
                                                       addr_and00001_wg_cy<5>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<5>
    SLICE_X53Y79.XB      Tcinxb                0.404   addr_and00001_wg_cy<6>
                                                       addr_and00001_wg_cy<6>
    SLICE_X52Y42.F1      net (fanout=16)       3.218   addr_and00001_wg_cy<6>
    SLICE_X52Y42.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X53Y42.SR      net (fanout=2)        1.153   addr_and0000
    SLICE_X53Y42.CLK     Tsrck                 0.910   addr<0>
                                                       addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.414ns (3.826ns logic, 5.588ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_5 (FF)
  Destination:          addr_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.294ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_5 to addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.YQ      Tcko                  0.587   addr_counter<4>
                                                       addr_counter_5
    SLICE_X53Y78.F1      net (fanout=2)        1.101   addr_counter<5>
    SLICE_X53Y78.COUT    Topcyf                1.162   addr_and00001_wg_cy<5>
                                                       addr_and00001_wg_lut<4>
                                                       addr_and00001_wg_cy<4>
                                                       addr_and00001_wg_cy<5>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<5>
    SLICE_X53Y79.XB      Tcinxb                0.404   addr_and00001_wg_cy<6>
                                                       addr_and00001_wg_cy<6>
    SLICE_X52Y42.F1      net (fanout=16)       3.218   addr_and00001_wg_cy<6>
    SLICE_X52Y42.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X53Y42.SR      net (fanout=2)        1.153   addr_and0000
    SLICE_X53Y42.CLK     Tsrck                 0.910   addr<0>
                                                       addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (3.822ns logic, 5.472ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point addr_1 (SLICE_X53Y42.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_16 (FF)
  Destination:          addr_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.565ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_16 to addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.XQ      Tcko                  0.591   addr_counter<16>
                                                       addr_counter_16
    SLICE_X53Y76.G2      net (fanout=2)        1.293   addr_counter<16>
    SLICE_X53Y76.COUT    Topcyg                1.001   addr_and00001_wg_cy<1>
                                                       addr_and00001_wg_lut<1>
                                                       addr_and00001_wg_cy<1>
    SLICE_X53Y77.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<1>
    SLICE_X53Y77.COUT    Tbyp                  0.118   addr_and00001_wg_cy<3>
                                                       addr_and00001_wg_cy<2>
                                                       addr_and00001_wg_cy<3>
    SLICE_X53Y78.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<3>
    SLICE_X53Y78.COUT    Tbyp                  0.118   addr_and00001_wg_cy<5>
                                                       addr_and00001_wg_cy<4>
                                                       addr_and00001_wg_cy<5>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<5>
    SLICE_X53Y79.XB      Tcinxb                0.404   addr_and00001_wg_cy<6>
                                                       addr_and00001_wg_cy<6>
    SLICE_X52Y42.F1      net (fanout=16)       3.218   addr_and00001_wg_cy<6>
    SLICE_X52Y42.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X53Y42.SR      net (fanout=2)        1.153   addr_and0000
    SLICE_X53Y42.CLK     Tsrck                 0.910   addr<0>
                                                       addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.565ns (3.901ns logic, 5.664ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_6 (FF)
  Destination:          addr_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.414ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_6 to addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y73.XQ      Tcko                  0.591   addr_counter<6>
                                                       addr_counter_6
    SLICE_X53Y78.F4      net (fanout=2)        1.217   addr_counter<6>
    SLICE_X53Y78.COUT    Topcyf                1.162   addr_and00001_wg_cy<5>
                                                       addr_and00001_wg_lut<4>
                                                       addr_and00001_wg_cy<4>
                                                       addr_and00001_wg_cy<5>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<5>
    SLICE_X53Y79.XB      Tcinxb                0.404   addr_and00001_wg_cy<6>
                                                       addr_and00001_wg_cy<6>
    SLICE_X52Y42.F1      net (fanout=16)       3.218   addr_and00001_wg_cy<6>
    SLICE_X52Y42.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X53Y42.SR      net (fanout=2)        1.153   addr_and0000
    SLICE_X53Y42.CLK     Tsrck                 0.910   addr<0>
                                                       addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.414ns (3.826ns logic, 5.588ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_5 (FF)
  Destination:          addr_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.294ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_5 to addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.YQ      Tcko                  0.587   addr_counter<4>
                                                       addr_counter_5
    SLICE_X53Y78.F1      net (fanout=2)        1.101   addr_counter<5>
    SLICE_X53Y78.COUT    Topcyf                1.162   addr_and00001_wg_cy<5>
                                                       addr_and00001_wg_lut<4>
                                                       addr_and00001_wg_cy<4>
                                                       addr_and00001_wg_cy<5>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<5>
    SLICE_X53Y79.XB      Tcinxb                0.404   addr_and00001_wg_cy<6>
                                                       addr_and00001_wg_cy<6>
    SLICE_X52Y42.F1      net (fanout=16)       3.218   addr_and00001_wg_cy<6>
    SLICE_X52Y42.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X53Y42.SR      net (fanout=2)        1.153   addr_and0000
    SLICE_X53Y42.CLK     Tsrck                 0.910   addr<0>
                                                       addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.294ns (3.822ns logic, 5.472ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point addr_2 (SLICE_X52Y42.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_16 (FF)
  Destination:          addr_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.538ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_16 to addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.XQ      Tcko                  0.591   addr_counter<16>
                                                       addr_counter_16
    SLICE_X53Y76.G2      net (fanout=2)        1.293   addr_counter<16>
    SLICE_X53Y76.COUT    Topcyg                1.001   addr_and00001_wg_cy<1>
                                                       addr_and00001_wg_lut<1>
                                                       addr_and00001_wg_cy<1>
    SLICE_X53Y77.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<1>
    SLICE_X53Y77.COUT    Tbyp                  0.118   addr_and00001_wg_cy<3>
                                                       addr_and00001_wg_cy<2>
                                                       addr_and00001_wg_cy<3>
    SLICE_X53Y78.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<3>
    SLICE_X53Y78.COUT    Tbyp                  0.118   addr_and00001_wg_cy<5>
                                                       addr_and00001_wg_cy<4>
                                                       addr_and00001_wg_cy<5>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<5>
    SLICE_X53Y79.XB      Tcinxb                0.404   addr_and00001_wg_cy<6>
                                                       addr_and00001_wg_cy<6>
    SLICE_X52Y42.F1      net (fanout=16)       3.218   addr_and00001_wg_cy<6>
    SLICE_X52Y42.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X52Y42.SR      net (fanout=2)        1.126   addr_and0000
    SLICE_X52Y42.CLK     Tsrck                 0.910   addr<2>
                                                       addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.538ns (3.901ns logic, 5.637ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_6 (FF)
  Destination:          addr_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.387ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_6 to addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y73.XQ      Tcko                  0.591   addr_counter<6>
                                                       addr_counter_6
    SLICE_X53Y78.F4      net (fanout=2)        1.217   addr_counter<6>
    SLICE_X53Y78.COUT    Topcyf                1.162   addr_and00001_wg_cy<5>
                                                       addr_and00001_wg_lut<4>
                                                       addr_and00001_wg_cy<4>
                                                       addr_and00001_wg_cy<5>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<5>
    SLICE_X53Y79.XB      Tcinxb                0.404   addr_and00001_wg_cy<6>
                                                       addr_and00001_wg_cy<6>
    SLICE_X52Y42.F1      net (fanout=16)       3.218   addr_and00001_wg_cy<6>
    SLICE_X52Y42.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X52Y42.SR      net (fanout=2)        1.126   addr_and0000
    SLICE_X52Y42.CLK     Tsrck                 0.910   addr<2>
                                                       addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.387ns (3.826ns logic, 5.561ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               addr_counter_5 (FF)
  Destination:          addr_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      9.267ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: addr_counter_5 to addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y72.YQ      Tcko                  0.587   addr_counter<4>
                                                       addr_counter_5
    SLICE_X53Y78.F1      net (fanout=2)        1.101   addr_counter<5>
    SLICE_X53Y78.COUT    Topcyf                1.162   addr_and00001_wg_cy<5>
                                                       addr_and00001_wg_lut<4>
                                                       addr_and00001_wg_cy<4>
                                                       addr_and00001_wg_cy<5>
    SLICE_X53Y79.CIN     net (fanout=1)        0.000   addr_and00001_wg_cy<5>
    SLICE_X53Y79.XB      Tcinxb                0.404   addr_and00001_wg_cy<6>
                                                       addr_and00001_wg_cy<6>
    SLICE_X52Y42.F1      net (fanout=16)       3.218   addr_and00001_wg_cy<6>
    SLICE_X52Y42.X       Tilo                  0.759   addr<2>
                                                       addr_and00001
    SLICE_X52Y42.SR      net (fanout=2)        1.126   addr_and0000
    SLICE_X52Y42.CLK     Tsrck                 0.910   addr<2>
                                                       addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.267ns (3.822ns logic, 5.445ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAMB16_X1Y4.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addr_0 (FF)
  Destination:          RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.049 - 0.030)
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: addr_0 to RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.XQ      Tcko                  0.473   addr<0>
                                                       addr_0
    RAMB16_X1Y4.ADDRA6   net (fanout=6)        0.783   addr<0>
    RAMB16_X1Y4.CLKA     Tbcka       (-Th)     0.131   RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.125ns (0.342ns logic, 0.783ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B (RAMB16_X1Y4.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addr_0 (FF)
  Destination:          RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.049 - 0.030)
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: addr_0 to RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.XQ      Tcko                  0.473   addr<0>
                                                       addr_0
    RAMB16_X1Y4.ADDRB6   net (fanout=6)        0.783   addr<0>
    RAMB16_X1Y4.CLKB     Tbcka       (-Th)     0.131   RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    -------------------------------------------------  ---------------------------
    Total                                      1.125ns (0.342ns logic, 0.783ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAMB16_X1Y4.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               addr_1 (FF)
  Destination:          RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.049 - 0.030)
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: addr_1 to RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.YQ      Tcko                  0.470   addr<0>
                                                       addr_1
    RAMB16_X1Y4.ADDRA7   net (fanout=5)        0.798   addr<1>
    RAMB16_X1Y4.CLKA     Tbcka       (-Th)     0.131   RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.137ns (0.339ns logic, 0.798ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.074ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram/CLKA
  Logical resource: RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 28.074ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram/CLKA
  Logical resource: RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 28.074ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram/CLKA
  Logical resource: RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.565|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1584 paths, 0 nets, and 184 connections

Design statistics:
   Minimum period:   9.565ns{1}   (Maximum frequency: 104.548MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov  9 23:02:08 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 345 MB



