
orion_F303_boost_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc58  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000089c  0800dde8  0800dde8  0001dde8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e684  0800e684  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  0800e684  0800e684  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e684  0800e684  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e684  0800e684  0001e684  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e688  0800e688  0001e688  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800e68c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d8  2**0
                  CONTENTS
 10 .bss          00000ce4  200001d8  200001d8  000201d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000ebc  20000ebc  000201d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 14 .debug_info   00018847  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00003af1  00000000  00000000  00038a92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001500  00000000  00000000  0003c588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000104e  00000000  00000000  0003da88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00021e7d  00000000  00000000  0003ead6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001d28a  00000000  00000000  00060953  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c7854  00000000  00000000  0007dbdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00006888  00000000  00000000  00145434  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  0014bcbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ddd0 	.word	0x0800ddd0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800ddd0 	.word	0x0800ddd0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc3;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08e      	sub	sp, #56	; 0x38
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
 8000c56:	605a      	str	r2, [r3, #4]
 8000c58:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000c5a:	1d3b      	adds	r3, r7, #4
 8000c5c:	2228      	movs	r2, #40	; 0x28
 8000c5e:	2100      	movs	r1, #0
 8000c60:	4618      	mov	r0, r3
 8000c62:	f00a ffbd 	bl	800bbe0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c66:	4b40      	ldr	r3, [pc, #256]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c68:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000c6c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c6e:	4b3e      	ldr	r3, [pc, #248]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c74:	4b3c      	ldr	r3, [pc, #240]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c7a:	4b3b      	ldr	r3, [pc, #236]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c7c:	2201      	movs	r2, #1
 8000c7e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000c80:	4b39      	ldr	r3, [pc, #228]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c82:	2201      	movs	r2, #1
 8000c84:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c86:	4b38      	ldr	r3, [pc, #224]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c8e:	4b36      	ldr	r3, [pc, #216]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c94:	4b34      	ldr	r3, [pc, #208]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c96:	2201      	movs	r2, #1
 8000c98:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c9a:	4b33      	ldr	r3, [pc, #204]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ca2:	4b31      	ldr	r3, [pc, #196]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000ca4:	2204      	movs	r2, #4
 8000ca6:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ca8:	4b2f      	ldr	r3, [pc, #188]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000cae:	4b2e      	ldr	r3, [pc, #184]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cb4:	482c      	ldr	r0, [pc, #176]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000cb6:	f003 fc15 	bl	80044e4 <HAL_ADC_Init>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 8000cc0:	f002 fd6b 	bl	800379a <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000cc8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ccc:	4619      	mov	r1, r3
 8000cce:	4826      	ldr	r0, [pc, #152]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000cd0:	f004 fab8 	bl	8005244 <HAL_ADCEx_MultiModeConfigChannel>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000cda:	f002 fd5e 	bl	800379a <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000cea:	2303      	movs	r3, #3
 8000cec:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000cee:	2306      	movs	r3, #6
 8000cf0:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000cf2:	2340      	movs	r3, #64	; 0x40
 8000cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = ENABLE;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000d06:	2300      	movs	r3, #0
 8000d08:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sConfigInjected.InjectedOffset = 0;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000d10:	2300      	movs	r3, #0
 8000d12:	617b      	str	r3, [r7, #20]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	4619      	mov	r1, r3
 8000d18:	4813      	ldr	r0, [pc, #76]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000d1a:	f003 ff0d 	bl	8004b38 <HAL_ADCEx_InjectedConfigChannel>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000d24:	f002 fd39 	bl	800379a <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d30:	1d3b      	adds	r3, r7, #4
 8000d32:	4619      	mov	r1, r3
 8000d34:	480c      	ldr	r0, [pc, #48]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000d36:	f003 feff 	bl	8004b38 <HAL_ADCEx_InjectedConfigChannel>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 8000d40:	f002 fd2b 	bl	800379a <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000d44:	2303      	movs	r3, #3
 8000d46:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000d48:	2303      	movs	r3, #3
 8000d4a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000d4c:	1d3b      	adds	r3, r7, #4
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4805      	ldr	r0, [pc, #20]	; (8000d68 <MX_ADC1_Init+0x120>)
 8000d52:	f003 fef1 	bl	8004b38 <HAL_ADCEx_InjectedConfigChannel>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8000d5c:	f002 fd1d 	bl	800379a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d60:	bf00      	nop
 8000d62:	3738      	adds	r7, #56	; 0x38
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	200001f4 	.word	0x200001f4

08000d6c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08e      	sub	sp, #56	; 0x38
 8000d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000d72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d76:	2200      	movs	r2, #0
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	605a      	str	r2, [r3, #4]
 8000d7c:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000d7e:	1d3b      	adds	r3, r7, #4
 8000d80:	2228      	movs	r2, #40	; 0x28
 8000d82:	2100      	movs	r1, #0
 8000d84:	4618      	mov	r0, r3
 8000d86:	f00a ff2b 	bl	800bbe0 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000d8a:	4b40      	ldr	r3, [pc, #256]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d8c:	4a40      	ldr	r2, [pc, #256]	; (8000e90 <MX_ADC3_Init+0x124>)
 8000d8e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d90:	4b3e      	ldr	r3, [pc, #248]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000d96:	4b3d      	ldr	r3, [pc, #244]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d9c:	4b3b      	ldr	r3, [pc, #236]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000d9e:	2201      	movs	r2, #1
 8000da0:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8000da2:	4b3a      	ldr	r3, [pc, #232]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000da4:	2201      	movs	r2, #1
 8000da6:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000da8:	4b38      	ldr	r3, [pc, #224]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000db0:	4b36      	ldr	r3, [pc, #216]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000db6:	4b35      	ldr	r3, [pc, #212]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000dbc:	4b33      	ldr	r3, [pc, #204]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000dc4:	4b31      	ldr	r3, [pc, #196]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dc6:	2208      	movs	r2, #8
 8000dc8:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000dca:	4b30      	ldr	r3, [pc, #192]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000dd0:	4b2e      	ldr	r3, [pc, #184]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000dd6:	482d      	ldr	r0, [pc, #180]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000dd8:	f003 fb84 	bl	80044e4 <HAL_ADC_Init>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_ADC3_Init+0x7a>
  {
    Error_Handler();
 8000de2:	f002 fcda 	bl	800379a <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000de6:	2300      	movs	r3, #0
 8000de8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000dea:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000dee:	4619      	mov	r1, r3
 8000df0:	4826      	ldr	r0, [pc, #152]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000df2:	f004 fa27 	bl	8005244 <HAL_ADCEx_MultiModeConfigChannel>
 8000df6:	4603      	mov	r3, r0
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d001      	beq.n	8000e00 <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 8000dfc:	f002 fccd 	bl	800379a <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000e00:	2301      	movs	r3, #1
 8000e02:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000e04:	2301      	movs	r3, #1
 8000e06:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000e0c:	2303      	movs	r3, #3
 8000e0e:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000e10:	2306      	movs	r3, #6
 8000e12:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000e14:	2340      	movs	r3, #64	; 0x40
 8000e16:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = ENABLE;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000e22:	2300      	movs	r3, #0
 8000e24:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sConfigInjected.InjectedOffset = 0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000e32:	2300      	movs	r3, #0
 8000e34:	617b      	str	r3, [r7, #20]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000e36:	1d3b      	adds	r3, r7, #4
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4814      	ldr	r0, [pc, #80]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000e3c:	f003 fe7c 	bl	8004b38 <HAL_ADCEx_InjectedConfigChannel>
 8000e40:	4603      	mov	r3, r0
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d001      	beq.n	8000e4a <MX_ADC3_Init+0xde>
  {
    Error_Handler();
 8000e46:	f002 fca8 	bl	800379a <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8000e4a:	2305      	movs	r3, #5
 8000e4c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000e52:	1d3b      	adds	r3, r7, #4
 8000e54:	4619      	mov	r1, r3
 8000e56:	480d      	ldr	r0, [pc, #52]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000e58:	f003 fe6e 	bl	8004b38 <HAL_ADCEx_InjectedConfigChannel>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <MX_ADC3_Init+0xfa>
  {
    Error_Handler();
 8000e62:	f002 fc9a 	bl	800379a <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8000e66:	230c      	movs	r3, #12
 8000e68:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc3, &sConfigInjected) != HAL_OK)
 8000e6e:	1d3b      	adds	r3, r7, #4
 8000e70:	4619      	mov	r1, r3
 8000e72:	4806      	ldr	r0, [pc, #24]	; (8000e8c <MX_ADC3_Init+0x120>)
 8000e74:	f003 fe60 	bl	8004b38 <HAL_ADCEx_InjectedConfigChannel>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_ADC3_Init+0x116>
  {
    Error_Handler();
 8000e7e:	f002 fc8c 	bl	800379a <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000e82:	bf00      	nop
 8000e84:	3738      	adds	r7, #56	; 0x38
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000244 	.word	0x20000244
 8000e90:	50000400 	.word	0x50000400

08000e94 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b08a      	sub	sp, #40	; 0x28
 8000e98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	2228      	movs	r2, #40	; 0x28
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f00a fe9d 	bl	800bbe0 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8000ea6:	4b31      	ldr	r3, [pc, #196]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ea8:	4a31      	ldr	r2, [pc, #196]	; (8000f70 <MX_ADC4_Init+0xdc>)
 8000eaa:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000eac:	4b2f      	ldr	r3, [pc, #188]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8000eb2:	4b2e      	ldr	r3, [pc, #184]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	609a      	str	r2, [r3, #8]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000eb8:	4b2c      	ldr	r3, [pc, #176]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eba:	2201      	movs	r2, #1
 8000ebc:	611a      	str	r2, [r3, #16]
  hadc4.Init.ContinuousConvMode = ENABLE;
 8000ebe:	4b2b      	ldr	r3, [pc, #172]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	765a      	strb	r2, [r3, #25]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8000ec4:	4b29      	ldr	r3, [pc, #164]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ecc:	4b27      	ldr	r3, [pc, #156]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	60da      	str	r2, [r3, #12]
  hadc4.Init.NbrOfConversion = 1;
 8000ed2:	4b26      	ldr	r3, [pc, #152]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	61da      	str	r2, [r3, #28]
  hadc4.Init.DMAContinuousRequests = DISABLE;
 8000ed8:	4b24      	ldr	r3, [pc, #144]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ee0:	4b22      	ldr	r3, [pc, #136]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ee2:	2204      	movs	r2, #4
 8000ee4:	615a      	str	r2, [r3, #20]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8000ee6:	4b21      	ldr	r3, [pc, #132]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	761a      	strb	r2, [r3, #24]
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000eec:	4b1f      	ldr	r3, [pc, #124]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8000ef2:	481e      	ldr	r0, [pc, #120]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000ef4:	f003 faf6 	bl	80044e4 <HAL_ADC_Init>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <MX_ADC4_Init+0x6e>
  {
    Error_Handler();
 8000efe:	f002 fc4c 	bl	800379a <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000f02:	2303      	movs	r3, #3
 8000f04:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000f06:	2301      	movs	r3, #1
 8000f08:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000f0e:	2302      	movs	r3, #2
 8000f10:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000f12:	2306      	movs	r3, #6
 8000f14:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000f16:	2340      	movs	r3, #64	; 0x40
 8000f18:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	623b      	str	r3, [r7, #32]
  sConfigInjected.AutoInjectedConv = ENABLE;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	777b      	strb	r3, [r7, #29]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000f22:	2300      	movs	r3, #0
 8000f24:	773b      	strb	r3, [r7, #28]
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000f26:	2300      	movs	r3, #0
 8000f28:	77bb      	strb	r3, [r7, #30]
  sConfigInjected.InjectedOffset = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc4, &sConfigInjected) != HAL_OK)
 8000f32:	463b      	mov	r3, r7
 8000f34:	4619      	mov	r1, r3
 8000f36:	480d      	ldr	r0, [pc, #52]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000f38:	f003 fdfe 	bl	8004b38 <HAL_ADCEx_InjectedConfigChannel>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <MX_ADC4_Init+0xb2>
  {
    Error_Handler();
 8000f42:	f002 fc2a 	bl	800379a <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000f46:	2304      	movs	r3, #4
 8000f48:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc4, &sConfigInjected) != HAL_OK)
 8000f4e:	463b      	mov	r3, r7
 8000f50:	4619      	mov	r1, r3
 8000f52:	4806      	ldr	r0, [pc, #24]	; (8000f6c <MX_ADC4_Init+0xd8>)
 8000f54:	f003 fdf0 	bl	8004b38 <HAL_ADCEx_InjectedConfigChannel>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <MX_ADC4_Init+0xce>
  {
    Error_Handler();
 8000f5e:	f002 fc1c 	bl	800379a <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8000f62:	bf00      	nop
 8000f64:	3728      	adds	r7, #40	; 0x28
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	20000294 	.word	0x20000294
 8000f70:	50000500 	.word	0x50000500

08000f74 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC34_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b08e      	sub	sp, #56	; 0x38
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	60da      	str	r2, [r3, #12]
 8000f8a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f94:	d14d      	bne.n	8001032 <HAL_ADC_MspInit+0xbe>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000f96:	4b85      	ldr	r3, [pc, #532]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	4a84      	ldr	r2, [pc, #528]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000f9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fa0:	6153      	str	r3, [r2, #20]
 8000fa2:	4b82      	ldr	r3, [pc, #520]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000faa:	623b      	str	r3, [r7, #32]
 8000fac:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fae:	4b7f      	ldr	r3, [pc, #508]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fb0:	695b      	ldr	r3, [r3, #20]
 8000fb2:	4a7e      	ldr	r2, [pc, #504]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fb8:	6153      	str	r3, [r2, #20]
 8000fba:	4b7c      	ldr	r3, [pc, #496]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fc2:	61fb      	str	r3, [r7, #28]
 8000fc4:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000fc6:	2307      	movs	r3, #7
 8000fc8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fca:	2303      	movs	r3, #3
 8000fcc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fdc:	f005 fc7a 	bl	80068d4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000fe0:	4b73      	ldr	r3, [pc, #460]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000fe2:	4a74      	ldr	r2, [pc, #464]	; (80011b4 <HAL_ADC_MspInit+0x240>)
 8000fe4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fe6:	4b72      	ldr	r3, [pc, #456]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fec:	4b70      	ldr	r3, [pc, #448]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ff2:	4b6f      	ldr	r3, [pc, #444]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000ff4:	2280      	movs	r2, #128	; 0x80
 8000ff6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ff8:	4b6d      	ldr	r3, [pc, #436]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8000ffa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ffe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001000:	4b6b      	ldr	r3, [pc, #428]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001002:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001006:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001008:	4b69      	ldr	r3, [pc, #420]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 800100a:	2220      	movs	r2, #32
 800100c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800100e:	4b68      	ldr	r3, [pc, #416]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001010:	2200      	movs	r2, #0
 8001012:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001014:	4866      	ldr	r0, [pc, #408]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001016:	f005 fa32 	bl	800647e <HAL_DMA_Init>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 8001020:	f002 fbbb 	bl	800379a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	4a62      	ldr	r2, [pc, #392]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 8001028:	639a      	str	r2, [r3, #56]	; 0x38
 800102a:	4a61      	ldr	r2, [pc, #388]	; (80011b0 <HAL_ADC_MspInit+0x23c>)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 8001030:	e0b7      	b.n	80011a2 <HAL_ADC_MspInit+0x22e>
  else if(adcHandle->Instance==ADC3)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	4a60      	ldr	r2, [pc, #384]	; (80011b8 <HAL_ADC_MspInit+0x244>)
 8001038:	4293      	cmp	r3, r2
 800103a:	d157      	bne.n	80010ec <HAL_ADC_MspInit+0x178>
    HAL_RCC_ADC34_CLK_ENABLED++;
 800103c:	4b5f      	ldr	r3, [pc, #380]	; (80011bc <HAL_ADC_MspInit+0x248>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	3301      	adds	r3, #1
 8001042:	4a5e      	ldr	r2, [pc, #376]	; (80011bc <HAL_ADC_MspInit+0x248>)
 8001044:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC34_CLK_ENABLED==1){
 8001046:	4b5d      	ldr	r3, [pc, #372]	; (80011bc <HAL_ADC_MspInit+0x248>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d10b      	bne.n	8001066 <HAL_ADC_MspInit+0xf2>
      __HAL_RCC_ADC34_CLK_ENABLE();
 800104e:	4b57      	ldr	r3, [pc, #348]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001050:	695b      	ldr	r3, [r3, #20]
 8001052:	4a56      	ldr	r2, [pc, #344]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001054:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001058:	6153      	str	r3, [r2, #20]
 800105a:	4b54      	ldr	r3, [pc, #336]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800105c:	695b      	ldr	r3, [r3, #20]
 800105e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001062:	61bb      	str	r3, [r7, #24]
 8001064:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001066:	4b51      	ldr	r3, [pc, #324]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001068:	695b      	ldr	r3, [r3, #20]
 800106a:	4a50      	ldr	r2, [pc, #320]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800106c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001070:	6153      	str	r3, [r2, #20]
 8001072:	4b4e      	ldr	r3, [pc, #312]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001074:	695b      	ldr	r3, [r3, #20]
 8001076:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800107a:	617b      	str	r3, [r7, #20]
 800107c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = BOOST_V_Pin|BATT_CS_Pin|TEMP_COIL_1_Pin;
 800107e:	f242 0303 	movw	r3, #8195	; 0x2003
 8001082:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001084:	2303      	movs	r3, #3
 8001086:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800108c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001090:	4619      	mov	r1, r3
 8001092:	484b      	ldr	r0, [pc, #300]	; (80011c0 <HAL_ADC_MspInit+0x24c>)
 8001094:	f005 fc1e 	bl	80068d4 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Channel5;
 8001098:	4b4a      	ldr	r3, [pc, #296]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 800109a:	4a4b      	ldr	r2, [pc, #300]	; (80011c8 <HAL_ADC_MspInit+0x254>)
 800109c:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800109e:	4b49      	ldr	r3, [pc, #292]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80010a4:	4b47      	ldr	r3, [pc, #284]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80010aa:	4b46      	ldr	r3, [pc, #280]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010ac:	2280      	movs	r2, #128	; 0x80
 80010ae:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010b0:	4b44      	ldr	r3, [pc, #272]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010b6:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010b8:	4b42      	ldr	r3, [pc, #264]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010be:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80010c0:	4b40      	ldr	r3, [pc, #256]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010c2:	2220      	movs	r2, #32
 80010c4:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 80010c6:	4b3f      	ldr	r3, [pc, #252]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010cc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80010ce:	483d      	ldr	r0, [pc, #244]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010d0:	f005 f9d5 	bl	800647e <HAL_DMA_Init>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <HAL_ADC_MspInit+0x16a>
      Error_Handler();
 80010da:	f002 fb5e 	bl	800379a <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a38      	ldr	r2, [pc, #224]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010e2:	639a      	str	r2, [r3, #56]	; 0x38
 80010e4:	4a37      	ldr	r2, [pc, #220]	; (80011c4 <HAL_ADC_MspInit+0x250>)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6253      	str	r3, [r2, #36]	; 0x24
}
 80010ea:	e05a      	b.n	80011a2 <HAL_ADC_MspInit+0x22e>
  else if(adcHandle->Instance==ADC4)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a36      	ldr	r2, [pc, #216]	; (80011cc <HAL_ADC_MspInit+0x258>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d155      	bne.n	80011a2 <HAL_ADC_MspInit+0x22e>
    HAL_RCC_ADC34_CLK_ENABLED++;
 80010f6:	4b31      	ldr	r3, [pc, #196]	; (80011bc <HAL_ADC_MspInit+0x248>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	3301      	adds	r3, #1
 80010fc:	4a2f      	ldr	r2, [pc, #188]	; (80011bc <HAL_ADC_MspInit+0x248>)
 80010fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC34_CLK_ENABLED==1){
 8001100:	4b2e      	ldr	r3, [pc, #184]	; (80011bc <HAL_ADC_MspInit+0x248>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d10b      	bne.n	8001120 <HAL_ADC_MspInit+0x1ac>
      __HAL_RCC_ADC34_CLK_ENABLE();
 8001108:	4b28      	ldr	r3, [pc, #160]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800110a:	695b      	ldr	r3, [r3, #20]
 800110c:	4a27      	ldr	r2, [pc, #156]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800110e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001112:	6153      	str	r3, [r2, #20]
 8001114:	4b25      	ldr	r3, [pc, #148]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001116:	695b      	ldr	r3, [r3, #20]
 8001118:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800111c:	613b      	str	r3, [r7, #16]
 800111e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001120:	4b22      	ldr	r3, [pc, #136]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001122:	695b      	ldr	r3, [r3, #20]
 8001124:	4a21      	ldr	r2, [pc, #132]	; (80011ac <HAL_ADC_MspInit+0x238>)
 8001126:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800112a:	6153      	str	r3, [r2, #20]
 800112c:	4b1f      	ldr	r3, [pc, #124]	; (80011ac <HAL_ADC_MspInit+0x238>)
 800112e:	695b      	ldr	r3, [r3, #20]
 8001130:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TEMP_FET_Pin|TEMP_COIL_2_Pin;
 8001138:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 800113c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800113e:	2303      	movs	r3, #3
 8001140:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001142:	2300      	movs	r3, #0
 8001144:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001146:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800114a:	4619      	mov	r1, r3
 800114c:	481c      	ldr	r0, [pc, #112]	; (80011c0 <HAL_ADC_MspInit+0x24c>)
 800114e:	f005 fbc1 	bl	80068d4 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA2_Channel2;
 8001152:	4b1f      	ldr	r3, [pc, #124]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001154:	4a1f      	ldr	r2, [pc, #124]	; (80011d4 <HAL_ADC_MspInit+0x260>)
 8001156:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001158:	4b1d      	ldr	r3, [pc, #116]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800115a:	2200      	movs	r2, #0
 800115c:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 800115e:	4b1c      	ldr	r3, [pc, #112]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001160:	2200      	movs	r2, #0
 8001162:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8001164:	4b1a      	ldr	r3, [pc, #104]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001166:	2280      	movs	r2, #128	; 0x80
 8001168:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800116a:	4b19      	ldr	r3, [pc, #100]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800116c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001170:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001172:	4b17      	ldr	r3, [pc, #92]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001174:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001178:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 800117a:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800117c:	2220      	movs	r2, #32
 800117e:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8001180:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001182:	2200      	movs	r2, #0
 8001184:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8001186:	4812      	ldr	r0, [pc, #72]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 8001188:	f005 f979 	bl	800647e <HAL_DMA_Init>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <HAL_ADC_MspInit+0x222>
      Error_Handler();
 8001192:	f002 fb02 	bl	800379a <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	4a0d      	ldr	r2, [pc, #52]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800119a:	639a      	str	r2, [r3, #56]	; 0x38
 800119c:	4a0c      	ldr	r2, [pc, #48]	; (80011d0 <HAL_ADC_MspInit+0x25c>)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6253      	str	r3, [r2, #36]	; 0x24
}
 80011a2:	bf00      	nop
 80011a4:	3738      	adds	r7, #56	; 0x38
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40021000 	.word	0x40021000
 80011b0:	200002e4 	.word	0x200002e4
 80011b4:	40020008 	.word	0x40020008
 80011b8:	50000400 	.word	0x50000400
 80011bc:	200003b0 	.word	0x200003b0
 80011c0:	48000400 	.word	0x48000400
 80011c4:	20000328 	.word	0x20000328
 80011c8:	40020458 	.word	0x40020458
 80011cc:	50000500 	.word	0x50000500
 80011d0:	2000036c 	.word	0x2000036c
 80011d4:	4002041c 	.word	0x4002041c

080011d8 <start_transmit>:
int32_t integral_x, integral_y;
uint32_t shutter_speed;
float integral_xx, integral_yy;

void start_transmit(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MOUSE_NSS_GPIO_Port, MOUSE_NSS_Pin, GPIO_PIN_RESET);
 80011dc:	2200      	movs	r2, #0
 80011de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e6:	f005 fd07 	bl	8006bf8 <HAL_GPIO_WritePin>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}

080011ee <end_transmit>:

void end_transmit(void)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(MOUSE_NSS_GPIO_Port, MOUSE_NSS_Pin, GPIO_PIN_SET);
 80011f2:	2201      	movs	r2, #1
 80011f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011fc:	f005 fcfc 	bl	8006bf8 <HAL_GPIO_WritePin>
}
 8001200:	bf00      	nop
 8001202:	bd80      	pop	{r7, pc}

08001204 <reset>:


static void reset(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af02      	add	r7, sp, #8
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 1, 1000);
 800120a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	2301      	movs	r3, #1
 8001212:	4a0f      	ldr	r2, [pc, #60]	; (8001250 <reset+0x4c>)
 8001214:	490f      	ldr	r1, [pc, #60]	; (8001254 <reset+0x50>)
 8001216:	4810      	ldr	r0, [pc, #64]	; (8001258 <reset+0x54>)
 8001218:	f007 f9d5 	bl	80085c6 <HAL_SPI_TransmitReceive>
    end_transmit();
 800121c:	f7ff ffe7 	bl	80011ee <end_transmit>
    // set clk,nss polaryty


    HAL_Delay(1);
 8001220:	2001      	movs	r0, #1
 8001222:	f003 f93b 	bl	800449c <HAL_Delay>

    HAL_GPIO_WritePin(MOUSE_RST_GPIO_Port, MOUSE_RST_Pin, GPIO_PIN_SET);
 8001226:	2201      	movs	r2, #1
 8001228:	2140      	movs	r1, #64	; 0x40
 800122a:	480c      	ldr	r0, [pc, #48]	; (800125c <reset+0x58>)
 800122c:	f005 fce4 	bl	8006bf8 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001230:	2001      	movs	r0, #1
 8001232:	f003 f933 	bl	800449c <HAL_Delay>
    HAL_GPIO_WritePin(MOUSE_RST_GPIO_Port, MOUSE_RST_Pin, GPIO_PIN_RESET);
 8001236:	2200      	movs	r2, #0
 8001238:	2140      	movs	r1, #64	; 0x40
 800123a:	4808      	ldr	r0, [pc, #32]	; (800125c <reset+0x58>)
 800123c:	f005 fcdc 	bl	8006bf8 <HAL_GPIO_WritePin>

    HAL_Delay(550); // waiting for self-test
 8001240:	f240 2026 	movw	r0, #550	; 0x226
 8001244:	f003 f92a 	bl	800449c <HAL_Delay>
}
 8001248:	bf00      	nop
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	200003c4 	.word	0x200003c4
 8001254:	200003b4 	.word	0x200003b4
 8001258:	200004bc 	.word	0x200004bc
 800125c:	48000400 	.word	0x48000400

08001260 <is_connect_ADNS3080>:

bool is_connect_ADNS3080(void){
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af02      	add	r7, sp, #8
    //HAL_GPIO_WritePin(LED_CURRENT_GPIO_Port, LED_CURRENT_Pin, GPIO_PIN_SET);

    reset();
 8001266:	f7ff ffcd 	bl	8001204 <reset>


    start_transmit();
 800126a:	f7ff ffb5 	bl	80011d8 <start_transmit>

    sbuf[0] = ADNS3080_PRODUCT_ID;
 800126e:	4b0f      	ldr	r3, [pc, #60]	; (80012ac <is_connect_ADNS3080+0x4c>)
 8001270:	2200      	movs	r2, #0
 8001272:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 2, 1000);
 8001274:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001278:	9300      	str	r3, [sp, #0]
 800127a:	2302      	movs	r3, #2
 800127c:	4a0c      	ldr	r2, [pc, #48]	; (80012b0 <is_connect_ADNS3080+0x50>)
 800127e:	490b      	ldr	r1, [pc, #44]	; (80012ac <is_connect_ADNS3080+0x4c>)
 8001280:	480c      	ldr	r0, [pc, #48]	; (80012b4 <is_connect_ADNS3080+0x54>)
 8001282:	f007 f9a0 	bl	80085c6 <HAL_SPI_TransmitReceive>
    
    end_transmit();
 8001286:	f7ff ffb2 	bl	80011ee <end_transmit>

    p("SPI ID : %d\n", rbuf[1]);
 800128a:	4b09      	ldr	r3, [pc, #36]	; (80012b0 <is_connect_ADNS3080+0x50>)
 800128c:	785b      	ldrb	r3, [r3, #1]
 800128e:	4619      	mov	r1, r3
 8001290:	4809      	ldr	r0, [pc, #36]	; (80012b8 <is_connect_ADNS3080+0x58>)
 8001292:	f002 ffc3 	bl	800421c <p>

    if (rbuf[1] == ADNS3080_PRODUCT_ID_VALUE)
 8001296:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <is_connect_ADNS3080+0x50>)
 8001298:	785b      	ldrb	r3, [r3, #1]
 800129a:	2b17      	cmp	r3, #23
 800129c:	d101      	bne.n	80012a2 <is_connect_ADNS3080+0x42>
    {
        return true;
 800129e:	2301      	movs	r3, #1
 80012a0:	e000      	b.n	80012a4 <is_connect_ADNS3080+0x44>
    }
    else
    {
        return false;
 80012a2:	2300      	movs	r3, #0
    }
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	200003b4 	.word	0x200003b4
 80012b0:	200003c4 	.word	0x200003c4
 80012b4:	200004bc 	.word	0x200004bc
 80012b8:	0800dde8 	.word	0x0800dde8

080012bc <init_ADNS3080>:

void init_ADNS3080(bool ips_1600)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af02      	add	r7, sp, #8
 80012c2:	4603      	mov	r3, r0
 80012c4:	71fb      	strb	r3, [r7, #7]
    delta_x = 0;
 80012c6:	4b24      	ldr	r3, [pc, #144]	; (8001358 <init_ADNS3080+0x9c>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	701a      	strb	r2, [r3, #0]
    delta_y = 0;
 80012cc:	4b23      	ldr	r3, [pc, #140]	; (800135c <init_ADNS3080+0xa0>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	701a      	strb	r2, [r3, #0]
    quality = 0;
 80012d2:	4b23      	ldr	r3, [pc, #140]	; (8001360 <init_ADNS3080+0xa4>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	701a      	strb	r2, [r3, #0]
    integral_x = 0;
 80012d8:	4b22      	ldr	r3, [pc, #136]	; (8001364 <init_ADNS3080+0xa8>)
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
    integral_y = 0;
 80012de:	4b22      	ldr	r3, [pc, #136]	; (8001368 <init_ADNS3080+0xac>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
    integral_xx = 0;
 80012e4:	4b21      	ldr	r3, [pc, #132]	; (800136c <init_ADNS3080+0xb0>)
 80012e6:	f04f 0200 	mov.w	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
    integral_yy = 0;
 80012ec:	4b20      	ldr	r3, [pc, #128]	; (8001370 <init_ADNS3080+0xb4>)
 80012ee:	f04f 0200 	mov.w	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
    reset();
 80012f4:	f7ff ff86 	bl	8001204 <reset>

    start_transmit();
 80012f8:	f7ff ff6e 	bl	80011d8 <start_transmit>

    sbuf[0] = ADNS3080_REG_WRITE & ADNS3080_CONFIGURATION_BITS; // config write
 80012fc:	4b1d      	ldr	r3, [pc, #116]	; (8001374 <init_ADNS3080+0xb8>)
 80012fe:	2200      	movs	r2, #0
 8001300:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 1, 1000);
 8001302:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001306:	9300      	str	r3, [sp, #0]
 8001308:	2301      	movs	r3, #1
 800130a:	4a1b      	ldr	r2, [pc, #108]	; (8001378 <init_ADNS3080+0xbc>)
 800130c:	4919      	ldr	r1, [pc, #100]	; (8001374 <init_ADNS3080+0xb8>)
 800130e:	481b      	ldr	r0, [pc, #108]	; (800137c <init_ADNS3080+0xc0>)
 8001310:	f007 f959 	bl	80085c6 <HAL_SPI_TransmitReceive>

    //delay >75us
    for (int i = 0; i < 1000; i++)
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	e002      	b.n	8001320 <init_ADNS3080+0x64>
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	3301      	adds	r3, #1
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001326:	dbf8      	blt.n	800131a <init_ADNS3080+0x5e>
    {
    }

    uint8_t mouse_config = rbuf[1];
 8001328:	4b13      	ldr	r3, [pc, #76]	; (8001378 <init_ADNS3080+0xbc>)
 800132a:	785b      	ldrb	r3, [r3, #1]
 800132c:	72fb      	strb	r3, [r7, #11]
    sbuf[0] = mouse_config | ADNS3080_BIT_1600IPS; // set 1600 ips
 800132e:	7afb      	ldrb	r3, [r7, #11]
 8001330:	f043 0310 	orr.w	r3, r3, #16
 8001334:	b2da      	uxtb	r2, r3
 8001336:	4b0f      	ldr	r3, [pc, #60]	; (8001374 <init_ADNS3080+0xb8>)
 8001338:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 1, 1000);
 800133a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800133e:	9300      	str	r3, [sp, #0]
 8001340:	2301      	movs	r3, #1
 8001342:	4a0d      	ldr	r2, [pc, #52]	; (8001378 <init_ADNS3080+0xbc>)
 8001344:	490b      	ldr	r1, [pc, #44]	; (8001374 <init_ADNS3080+0xb8>)
 8001346:	480d      	ldr	r0, [pc, #52]	; (800137c <init_ADNS3080+0xc0>)
 8001348:	f007 f93d 	bl	80085c6 <HAL_SPI_TransmitReceive>
    
    end_transmit();
 800134c:	f7ff ff4f 	bl	80011ee <end_transmit>
}
 8001350:	bf00      	nop
 8001352:	3710      	adds	r7, #16
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	200003d4 	.word	0x200003d4
 800135c:	200003d5 	.word	0x200003d5
 8001360:	200003d6 	.word	0x200003d6
 8001364:	200003d8 	.word	0x200003d8
 8001368:	200003dc 	.word	0x200003dc
 800136c:	200003e4 	.word	0x200003e4
 8001370:	200003e8 	.word	0x200003e8
 8001374:	200003b4 	.word	0x200003b4
 8001378:	200003c4 	.word	0x200003c4
 800137c:	200004bc 	.word	0x200004bc

08001380 <update_ADNS3080>:


bool update_ADNS3080(void){
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af02      	add	r7, sp, #8
    
    start_transmit();
 8001386:	f7ff ff27 	bl	80011d8 <start_transmit>

    sbuf[0] = ADNS3080_MOTION_BURST;
 800138a:	4b3f      	ldr	r3, [pc, #252]	; (8001488 <update_ADNS3080+0x108>)
 800138c:	2250      	movs	r2, #80	; 0x50
 800138e:	701a      	strb	r2, [r3, #0]
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 8, 1000);
 8001390:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001394:	9300      	str	r3, [sp, #0]
 8001396:	2308      	movs	r3, #8
 8001398:	4a3c      	ldr	r2, [pc, #240]	; (800148c <update_ADNS3080+0x10c>)
 800139a:	493b      	ldr	r1, [pc, #236]	; (8001488 <update_ADNS3080+0x108>)
 800139c:	483c      	ldr	r0, [pc, #240]	; (8001490 <update_ADNS3080+0x110>)
 800139e:	f007 f912 	bl	80085c6 <HAL_SPI_TransmitReceive>
    
    end_transmit();
 80013a2:	f7ff ff24 	bl	80011ee <end_transmit>
    quality = rbuf[4];
 80013a6:	4b39      	ldr	r3, [pc, #228]	; (800148c <update_ADNS3080+0x10c>)
 80013a8:	791a      	ldrb	r2, [r3, #4]
 80013aa:	4b3a      	ldr	r3, [pc, #232]	; (8001494 <update_ADNS3080+0x114>)
 80013ac:	701a      	strb	r2, [r3, #0]
    
    if (rbuf[1] & ADNS3080_BIT_MOTION)
 80013ae:	4b37      	ldr	r3, [pc, #220]	; (800148c <update_ADNS3080+0x10c>)
 80013b0:	785b      	ldrb	r3, [r3, #1]
 80013b2:	b25b      	sxtb	r3, r3
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	da5c      	bge.n	8001472 <update_ADNS3080+0xf2>
    {
        delta_x = (int8_t)rbuf[2];
 80013b8:	4b34      	ldr	r3, [pc, #208]	; (800148c <update_ADNS3080+0x10c>)
 80013ba:	789b      	ldrb	r3, [r3, #2]
 80013bc:	b25a      	sxtb	r2, r3
 80013be:	4b36      	ldr	r3, [pc, #216]	; (8001498 <update_ADNS3080+0x118>)
 80013c0:	701a      	strb	r2, [r3, #0]
        delta_y = (int8_t)rbuf[3];
 80013c2:	4b32      	ldr	r3, [pc, #200]	; (800148c <update_ADNS3080+0x10c>)
 80013c4:	78db      	ldrb	r3, [r3, #3]
 80013c6:	b25a      	sxtb	r2, r3
 80013c8:	4b34      	ldr	r3, [pc, #208]	; (800149c <update_ADNS3080+0x11c>)
 80013ca:	701a      	strb	r2, [r3, #0]
        integral_x += delta_x;
 80013cc:	4b32      	ldr	r3, [pc, #200]	; (8001498 <update_ADNS3080+0x118>)
 80013ce:	f993 3000 	ldrsb.w	r3, [r3]
 80013d2:	461a      	mov	r2, r3
 80013d4:	4b32      	ldr	r3, [pc, #200]	; (80014a0 <update_ADNS3080+0x120>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4413      	add	r3, r2
 80013da:	4a31      	ldr	r2, [pc, #196]	; (80014a0 <update_ADNS3080+0x120>)
 80013dc:	6013      	str	r3, [r2, #0]
        integral_y += delta_y;
 80013de:	4b2f      	ldr	r3, [pc, #188]	; (800149c <update_ADNS3080+0x11c>)
 80013e0:	f993 3000 	ldrsb.w	r3, [r3]
 80013e4:	461a      	mov	r2, r3
 80013e6:	4b2f      	ldr	r3, [pc, #188]	; (80014a4 <update_ADNS3080+0x124>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4413      	add	r3, r2
 80013ec:	4a2d      	ldr	r2, [pc, #180]	; (80014a4 <update_ADNS3080+0x124>)
 80013ee:	6013      	str	r3, [r2, #0]
        shutter_speed = (rbuf[5] << 8) | rbuf[6];
 80013f0:	4b26      	ldr	r3, [pc, #152]	; (800148c <update_ADNS3080+0x10c>)
 80013f2:	795b      	ldrb	r3, [r3, #5]
 80013f4:	021b      	lsls	r3, r3, #8
 80013f6:	4a25      	ldr	r2, [pc, #148]	; (800148c <update_ADNS3080+0x10c>)
 80013f8:	7992      	ldrb	r2, [r2, #6]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	461a      	mov	r2, r3
 80013fe:	4b2a      	ldr	r3, [pc, #168]	; (80014a8 <update_ADNS3080+0x128>)
 8001400:	601a      	str	r2, [r3, #0]
        integral_xx += (float)delta_x * shutter_speed / 500;
 8001402:	4b25      	ldr	r3, [pc, #148]	; (8001498 <update_ADNS3080+0x118>)
 8001404:	f993 3000 	ldrsb.w	r3, [r3]
 8001408:	ee07 3a90 	vmov	s15, r3
 800140c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001410:	4b25      	ldr	r3, [pc, #148]	; (80014a8 <update_ADNS3080+0x128>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	ee07 3a90 	vmov	s15, r3
 8001418:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800141c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001420:	eddf 6a22 	vldr	s13, [pc, #136]	; 80014ac <update_ADNS3080+0x12c>
 8001424:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001428:	4b21      	ldr	r3, [pc, #132]	; (80014b0 <update_ADNS3080+0x130>)
 800142a:	edd3 7a00 	vldr	s15, [r3]
 800142e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001432:	4b1f      	ldr	r3, [pc, #124]	; (80014b0 <update_ADNS3080+0x130>)
 8001434:	edc3 7a00 	vstr	s15, [r3]
        integral_yy += (float)delta_y * shutter_speed/ 500;
 8001438:	4b18      	ldr	r3, [pc, #96]	; (800149c <update_ADNS3080+0x11c>)
 800143a:	f993 3000 	ldrsb.w	r3, [r3]
 800143e:	ee07 3a90 	vmov	s15, r3
 8001442:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001446:	4b18      	ldr	r3, [pc, #96]	; (80014a8 <update_ADNS3080+0x128>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	ee07 3a90 	vmov	s15, r3
 800144e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001452:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001456:	eddf 6a15 	vldr	s13, [pc, #84]	; 80014ac <update_ADNS3080+0x12c>
 800145a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800145e:	4b15      	ldr	r3, [pc, #84]	; (80014b4 <update_ADNS3080+0x134>)
 8001460:	edd3 7a00 	vldr	s15, [r3]
 8001464:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001468:	4b12      	ldr	r3, [pc, #72]	; (80014b4 <update_ADNS3080+0x134>)
 800146a:	edc3 7a00 	vstr	s15, [r3]
        return true;
 800146e:	2301      	movs	r3, #1
 8001470:	e006      	b.n	8001480 <update_ADNS3080+0x100>
    }else{
    	delta_x = 0;
 8001472:	4b09      	ldr	r3, [pc, #36]	; (8001498 <update_ADNS3080+0x118>)
 8001474:	2200      	movs	r2, #0
 8001476:	701a      	strb	r2, [r3, #0]
    	delta_y = 0;
 8001478:	4b08      	ldr	r3, [pc, #32]	; (800149c <update_ADNS3080+0x11c>)
 800147a:	2200      	movs	r2, #0
 800147c:	701a      	strb	r2, [r3, #0]
    	return false;
 800147e:	2300      	movs	r3, #0
    }
}
 8001480:	4618      	mov	r0, r3
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	200003b4 	.word	0x200003b4
 800148c:	200003c4 	.word	0x200003c4
 8001490:	200004bc 	.word	0x200004bc
 8001494:	200003d6 	.word	0x200003d6
 8001498:	200003d4 	.word	0x200003d4
 800149c:	200003d5 	.word	0x200003d5
 80014a0:	200003d8 	.word	0x200003d8
 80014a4:	200003dc 	.word	0x200003dc
 80014a8:	200003e0 	.word	0x200003e0
 80014ac:	43fa0000 	.word	0x43fa0000
 80014b0:	200003e4 	.word	0x200003e4
 80014b4:	200003e8 	.word	0x200003e8

080014b8 <get_DeltaX_ADNS3080>:


int8_t get_DeltaX_ADNS3080(void){
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0
    return delta_x;
 80014bc:	4b03      	ldr	r3, [pc, #12]	; (80014cc <get_DeltaX_ADNS3080+0x14>)
 80014be:	f993 3000 	ldrsb.w	r3, [r3]
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	200003d4 	.word	0x200003d4

080014d0 <get_DeltaY_ADNS3080>:
int8_t get_DeltaY_ADNS3080(void){
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
    return delta_y;
 80014d4:	4b03      	ldr	r3, [pc, #12]	; (80014e4 <get_DeltaY_ADNS3080+0x14>)
 80014d6:	f993 3000 	ldrsb.w	r3, [r3]
}
 80014da:	4618      	mov	r0, r3
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	200003d5 	.word	0x200003d5

080014e8 <get_Qualty_ADNS3080>:
uint8_t get_Qualty_ADNS3080(void){
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
    return quality;
 80014ec:	4b03      	ldr	r3, [pc, #12]	; (80014fc <get_Qualty_ADNS3080+0x14>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr
 80014fa:	bf00      	nop
 80014fc:	200003d6 	.word	0x200003d6

08001500 <get_X_ADNS3080>:

void clear_XY_ADNS3080(void){
    integral_x = 0;
    integral_y = 0;
}
int32_t get_X_ADNS3080(void){
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
    return integral_x;
 8001504:	4b03      	ldr	r3, [pc, #12]	; (8001514 <get_X_ADNS3080+0x14>)
 8001506:	681b      	ldr	r3, [r3, #0]
}
 8001508:	4618      	mov	r0, r3
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	200003d8 	.word	0x200003d8

08001518 <get_Y_ADNS3080>:
int32_t get_Y_ADNS3080(void){
 8001518:	b480      	push	{r7}
 800151a:	af00      	add	r7, sp, #0
    return integral_y;
 800151c:	4b03      	ldr	r3, [pc, #12]	; (800152c <get_Y_ADNS3080+0x14>)
 800151e:	681b      	ldr	r3, [r3, #0]
}
 8001520:	4618      	mov	r0, r3
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	200003dc 	.word	0x200003dc

08001530 <get_ShutterSpeed_ADNS3080>:
uint16_t get_ShutterSpeed_ADNS3080(void) { return shutter_speed; }
 8001530:	b480      	push	{r7}
 8001532:	af00      	add	r7, sp, #0
 8001534:	4b03      	ldr	r3, [pc, #12]	; (8001544 <get_ShutterSpeed_ADNS3080+0x14>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	b29b      	uxth	r3, r3
 800153a:	4618      	mov	r0, r3
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr
 8001544:	200003e0 	.word	0x200003e0

08001548 <get_XX_ADNS3080>:

float get_XX_ADNS3080() { return integral_xx; }
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
 800154c:	4b04      	ldr	r3, [pc, #16]	; (8001560 <get_XX_ADNS3080+0x18>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	ee07 3a90 	vmov	s15, r3
 8001554:	eeb0 0a67 	vmov.f32	s0, s15
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr
 8001560:	200003e4 	.word	0x200003e4

08001564 <get_YY_ADNS3080>:
float get_YY_ADNS3080() { return integral_yy; }
 8001564:	b480      	push	{r7}
 8001566:	af00      	add	r7, sp, #0
 8001568:	4b04      	ldr	r3, [pc, #16]	; (800157c <get_YY_ADNS3080+0x18>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	ee07 3a90 	vmov	s15, r3
 8001570:	eeb0 0a67 	vmov.f32	s0, s15
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	200003e8 	.word	0x200003e8

08001580 <frame_print_ADNS3080>:

void frame_print_ADNS3080(void){
 8001580:	b5b0      	push	{r4, r5, r7, lr}
 8001582:	b08a      	sub	sp, #40	; 0x28
 8001584:	af02      	add	r7, sp, #8
    char scale[] = "#987654321-,.'` ";
 8001586:	4b30      	ldr	r3, [pc, #192]	; (8001648 <frame_print_ADNS3080+0xc8>)
 8001588:	1d3c      	adds	r4, r7, #4
 800158a:	461d      	mov	r5, r3
 800158c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800158e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001590:	682b      	ldr	r3, [r5, #0]
 8001592:	7023      	strb	r3, [r4, #0]
    sbuf[0] = ADNS3080_FRAME_CAPTURE | ADNS3080_REG_WRITE; // frame capture write
 8001594:	4b2d      	ldr	r3, [pc, #180]	; (800164c <frame_print_ADNS3080+0xcc>)
 8001596:	2293      	movs	r2, #147	; 0x93
 8001598:	701a      	strb	r2, [r3, #0]
    sbuf[1] = ADNS3080_FRAME_CAPTURE_START;
 800159a:	4b2c      	ldr	r3, [pc, #176]	; (800164c <frame_print_ADNS3080+0xcc>)
 800159c:	2283      	movs	r2, #131	; 0x83
 800159e:	705a      	strb	r2, [r3, #1]
    start_transmit();
 80015a0:	f7ff fe1a 	bl	80011d8 <start_transmit>
    HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 2, 1000);
 80015a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015a8:	9300      	str	r3, [sp, #0]
 80015aa:	2302      	movs	r3, #2
 80015ac:	4a28      	ldr	r2, [pc, #160]	; (8001650 <frame_print_ADNS3080+0xd0>)
 80015ae:	4927      	ldr	r1, [pc, #156]	; (800164c <frame_print_ADNS3080+0xcc>)
 80015b0:	4828      	ldr	r0, [pc, #160]	; (8001654 <frame_print_ADNS3080+0xd4>)
 80015b2:	f007 f808 	bl	80085c6 <HAL_SPI_TransmitReceive>
    end_transmit();
 80015b6:	f7ff fe1a 	bl	80011ee <end_transmit>
    HAL_Delay(2);
 80015ba:	2002      	movs	r0, #2
 80015bc:	f002 ff6e 	bl	800449c <HAL_Delay>

    for (int pixel_x = 0; pixel_x < ADNS3080_PIXELS_X; pixel_x++)
 80015c0:	2300      	movs	r3, #0
 80015c2:	61fb      	str	r3, [r7, #28]
 80015c4:	e036      	b.n	8001634 <frame_print_ADNS3080+0xb4>
    {
        for (int pixel_y = 0; pixel_y < ADNS3080_PIXELS_Y; pixel_y++)
 80015c6:	2300      	movs	r3, #0
 80015c8:	61bb      	str	r3, [r7, #24]
 80015ca:	e02a      	b.n	8001622 <frame_print_ADNS3080+0xa2>
        {
            sbuf[0] = ADNS3080_FRAME_CAPTURE; // frame capture
 80015cc:	4b1f      	ldr	r3, [pc, #124]	; (800164c <frame_print_ADNS3080+0xcc>)
 80015ce:	2213      	movs	r2, #19
 80015d0:	701a      	strb	r2, [r3, #0]
            start_transmit();
 80015d2:	f7ff fe01 	bl	80011d8 <start_transmit>
            HAL_SPI_TransmitReceive(&hspi1, sbuf, rbuf, 2, 1000);
 80015d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015da:	9300      	str	r3, [sp, #0]
 80015dc:	2302      	movs	r3, #2
 80015de:	4a1c      	ldr	r2, [pc, #112]	; (8001650 <frame_print_ADNS3080+0xd0>)
 80015e0:	491a      	ldr	r1, [pc, #104]	; (800164c <frame_print_ADNS3080+0xcc>)
 80015e2:	481c      	ldr	r0, [pc, #112]	; (8001654 <frame_print_ADNS3080+0xd4>)
 80015e4:	f006 ffef 	bl	80085c6 <HAL_SPI_TransmitReceive>
            end_transmit();
 80015e8:	f7ff fe01 	bl	80011ee <end_transmit>

            p("%c ", scale[(rbuf[1] % 0x3F) >> 2]);
 80015ec:	4b18      	ldr	r3, [pc, #96]	; (8001650 <frame_print_ADNS3080+0xd0>)
 80015ee:	785a      	ldrb	r2, [r3, #1]
 80015f0:	4b19      	ldr	r3, [pc, #100]	; (8001658 <frame_print_ADNS3080+0xd8>)
 80015f2:	fba3 1302 	umull	r1, r3, r3, r2
 80015f6:	1ad1      	subs	r1, r2, r3
 80015f8:	0849      	lsrs	r1, r1, #1
 80015fa:	440b      	add	r3, r1
 80015fc:	0959      	lsrs	r1, r3, #5
 80015fe:	460b      	mov	r3, r1
 8001600:	019b      	lsls	r3, r3, #6
 8001602:	1a5b      	subs	r3, r3, r1
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	b2db      	uxtb	r3, r3
 8001608:	089b      	lsrs	r3, r3, #2
 800160a:	b2db      	uxtb	r3, r3
 800160c:	3320      	adds	r3, #32
 800160e:	443b      	add	r3, r7
 8001610:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001614:	4619      	mov	r1, r3
 8001616:	4811      	ldr	r0, [pc, #68]	; (800165c <frame_print_ADNS3080+0xdc>)
 8001618:	f002 fe00 	bl	800421c <p>
        for (int pixel_y = 0; pixel_y < ADNS3080_PIXELS_Y; pixel_y++)
 800161c:	69bb      	ldr	r3, [r7, #24]
 800161e:	3301      	adds	r3, #1
 8001620:	61bb      	str	r3, [r7, #24]
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	2b1d      	cmp	r3, #29
 8001626:	ddd1      	ble.n	80015cc <frame_print_ADNS3080+0x4c>
        }
        p("\n");
 8001628:	480d      	ldr	r0, [pc, #52]	; (8001660 <frame_print_ADNS3080+0xe0>)
 800162a:	f002 fdf7 	bl	800421c <p>
    for (int pixel_x = 0; pixel_x < ADNS3080_PIXELS_X; pixel_x++)
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	3301      	adds	r3, #1
 8001632:	61fb      	str	r3, [r7, #28]
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	2b1d      	cmp	r3, #29
 8001638:	ddc5      	ble.n	80015c6 <frame_print_ADNS3080+0x46>
    }
    p("\n\n");
 800163a:	480a      	ldr	r0, [pc, #40]	; (8001664 <frame_print_ADNS3080+0xe4>)
 800163c:	f002 fdee 	bl	800421c <p>
}
 8001640:	bf00      	nop
 8001642:	3720      	adds	r7, #32
 8001644:	46bd      	mov	sp, r7
 8001646:	bdb0      	pop	{r4, r5, r7, pc}
 8001648:	0800de04 	.word	0x0800de04
 800164c:	200003b4 	.word	0x200003b4
 8001650:	200003c4 	.word	0x200003c4
 8001654:	200004bc 	.word	0x200004bc
 8001658:	04104105 	.word	0x04104105
 800165c:	0800ddf8 	.word	0x0800ddf8
 8001660:	0800ddfc 	.word	0x0800ddfc
 8001664:	0800de00 	.word	0x0800de00

08001668 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 800166c:	4b17      	ldr	r3, [pc, #92]	; (80016cc <MX_CAN_Init+0x64>)
 800166e:	4a18      	ldr	r2, [pc, #96]	; (80016d0 <MX_CAN_Init+0x68>)
 8001670:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 8001672:	4b16      	ldr	r3, [pc, #88]	; (80016cc <MX_CAN_Init+0x64>)
 8001674:	2202      	movs	r2, #2
 8001676:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001678:	4b14      	ldr	r3, [pc, #80]	; (80016cc <MX_CAN_Init+0x64>)
 800167a:	2200      	movs	r2, #0
 800167c:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800167e:	4b13      	ldr	r3, [pc, #76]	; (80016cc <MX_CAN_Init+0x64>)
 8001680:	2200      	movs	r2, #0
 8001682:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_9TQ;
 8001684:	4b11      	ldr	r3, [pc, #68]	; (80016cc <MX_CAN_Init+0x64>)
 8001686:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800168a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 800168c:	4b0f      	ldr	r3, [pc, #60]	; (80016cc <MX_CAN_Init+0x64>)
 800168e:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 8001692:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001694:	4b0d      	ldr	r3, [pc, #52]	; (80016cc <MX_CAN_Init+0x64>)
 8001696:	2200      	movs	r2, #0
 8001698:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800169a:	4b0c      	ldr	r3, [pc, #48]	; (80016cc <MX_CAN_Init+0x64>)
 800169c:	2200      	movs	r2, #0
 800169e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80016a0:	4b0a      	ldr	r3, [pc, #40]	; (80016cc <MX_CAN_Init+0x64>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 80016a6:	4b09      	ldr	r3, [pc, #36]	; (80016cc <MX_CAN_Init+0x64>)
 80016a8:	2201      	movs	r2, #1
 80016aa:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80016ac:	4b07      	ldr	r3, [pc, #28]	; (80016cc <MX_CAN_Init+0x64>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80016b2:	4b06      	ldr	r3, [pc, #24]	; (80016cc <MX_CAN_Init+0x64>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80016b8:	4804      	ldr	r0, [pc, #16]	; (80016cc <MX_CAN_Init+0x64>)
 80016ba:	f003 ff7f 	bl	80055bc <HAL_CAN_Init>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d001      	beq.n	80016c8 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80016c4:	f002 f869 	bl	800379a <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80016c8:	bf00      	nop
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	200003ec 	.word	0x200003ec
 80016d0:	40006400 	.word	0x40006400

080016d4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b08a      	sub	sp, #40	; 0x28
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016dc:	f107 0314 	add.w	r3, r7, #20
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	605a      	str	r2, [r3, #4]
 80016e6:	609a      	str	r2, [r3, #8]
 80016e8:	60da      	str	r2, [r3, #12]
 80016ea:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a1c      	ldr	r2, [pc, #112]	; (8001764 <HAL_CAN_MspInit+0x90>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d131      	bne.n	800175a <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80016f6:	4b1c      	ldr	r3, [pc, #112]	; (8001768 <HAL_CAN_MspInit+0x94>)
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	4a1b      	ldr	r2, [pc, #108]	; (8001768 <HAL_CAN_MspInit+0x94>)
 80016fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001700:	61d3      	str	r3, [r2, #28]
 8001702:	4b19      	ldr	r3, [pc, #100]	; (8001768 <HAL_CAN_MspInit+0x94>)
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800170a:	613b      	str	r3, [r7, #16]
 800170c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800170e:	4b16      	ldr	r3, [pc, #88]	; (8001768 <HAL_CAN_MspInit+0x94>)
 8001710:	695b      	ldr	r3, [r3, #20]
 8001712:	4a15      	ldr	r2, [pc, #84]	; (8001768 <HAL_CAN_MspInit+0x94>)
 8001714:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001718:	6153      	str	r3, [r2, #20]
 800171a:	4b13      	ldr	r3, [pc, #76]	; (8001768 <HAL_CAN_MspInit+0x94>)
 800171c:	695b      	ldr	r3, [r3, #20]
 800171e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001722:	60fb      	str	r3, [r7, #12]
 8001724:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001726:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800172a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800172c:	2302      	movs	r3, #2
 800172e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001734:	2303      	movs	r3, #3
 8001736:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8001738:	2309      	movs	r3, #9
 800173a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800173c:	f107 0314 	add.w	r3, r7, #20
 8001740:	4619      	mov	r1, r3
 8001742:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001746:	f005 f8c5 	bl	80068d4 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 1, 0);
 800174a:	2200      	movs	r2, #0
 800174c:	2101      	movs	r1, #1
 800174e:	2014      	movs	r0, #20
 8001750:	f004 fe5f 	bl	8006412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8001754:	2014      	movs	r0, #20
 8001756:	f004 fe78 	bl	800644a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 800175a:	bf00      	nop
 800175c:	3728      	adds	r7, #40	; 0x28
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40006400 	.word	0x40006400
 8001768:	40021000 	.word	0x40021000

0800176c <CAN_Filter_Init>:
  /* USER CODE END CAN_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void CAN_Filter_Init(void) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b08a      	sub	sp, #40	; 0x28
 8001770:	af00      	add	r7, sp, #0
  CAN_FilterTypeDef sFilterConfig;
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
 8001772:	2301      	movs	r3, #1
 8001774:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8001776:	2300      	movs	r3, #0
 8001778:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterBank = 0;
 800177a:	2300      	movs	r3, #0
 800177c:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterIdHigh = (0x00) << 5;
 800177e:	2300      	movs	r3, #0
 8001780:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = (0x100) << 5;
 8001782:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001786:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = (0x010) << 5;
 8001788:	f44f 7300 	mov.w	r3, #512	; 0x200
 800178c:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = (0x110) << 5;
 800178e:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8001792:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001794:	2300      	movs	r3, #0
 8001796:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8001798:	2301      	movs	r3, #1
 800179a:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK) {
 80017a0:	463b      	mov	r3, r7
 80017a2:	4619      	mov	r1, r3
 80017a4:	480a      	ldr	r0, [pc, #40]	; (80017d0 <CAN_Filter_Init+0x64>)
 80017a6:	f004 f804 	bl	80057b2 <HAL_CAN_ConfigFilter>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <CAN_Filter_Init+0x48>
    Error_Handler();
 80017b0:	f001 fff3 	bl	800379a <Error_Handler>
  }
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK) {
 80017b4:	2102      	movs	r1, #2
 80017b6:	4806      	ldr	r0, [pc, #24]	; (80017d0 <CAN_Filter_Init+0x64>)
 80017b8:	f004 fafb 	bl	8005db2 <HAL_CAN_ActivateNotification>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <CAN_Filter_Init+0x5a>
    Error_Handler();
 80017c2:	f001 ffea 	bl	800379a <Error_Handler>
  }
}
 80017c6:	bf00      	nop
 80017c8:	3728      	adds	r7, #40	; 0x28
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	200003ec 	.word	0x200003ec

080017d4 <sendCanTemp>:

static CAN_TxHeaderTypeDef can_header;
static uint8_t can_data[8];
static uint32_t can_mailbox;
static uint8_to_float_t tx;
void sendCanTemp(uint8_t temp_fet, uint8_t temp_coil_1, uint8_t temp_coil_2) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	71fb      	strb	r3, [r7, #7]
 80017de:	460b      	mov	r3, r1
 80017e0:	71bb      	strb	r3, [r7, #6]
 80017e2:	4613      	mov	r3, r2
 80017e4:	717b      	strb	r3, [r7, #5]

  can_header.StdId = 0x224;
 80017e6:	4b11      	ldr	r3, [pc, #68]	; (800182c <sendCanTemp+0x58>)
 80017e8:	f44f 7209 	mov.w	r2, #548	; 0x224
 80017ec:	601a      	str	r2, [r3, #0]
  can_header.RTR = CAN_RTR_DATA;
 80017ee:	4b0f      	ldr	r3, [pc, #60]	; (800182c <sendCanTemp+0x58>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	60da      	str	r2, [r3, #12]
  can_header.DLC = 8;
 80017f4:	4b0d      	ldr	r3, [pc, #52]	; (800182c <sendCanTemp+0x58>)
 80017f6:	2208      	movs	r2, #8
 80017f8:	611a      	str	r2, [r3, #16]
  can_header.TransmitGlobalTime = DISABLE;
 80017fa:	4b0c      	ldr	r3, [pc, #48]	; (800182c <sendCanTemp+0x58>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	751a      	strb	r2, [r3, #20]
  can_data[0] = temp_fet;
 8001800:	4a0b      	ldr	r2, [pc, #44]	; (8001830 <sendCanTemp+0x5c>)
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	7013      	strb	r3, [r2, #0]
  can_data[1] = temp_coil_1;
 8001806:	4a0a      	ldr	r2, [pc, #40]	; (8001830 <sendCanTemp+0x5c>)
 8001808:	79bb      	ldrb	r3, [r7, #6]
 800180a:	7053      	strb	r3, [r2, #1]
  can_data[2] = temp_coil_2;
 800180c:	4a08      	ldr	r2, [pc, #32]	; (8001830 <sendCanTemp+0x5c>)
 800180e:	797b      	ldrb	r3, [r7, #5]
 8001810:	7093      	strb	r3, [r2, #2]
  can_data[3] = 1;
 8001812:	4b07      	ldr	r3, [pc, #28]	; (8001830 <sendCanTemp+0x5c>)
 8001814:	2201      	movs	r2, #1
 8001816:	70da      	strb	r2, [r3, #3]
  HAL_CAN_AddTxMessage(&hcan, &can_header, can_data, &can_mailbox);
 8001818:	4b06      	ldr	r3, [pc, #24]	; (8001834 <sendCanTemp+0x60>)
 800181a:	4a05      	ldr	r2, [pc, #20]	; (8001830 <sendCanTemp+0x5c>)
 800181c:	4903      	ldr	r1, [pc, #12]	; (800182c <sendCanTemp+0x58>)
 800181e:	4806      	ldr	r0, [pc, #24]	; (8001838 <sendCanTemp+0x64>)
 8001820:	f004 f8d5 	bl	80059ce <HAL_CAN_AddTxMessage>
}
 8001824:	bf00      	nop
 8001826:	3708      	adds	r7, #8
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20000414 	.word	0x20000414
 8001830:	2000042c 	.word	0x2000042c
 8001834:	20000434 	.word	0x20000434
 8001838:	200003ec 	.word	0x200003ec

0800183c <sendCanMouse>:

void sendCanMouse(int16_t delta_x, int16_t delta_y, uint16_t quality) {
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	4603      	mov	r3, r0
 8001844:	80fb      	strh	r3, [r7, #6]
 8001846:	460b      	mov	r3, r1
 8001848:	80bb      	strh	r3, [r7, #4]
 800184a:	4613      	mov	r3, r2
 800184c:	807b      	strh	r3, [r7, #2]
  can_header.StdId = 0x241;
 800184e:	4b10      	ldr	r3, [pc, #64]	; (8001890 <sendCanMouse+0x54>)
 8001850:	f240 2241 	movw	r2, #577	; 0x241
 8001854:	601a      	str	r2, [r3, #0]
  can_header.RTR = CAN_RTR_DATA;
 8001856:	4b0e      	ldr	r3, [pc, #56]	; (8001890 <sendCanMouse+0x54>)
 8001858:	2200      	movs	r2, #0
 800185a:	60da      	str	r2, [r3, #12]
  can_header.DLC = 6;
 800185c:	4b0c      	ldr	r3, [pc, #48]	; (8001890 <sendCanMouse+0x54>)
 800185e:	2206      	movs	r2, #6
 8001860:	611a      	str	r2, [r3, #16]
  can_header.TransmitGlobalTime = DISABLE;
 8001862:	4b0b      	ldr	r3, [pc, #44]	; (8001890 <sendCanMouse+0x54>)
 8001864:	2200      	movs	r2, #0
 8001866:	751a      	strb	r2, [r3, #20]
  tx.mouse.delta_x = delta_x;
 8001868:	4a0a      	ldr	r2, [pc, #40]	; (8001894 <sendCanMouse+0x58>)
 800186a:	88fb      	ldrh	r3, [r7, #6]
 800186c:	8013      	strh	r3, [r2, #0]
  tx.mouse.delta_y = delta_y;
 800186e:	4a09      	ldr	r2, [pc, #36]	; (8001894 <sendCanMouse+0x58>)
 8001870:	88bb      	ldrh	r3, [r7, #4]
 8001872:	8053      	strh	r3, [r2, #2]
  tx.mouse.quality = quality;
 8001874:	4a07      	ldr	r2, [pc, #28]	; (8001894 <sendCanMouse+0x58>)
 8001876:	887b      	ldrh	r3, [r7, #2]
 8001878:	8093      	strh	r3, [r2, #4]
  HAL_CAN_AddTxMessage(&hcan, &can_header, tx.data, &can_mailbox);
 800187a:	4b07      	ldr	r3, [pc, #28]	; (8001898 <sendCanMouse+0x5c>)
 800187c:	4a05      	ldr	r2, [pc, #20]	; (8001894 <sendCanMouse+0x58>)
 800187e:	4904      	ldr	r1, [pc, #16]	; (8001890 <sendCanMouse+0x54>)
 8001880:	4806      	ldr	r0, [pc, #24]	; (800189c <sendCanMouse+0x60>)
 8001882:	f004 f8a4 	bl	80059ce <HAL_CAN_AddTxMessage>
}
 8001886:	bf00      	nop
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	20000414 	.word	0x20000414
 8001894:	20000438 	.word	0x20000438
 8001898:	20000434 	.word	0x20000434
 800189c:	200003ec 	.word	0x200003ec

080018a0 <sendCanError>:

void sendCanError(uint16_t type, uint32_t data) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	4603      	mov	r3, r0
 80018a8:	6039      	str	r1, [r7, #0]
 80018aa:	80fb      	strh	r3, [r7, #6]

  can_header.StdId = 0x0;
 80018ac:	4b12      	ldr	r3, [pc, #72]	; (80018f8 <sendCanError+0x58>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
  can_header.RTR = CAN_RTR_DATA;
 80018b2:	4b11      	ldr	r3, [pc, #68]	; (80018f8 <sendCanError+0x58>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	60da      	str	r2, [r3, #12]
  can_header.DLC = 8;
 80018b8:	4b0f      	ldr	r3, [pc, #60]	; (80018f8 <sendCanError+0x58>)
 80018ba:	2208      	movs	r2, #8
 80018bc:	611a      	str	r2, [r3, #16]
  can_header.TransmitGlobalTime = DISABLE;
 80018be:	4b0e      	ldr	r3, [pc, #56]	; (80018f8 <sendCanError+0x58>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	751a      	strb	r2, [r3, #20]
  can_data[0] = 0;
 80018c4:	4b0d      	ldr	r3, [pc, #52]	; (80018fc <sendCanError+0x5c>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
  can_data[1] = 0;
 80018ca:	4b0c      	ldr	r3, [pc, #48]	; (80018fc <sendCanError+0x5c>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	705a      	strb	r2, [r3, #1]
  can_data[2] = type;
 80018d0:	88fb      	ldrh	r3, [r7, #6]
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	4b09      	ldr	r3, [pc, #36]	; (80018fc <sendCanError+0x5c>)
 80018d6:	709a      	strb	r2, [r3, #2]
  can_data[3] = type >> 8;
 80018d8:	88fb      	ldrh	r3, [r7, #6]
 80018da:	0a1b      	lsrs	r3, r3, #8
 80018dc:	b29b      	uxth	r3, r3
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	4b06      	ldr	r3, [pc, #24]	; (80018fc <sendCanError+0x5c>)
 80018e2:	70da      	strb	r2, [r3, #3]
  HAL_CAN_AddTxMessage(&hcan, &can_header, can_data, &can_mailbox);
 80018e4:	4b06      	ldr	r3, [pc, #24]	; (8001900 <sendCanError+0x60>)
 80018e6:	4a05      	ldr	r2, [pc, #20]	; (80018fc <sendCanError+0x5c>)
 80018e8:	4903      	ldr	r1, [pc, #12]	; (80018f8 <sendCanError+0x58>)
 80018ea:	4806      	ldr	r0, [pc, #24]	; (8001904 <sendCanError+0x64>)
 80018ec:	f004 f86f 	bl	80059ce <HAL_CAN_AddTxMessage>
}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	20000414 	.word	0x20000414
 80018fc:	2000042c 	.word	0x2000042c
 8001900:	20000434 	.word	0x20000434
 8001904:	200003ec 	.word	0x200003ec

08001908 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800190e:	4b1e      	ldr	r3, [pc, #120]	; (8001988 <MX_DMA_Init+0x80>)
 8001910:	695b      	ldr	r3, [r3, #20]
 8001912:	4a1d      	ldr	r2, [pc, #116]	; (8001988 <MX_DMA_Init+0x80>)
 8001914:	f043 0302 	orr.w	r3, r3, #2
 8001918:	6153      	str	r3, [r2, #20]
 800191a:	4b1b      	ldr	r3, [pc, #108]	; (8001988 <MX_DMA_Init+0x80>)
 800191c:	695b      	ldr	r3, [r3, #20]
 800191e:	f003 0302 	and.w	r3, r3, #2
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001926:	4b18      	ldr	r3, [pc, #96]	; (8001988 <MX_DMA_Init+0x80>)
 8001928:	695b      	ldr	r3, [r3, #20]
 800192a:	4a17      	ldr	r2, [pc, #92]	; (8001988 <MX_DMA_Init+0x80>)
 800192c:	f043 0301 	orr.w	r3, r3, #1
 8001930:	6153      	str	r3, [r2, #20]
 8001932:	4b15      	ldr	r3, [pc, #84]	; (8001988 <MX_DMA_Init+0x80>)
 8001934:	695b      	ldr	r3, [r3, #20]
 8001936:	f003 0301 	and.w	r3, r3, #1
 800193a:	603b      	str	r3, [r7, #0]
 800193c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800193e:	2200      	movs	r2, #0
 8001940:	2100      	movs	r1, #0
 8001942:	200b      	movs	r0, #11
 8001944:	f004 fd65 	bl	8006412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001948:	200b      	movs	r0, #11
 800194a:	f004 fd7e 	bl	800644a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800194e:	2200      	movs	r2, #0
 8001950:	2100      	movs	r1, #0
 8001952:	200e      	movs	r0, #14
 8001954:	f004 fd5d 	bl	8006412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001958:	200e      	movs	r0, #14
 800195a:	f004 fd76 	bl	800644a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 800195e:	2200      	movs	r2, #0
 8001960:	2100      	movs	r1, #0
 8001962:	2039      	movs	r0, #57	; 0x39
 8001964:	f004 fd55 	bl	8006412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 8001968:	2039      	movs	r0, #57	; 0x39
 800196a:	f004 fd6e 	bl	800644a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 800196e:	2200      	movs	r2, #0
 8001970:	2100      	movs	r1, #0
 8001972:	203c      	movs	r0, #60	; 0x3c
 8001974:	f004 fd4d 	bl	8006412 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8001978:	203c      	movs	r0, #60	; 0x3c
 800197a:	f004 fd66 	bl	800644a <HAL_NVIC_EnableIRQ>

}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40021000 	.word	0x40021000

0800198c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b08a      	sub	sp, #40	; 0x28
 8001990:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001992:	f107 0314 	add.w	r3, r7, #20
 8001996:	2200      	movs	r2, #0
 8001998:	601a      	str	r2, [r3, #0]
 800199a:	605a      	str	r2, [r3, #4]
 800199c:	609a      	str	r2, [r3, #8]
 800199e:	60da      	str	r2, [r3, #12]
 80019a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019a2:	4b41      	ldr	r3, [pc, #260]	; (8001aa8 <MX_GPIO_Init+0x11c>)
 80019a4:	695b      	ldr	r3, [r3, #20]
 80019a6:	4a40      	ldr	r2, [pc, #256]	; (8001aa8 <MX_GPIO_Init+0x11c>)
 80019a8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80019ac:	6153      	str	r3, [r2, #20]
 80019ae:	4b3e      	ldr	r3, [pc, #248]	; (8001aa8 <MX_GPIO_Init+0x11c>)
 80019b0:	695b      	ldr	r3, [r3, #20]
 80019b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80019b6:	613b      	str	r3, [r7, #16]
 80019b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80019ba:	4b3b      	ldr	r3, [pc, #236]	; (8001aa8 <MX_GPIO_Init+0x11c>)
 80019bc:	695b      	ldr	r3, [r3, #20]
 80019be:	4a3a      	ldr	r2, [pc, #232]	; (8001aa8 <MX_GPIO_Init+0x11c>)
 80019c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80019c4:	6153      	str	r3, [r2, #20]
 80019c6:	4b38      	ldr	r3, [pc, #224]	; (8001aa8 <MX_GPIO_Init+0x11c>)
 80019c8:	695b      	ldr	r3, [r3, #20]
 80019ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019ce:	60fb      	str	r3, [r7, #12]
 80019d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019d2:	4b35      	ldr	r3, [pc, #212]	; (8001aa8 <MX_GPIO_Init+0x11c>)
 80019d4:	695b      	ldr	r3, [r3, #20]
 80019d6:	4a34      	ldr	r2, [pc, #208]	; (8001aa8 <MX_GPIO_Init+0x11c>)
 80019d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019dc:	6153      	str	r3, [r2, #20]
 80019de:	4b32      	ldr	r3, [pc, #200]	; (8001aa8 <MX_GPIO_Init+0x11c>)
 80019e0:	695b      	ldr	r3, [r3, #20]
 80019e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e6:	60bb      	str	r3, [r7, #8]
 80019e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ea:	4b2f      	ldr	r3, [pc, #188]	; (8001aa8 <MX_GPIO_Init+0x11c>)
 80019ec:	695b      	ldr	r3, [r3, #20]
 80019ee:	4a2e      	ldr	r2, [pc, #184]	; (8001aa8 <MX_GPIO_Init+0x11c>)
 80019f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019f4:	6153      	str	r3, [r2, #20]
 80019f6:	4b2c      	ldr	r3, [pc, #176]	; (8001aa8 <MX_GPIO_Init+0x11c>)
 80019f8:	695b      	ldr	r3, [r3, #20]
 80019fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019fe:	607b      	str	r3, [r7, #4]
 8001a00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_1_Pin|LED_2_Pin|LED_3_Pin, GPIO_PIN_RESET);
 8001a02:	2200      	movs	r2, #0
 8001a04:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001a08:	4828      	ldr	r0, [pc, #160]	; (8001aac <MX_GPIO_Init+0x120>)
 8001a0a:	f005 f8f5 	bl	8006bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_CURRENT_Pin|MOUSE_NSS_Pin, GPIO_PIN_RESET);
 8001a0e:	2200      	movs	r2, #0
 8001a10:	f248 0110 	movw	r1, #32784	; 0x8010
 8001a14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a18:	f005 f8ee 	bl	8006bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, POWER_SW_EN_Pin|LED_4_Pin|LED_5_Pin|MOUSE_RST_Pin, GPIO_PIN_RESET);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	f640 4144 	movw	r1, #3140	; 0xc44
 8001a22:	4823      	ldr	r0, [pc, #140]	; (8001ab0 <MX_GPIO_Init+0x124>)
 8001a24:	f005 f8e8 	bl	8006bf8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin;
 8001a28:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001a2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a32:	2300      	movs	r3, #0
 8001a34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a36:	2300      	movs	r3, #0
 8001a38:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a3a:	f107 0314 	add.w	r3, r7, #20
 8001a3e:	4619      	mov	r1, r3
 8001a40:	481a      	ldr	r0, [pc, #104]	; (8001aac <MX_GPIO_Init+0x120>)
 8001a42:	f004 ff47 	bl	80068d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED_CURRENT_Pin|MOUSE_NSS_Pin;
 8001a46:	f248 0310 	movw	r3, #32784	; 0x8010
 8001a4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a54:	2300      	movs	r3, #0
 8001a56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a62:	f004 ff37 	bl	80068d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = POWER_SW_EN_Pin|LED_4_Pin|LED_5_Pin|MOUSE_RST_Pin;
 8001a66:	f640 4344 	movw	r3, #3140	; 0xc44
 8001a6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a74:	2300      	movs	r3, #0
 8001a76:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a78:	f107 0314 	add.w	r3, r7, #20
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	480c      	ldr	r0, [pc, #48]	; (8001ab0 <MX_GPIO_Init+0x124>)
 8001a80:	f004 ff28 	bl	80068d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SW_1_Pin|SW_2_Pin;
 8001a84:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001a88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a92:	f107 0314 	add.w	r3, r7, #20
 8001a96:	4619      	mov	r1, r3
 8001a98:	4805      	ldr	r0, [pc, #20]	; (8001ab0 <MX_GPIO_Init+0x124>)
 8001a9a:	f004 ff1b 	bl	80068d4 <HAL_GPIO_Init>

}
 8001a9e:	bf00      	nop
 8001aa0:	3728      	adds	r7, #40	; 0x28
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40021000 	.word	0x40021000
 8001aac:	48000800 	.word	0x48000800
 8001ab0:	48000400 	.word	0x48000400

08001ab4 <powerOutputEnable>:

/* USER CODE BEGIN 2 */
void powerOutputEnable(void) { HAL_GPIO_WritePin(POWER_SW_EN_GPIO_Port, POWER_SW_EN_Pin, GPIO_PIN_SET); }
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	2201      	movs	r2, #1
 8001aba:	2104      	movs	r1, #4
 8001abc:	4802      	ldr	r0, [pc, #8]	; (8001ac8 <powerOutputEnable+0x14>)
 8001abe:	f005 f89b 	bl	8006bf8 <HAL_GPIO_WritePin>
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	48000400 	.word	0x48000400

08001acc <powerOutputDisable>:
void powerOutputDisable(void) { HAL_GPIO_WritePin(POWER_SW_EN_GPIO_Port, POWER_SW_EN_Pin, GPIO_PIN_RESET); }
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2104      	movs	r1, #4
 8001ad4:	4802      	ldr	r0, [pc, #8]	; (8001ae0 <powerOutputDisable+0x14>)
 8001ad6:	f005 f88f 	bl	8006bf8 <HAL_GPIO_WritePin>
 8001ada:	bf00      	nop
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	48000400 	.word	0x48000400

08001ae4 <mouseLedEnable>:
void mouseLedEnable(void) { HAL_GPIO_WritePin(LED_CURRENT_GPIO_Port, LED_CURRENT_Pin, GPIO_PIN_SET); }
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
 8001ae8:	2201      	movs	r2, #1
 8001aea:	2110      	movs	r1, #16
 8001aec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001af0:	f005 f882 	bl	8006bf8 <HAL_GPIO_WritePin>
 8001af4:	bf00      	nop
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <mouseLedDisable>:
void mouseLedDisable(void) { HAL_GPIO_WritePin(LED_CURRENT_GPIO_Port, LED_CURRENT_Pin, GPIO_PIN_RESET); }
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	2200      	movs	r2, #0
 8001afe:	2110      	movs	r1, #16
 8001b00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b04:	f005 f878 	bl	8006bf8 <HAL_GPIO_WritePin>
 8001b08:	bf00      	nop
 8001b0a:	bd80      	pop	{r7, pc}

08001b0c <setErrorLedHigh>:

void setErrorLedHigh(void) { HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET); };
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	2201      	movs	r2, #1
 8001b12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b16:	4802      	ldr	r0, [pc, #8]	; (8001b20 <setErrorLedHigh+0x14>)
 8001b18:	f005 f86e 	bl	8006bf8 <HAL_GPIO_WritePin>
 8001b1c:	bf00      	nop
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	48000800 	.word	0x48000800

08001b24 <setErrorLedLow>:
void setErrorLedLow(void) { HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET); };
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b2e:	4802      	ldr	r0, [pc, #8]	; (8001b38 <setErrorLedLow+0x14>)
 8001b30:	f005 f862 	bl	8006bf8 <HAL_GPIO_WritePin>
 8001b34:	bf00      	nop
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	48000800 	.word	0x48000800

08001b3c <setOutSwLedHigh>:

void setOutSwLedHigh(void) { HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET); };
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	2201      	movs	r2, #1
 8001b42:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b46:	4802      	ldr	r0, [pc, #8]	; (8001b50 <setOutSwLedHigh+0x14>)
 8001b48:	f005 f856 	bl	8006bf8 <HAL_GPIO_WritePin>
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	48000800 	.word	0x48000800

08001b54 <setOutSwLedLow>:
void setOutSwLedLow(void) { HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET); };
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	2200      	movs	r2, #0
 8001b5a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b5e:	4802      	ldr	r0, [pc, #8]	; (8001b68 <setOutSwLedLow+0x14>)
 8001b60:	f005 f84a 	bl	8006bf8 <HAL_GPIO_WritePin>
 8001b64:	bf00      	nop
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	48000800 	.word	0x48000800

08001b6c <setHVWarningLedHigh>:

void setHVWarningLedHigh(void) { HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET); };
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
 8001b70:	2201      	movs	r2, #1
 8001b72:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b76:	4802      	ldr	r0, [pc, #8]	; (8001b80 <setHVWarningLedHigh+0x14>)
 8001b78:	f005 f83e 	bl	8006bf8 <HAL_GPIO_WritePin>
 8001b7c:	bf00      	nop
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	48000800 	.word	0x48000800

08001b84 <setHVWarningLedLow>:
void setHVWarningLedLow(void) { HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET); };
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b8e:	4802      	ldr	r0, [pc, #8]	; (8001b98 <setHVWarningLedLow+0x14>)
 8001b90:	f005 f832 	bl	8006bf8 <HAL_GPIO_WritePin>
 8001b94:	bf00      	nop
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	48000800 	.word	0x48000800

08001b9c <setCanEnCmdLedHigh>:

void setCanEnCmdLedHigh(void) { HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET); };
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001ba6:	4802      	ldr	r0, [pc, #8]	; (8001bb0 <setCanEnCmdLedHigh+0x14>)
 8001ba8:	f005 f826 	bl	8006bf8 <HAL_GPIO_WritePin>
 8001bac:	bf00      	nop
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	48000400 	.word	0x48000400

08001bb4 <setCanEnCmdLedLow>:
void setCanEnCmdLedLow(void) { HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET); };
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bbe:	4802      	ldr	r0, [pc, #8]	; (8001bc8 <setCanEnCmdLedLow+0x14>)
 8001bc0:	f005 f81a 	bl	8006bf8 <HAL_GPIO_WritePin>
 8001bc4:	bf00      	nop
 8001bc6:	bd80      	pop	{r7, pc}
 8001bc8:	48000400 	.word	0x48000400

08001bcc <setChargingLedHigh>:

void setChargingLedHigh(void) { HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET); };
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bd6:	4802      	ldr	r0, [pc, #8]	; (8001be0 <setChargingLedHigh+0x14>)
 8001bd8:	f005 f80e 	bl	8006bf8 <HAL_GPIO_WritePin>
 8001bdc:	bf00      	nop
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	48000400 	.word	0x48000400

08001be4 <setChargingLedLow>:
void setChargingLedLow(void) { HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET); };
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	2200      	movs	r2, #0
 8001bea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bee:	4802      	ldr	r0, [pc, #8]	; (8001bf8 <setChargingLedLow+0x14>)
 8001bf0:	f005 f802 	bl	8006bf8 <HAL_GPIO_WritePin>
 8001bf4:	bf00      	nop
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	48000400 	.word	0x48000400

08001bfc <isPushedUserSw1>:

bool isPushedUserSw1(void) { return !(bool)HAL_GPIO_ReadPin(SW_1_GPIO_Port, SW_1_Pin); };
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c04:	4805      	ldr	r0, [pc, #20]	; (8001c1c <isPushedUserSw1+0x20>)
 8001c06:	f004 ffdf 	bl	8006bc8 <HAL_GPIO_ReadPin>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	bf0c      	ite	eq
 8001c10:	2301      	moveq	r3, #1
 8001c12:	2300      	movne	r3, #0
 8001c14:	b2db      	uxtb	r3, r3
 8001c16:	4618      	mov	r0, r3
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	48000400 	.word	0x48000400

08001c20 <isPushedUserSw2>:
bool isPushedUserSw2(void) { return !(bool)HAL_GPIO_ReadPin(SW_2_GPIO_Port, SW_2_Pin); };
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c28:	4805      	ldr	r0, [pc, #20]	; (8001c40 <isPushedUserSw2+0x20>)
 8001c2a:	f004 ffcd 	bl	8006bc8 <HAL_GPIO_ReadPin>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	bf0c      	ite	eq
 8001c34:	2301      	moveq	r3, #1
 8001c36:	2300      	movne	r3, #0
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	48000400 	.word	0x48000400

08001c44 <setTargetVoltage>:
  int sw_enable_cnt;
  float min_v, max_v, max_c, fet_temp, coil_temp;
} power_cmd;


void setTargetVoltage(float target) {
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	ed87 0a01 	vstr	s0, [r7, #4]
  if (target > 450) {
 8001c4e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c52:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8001c8c <setTargetVoltage+0x48>
 8001c56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c5e:	dc0c      	bgt.n	8001c7a <setTargetVoltage+0x36>
    return;
    target = 450;
  }
  if (target < 20) {
 8001c60:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c64:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8001c68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c70:	d405      	bmi.n	8001c7e <setTargetVoltage+0x3a>
    return;
    target = 20;
  }
  power_cmd.target_voltage = target;
 8001c72:	4a07      	ldr	r2, [pc, #28]	; (8001c90 <setTargetVoltage+0x4c>)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6053      	str	r3, [r2, #4]
 8001c78:	e002      	b.n	8001c80 <setTargetVoltage+0x3c>
    return;
 8001c7a:	bf00      	nop
 8001c7c:	e000      	b.n	8001c80 <setTargetVoltage+0x3c>
    return;
 8001c7e:	bf00      	nop
}
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	43e10000 	.word	0x43e10000
 8001c90:	20000440 	.word	0x20000440

08001c94 <startKick>:
  bool power_enabled;
  uint16_t error;
  uint32_t system_loop_cnt;
} stat;

void startKick(uint8_t power) {
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	71fb      	strb	r3, [r7, #7]
  if (stat.kick_cnt == 0) {
 8001c9e:	4b0f      	ldr	r3, [pc, #60]	; (8001cdc <startKick+0x48>)
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d113      	bne.n	8001cce <startKick+0x3a>
    stat.kick_cnt = 100;
 8001ca6:	4b0d      	ldr	r3, [pc, #52]	; (8001cdc <startKick+0x48>)
 8001ca8:	2264      	movs	r2, #100	; 0x64
 8001caa:	605a      	str	r2, [r3, #4]
    stat.boost_cnt = 0;
 8001cac:	4b0b      	ldr	r3, [pc, #44]	; (8001cdc <startKick+0x48>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	609a      	str	r2, [r3, #8]
    power_cmd.kick_power = TIM_KICK_PERI * power / 255;
 8001cb2:	79fb      	ldrb	r3, [r7, #7]
 8001cb4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001cb8:	fb02 f303 	mul.w	r3, r2, r3
 8001cbc:	4a08      	ldr	r2, [pc, #32]	; (8001ce0 <startKick+0x4c>)
 8001cbe:	fb82 1203 	smull	r1, r2, r2, r3
 8001cc2:	441a      	add	r2, r3
 8001cc4:	11d2      	asrs	r2, r2, #7
 8001cc6:	17db      	asrs	r3, r3, #31
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	4a06      	ldr	r2, [pc, #24]	; (8001ce4 <startKick+0x50>)
 8001ccc:	6093      	str	r3, [r2, #8]
    // p("start kick! : %d\n", power_cmd.kick_power);
  }
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop
 8001cdc:	20000464 	.word	0x20000464
 8001ce0:	80808081 	.word	0x80808081
 8001ce4:	20000440 	.word	0x20000440

08001ce8 <startCharge>:

void startCharge() {
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  if (stat.boost_cnt == 0 && stat.kick_cnt == 0) {
 8001cec:	4b08      	ldr	r3, [pc, #32]	; (8001d10 <startCharge+0x28>)
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d107      	bne.n	8001d04 <startCharge+0x1c>
 8001cf4:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <startCharge+0x28>)
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d103      	bne.n	8001d04 <startCharge+0x1c>
    // printf("boost start!!\n");
    stat.boost_cnt = 1000;
 8001cfc:	4b04      	ldr	r3, [pc, #16]	; (8001d10 <startCharge+0x28>)
 8001cfe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d02:	609a      	str	r2, [r3, #8]
  }
}
 8001d04:	bf00      	nop
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	20000464 	.word	0x20000464

08001d14 <HAL_CAN_RxFifo0MsgPendingCallback>:

uint32_t can_rx_cnt = 0;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08c      	sub	sp, #48	; 0x30
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  CAN_RxHeaderTypeDef can_rx_header;
  uint8_to_float_t rx;

  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, rx.data) != HAL_OK) {
 8001d1c:	f107 030c 	add.w	r3, r7, #12
 8001d20:	f107 0214 	add.w	r2, r7, #20
 8001d24:	2100      	movs	r1, #0
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f003 ff21 	bl	8005b6e <HAL_CAN_GetRxMessage>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
    /* Reception Error */
    Error_Handler();
 8001d32:	f001 fd32 	bl	800379a <Error_Handler>
  }

  can_rx_cnt++;
 8001d36:	4b40      	ldr	r3, [pc, #256]	; (8001e38 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	4a3e      	ldr	r2, [pc, #248]	; (8001e38 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>)
 8001d3e:	6013      	str	r3, [r2, #0]
  switch (can_rx_header.StdId) {
 8001d40:	697b      	ldr	r3, [r7, #20]
 8001d42:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8001d46:	d03c      	beq.n	8001dc2 <HAL_CAN_RxFifo0MsgPendingCallback+0xae>
 8001d48:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8001d4c:	d86e      	bhi.n	8001e2c <HAL_CAN_RxFifo0MsgPendingCallback+0x118>
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d002      	beq.n	8001d58 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>
 8001d52:	2b10      	cmp	r3, #16
 8001d54:	d004      	beq.n	8001d60 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
    default:
      break;
    }
    break;
  default:
    break;
 8001d56:	e069      	b.n	8001e2c <HAL_CAN_RxFifo0MsgPendingCallback+0x118>
    power_cmd.charge_enabled = false;
 8001d58:	4b38      	ldr	r3, [pc, #224]	; (8001e3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	701a      	strb	r2, [r3, #0]
    break;
 8001d5e:	e066      	b.n	8001e2e <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
    switch (rx.data[0]) {
 8001d60:	7b3b      	ldrb	r3, [r7, #12]
 8001d62:	2b05      	cmp	r3, #5
 8001d64:	d829      	bhi.n	8001dba <HAL_CAN_RxFifo0MsgPendingCallback+0xa6>
 8001d66:	a201      	add	r2, pc, #4	; (adr r2, 8001d6c <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8001d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d6c:	08001d85 	.word	0x08001d85
 8001d70:	08001d93 	.word	0x08001d93
 8001d74:	08001d9b 	.word	0x08001d9b
 8001d78:	08001da3 	.word	0x08001da3
 8001d7c:	08001dab 	.word	0x08001dab
 8001d80:	08001db3 	.word	0x08001db3
      if (rx.power_en.enable) {
 8001d84:	7b7b      	ldrb	r3, [r7, #13]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d019      	beq.n	8001dbe <HAL_CAN_RxFifo0MsgPendingCallback+0xaa>
        power_cmd.sw_enable_cnt = 200;
 8001d8a:	4b2c      	ldr	r3, [pc, #176]	; (8001e3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001d8c:	22c8      	movs	r2, #200	; 0xc8
 8001d8e:	60da      	str	r2, [r3, #12]
      break;
 8001d90:	e015      	b.n	8001dbe <HAL_CAN_RxFifo0MsgPendingCallback+0xaa>
      power_cmd.min_v = rx.set_protect_param.value;
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	4a29      	ldr	r2, [pc, #164]	; (8001e3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001d96:	6113      	str	r3, [r2, #16]
      break;
 8001d98:	e012      	b.n	8001dc0 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      power_cmd.max_v = rx.set_protect_param.value;
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	4a27      	ldr	r2, [pc, #156]	; (8001e3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001d9e:	6153      	str	r3, [r2, #20]
      break;
 8001da0:	e00e      	b.n	8001dc0 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      power_cmd.max_c = rx.set_protect_param.value;
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	4a25      	ldr	r2, [pc, #148]	; (8001e3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001da6:	6193      	str	r3, [r2, #24]
      break;
 8001da8:	e00a      	b.n	8001dc0 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      power_cmd.fet_temp = rx.set_protect_param.value;
 8001daa:	693b      	ldr	r3, [r7, #16]
 8001dac:	4a23      	ldr	r2, [pc, #140]	; (8001e3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001dae:	61d3      	str	r3, [r2, #28]
      break;
 8001db0:	e006      	b.n	8001dc0 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      power_cmd.coil_temp = rx.set_protect_param.value;
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	4a21      	ldr	r2, [pc, #132]	; (8001e3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001db6:	6213      	str	r3, [r2, #32]
      break;
 8001db8:	e002      	b.n	8001dc0 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
      break;
 8001dba:	bf00      	nop
 8001dbc:	e037      	b.n	8001e2e <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
      break;
 8001dbe:	bf00      	nop
    break;
 8001dc0:	e035      	b.n	8001e2e <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
    switch (rx.power.idx) {
 8001dc2:	7b3b      	ldrb	r3, [r7, #12]
 8001dc4:	2b03      	cmp	r3, #3
 8001dc6:	d82f      	bhi.n	8001e28 <HAL_CAN_RxFifo0MsgPendingCallback+0x114>
 8001dc8:	a201      	add	r2, pc, #4	; (adr r2, 8001dd0 <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>)
 8001dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dce:	bf00      	nop
 8001dd0:	08001de1 	.word	0x08001de1
 8001dd4:	08001def 	.word	0x08001def
 8001dd8:	08001e09 	.word	0x08001e09
 8001ddc:	08001e1f 	.word	0x08001e1f
      setTargetVoltage(rx.power.value);
 8001de0:	edd7 7a04 	vldr	s15, [r7, #16]
 8001de4:	eeb0 0a67 	vmov.f32	s0, s15
 8001de8:	f7ff ff2c 	bl	8001c44 <setTargetVoltage>
      break;
 8001dec:	e01d      	b.n	8001e2a <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
      if (rx.data[1] == 1) {
 8001dee:	7b7b      	ldrb	r3, [r7, #13]
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d105      	bne.n	8001e00 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>
        power_cmd.charge_enabled = true;
 8001df4:	4b11      	ldr	r3, [pc, #68]	; (8001e3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001df6:	2201      	movs	r2, #1
 8001df8:	701a      	strb	r2, [r3, #0]
        startCharge();
 8001dfa:	f7ff ff75 	bl	8001ce8 <startCharge>
      break;
 8001dfe:	e014      	b.n	8001e2a <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
        power_cmd.charge_enabled = false;
 8001e00:	4b0e      	ldr	r3, [pc, #56]	; (8001e3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	701a      	strb	r2, [r3, #0]
      break;
 8001e06:	e010      	b.n	8001e2a <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
      if (rx.data[1] == 1) {
 8001e08:	7b7b      	ldrb	r3, [r7, #13]
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d103      	bne.n	8001e16 <HAL_CAN_RxFifo0MsgPendingCallback+0x102>
        power_cmd.kick_chip_selected = true;
 8001e0e:	4b0b      	ldr	r3, [pc, #44]	; (8001e3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001e10:	2201      	movs	r2, #1
 8001e12:	705a      	strb	r2, [r3, #1]
      break;
 8001e14:	e009      	b.n	8001e2a <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
        power_cmd.kick_chip_selected = false;
 8001e16:	4b09      	ldr	r3, [pc, #36]	; (8001e3c <HAL_CAN_RxFifo0MsgPendingCallback+0x128>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	705a      	strb	r2, [r3, #1]
      break;
 8001e1c:	e005      	b.n	8001e2a <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
      startKick(rx.data[1]);
 8001e1e:	7b7b      	ldrb	r3, [r7, #13]
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff ff37 	bl	8001c94 <startKick>
      break;
 8001e26:	e000      	b.n	8001e2a <HAL_CAN_RxFifo0MsgPendingCallback+0x116>
      break;
 8001e28:	bf00      	nop
    break;
 8001e2a:	e000      	b.n	8001e2e <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
    break;
 8001e2c:	bf00      	nop
  }
}
 8001e2e:	bf00      	nop
 8001e30:	3730      	adds	r7, #48	; 0x30
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20000478 	.word	0x20000478
 8001e3c:	20000440 	.word	0x20000440

08001e40 <updateADCs>:
  float batt_v_min, batt_v_max;
  float gd_16p_min, gd_16m_min;
  float batt_cs_max;
} peak;

void updateADCs(void) {
 8001e40:	b5b0      	push	{r4, r5, r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  sensor.batt_v = (float)HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1) * 3.3 / 4096 * 11 / 1;
 8001e44:	2101      	movs	r1, #1
 8001e46:	48de      	ldr	r0, [pc, #888]	; (80021c0 <updateADCs+0x380>)
 8001e48:	f002 fe42 	bl	8004ad0 <HAL_ADCEx_InjectedGetValue>
 8001e4c:	ee07 0a90 	vmov	s15, r0
 8001e50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e54:	ee17 0a90 	vmov	r0, s15
 8001e58:	f7fe fb76 	bl	8000548 <__aeabi_f2d>
 8001e5c:	a3d6      	add	r3, pc, #856	; (adr r3, 80021b8 <updateADCs+0x378>)
 8001e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e62:	f7fe fbc9 	bl	80005f8 <__aeabi_dmul>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	4610      	mov	r0, r2
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f04f 0200 	mov.w	r2, #0
 8001e72:	4bd4      	ldr	r3, [pc, #848]	; (80021c4 <updateADCs+0x384>)
 8001e74:	f7fe fcea 	bl	800084c <__aeabi_ddiv>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	4610      	mov	r0, r2
 8001e7e:	4619      	mov	r1, r3
 8001e80:	f04f 0200 	mov.w	r2, #0
 8001e84:	4bd0      	ldr	r3, [pc, #832]	; (80021c8 <updateADCs+0x388>)
 8001e86:	f7fe fbb7 	bl	80005f8 <__aeabi_dmul>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	4610      	mov	r0, r2
 8001e90:	4619      	mov	r1, r3
 8001e92:	f7fe fe89 	bl	8000ba8 <__aeabi_d2f>
 8001e96:	4603      	mov	r3, r0
 8001e98:	4acc      	ldr	r2, [pc, #816]	; (80021cc <updateADCs+0x38c>)
 8001e9a:	6053      	str	r3, [r2, #4]
  sensor.gd_16p = (float)HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2) * 3.3 / 4096 * 11 / 1;
 8001e9c:	2102      	movs	r1, #2
 8001e9e:	48c8      	ldr	r0, [pc, #800]	; (80021c0 <updateADCs+0x380>)
 8001ea0:	f002 fe16 	bl	8004ad0 <HAL_ADCEx_InjectedGetValue>
 8001ea4:	ee07 0a90 	vmov	s15, r0
 8001ea8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001eac:	ee17 0a90 	vmov	r0, s15
 8001eb0:	f7fe fb4a 	bl	8000548 <__aeabi_f2d>
 8001eb4:	a3c0      	add	r3, pc, #768	; (adr r3, 80021b8 <updateADCs+0x378>)
 8001eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eba:	f7fe fb9d 	bl	80005f8 <__aeabi_dmul>
 8001ebe:	4602      	mov	r2, r0
 8001ec0:	460b      	mov	r3, r1
 8001ec2:	4610      	mov	r0, r2
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	f04f 0200 	mov.w	r2, #0
 8001eca:	4bbe      	ldr	r3, [pc, #760]	; (80021c4 <updateADCs+0x384>)
 8001ecc:	f7fe fcbe 	bl	800084c <__aeabi_ddiv>
 8001ed0:	4602      	mov	r2, r0
 8001ed2:	460b      	mov	r3, r1
 8001ed4:	4610      	mov	r0, r2
 8001ed6:	4619      	mov	r1, r3
 8001ed8:	f04f 0200 	mov.w	r2, #0
 8001edc:	4bba      	ldr	r3, [pc, #744]	; (80021c8 <updateADCs+0x388>)
 8001ede:	f7fe fb8b 	bl	80005f8 <__aeabi_dmul>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	4610      	mov	r0, r2
 8001ee8:	4619      	mov	r1, r3
 8001eea:	f7fe fe5d 	bl	8000ba8 <__aeabi_d2f>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	4ab6      	ldr	r2, [pc, #728]	; (80021cc <updateADCs+0x38c>)
 8001ef2:	6093      	str	r3, [r2, #8]
  sensor.gd_16m = (((float)HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_3) * 3.3 / 4096) * 21 - sensor.gd_16p * 11) / 10;
 8001ef4:	2103      	movs	r1, #3
 8001ef6:	48b2      	ldr	r0, [pc, #712]	; (80021c0 <updateADCs+0x380>)
 8001ef8:	f002 fdea 	bl	8004ad0 <HAL_ADCEx_InjectedGetValue>
 8001efc:	ee07 0a90 	vmov	s15, r0
 8001f00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f04:	ee17 0a90 	vmov	r0, s15
 8001f08:	f7fe fb1e 	bl	8000548 <__aeabi_f2d>
 8001f0c:	a3aa      	add	r3, pc, #680	; (adr r3, 80021b8 <updateADCs+0x378>)
 8001f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f12:	f7fe fb71 	bl	80005f8 <__aeabi_dmul>
 8001f16:	4602      	mov	r2, r0
 8001f18:	460b      	mov	r3, r1
 8001f1a:	4610      	mov	r0, r2
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	f04f 0200 	mov.w	r2, #0
 8001f22:	4ba8      	ldr	r3, [pc, #672]	; (80021c4 <updateADCs+0x384>)
 8001f24:	f7fe fc92 	bl	800084c <__aeabi_ddiv>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	460b      	mov	r3, r1
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	4619      	mov	r1, r3
 8001f30:	f04f 0200 	mov.w	r2, #0
 8001f34:	4ba6      	ldr	r3, [pc, #664]	; (80021d0 <updateADCs+0x390>)
 8001f36:	f7fe fb5f 	bl	80005f8 <__aeabi_dmul>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	4614      	mov	r4, r2
 8001f40:	461d      	mov	r5, r3
 8001f42:	4ba2      	ldr	r3, [pc, #648]	; (80021cc <updateADCs+0x38c>)
 8001f44:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f48:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8001f4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f50:	ee17 0a90 	vmov	r0, s15
 8001f54:	f7fe faf8 	bl	8000548 <__aeabi_f2d>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	4620      	mov	r0, r4
 8001f5e:	4629      	mov	r1, r5
 8001f60:	f7fe f992 	bl	8000288 <__aeabi_dsub>
 8001f64:	4602      	mov	r2, r0
 8001f66:	460b      	mov	r3, r1
 8001f68:	4610      	mov	r0, r2
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	f04f 0200 	mov.w	r2, #0
 8001f70:	4b98      	ldr	r3, [pc, #608]	; (80021d4 <updateADCs+0x394>)
 8001f72:	f7fe fc6b 	bl	800084c <__aeabi_ddiv>
 8001f76:	4602      	mov	r2, r0
 8001f78:	460b      	mov	r3, r1
 8001f7a:	4610      	mov	r0, r2
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	f7fe fe13 	bl	8000ba8 <__aeabi_d2f>
 8001f82:	4603      	mov	r3, r0
 8001f84:	4a91      	ldr	r2, [pc, #580]	; (80021cc <updateADCs+0x38c>)
 8001f86:	60d3      	str	r3, [r2, #12]
  sensor.boost_v = (float)HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_3) * 213 * 3.3 / 4096;// * 1.038; // 1.038 is calib(v3),
 8001f88:	2103      	movs	r1, #3
 8001f8a:	4893      	ldr	r0, [pc, #588]	; (80021d8 <updateADCs+0x398>)
 8001f8c:	f002 fda0 	bl	8004ad0 <HAL_ADCEx_InjectedGetValue>
 8001f90:	ee07 0a90 	vmov	s15, r0
 8001f94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f98:	ed9f 7a90 	vldr	s14, [pc, #576]	; 80021dc <updateADCs+0x39c>
 8001f9c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fa0:	ee17 0a90 	vmov	r0, s15
 8001fa4:	f7fe fad0 	bl	8000548 <__aeabi_f2d>
 8001fa8:	a383      	add	r3, pc, #524	; (adr r3, 80021b8 <updateADCs+0x378>)
 8001faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fae:	f7fe fb23 	bl	80005f8 <__aeabi_dmul>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	4610      	mov	r0, r2
 8001fb8:	4619      	mov	r1, r3
 8001fba:	f04f 0200 	mov.w	r2, #0
 8001fbe:	4b81      	ldr	r3, [pc, #516]	; (80021c4 <updateADCs+0x384>)
 8001fc0:	f7fe fc44 	bl	800084c <__aeabi_ddiv>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	4610      	mov	r0, r2
 8001fca:	4619      	mov	r1, r3
 8001fcc:	f7fe fdec 	bl	8000ba8 <__aeabi_d2f>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	4a7e      	ldr	r2, [pc, #504]	; (80021cc <updateADCs+0x38c>)
 8001fd4:	6013      	str	r3, [r2, #0]
  // 33A-max (v3 board)

  // ZXCT1085 : 25V/V
  //  2m ohm x 25VV -> 50m V / A
  // 66A-max (v4 board)
  sensor.batt_cs = ((float)HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_1) * 3.3 / 4096) * 20 - 2;	// 2A offset is manual offfset (~0.14V~)
 8001fd6:	2101      	movs	r1, #1
 8001fd8:	487f      	ldr	r0, [pc, #508]	; (80021d8 <updateADCs+0x398>)
 8001fda:	f002 fd79 	bl	8004ad0 <HAL_ADCEx_InjectedGetValue>
 8001fde:	ee07 0a90 	vmov	s15, r0
 8001fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fe6:	ee17 0a90 	vmov	r0, s15
 8001fea:	f7fe faad 	bl	8000548 <__aeabi_f2d>
 8001fee:	a372      	add	r3, pc, #456	; (adr r3, 80021b8 <updateADCs+0x378>)
 8001ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff4:	f7fe fb00 	bl	80005f8 <__aeabi_dmul>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	4610      	mov	r0, r2
 8001ffe:	4619      	mov	r1, r3
 8002000:	f04f 0200 	mov.w	r2, #0
 8002004:	4b6f      	ldr	r3, [pc, #444]	; (80021c4 <updateADCs+0x384>)
 8002006:	f7fe fc21 	bl	800084c <__aeabi_ddiv>
 800200a:	4602      	mov	r2, r0
 800200c:	460b      	mov	r3, r1
 800200e:	4610      	mov	r0, r2
 8002010:	4619      	mov	r1, r3
 8002012:	f04f 0200 	mov.w	r2, #0
 8002016:	4b72      	ldr	r3, [pc, #456]	; (80021e0 <updateADCs+0x3a0>)
 8002018:	f7fe faee 	bl	80005f8 <__aeabi_dmul>
 800201c:	4602      	mov	r2, r0
 800201e:	460b      	mov	r3, r1
 8002020:	4610      	mov	r0, r2
 8002022:	4619      	mov	r1, r3
 8002024:	f04f 0200 	mov.w	r2, #0
 8002028:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800202c:	f7fe f92c 	bl	8000288 <__aeabi_dsub>
 8002030:	4602      	mov	r2, r0
 8002032:	460b      	mov	r3, r1
 8002034:	4610      	mov	r0, r2
 8002036:	4619      	mov	r1, r3
 8002038:	f7fe fdb6 	bl	8000ba8 <__aeabi_d2f>
 800203c:	4603      	mov	r3, r0
 800203e:	4a63      	ldr	r2, [pc, #396]	; (80021cc <updateADCs+0x38c>)
 8002040:	6113      	str	r3, [r2, #16]
  sensor.temp_fet = (-((float)HAL_ADCEx_InjectedGetValue(&hadc4, ADC_INJECTED_RANK_1) * 3.3 / 4096) + 1.5) * 70 + 25;
 8002042:	2101      	movs	r1, #1
 8002044:	4867      	ldr	r0, [pc, #412]	; (80021e4 <updateADCs+0x3a4>)
 8002046:	f002 fd43 	bl	8004ad0 <HAL_ADCEx_InjectedGetValue>
 800204a:	ee07 0a90 	vmov	s15, r0
 800204e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002052:	ee17 0a90 	vmov	r0, s15
 8002056:	f7fe fa77 	bl	8000548 <__aeabi_f2d>
 800205a:	a357      	add	r3, pc, #348	; (adr r3, 80021b8 <updateADCs+0x378>)
 800205c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002060:	f7fe faca 	bl	80005f8 <__aeabi_dmul>
 8002064:	4602      	mov	r2, r0
 8002066:	460b      	mov	r3, r1
 8002068:	4610      	mov	r0, r2
 800206a:	4619      	mov	r1, r3
 800206c:	f04f 0200 	mov.w	r2, #0
 8002070:	4b54      	ldr	r3, [pc, #336]	; (80021c4 <updateADCs+0x384>)
 8002072:	f7fe fbeb 	bl	800084c <__aeabi_ddiv>
 8002076:	4602      	mov	r2, r0
 8002078:	460b      	mov	r3, r1
 800207a:	f04f 0000 	mov.w	r0, #0
 800207e:	495a      	ldr	r1, [pc, #360]	; (80021e8 <updateADCs+0x3a8>)
 8002080:	f7fe f902 	bl	8000288 <__aeabi_dsub>
 8002084:	4602      	mov	r2, r0
 8002086:	460b      	mov	r3, r1
 8002088:	4610      	mov	r0, r2
 800208a:	4619      	mov	r1, r3
 800208c:	f04f 0200 	mov.w	r2, #0
 8002090:	4b56      	ldr	r3, [pc, #344]	; (80021ec <updateADCs+0x3ac>)
 8002092:	f7fe fab1 	bl	80005f8 <__aeabi_dmul>
 8002096:	4602      	mov	r2, r0
 8002098:	460b      	mov	r3, r1
 800209a:	4610      	mov	r0, r2
 800209c:	4619      	mov	r1, r3
 800209e:	f04f 0200 	mov.w	r2, #0
 80020a2:	4b53      	ldr	r3, [pc, #332]	; (80021f0 <updateADCs+0x3b0>)
 80020a4:	f7fe f8f2 	bl	800028c <__adddf3>
 80020a8:	4602      	mov	r2, r0
 80020aa:	460b      	mov	r3, r1
 80020ac:	4610      	mov	r0, r2
 80020ae:	4619      	mov	r1, r3
 80020b0:	f7fe fd7a 	bl	8000ba8 <__aeabi_d2f>
 80020b4:	4603      	mov	r3, r0
 80020b6:	4a45      	ldr	r2, [pc, #276]	; (80021cc <updateADCs+0x38c>)
 80020b8:	61d3      	str	r3, [r2, #28]
  sensor.temp_coil_1 = (-((float)HAL_ADCEx_InjectedGetValue(&hadc3, ADC_INJECTED_RANK_2) * 3.3 / 4096) + 1.5) * 70 + 25;
 80020ba:	2102      	movs	r1, #2
 80020bc:	4846      	ldr	r0, [pc, #280]	; (80021d8 <updateADCs+0x398>)
 80020be:	f002 fd07 	bl	8004ad0 <HAL_ADCEx_InjectedGetValue>
 80020c2:	ee07 0a90 	vmov	s15, r0
 80020c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020ca:	ee17 0a90 	vmov	r0, s15
 80020ce:	f7fe fa3b 	bl	8000548 <__aeabi_f2d>
 80020d2:	a339      	add	r3, pc, #228	; (adr r3, 80021b8 <updateADCs+0x378>)
 80020d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d8:	f7fe fa8e 	bl	80005f8 <__aeabi_dmul>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	4610      	mov	r0, r2
 80020e2:	4619      	mov	r1, r3
 80020e4:	f04f 0200 	mov.w	r2, #0
 80020e8:	4b36      	ldr	r3, [pc, #216]	; (80021c4 <updateADCs+0x384>)
 80020ea:	f7fe fbaf 	bl	800084c <__aeabi_ddiv>
 80020ee:	4602      	mov	r2, r0
 80020f0:	460b      	mov	r3, r1
 80020f2:	f04f 0000 	mov.w	r0, #0
 80020f6:	493c      	ldr	r1, [pc, #240]	; (80021e8 <updateADCs+0x3a8>)
 80020f8:	f7fe f8c6 	bl	8000288 <__aeabi_dsub>
 80020fc:	4602      	mov	r2, r0
 80020fe:	460b      	mov	r3, r1
 8002100:	4610      	mov	r0, r2
 8002102:	4619      	mov	r1, r3
 8002104:	f04f 0200 	mov.w	r2, #0
 8002108:	4b38      	ldr	r3, [pc, #224]	; (80021ec <updateADCs+0x3ac>)
 800210a:	f7fe fa75 	bl	80005f8 <__aeabi_dmul>
 800210e:	4602      	mov	r2, r0
 8002110:	460b      	mov	r3, r1
 8002112:	4610      	mov	r0, r2
 8002114:	4619      	mov	r1, r3
 8002116:	f04f 0200 	mov.w	r2, #0
 800211a:	4b35      	ldr	r3, [pc, #212]	; (80021f0 <updateADCs+0x3b0>)
 800211c:	f7fe f8b6 	bl	800028c <__adddf3>
 8002120:	4602      	mov	r2, r0
 8002122:	460b      	mov	r3, r1
 8002124:	4610      	mov	r0, r2
 8002126:	4619      	mov	r1, r3
 8002128:	f7fe fd3e 	bl	8000ba8 <__aeabi_d2f>
 800212c:	4603      	mov	r3, r0
 800212e:	4a27      	ldr	r2, [pc, #156]	; (80021cc <updateADCs+0x38c>)
 8002130:	6153      	str	r3, [r2, #20]
  sensor.temp_coil_2 = (-((float)HAL_ADCEx_InjectedGetValue(&hadc4, ADC_INJECTED_RANK_2) * 3.3 / 4096) + 1.5) * 70 + 25;
 8002132:	2102      	movs	r1, #2
 8002134:	482b      	ldr	r0, [pc, #172]	; (80021e4 <updateADCs+0x3a4>)
 8002136:	f002 fccb 	bl	8004ad0 <HAL_ADCEx_InjectedGetValue>
 800213a:	ee07 0a90 	vmov	s15, r0
 800213e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002142:	ee17 0a90 	vmov	r0, s15
 8002146:	f7fe f9ff 	bl	8000548 <__aeabi_f2d>
 800214a:	a31b      	add	r3, pc, #108	; (adr r3, 80021b8 <updateADCs+0x378>)
 800214c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002150:	f7fe fa52 	bl	80005f8 <__aeabi_dmul>
 8002154:	4602      	mov	r2, r0
 8002156:	460b      	mov	r3, r1
 8002158:	4610      	mov	r0, r2
 800215a:	4619      	mov	r1, r3
 800215c:	f04f 0200 	mov.w	r2, #0
 8002160:	4b18      	ldr	r3, [pc, #96]	; (80021c4 <updateADCs+0x384>)
 8002162:	f7fe fb73 	bl	800084c <__aeabi_ddiv>
 8002166:	4602      	mov	r2, r0
 8002168:	460b      	mov	r3, r1
 800216a:	f04f 0000 	mov.w	r0, #0
 800216e:	491e      	ldr	r1, [pc, #120]	; (80021e8 <updateADCs+0x3a8>)
 8002170:	f7fe f88a 	bl	8000288 <__aeabi_dsub>
 8002174:	4602      	mov	r2, r0
 8002176:	460b      	mov	r3, r1
 8002178:	4610      	mov	r0, r2
 800217a:	4619      	mov	r1, r3
 800217c:	f04f 0200 	mov.w	r2, #0
 8002180:	4b1a      	ldr	r3, [pc, #104]	; (80021ec <updateADCs+0x3ac>)
 8002182:	f7fe fa39 	bl	80005f8 <__aeabi_dmul>
 8002186:	4602      	mov	r2, r0
 8002188:	460b      	mov	r3, r1
 800218a:	4610      	mov	r0, r2
 800218c:	4619      	mov	r1, r3
 800218e:	f04f 0200 	mov.w	r2, #0
 8002192:	4b17      	ldr	r3, [pc, #92]	; (80021f0 <updateADCs+0x3b0>)
 8002194:	f7fe f87a 	bl	800028c <__adddf3>
 8002198:	4602      	mov	r2, r0
 800219a:	460b      	mov	r3, r1
 800219c:	4610      	mov	r0, r2
 800219e:	4619      	mov	r1, r3
 80021a0:	f7fe fd02 	bl	8000ba8 <__aeabi_d2f>
 80021a4:	4603      	mov	r3, r0
 80021a6:	4a09      	ldr	r2, [pc, #36]	; (80021cc <updateADCs+0x38c>)
 80021a8:	6193      	str	r3, [r2, #24]

  // real : normal -> 1.4V
  // 80~100deg -> 0.7V
  // 0.7V / 50 deg ->

  if (sensor.batt_v < peak.batt_v_min) {
 80021aa:	4b08      	ldr	r3, [pc, #32]	; (80021cc <updateADCs+0x38c>)
 80021ac:	ed93 7a01 	vldr	s14, [r3, #4]
 80021b0:	e020      	b.n	80021f4 <updateADCs+0x3b4>
 80021b2:	bf00      	nop
 80021b4:	f3af 8000 	nop.w
 80021b8:	66666666 	.word	0x66666666
 80021bc:	400a6666 	.word	0x400a6666
 80021c0:	200001f4 	.word	0x200001f4
 80021c4:	40b00000 	.word	0x40b00000
 80021c8:	40260000 	.word	0x40260000
 80021cc:	2000047c 	.word	0x2000047c
 80021d0:	40350000 	.word	0x40350000
 80021d4:	40240000 	.word	0x40240000
 80021d8:	20000244 	.word	0x20000244
 80021dc:	43550000 	.word	0x43550000
 80021e0:	40340000 	.word	0x40340000
 80021e4:	20000294 	.word	0x20000294
 80021e8:	3ff80000 	.word	0x3ff80000
 80021ec:	40518000 	.word	0x40518000
 80021f0:	40390000 	.word	0x40390000
 80021f4:	4b25      	ldr	r3, [pc, #148]	; (800228c <updateADCs+0x44c>)
 80021f6:	edd3 7a00 	vldr	s15, [r3]
 80021fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002202:	d503      	bpl.n	800220c <updateADCs+0x3cc>
    peak.batt_v_min = sensor.batt_v;
 8002204:	4b22      	ldr	r3, [pc, #136]	; (8002290 <updateADCs+0x450>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	4a20      	ldr	r2, [pc, #128]	; (800228c <updateADCs+0x44c>)
 800220a:	6013      	str	r3, [r2, #0]
  }
  if (sensor.batt_v > peak.batt_v_max) {
 800220c:	4b20      	ldr	r3, [pc, #128]	; (8002290 <updateADCs+0x450>)
 800220e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002212:	4b1e      	ldr	r3, [pc, #120]	; (800228c <updateADCs+0x44c>)
 8002214:	edd3 7a01 	vldr	s15, [r3, #4]
 8002218:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800221c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002220:	dd03      	ble.n	800222a <updateADCs+0x3ea>
    peak.batt_v_max = sensor.batt_v;
 8002222:	4b1b      	ldr	r3, [pc, #108]	; (8002290 <updateADCs+0x450>)
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	4a19      	ldr	r2, [pc, #100]	; (800228c <updateADCs+0x44c>)
 8002228:	6053      	str	r3, [r2, #4]
  }
  if (sensor.batt_cs > peak.batt_cs_max) {
 800222a:	4b19      	ldr	r3, [pc, #100]	; (8002290 <updateADCs+0x450>)
 800222c:	ed93 7a04 	vldr	s14, [r3, #16]
 8002230:	4b16      	ldr	r3, [pc, #88]	; (800228c <updateADCs+0x44c>)
 8002232:	edd3 7a04 	vldr	s15, [r3, #16]
 8002236:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800223a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800223e:	dd03      	ble.n	8002248 <updateADCs+0x408>
    peak.batt_cs_max = sensor.batt_cs;
 8002240:	4b13      	ldr	r3, [pc, #76]	; (8002290 <updateADCs+0x450>)
 8002242:	691b      	ldr	r3, [r3, #16]
 8002244:	4a11      	ldr	r2, [pc, #68]	; (800228c <updateADCs+0x44c>)
 8002246:	6113      	str	r3, [r2, #16]
  }
  if (sensor.gd_16p < peak.gd_16p_min) {
 8002248:	4b11      	ldr	r3, [pc, #68]	; (8002290 <updateADCs+0x450>)
 800224a:	ed93 7a02 	vldr	s14, [r3, #8]
 800224e:	4b0f      	ldr	r3, [pc, #60]	; (800228c <updateADCs+0x44c>)
 8002250:	edd3 7a02 	vldr	s15, [r3, #8]
 8002254:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002258:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800225c:	d503      	bpl.n	8002266 <updateADCs+0x426>
    peak.gd_16p_min = sensor.gd_16p;
 800225e:	4b0c      	ldr	r3, [pc, #48]	; (8002290 <updateADCs+0x450>)
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	4a0a      	ldr	r2, [pc, #40]	; (800228c <updateADCs+0x44c>)
 8002264:	6093      	str	r3, [r2, #8]
  }
  if (sensor.gd_16m > peak.gd_16m_min) {
 8002266:	4b0a      	ldr	r3, [pc, #40]	; (8002290 <updateADCs+0x450>)
 8002268:	ed93 7a03 	vldr	s14, [r3, #12]
 800226c:	4b07      	ldr	r3, [pc, #28]	; (800228c <updateADCs+0x44c>)
 800226e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002272:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800227a:	dc00      	bgt.n	800227e <updateADCs+0x43e>
    peak.gd_16m_min = sensor.gd_16m;
  }
}
 800227c:	e003      	b.n	8002286 <updateADCs+0x446>
    peak.gd_16m_min = sensor.gd_16m;
 800227e:	4b04      	ldr	r3, [pc, #16]	; (8002290 <updateADCs+0x450>)
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	4a02      	ldr	r2, [pc, #8]	; (800228c <updateADCs+0x44c>)
 8002284:	60d3      	str	r3, [r2, #12]
}
 8002286:	bf00      	nop
 8002288:	bdb0      	pop	{r4, r5, r7, pc}
 800228a:	bf00      	nop
 800228c:	2000049c 	.word	0x2000049c
 8002290:	2000047c 	.word	0x2000047c

08002294 <protecter>:

#define FET_TEST_TEMP (60)
#define COIL_OVER_HEAT_TEMP (70)

void protecter(void) {
 8002294:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002298:	b08a      	sub	sp, #40	; 0x28
 800229a:	af08      	add	r7, sp, #32
  static uint16_t pre_sys_error = NONE;
  if (sensor.batt_v < 20 && stat.power_enabled) {
 800229c:	4b3e      	ldr	r3, [pc, #248]	; (8002398 <protecter+0x104>)
 800229e:	edd3 7a01 	vldr	s15, [r3, #4]
 80022a2:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80022a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ae:	d516      	bpl.n	80022de <protecter+0x4a>
 80022b0:	4b3a      	ldr	r3, [pc, #232]	; (800239c <protecter+0x108>)
 80022b2:	7b1b      	ldrb	r3, [r3, #12]
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d011      	beq.n	80022de <protecter+0x4a>
    stat.error |= UNDER_VOLTAGE;
 80022ba:	4b38      	ldr	r3, [pc, #224]	; (800239c <protecter+0x108>)
 80022bc:	89db      	ldrh	r3, [r3, #14]
 80022be:	b29b      	uxth	r3, r3
 80022c0:	f043 0301 	orr.w	r3, r3, #1
 80022c4:	b29a      	uxth	r2, r3
 80022c6:	4b35      	ldr	r3, [pc, #212]	; (800239c <protecter+0x108>)
 80022c8:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 80022ca:	4b34      	ldr	r3, [pc, #208]	; (800239c <protecter+0x108>)
 80022cc:	89db      	ldrh	r3, [r3, #14]
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	4b33      	ldr	r3, [pc, #204]	; (80023a0 <protecter+0x10c>)
 80022d2:	881b      	ldrh	r3, [r3, #0]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d002      	beq.n	80022de <protecter+0x4a>
      p("\n\n[ERR] UNDER_VOLTAGE\n\n");
 80022d8:	4832      	ldr	r0, [pc, #200]	; (80023a4 <protecter+0x110>)
 80022da:	f001 ff9f 	bl	800421c <p>
    }
  }
  if (sensor.batt_v > 35) {
 80022de:	4b2e      	ldr	r3, [pc, #184]	; (8002398 <protecter+0x104>)
 80022e0:	edd3 7a01 	vldr	s15, [r3, #4]
 80022e4:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80023a8 <protecter+0x114>
 80022e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022f0:	dd11      	ble.n	8002316 <protecter+0x82>
    stat.error |= OVER_VOLTAGE;
 80022f2:	4b2a      	ldr	r3, [pc, #168]	; (800239c <protecter+0x108>)
 80022f4:	89db      	ldrh	r3, [r3, #14]
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	f043 0302 	orr.w	r3, r3, #2
 80022fc:	b29a      	uxth	r2, r3
 80022fe:	4b27      	ldr	r3, [pc, #156]	; (800239c <protecter+0x108>)
 8002300:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 8002302:	4b26      	ldr	r3, [pc, #152]	; (800239c <protecter+0x108>)
 8002304:	89db      	ldrh	r3, [r3, #14]
 8002306:	b29a      	uxth	r2, r3
 8002308:	4b25      	ldr	r3, [pc, #148]	; (80023a0 <protecter+0x10c>)
 800230a:	881b      	ldrh	r3, [r3, #0]
 800230c:	429a      	cmp	r2, r3
 800230e:	d002      	beq.n	8002316 <protecter+0x82>
      p("\n\n[ERR] OVER_VOLTAGE\n\n");
 8002310:	4826      	ldr	r0, [pc, #152]	; (80023ac <protecter+0x118>)
 8002312:	f001 ff83 	bl	800421c <p>
    }
  }
  if (sensor.batt_cs > 30) {
 8002316:	4b20      	ldr	r3, [pc, #128]	; (8002398 <protecter+0x104>)
 8002318:	edd3 7a04 	vldr	s15, [r3, #16]
 800231c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002320:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002328:	dd11      	ble.n	800234e <protecter+0xba>
    stat.error |= SHORT_CURCUIT;
 800232a:	4b1c      	ldr	r3, [pc, #112]	; (800239c <protecter+0x108>)
 800232c:	89db      	ldrh	r3, [r3, #14]
 800232e:	b29b      	uxth	r3, r3
 8002330:	f043 0308 	orr.w	r3, r3, #8
 8002334:	b29a      	uxth	r2, r3
 8002336:	4b19      	ldr	r3, [pc, #100]	; (800239c <protecter+0x108>)
 8002338:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 800233a:	4b18      	ldr	r3, [pc, #96]	; (800239c <protecter+0x108>)
 800233c:	89db      	ldrh	r3, [r3, #14]
 800233e:	b29a      	uxth	r2, r3
 8002340:	4b17      	ldr	r3, [pc, #92]	; (80023a0 <protecter+0x10c>)
 8002342:	881b      	ldrh	r3, [r3, #0]
 8002344:	429a      	cmp	r2, r3
 8002346:	d002      	beq.n	800234e <protecter+0xba>
      p("\n\n[ERR] SHORT_CURCUIT\n\n");
 8002348:	4819      	ldr	r0, [pc, #100]	; (80023b0 <protecter+0x11c>)
 800234a:	f001 ff67 	bl	800421c <p>
    }
  }
  if (stat.boost_cnt > 10) {
 800234e:	4b13      	ldr	r3, [pc, #76]	; (800239c <protecter+0x108>)
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	2b0a      	cmp	r3, #10
 8002354:	dd30      	ble.n	80023b8 <protecter+0x124>
    if (sensor.batt_cs > 25) {
 8002356:	4b10      	ldr	r3, [pc, #64]	; (8002398 <protecter+0x104>)
 8002358:	edd3 7a04 	vldr	s15, [r3, #16]
 800235c:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002360:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002368:	dd45      	ble.n	80023f6 <protecter+0x162>
      stat.error |= OVER_CURRENT;
 800236a:	4b0c      	ldr	r3, [pc, #48]	; (800239c <protecter+0x108>)
 800236c:	89db      	ldrh	r3, [r3, #14]
 800236e:	b29b      	uxth	r3, r3
 8002370:	f043 0304 	orr.w	r3, r3, #4
 8002374:	b29a      	uxth	r2, r3
 8002376:	4b09      	ldr	r3, [pc, #36]	; (800239c <protecter+0x108>)
 8002378:	81da      	strh	r2, [r3, #14]
      if (pre_sys_error != stat.error) {
 800237a:	4b08      	ldr	r3, [pc, #32]	; (800239c <protecter+0x108>)
 800237c:	89db      	ldrh	r3, [r3, #14]
 800237e:	b29a      	uxth	r2, r3
 8002380:	4b07      	ldr	r3, [pc, #28]	; (80023a0 <protecter+0x10c>)
 8002382:	881b      	ldrh	r3, [r3, #0]
 8002384:	429a      	cmp	r2, r3
 8002386:	d036      	beq.n	80023f6 <protecter+0x162>
        p("\n\n[ERR] OVER_CURRENT cnt %d\n\n",stat.boost_cnt);
 8002388:	4b04      	ldr	r3, [pc, #16]	; (800239c <protecter+0x108>)
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	4619      	mov	r1, r3
 800238e:	4809      	ldr	r0, [pc, #36]	; (80023b4 <protecter+0x120>)
 8002390:	f001 ff44 	bl	800421c <p>
 8002394:	e02f      	b.n	80023f6 <protecter+0x162>
 8002396:	bf00      	nop
 8002398:	2000047c 	.word	0x2000047c
 800239c:	20000464 	.word	0x20000464
 80023a0:	200004b0 	.word	0x200004b0
 80023a4:	0800de18 	.word	0x0800de18
 80023a8:	420c0000 	.word	0x420c0000
 80023ac:	0800de30 	.word	0x0800de30
 80023b0:	0800de48 	.word	0x0800de48
 80023b4:	0800de60 	.word	0x0800de60
      }
    }
  } else {
    if (sensor.batt_cs > 12) {
 80023b8:	4b8c      	ldr	r3, [pc, #560]	; (80025ec <protecter+0x358>)
 80023ba:	edd3 7a04 	vldr	s15, [r3, #16]
 80023be:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 80023c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ca:	dd14      	ble.n	80023f6 <protecter+0x162>
      stat.error |= OVER_CURRENT;
 80023cc:	4b88      	ldr	r3, [pc, #544]	; (80025f0 <protecter+0x35c>)
 80023ce:	89db      	ldrh	r3, [r3, #14]
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	f043 0304 	orr.w	r3, r3, #4
 80023d6:	b29a      	uxth	r2, r3
 80023d8:	4b85      	ldr	r3, [pc, #532]	; (80025f0 <protecter+0x35c>)
 80023da:	81da      	strh	r2, [r3, #14]
      if (pre_sys_error != stat.error) {
 80023dc:	4b84      	ldr	r3, [pc, #528]	; (80025f0 <protecter+0x35c>)
 80023de:	89db      	ldrh	r3, [r3, #14]
 80023e0:	b29a      	uxth	r2, r3
 80023e2:	4b84      	ldr	r3, [pc, #528]	; (80025f4 <protecter+0x360>)
 80023e4:	881b      	ldrh	r3, [r3, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	d005      	beq.n	80023f6 <protecter+0x162>
        p("\n\n[ERR] OVER_CURRENT %d\n\n",stat.boost_cnt);
 80023ea:	4b81      	ldr	r3, [pc, #516]	; (80025f0 <protecter+0x35c>)
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	4619      	mov	r1, r3
 80023f0:	4881      	ldr	r0, [pc, #516]	; (80025f8 <protecter+0x364>)
 80023f2:	f001 ff13 	bl	800421c <p>
      }
    }
  }
  if (sensor.gd_16p < 10 || sensor.gd_16m > -5) {
 80023f6:	4b7d      	ldr	r3, [pc, #500]	; (80025ec <protecter+0x358>)
 80023f8:	edd3 7a02 	vldr	s15, [r3, #8]
 80023fc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002400:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002408:	d409      	bmi.n	800241e <protecter+0x18a>
 800240a:	4b78      	ldr	r3, [pc, #480]	; (80025ec <protecter+0x358>)
 800240c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002410:	eeb9 7a04 	vmov.f32	s14, #148	; 0xc0a00000 -5.0
 8002414:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800241c:	dd11      	ble.n	8002442 <protecter+0x1ae>
    stat.error |= GD_POWER_FAIL;
 800241e:	4b74      	ldr	r3, [pc, #464]	; (80025f0 <protecter+0x35c>)
 8002420:	89db      	ldrh	r3, [r3, #14]
 8002422:	b29b      	uxth	r3, r3
 8002424:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002428:	b29a      	uxth	r2, r3
 800242a:	4b71      	ldr	r3, [pc, #452]	; (80025f0 <protecter+0x35c>)
 800242c:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 800242e:	4b70      	ldr	r3, [pc, #448]	; (80025f0 <protecter+0x35c>)
 8002430:	89db      	ldrh	r3, [r3, #14]
 8002432:	b29a      	uxth	r2, r3
 8002434:	4b6f      	ldr	r3, [pc, #444]	; (80025f4 <protecter+0x360>)
 8002436:	881b      	ldrh	r3, [r3, #0]
 8002438:	429a      	cmp	r2, r3
 800243a:	d002      	beq.n	8002442 <protecter+0x1ae>
      p("\n\n[ERR] GD_POWER_FAIL\n\n");
 800243c:	486f      	ldr	r0, [pc, #444]	; (80025fc <protecter+0x368>)
 800243e:	f001 feed 	bl	800421c <p>
    }
  }

  if (sensor.boost_v > 460) {
 8002442:	4b6a      	ldr	r3, [pc, #424]	; (80025ec <protecter+0x358>)
 8002444:	edd3 7a00 	vldr	s15, [r3]
 8002448:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8002600 <protecter+0x36c>
 800244c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002454:	dd11      	ble.n	800247a <protecter+0x1e6>
    stat.error |= NO_CAP;
 8002456:	4b66      	ldr	r3, [pc, #408]	; (80025f0 <protecter+0x35c>)
 8002458:	89db      	ldrh	r3, [r3, #14]
 800245a:	b29b      	uxth	r3, r3
 800245c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002460:	b29a      	uxth	r2, r3
 8002462:	4b63      	ldr	r3, [pc, #396]	; (80025f0 <protecter+0x35c>)
 8002464:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 8002466:	4b62      	ldr	r3, [pc, #392]	; (80025f0 <protecter+0x35c>)
 8002468:	89db      	ldrh	r3, [r3, #14]
 800246a:	b29a      	uxth	r2, r3
 800246c:	4b61      	ldr	r3, [pc, #388]	; (80025f4 <protecter+0x360>)
 800246e:	881b      	ldrh	r3, [r3, #0]
 8002470:	429a      	cmp	r2, r3
 8002472:	d002      	beq.n	800247a <protecter+0x1e6>
      p("\n\n[ERR] NO_CAP\n\n");
 8002474:	4863      	ldr	r0, [pc, #396]	; (8002604 <protecter+0x370>)
 8002476:	f001 fed1 	bl	800421c <p>
    }
  }

  if (sensor.temp_coil_1 > COIL_OVER_HEAT_TEMP || sensor.temp_coil_2 > COIL_OVER_HEAT_TEMP) {
 800247a:	4b5c      	ldr	r3, [pc, #368]	; (80025ec <protecter+0x358>)
 800247c:	edd3 7a05 	vldr	s15, [r3, #20]
 8002480:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8002608 <protecter+0x374>
 8002484:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800248c:	dc09      	bgt.n	80024a2 <protecter+0x20e>
 800248e:	4b57      	ldr	r3, [pc, #348]	; (80025ec <protecter+0x358>)
 8002490:	edd3 7a06 	vldr	s15, [r3, #24]
 8002494:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8002608 <protecter+0x374>
 8002498:	eef4 7ac7 	vcmpe.f32	s15, s14
 800249c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a0:	dd11      	ble.n	80024c6 <protecter+0x232>
    stat.error |= COIL_OVER_HEAT;
 80024a2:	4b53      	ldr	r3, [pc, #332]	; (80025f0 <protecter+0x35c>)
 80024a4:	89db      	ldrh	r3, [r3, #14]
 80024a6:	b29b      	uxth	r3, r3
 80024a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024ac:	b29a      	uxth	r2, r3
 80024ae:	4b50      	ldr	r3, [pc, #320]	; (80025f0 <protecter+0x35c>)
 80024b0:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 80024b2:	4b4f      	ldr	r3, [pc, #316]	; (80025f0 <protecter+0x35c>)
 80024b4:	89db      	ldrh	r3, [r3, #14]
 80024b6:	b29a      	uxth	r2, r3
 80024b8:	4b4e      	ldr	r3, [pc, #312]	; (80025f4 <protecter+0x360>)
 80024ba:	881b      	ldrh	r3, [r3, #0]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d002      	beq.n	80024c6 <protecter+0x232>
      p("\n\n[ERR] COIL_OVER_HEAT\n\n");
 80024c0:	4852      	ldr	r0, [pc, #328]	; (800260c <protecter+0x378>)
 80024c2:	f001 feab 	bl	800421c <p>
    }
  }

  if (sensor.temp_fet > 80) {
 80024c6:	4b49      	ldr	r3, [pc, #292]	; (80025ec <protecter+0x358>)
 80024c8:	edd3 7a07 	vldr	s15, [r3, #28]
 80024cc:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8002610 <protecter+0x37c>
 80024d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024d8:	dd11      	ble.n	80024fe <protecter+0x26a>
    stat.error |= FET_OVER_HEAT;
 80024da:	4b45      	ldr	r3, [pc, #276]	; (80025f0 <protecter+0x35c>)
 80024dc:	89db      	ldrh	r3, [r3, #14]
 80024de:	b29b      	uxth	r3, r3
 80024e0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80024e4:	b29a      	uxth	r2, r3
 80024e6:	4b42      	ldr	r3, [pc, #264]	; (80025f0 <protecter+0x35c>)
 80024e8:	81da      	strh	r2, [r3, #14]
    if (pre_sys_error != stat.error) {
 80024ea:	4b41      	ldr	r3, [pc, #260]	; (80025f0 <protecter+0x35c>)
 80024ec:	89db      	ldrh	r3, [r3, #14]
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	4b40      	ldr	r3, [pc, #256]	; (80025f4 <protecter+0x360>)
 80024f2:	881b      	ldrh	r3, [r3, #0]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d002      	beq.n	80024fe <protecter+0x26a>
      p("\n\n[ERR] FET_OVER_HEAT\n\n");
 80024f8:	4846      	ldr	r0, [pc, #280]	; (8002614 <protecter+0x380>)
 80024fa:	f001 fe8f 	bl	800421c <p>
    }
  }


  if (stat.error && stat.error != pre_sys_error) {
 80024fe:	4b3c      	ldr	r3, [pc, #240]	; (80025f0 <protecter+0x35c>)
 8002500:	89db      	ldrh	r3, [r3, #14]
 8002502:	b29b      	uxth	r3, r3
 8002504:	2b00      	cmp	r3, #0
 8002506:	d066      	beq.n	80025d6 <protecter+0x342>
 8002508:	4b39      	ldr	r3, [pc, #228]	; (80025f0 <protecter+0x35c>)
 800250a:	89db      	ldrh	r3, [r3, #14]
 800250c:	b29a      	uxth	r2, r3
 800250e:	4b39      	ldr	r3, [pc, #228]	; (80025f4 <protecter+0x360>)
 8002510:	881b      	ldrh	r3, [r3, #0]
 8002512:	429a      	cmp	r2, r3
 8002514:	d05f      	beq.n	80025d6 <protecter+0x342>
    powerOutputDisable(); // output disable
 8002516:	f7ff fad9 	bl	8001acc <powerOutputDisable>
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800251a:	4b3f      	ldr	r3, [pc, #252]	; (8002618 <protecter+0x384>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2200      	movs	r2, #0
 8002520:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8002522:	4b3d      	ldr	r3, [pc, #244]	; (8002618 <protecter+0x384>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	2200      	movs	r2, #0
 8002528:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 800252a:	4b3c      	ldr	r3, [pc, #240]	; (800261c <protecter+0x388>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2200      	movs	r2, #0
 8002530:	641a      	str	r2, [r3, #64]	; 0x40
    sendCanError(stat.error, 0);
 8002532:	4b2f      	ldr	r3, [pc, #188]	; (80025f0 <protecter+0x35c>)
 8002534:	89db      	ldrh	r3, [r3, #14]
 8002536:	b29b      	uxth	r3, r3
 8002538:	2100      	movs	r1, #0
 800253a:	4618      	mov	r0, r3
 800253c:	f7ff f9b0 	bl	80018a0 <sendCanError>

    p("[ERR] power line error!!! / battv %6.2f battcs %6.3f / GDp %+5.2f GDm %+5.2f boost %6.2f\n", sensor.batt_v, sensor.batt_cs, sensor.gd_16p,
 8002540:	4b2a      	ldr	r3, [pc, #168]	; (80025ec <protecter+0x358>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	4618      	mov	r0, r3
 8002546:	f7fd ffff 	bl	8000548 <__aeabi_f2d>
 800254a:	e9c7 0100 	strd	r0, r1, [r7]
 800254e:	4b27      	ldr	r3, [pc, #156]	; (80025ec <protecter+0x358>)
 8002550:	691b      	ldr	r3, [r3, #16]
 8002552:	4618      	mov	r0, r3
 8002554:	f7fd fff8 	bl	8000548 <__aeabi_f2d>
 8002558:	4604      	mov	r4, r0
 800255a:	460d      	mov	r5, r1
 800255c:	4b23      	ldr	r3, [pc, #140]	; (80025ec <protecter+0x358>)
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	4618      	mov	r0, r3
 8002562:	f7fd fff1 	bl	8000548 <__aeabi_f2d>
 8002566:	4680      	mov	r8, r0
 8002568:	4689      	mov	r9, r1
      sensor.gd_16m, sensor.boost_v);
 800256a:	4b20      	ldr	r3, [pc, #128]	; (80025ec <protecter+0x358>)
 800256c:	68db      	ldr	r3, [r3, #12]
    p("[ERR] power line error!!! / battv %6.2f battcs %6.3f / GDp %+5.2f GDm %+5.2f boost %6.2f\n", sensor.batt_v, sensor.batt_cs, sensor.gd_16p,
 800256e:	4618      	mov	r0, r3
 8002570:	f7fd ffea 	bl	8000548 <__aeabi_f2d>
 8002574:	4682      	mov	sl, r0
 8002576:	468b      	mov	fp, r1
      sensor.gd_16m, sensor.boost_v);
 8002578:	4b1c      	ldr	r3, [pc, #112]	; (80025ec <protecter+0x358>)
 800257a:	681b      	ldr	r3, [r3, #0]
    p("[ERR] power line error!!! / battv %6.2f battcs %6.3f / GDp %+5.2f GDm %+5.2f boost %6.2f\n", sensor.batt_v, sensor.batt_cs, sensor.gd_16p,
 800257c:	4618      	mov	r0, r3
 800257e:	f7fd ffe3 	bl	8000548 <__aeabi_f2d>
 8002582:	4602      	mov	r2, r0
 8002584:	460b      	mov	r3, r1
 8002586:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800258a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 800258e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002592:	e9cd 4500 	strd	r4, r5, [sp]
 8002596:	e9d7 2300 	ldrd	r2, r3, [r7]
 800259a:	4821      	ldr	r0, [pc, #132]	; (8002620 <protecter+0x38c>)
 800259c:	f001 fe3e 	bl	800421c <p>
    if (stat.error == UNDER_VOLTAGE) {
 80025a0:	4b13      	ldr	r3, [pc, #76]	; (80025f0 <protecter+0x35c>)
 80025a2:	89db      	ldrh	r3, [r3, #14]
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	d10f      	bne.n	80025ca <protecter+0x336>
      // discharge!!
      p("DISCHARGE!!!\n");
 80025aa:	481e      	ldr	r0, [pc, #120]	; (8002624 <protecter+0x390>)
 80025ac:	f001 fe36 	bl	800421c <p>
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, TIM_KICK_PERI/20);
 80025b0:	4b19      	ldr	r3, [pc, #100]	; (8002618 <protecter+0x384>)
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	2264      	movs	r2, #100	; 0x64
 80025b6:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, TIM_KICK_PERI/20);
 80025b8:	4b17      	ldr	r3, [pc, #92]	; (8002618 <protecter+0x384>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2264      	movs	r2, #100	; 0x64
 80025be:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_Delay(1000);
 80025c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025c4:	f001 ff6a 	bl	800449c <HAL_Delay>
 80025c8:	e005      	b.n	80025d6 <protecter+0x342>
    } else {
      stat.kick_cnt = 0;
 80025ca:	4b09      	ldr	r3, [pc, #36]	; (80025f0 <protecter+0x35c>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	605a      	str	r2, [r3, #4]
      stat.boost_cnt = 0;
 80025d0:	4b07      	ldr	r3, [pc, #28]	; (80025f0 <protecter+0x35c>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	609a      	str	r2, [r3, #8]
    }
  }
  pre_sys_error = stat.error;
 80025d6:	4b06      	ldr	r3, [pc, #24]	; (80025f0 <protecter+0x35c>)
 80025d8:	89db      	ldrh	r3, [r3, #14]
 80025da:	b29a      	uxth	r2, r3
 80025dc:	4b05      	ldr	r3, [pc, #20]	; (80025f4 <protecter+0x360>)
 80025de:	801a      	strh	r2, [r3, #0]
}
 80025e0:	bf00      	nop
 80025e2:	3708      	adds	r7, #8
 80025e4:	46bd      	mov	sp, r7
 80025e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025ea:	bf00      	nop
 80025ec:	2000047c 	.word	0x2000047c
 80025f0:	20000464 	.word	0x20000464
 80025f4:	200004b0 	.word	0x200004b0
 80025f8:	0800de80 	.word	0x0800de80
 80025fc:	0800de9c 	.word	0x0800de9c
 8002600:	43e60000 	.word	0x43e60000
 8002604:	0800deb4 	.word	0x0800deb4
 8002608:	428c0000 	.word	0x428c0000
 800260c:	0800dec8 	.word	0x0800dec8
 8002610:	42a00000 	.word	0x42a00000
 8002614:	0800dee4 	.word	0x0800dee4
 8002618:	200005bc 	.word	0x200005bc
 800261c:	20000570 	.word	0x20000570
 8002620:	0800defc 	.word	0x0800defc
 8002624:	0800df58 	.word	0x0800df58

08002628 <boostControl>:

void boostControl(void) {
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af02      	add	r7, sp, #8
  static int temp_pwm_autoreload = 1000, pre_pwm_autoreload = 0;

  if (sensor.boost_v < power_cmd.target_voltage && stat.boost_cnt > 0) {
 800262e:	4b5a      	ldr	r3, [pc, #360]	; (8002798 <boostControl+0x170>)
 8002630:	ed93 7a00 	vldr	s14, [r3]
 8002634:	4b59      	ldr	r3, [pc, #356]	; (800279c <boostControl+0x174>)
 8002636:	edd3 7a01 	vldr	s15, [r3, #4]
 800263a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800263e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002642:	f140 8083 	bpl.w	800274c <boostControl+0x124>
 8002646:	4b56      	ldr	r3, [pc, #344]	; (80027a0 <boostControl+0x178>)
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	2b00      	cmp	r3, #0
 800264c:	dd7e      	ble.n	800274c <boostControl+0x124>
    stat.boost_cnt--;
 800264e:	4b54      	ldr	r3, [pc, #336]	; (80027a0 <boostControl+0x178>)
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	3b01      	subs	r3, #1
 8002654:	4a52      	ldr	r2, [pc, #328]	; (80027a0 <boostControl+0x178>)
 8002656:	6093      	str	r3, [r2, #8]
    if (sensor.boost_v < 50) {
 8002658:	4b4f      	ldr	r3, [pc, #316]	; (8002798 <boostControl+0x170>)
 800265a:	edd3 7a00 	vldr	s15, [r3]
 800265e:	ed9f 7a51 	vldr	s14, [pc, #324]	; 80027a4 <boostControl+0x17c>
 8002662:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800266a:	d504      	bpl.n	8002676 <boostControl+0x4e>
      temp_pwm_autoreload = PWM_CNT * 10;
 800266c:	4b4e      	ldr	r3, [pc, #312]	; (80027a8 <boostControl+0x180>)
 800266e:	f641 524c 	movw	r2, #7500	; 0x1d4c
 8002672:	601a      	str	r2, [r3, #0]
 8002674:	e03f      	b.n	80026f6 <boostControl+0xce>
    } else if (sensor.boost_v < 100) {
 8002676:	4b48      	ldr	r3, [pc, #288]	; (8002798 <boostControl+0x170>)
 8002678:	edd3 7a00 	vldr	s15, [r3]
 800267c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80027ac <boostControl+0x184>
 8002680:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002688:	d504      	bpl.n	8002694 <boostControl+0x6c>
      temp_pwm_autoreload = PWM_CNT * 3;
 800268a:	4b47      	ldr	r3, [pc, #284]	; (80027a8 <boostControl+0x180>)
 800268c:	f640 02ca 	movw	r2, #2250	; 0x8ca
 8002690:	601a      	str	r2, [r3, #0]
 8002692:	e030      	b.n	80026f6 <boostControl+0xce>
    } else if (sensor.boost_v < 200) {
 8002694:	4b40      	ldr	r3, [pc, #256]	; (8002798 <boostControl+0x170>)
 8002696:	edd3 7a00 	vldr	s15, [r3]
 800269a:	ed9f 7a45 	vldr	s14, [pc, #276]	; 80027b0 <boostControl+0x188>
 800269e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026a6:	d504      	bpl.n	80026b2 <boostControl+0x8a>
      temp_pwm_autoreload = PWM_CNT * 1.5;
 80026a8:	4b3f      	ldr	r3, [pc, #252]	; (80027a8 <boostControl+0x180>)
 80026aa:	f240 4265 	movw	r2, #1125	; 0x465
 80026ae:	601a      	str	r2, [r3, #0]
 80026b0:	e021      	b.n	80026f6 <boostControl+0xce>
    } else if (sensor.boost_v < 300) {
 80026b2:	4b39      	ldr	r3, [pc, #228]	; (8002798 <boostControl+0x170>)
 80026b4:	edd3 7a00 	vldr	s15, [r3]
 80026b8:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80027b4 <boostControl+0x18c>
 80026bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026c4:	d504      	bpl.n	80026d0 <boostControl+0xa8>
      temp_pwm_autoreload = PWM_CNT * 1.4;
 80026c6:	4b38      	ldr	r3, [pc, #224]	; (80027a8 <boostControl+0x180>)
 80026c8:	f240 421a 	movw	r2, #1050	; 0x41a
 80026cc:	601a      	str	r2, [r3, #0]
 80026ce:	e012      	b.n	80026f6 <boostControl+0xce>
    } else if (sensor.boost_v < 400) {
 80026d0:	4b31      	ldr	r3, [pc, #196]	; (8002798 <boostControl+0x170>)
 80026d2:	edd3 7a00 	vldr	s15, [r3]
 80026d6:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80027b8 <boostControl+0x190>
 80026da:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026e2:	d504      	bpl.n	80026ee <boostControl+0xc6>
      temp_pwm_autoreload = PWM_CNT * 1.3;
 80026e4:	4b30      	ldr	r3, [pc, #192]	; (80027a8 <boostControl+0x180>)
 80026e6:	f240 32cf 	movw	r2, #975	; 0x3cf
 80026ea:	601a      	str	r2, [r3, #0]
 80026ec:	e003      	b.n	80026f6 <boostControl+0xce>
    } else {
      temp_pwm_autoreload = PWM_CNT * 1.25;
 80026ee:	4b2e      	ldr	r3, [pc, #184]	; (80027a8 <boostControl+0x180>)
 80026f0:	f240 32a9 	movw	r2, #937	; 0x3a9
 80026f4:	601a      	str	r2, [r3, #0]
    }
    if (pre_pwm_autoreload != temp_pwm_autoreload) {
 80026f6:	4b31      	ldr	r3, [pc, #196]	; (80027bc <boostControl+0x194>)
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	4b2b      	ldr	r3, [pc, #172]	; (80027a8 <boostControl+0x180>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d00d      	beq.n	800271e <boostControl+0xf6>
      htim2.Instance->CNT = 0;
 8002702:	4b2f      	ldr	r3, [pc, #188]	; (80027c0 <boostControl+0x198>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2200      	movs	r2, #0
 8002708:	625a      	str	r2, [r3, #36]	; 0x24
      __HAL_TIM_SET_AUTORELOAD(&htim2, temp_pwm_autoreload);
 800270a:	4b27      	ldr	r3, [pc, #156]	; (80027a8 <boostControl+0x180>)
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	4b2c      	ldr	r3, [pc, #176]	; (80027c0 <boostControl+0x198>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	62da      	str	r2, [r3, #44]	; 0x2c
 8002714:	4b24      	ldr	r3, [pc, #144]	; (80027a8 <boostControl+0x180>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	461a      	mov	r2, r3
 800271a:	4b29      	ldr	r3, [pc, #164]	; (80027c0 <boostControl+0x198>)
 800271c:	60da      	str	r2, [r3, #12]
    }
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, PWM_CNT);
 800271e:	4b28      	ldr	r3, [pc, #160]	; (80027c0 <boostControl+0x198>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f240 22ee 	movw	r2, #750	; 0x2ee
 8002726:	641a      	str	r2, [r3, #64]	; 0x40
    pre_pwm_autoreload = temp_pwm_autoreload;
 8002728:	4b1f      	ldr	r3, [pc, #124]	; (80027a8 <boostControl+0x180>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a23      	ldr	r2, [pc, #140]	; (80027bc <boostControl+0x194>)
 800272e:	6013      	str	r3, [r2, #0]

    setChargingLedHigh();
 8002730:	f7ff fa4c 	bl	8001bcc <setChargingLedHigh>
    if (stat.boost_cnt == 0) {
 8002734:	4b1a      	ldr	r3, [pc, #104]	; (80027a0 <boostControl+0x178>)
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d129      	bne.n	8002790 <boostControl+0x168>
      p("[ERR] boost timeout!!\n");
 800273c:	4821      	ldr	r0, [pc, #132]	; (80027c4 <boostControl+0x19c>)
 800273e:	f001 fd6d 	bl	800421c <p>
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8002742:	4b1f      	ldr	r3, [pc, #124]	; (80027c0 <boostControl+0x198>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2200      	movs	r2, #0
 8002748:	641a      	str	r2, [r3, #64]	; 0x40
    if (stat.boost_cnt == 0) {
 800274a:	e021      	b.n	8002790 <boostControl+0x168>
    }
  } else {
    if (stat.boost_cnt != 0) {
 800274c:	4b14      	ldr	r3, [pc, #80]	; (80027a0 <boostControl+0x178>)
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d016      	beq.n	8002782 <boostControl+0x15a>
    	if(stat.boost_cnt < 900){
 8002754:	4b12      	ldr	r3, [pc, #72]	; (80027a0 <boostControl+0x178>)
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800275c:	da0e      	bge.n	800277c <boostControl+0x154>
    	      p("boost end!! / %4.2f V / %3d\n",sensor.boost_v,1000 - stat.boost_cnt);
 800275e:	4b0e      	ldr	r3, [pc, #56]	; (8002798 <boostControl+0x170>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4618      	mov	r0, r3
 8002764:	f7fd fef0 	bl	8000548 <__aeabi_f2d>
 8002768:	4602      	mov	r2, r0
 800276a:	460b      	mov	r3, r1
 800276c:	490c      	ldr	r1, [pc, #48]	; (80027a0 <boostControl+0x178>)
 800276e:	6889      	ldr	r1, [r1, #8]
 8002770:	f5c1 717a 	rsb	r1, r1, #1000	; 0x3e8
 8002774:	9100      	str	r1, [sp, #0]
 8002776:	4814      	ldr	r0, [pc, #80]	; (80027c8 <boostControl+0x1a0>)
 8002778:	f001 fd50 	bl	800421c <p>
    	}
      stat.boost_cnt = 0;
 800277c:	4b08      	ldr	r3, [pc, #32]	; (80027a0 <boostControl+0x178>)
 800277e:	2200      	movs	r2, #0
 8002780:	609a      	str	r2, [r3, #8]
    }
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8002782:	4b0f      	ldr	r3, [pc, #60]	; (80027c0 <boostControl+0x198>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	2200      	movs	r2, #0
 8002788:	641a      	str	r2, [r3, #64]	; 0x40
    setChargingLedLow();
 800278a:	f7ff fa2b 	bl	8001be4 <setChargingLedLow>
  }
}
 800278e:	bf00      	nop
 8002790:	bf00      	nop
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	2000047c 	.word	0x2000047c
 800279c:	20000440 	.word	0x20000440
 80027a0:	20000464 	.word	0x20000464
 80027a4:	42480000 	.word	0x42480000
 80027a8:	20000000 	.word	0x20000000
 80027ac:	42c80000 	.word	0x42c80000
 80027b0:	43480000 	.word	0x43480000
 80027b4:	43960000 	.word	0x43960000
 80027b8:	43c80000 	.word	0x43c80000
 80027bc:	200004b4 	.word	0x200004b4
 80027c0:	20000570 	.word	0x20000570
 80027c4:	0800df68 	.word	0x0800df68
 80027c8:	0800df80 	.word	0x0800df80

080027cc <kickControl>:

void kickControl(void) {
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  if (stat.kick_cnt > 0) {
 80027d0:	4b1f      	ldr	r3, [pc, #124]	; (8002850 <kickControl+0x84>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d030      	beq.n	800283a <kickControl+0x6e>
    // kick!!!
    if (power_cmd.kick_chip_selected) {
 80027d8:	4b1e      	ldr	r3, [pc, #120]	; (8002854 <kickControl+0x88>)
 80027da:	785b      	ldrb	r3, [r3, #1]
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d009      	beq.n	80027f6 <kickControl+0x2a>
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, power_cmd.kick_power); // chip
 80027e2:	4b1c      	ldr	r3, [pc, #112]	; (8002854 <kickControl+0x88>)
 80027e4:	689a      	ldr	r2, [r3, #8]
 80027e6:	4b1c      	ldr	r3, [pc, #112]	; (8002858 <kickControl+0x8c>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80027ec:	4b1a      	ldr	r3, [pc, #104]	; (8002858 <kickControl+0x8c>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2200      	movs	r2, #0
 80027f2:	635a      	str	r2, [r3, #52]	; 0x34
 80027f4:	e008      	b.n	8002808 <kickControl+0x3c>
    } else {
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, power_cmd.kick_power); // straight
 80027f6:	4b17      	ldr	r3, [pc, #92]	; (8002854 <kickControl+0x88>)
 80027f8:	689a      	ldr	r2, [r3, #8]
 80027fa:	4b17      	ldr	r3, [pc, #92]	; (8002858 <kickControl+0x8c>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8002800:	4b15      	ldr	r3, [pc, #84]	; (8002858 <kickControl+0x8c>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2200      	movs	r2, #0
 8002806:	639a      	str	r2, [r3, #56]	; 0x38
    }
    stat.kick_cnt--;
 8002808:	4b11      	ldr	r3, [pc, #68]	; (8002850 <kickControl+0x84>)
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	3b01      	subs	r3, #1
 800280e:	4a10      	ldr	r2, [pc, #64]	; (8002850 <kickControl+0x84>)
 8002810:	6053      	str	r3, [r2, #4]
    if (stat.kick_cnt == 0) {
 8002812:	4b0f      	ldr	r3, [pc, #60]	; (8002850 <kickControl+0x84>)
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d117      	bne.n	800284a <kickControl+0x7e>
      // p("kick end!!\n");
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800281a:	4b0f      	ldr	r3, [pc, #60]	; (8002858 <kickControl+0x8c>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2200      	movs	r2, #0
 8002820:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8002822:	4b0d      	ldr	r3, [pc, #52]	; (8002858 <kickControl+0x8c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2200      	movs	r2, #0
 8002828:	639a      	str	r2, [r3, #56]	; 0x38
      if (power_cmd.charge_enabled) {
 800282a:	4b0a      	ldr	r3, [pc, #40]	; (8002854 <kickControl+0x88>)
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	b2db      	uxtb	r3, r3
 8002830:	2b00      	cmp	r3, #0
 8002832:	d00a      	beq.n	800284a <kickControl+0x7e>
        // p("continue charge!!\n");
        startCharge();
 8002834:	f7ff fa58 	bl	8001ce8 <startCharge>
  } else {
    // idol
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
  }
}
 8002838:	e007      	b.n	800284a <kickControl+0x7e>
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800283a:	4b07      	ldr	r3, [pc, #28]	; (8002858 <kickControl+0x8c>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2200      	movs	r2, #0
 8002840:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8002842:	4b05      	ldr	r3, [pc, #20]	; (8002858 <kickControl+0x8c>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2200      	movs	r2, #0
 8002848:	639a      	str	r2, [r3, #56]	; 0x38
}
 800284a:	bf00      	nop
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	20000464 	.word	0x20000464
 8002854:	20000440 	.word	0x20000440
 8002858:	200005bc 	.word	0x200005bc

0800285c <userInterface>:

void userInterface(void) {
 800285c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002860:	b08f      	sub	sp, #60	; 0x3c
 8002862:	af0a      	add	r7, sp, #40	; 0x28
  static bool pre_sw_pushed[2],user_control_chip_select = false;

  // User SW control
  if (isPushedUserSw1()) {
 8002864:	f7ff f9ca 	bl	8001bfc <isPushedUserSw1>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d02a      	beq.n	80028c4 <userInterface+0x68>
    if (!pre_sw_pushed[0]){
 800286e:	4ba4      	ldr	r3, [pc, #656]	; (8002b00 <userInterface+0x2a4>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	f083 0301 	eor.w	r3, r3, #1
 8002876:	b2db      	uxtb	r3, r3
 8002878:	2b00      	cmp	r3, #0
 800287a:	d026      	beq.n	80028ca <userInterface+0x6e>
      pre_sw_pushed[0] = true;
 800287c:	4ba0      	ldr	r3, [pc, #640]	; (8002b00 <userInterface+0x2a4>)
 800287e:	2201      	movs	r2, #1
 8002880:	701a      	strb	r2, [r3, #0]
      p("[USR] kick start!! : chip %d\n" ,user_control_chip_select);
 8002882:	4ba0      	ldr	r3, [pc, #640]	; (8002b04 <userInterface+0x2a8>)
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	4619      	mov	r1, r3
 8002888:	489f      	ldr	r0, [pc, #636]	; (8002b08 <userInterface+0x2ac>)
 800288a:	f001 fcc7 	bl	800421c <p>
      startKick(255);
 800288e:	20ff      	movs	r0, #255	; 0xff
 8002890:	f7ff fa00 	bl	8001c94 <startKick>
      power_cmd.sw_enable_cnt = 1000;
 8002894:	4b9d      	ldr	r3, [pc, #628]	; (8002b0c <userInterface+0x2b0>)
 8002896:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800289a:	60da      	str	r2, [r3, #12]
      power_cmd.kick_chip_selected = user_control_chip_select;
 800289c:	4b99      	ldr	r3, [pc, #612]	; (8002b04 <userInterface+0x2a8>)
 800289e:	781a      	ldrb	r2, [r3, #0]
 80028a0:	4b9a      	ldr	r3, [pc, #616]	; (8002b0c <userInterface+0x2b0>)
 80028a2:	705a      	strb	r2, [r3, #1]
      user_control_chip_select = !user_control_chip_select;
 80028a4:	4b97      	ldr	r3, [pc, #604]	; (8002b04 <userInterface+0x2a8>)
 80028a6:	781b      	ldrb	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	bf14      	ite	ne
 80028ac:	2301      	movne	r3, #1
 80028ae:	2300      	moveq	r3, #0
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	f083 0301 	eor.w	r3, r3, #1
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	b2da      	uxtb	r2, r3
 80028be:	4b91      	ldr	r3, [pc, #580]	; (8002b04 <userInterface+0x2a8>)
 80028c0:	701a      	strb	r2, [r3, #0]
 80028c2:	e002      	b.n	80028ca <userInterface+0x6e>
    }
  }else{
    pre_sw_pushed[0] = false;
 80028c4:	4b8e      	ldr	r3, [pc, #568]	; (8002b00 <userInterface+0x2a4>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	701a      	strb	r2, [r3, #0]
  }
  if (isPushedUserSw2()) {
 80028ca:	f7ff f9a9 	bl	8001c20 <isPushedUserSw2>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d013      	beq.n	80028fc <userInterface+0xa0>
    if (!pre_sw_pushed[1]) {
 80028d4:	4b8a      	ldr	r3, [pc, #552]	; (8002b00 <userInterface+0x2a4>)
 80028d6:	785b      	ldrb	r3, [r3, #1]
 80028d8:	f083 0301 	eor.w	r3, r3, #1
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d00f      	beq.n	8002902 <userInterface+0xa6>
      pre_sw_pushed[1] = true;
 80028e2:	4b87      	ldr	r3, [pc, #540]	; (8002b00 <userInterface+0x2a4>)
 80028e4:	2201      	movs	r2, #1
 80028e6:	705a      	strb	r2, [r3, #1]
      p("[USR] boost start!!\n");
 80028e8:	4889      	ldr	r0, [pc, #548]	; (8002b10 <userInterface+0x2b4>)
 80028ea:	f001 fc97 	bl	800421c <p>
      startCharge();
 80028ee:	f7ff f9fb 	bl	8001ce8 <startCharge>
      power_cmd.sw_enable_cnt = 1000;
 80028f2:	4b86      	ldr	r3, [pc, #536]	; (8002b0c <userInterface+0x2b0>)
 80028f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80028f8:	60da      	str	r2, [r3, #12]
 80028fa:	e002      	b.n	8002902 <userInterface+0xa6>
    }
  } else {
    pre_sw_pushed[1] = false;
 80028fc:	4b80      	ldr	r3, [pc, #512]	; (8002b00 <userInterface+0x2a4>)
 80028fe:	2200      	movs	r2, #0
 8002900:	705a      	strb	r2, [r3, #1]
  }

  stat.print_loop_cnt++;
 8002902:	4b84      	ldr	r3, [pc, #528]	; (8002b14 <userInterface+0x2b8>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	3301      	adds	r3, #1
 8002908:	4a82      	ldr	r2, [pc, #520]	; (8002b14 <userInterface+0x2b8>)
 800290a:	6013      	str	r3, [r2, #0]
  // debug print
  if (stat.print_loop_cnt >= 50) {
 800290c:	4b81      	ldr	r3, [pc, #516]	; (8002b14 <userInterface+0x2b8>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2b31      	cmp	r3, #49	; 0x31
 8002912:	f240 80e0 	bls.w	8002ad6 <userInterface+0x27a>
    stat.print_loop_cnt = 0;
 8002916:	4b7f      	ldr	r3, [pc, #508]	; (8002b14 <userInterface+0x2b8>)
 8002918:	2200      	movs	r2, #0
 800291a:	601a      	str	r2, [r3, #0]
    // printf("%8ld
    // %8ld\n",HAL_ADCEx_InjectedGetValue(&hadc4,ADC_INJECTED_RANK_1),HAL_ADCEx_InjectedGetValue(&hadc4,ADC_INJECTED_RANK_2));
    // HAL_ADCEx_InjectedStart(&hadc1);

    // p("pwm = %d : ",temp_pwm_autoreload);
    if (stat.error) {
 800291c:	4b7d      	ldr	r3, [pc, #500]	; (8002b14 <userInterface+0x2b8>)
 800291e:	89db      	ldrh	r3, [r3, #14]
 8002920:	b29b      	uxth	r3, r3
 8002922:	2b00      	cmp	r3, #0
 8002924:	d007      	beq.n	8002936 <userInterface+0xda>
      p("E:0x%04x ", stat.error);
 8002926:	4b7b      	ldr	r3, [pc, #492]	; (8002b14 <userInterface+0x2b8>)
 8002928:	89db      	ldrh	r3, [r3, #14]
 800292a:	b29b      	uxth	r3, r3
 800292c:	4619      	mov	r1, r3
 800292e:	487a      	ldr	r0, [pc, #488]	; (8002b18 <userInterface+0x2bc>)
 8002930:	f001 fc74 	bl	800421c <p>
 8002934:	e002      	b.n	800293c <userInterface+0xe0>
    } else {
      p("         ");
 8002936:	4879      	ldr	r0, [pc, #484]	; (8002b1c <userInterface+0x2c0>)
 8002938:	f001 fc70 	bl	800421c <p>
    }
    // p("Vm %3.1f VM %3.1f CM %3.1f DF %3.1f DC %3.1f
    // ",power_cmd.min_v,power_cmd.max_v,power_cmd.max_c,power_cmd.fet_temp,power_cmd.coil_temp);
    p("PW %3d BV %3.0f, CK %d, Ch %d / TargetV %3.0f,", power_cmd.sw_enable_cnt, power_cmd.target_voltage, power_cmd.kick_chip_selected, power_cmd.charge_enabled, power_cmd.target_voltage);
 800293c:	4b73      	ldr	r3, [pc, #460]	; (8002b0c <userInterface+0x2b0>)
 800293e:	68de      	ldr	r6, [r3, #12]
 8002940:	4b72      	ldr	r3, [pc, #456]	; (8002b0c <userInterface+0x2b0>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	4618      	mov	r0, r3
 8002946:	f7fd fdff 	bl	8000548 <__aeabi_f2d>
 800294a:	4604      	mov	r4, r0
 800294c:	460d      	mov	r5, r1
 800294e:	4b6f      	ldr	r3, [pc, #444]	; (8002b0c <userInterface+0x2b0>)
 8002950:	785b      	ldrb	r3, [r3, #1]
 8002952:	b2db      	uxtb	r3, r3
 8002954:	60bb      	str	r3, [r7, #8]
 8002956:	4b6d      	ldr	r3, [pc, #436]	; (8002b0c <userInterface+0x2b0>)
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	b2db      	uxtb	r3, r3
 800295c:	603b      	str	r3, [r7, #0]
 800295e:	4b6b      	ldr	r3, [pc, #428]	; (8002b0c <userInterface+0x2b0>)
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	4618      	mov	r0, r3
 8002964:	f7fd fdf0 	bl	8000548 <__aeabi_f2d>
 8002968:	4602      	mov	r2, r0
 800296a:	460b      	mov	r3, r1
 800296c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002970:	683a      	ldr	r2, [r7, #0]
 8002972:	9201      	str	r2, [sp, #4]
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	4622      	mov	r2, r4
 800297a:	462b      	mov	r3, r5
 800297c:	4631      	mov	r1, r6
 800297e:	4868      	ldr	r0, [pc, #416]	; (8002b20 <userInterface+0x2c4>)
 8002980:	f001 fc4c 	bl	800421c <p>
    /*p("BattVm %3.1f VM %3.1f GD+ %+4.1f GD- %+4.1f BattCS %+5.1f / ", peak.batt_v_max, peak.batt_v_min, peak.gd_16p_min, peak.gd_16m_min,
      peak.batt_cs_max);*/
    p("BattV %3.1f, BoostV %3.0f, BattCS %+5.1f fet %2.0f coil1 %2.0f coil2 %2.0f ", sensor.batt_v, sensor.boost_v, sensor.batt_cs, sensor.temp_fet,
 8002984:	4b67      	ldr	r3, [pc, #412]	; (8002b24 <userInterface+0x2c8>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	4618      	mov	r0, r3
 800298a:	f7fd fddd 	bl	8000548 <__aeabi_f2d>
 800298e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002992:	4b64      	ldr	r3, [pc, #400]	; (8002b24 <userInterface+0x2c8>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4618      	mov	r0, r3
 8002998:	f7fd fdd6 	bl	8000548 <__aeabi_f2d>
 800299c:	4604      	mov	r4, r0
 800299e:	460d      	mov	r5, r1
 80029a0:	4b60      	ldr	r3, [pc, #384]	; (8002b24 <userInterface+0x2c8>)
 80029a2:	691b      	ldr	r3, [r3, #16]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7fd fdcf 	bl	8000548 <__aeabi_f2d>
 80029aa:	4680      	mov	r8, r0
 80029ac:	4689      	mov	r9, r1
 80029ae:	4b5d      	ldr	r3, [pc, #372]	; (8002b24 <userInterface+0x2c8>)
 80029b0:	69db      	ldr	r3, [r3, #28]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7fd fdc8 	bl	8000548 <__aeabi_f2d>
 80029b8:	4682      	mov	sl, r0
 80029ba:	468b      	mov	fp, r1
      sensor.temp_coil_1, sensor.temp_coil_2);
 80029bc:	4b59      	ldr	r3, [pc, #356]	; (8002b24 <userInterface+0x2c8>)
 80029be:	695b      	ldr	r3, [r3, #20]
    p("BattV %3.1f, BoostV %3.0f, BattCS %+5.1f fet %2.0f coil1 %2.0f coil2 %2.0f ", sensor.batt_v, sensor.boost_v, sensor.batt_cs, sensor.temp_fet,
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7fd fdc1 	bl	8000548 <__aeabi_f2d>
 80029c6:	e9c7 0100 	strd	r0, r1, [r7]
      sensor.temp_coil_1, sensor.temp_coil_2);
 80029ca:	4b56      	ldr	r3, [pc, #344]	; (8002b24 <userInterface+0x2c8>)
 80029cc:	699b      	ldr	r3, [r3, #24]
    p("BattV %3.1f, BoostV %3.0f, BattCS %+5.1f fet %2.0f coil1 %2.0f coil2 %2.0f ", sensor.batt_v, sensor.boost_v, sensor.batt_cs, sensor.temp_fet,
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7fd fdba 	bl	8000548 <__aeabi_f2d>
 80029d4:	4602      	mov	r2, r0
 80029d6:	460b      	mov	r3, r1
 80029d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80029dc:	ed97 7b00 	vldr	d7, [r7]
 80029e0:	ed8d 7b06 	vstr	d7, [sp, #24]
 80029e4:	e9cd ab04 	strd	sl, fp, [sp, #16]
 80029e8:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80029ec:	e9cd 4500 	strd	r4, r5, [sp]
 80029f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80029f4:	484c      	ldr	r0, [pc, #304]	; (8002b28 <userInterface+0x2cc>)
 80029f6:	f001 fc11 	bl	800421c <p>
    p("XX %+8.2f YY %+8.2f %6d", get_XX_ADNS3080(), get_YY_ADNS3080(), get_ShutterSpeed_ADNS3080());
 80029fa:	f7fe fda5 	bl	8001548 <get_XX_ADNS3080>
 80029fe:	ee10 3a10 	vmov	r3, s0
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7fd fda0 	bl	8000548 <__aeabi_f2d>
 8002a08:	4680      	mov	r8, r0
 8002a0a:	4689      	mov	r9, r1
 8002a0c:	f7fe fdaa 	bl	8001564 <get_YY_ADNS3080>
 8002a10:	ee10 3a10 	vmov	r3, s0
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7fd fd97 	bl	8000548 <__aeabi_f2d>
 8002a1a:	4604      	mov	r4, r0
 8002a1c:	460d      	mov	r5, r1
 8002a1e:	f7fe fd87 	bl	8001530 <get_ShutterSpeed_ADNS3080>
 8002a22:	4603      	mov	r3, r0
 8002a24:	9302      	str	r3, [sp, #8]
 8002a26:	e9cd 4500 	strd	r4, r5, [sp]
 8002a2a:	4642      	mov	r2, r8
 8002a2c:	464b      	mov	r3, r9
 8002a2e:	483f      	ldr	r0, [pc, #252]	; (8002b2c <userInterface+0x2d0>)
 8002a30:	f001 fbf4 	bl	800421c <p>
    p("loop %4d D x%+3d y%+3d I x%+6d y%+6d Q%3d\n", stat.system_loop_cnt, get_DeltaX_ADNS3080(), get_DeltaY_ADNS3080(), get_X_ADNS3080(), get_Y_ADNS3080(), get_Qualty_ADNS3080());
 8002a34:	4b37      	ldr	r3, [pc, #220]	; (8002b14 <userInterface+0x2b8>)
 8002a36:	691c      	ldr	r4, [r3, #16]
 8002a38:	f7fe fd3e 	bl	80014b8 <get_DeltaX_ADNS3080>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	4698      	mov	r8, r3
 8002a40:	f7fe fd46 	bl	80014d0 <get_DeltaY_ADNS3080>
 8002a44:	4603      	mov	r3, r0
 8002a46:	4699      	mov	r9, r3
 8002a48:	f7fe fd5a 	bl	8001500 <get_X_ADNS3080>
 8002a4c:	4605      	mov	r5, r0
 8002a4e:	f7fe fd63 	bl	8001518 <get_Y_ADNS3080>
 8002a52:	4606      	mov	r6, r0
 8002a54:	f7fe fd48 	bl	80014e8 <get_Qualty_ADNS3080>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	9302      	str	r3, [sp, #8]
 8002a5c:	9601      	str	r6, [sp, #4]
 8002a5e:	9500      	str	r5, [sp, #0]
 8002a60:	464b      	mov	r3, r9
 8002a62:	4642      	mov	r2, r8
 8002a64:	4621      	mov	r1, r4
 8002a66:	4832      	ldr	r0, [pc, #200]	; (8002b30 <userInterface+0x2d4>)
 8002a68:	f001 fbd8 	bl	800421c <p>
    // printf("adc1 : ch1 %8ld / ch2 %8ld / ch3 %8ld / adc3: ch1 %8ld / ch5 %8ld / ch12 %8ld /
    // adc4 : ch3 %8ld / ch4 %8ld \n", adc1_raw_data[0], adc1_raw_data[1], adc1_raw_data[2],
    // adc3_raw_data[0],adc3_raw_data[1],adc3_raw_data[2],adc4_raw_data[0],adc4_raw_data[1]);
    sendCanTemp((uint8_t)sensor.temp_fet, (uint8_t)sensor.temp_coil_1, (uint8_t)sensor.temp_coil_2);
 8002a6c:	4b2d      	ldr	r3, [pc, #180]	; (8002b24 <userInterface+0x2c8>)
 8002a6e:	edd3 7a07 	vldr	s15, [r3, #28]
 8002a72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a76:	edc7 7a02 	vstr	s15, [r7, #8]
 8002a7a:	7a3b      	ldrb	r3, [r7, #8]
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	4a29      	ldr	r2, [pc, #164]	; (8002b24 <userInterface+0x2c8>)
 8002a80:	edd2 7a05 	vldr	s15, [r2, #20]
 8002a84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a88:	edc7 7a02 	vstr	s15, [r7, #8]
 8002a8c:	7a3a      	ldrb	r2, [r7, #8]
 8002a8e:	b2d1      	uxtb	r1, r2
 8002a90:	4a24      	ldr	r2, [pc, #144]	; (8002b24 <userInterface+0x2c8>)
 8002a92:	edd2 7a06 	vldr	s15, [r2, #24]
 8002a96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a9a:	edc7 7a02 	vstr	s15, [r7, #8]
 8002a9e:	7a3a      	ldrb	r2, [r7, #8]
 8002aa0:	b2d2      	uxtb	r2, r2
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7fe fe96 	bl	80017d4 <sendCanTemp>

    if (!stat.power_enabled && stat.error) {
 8002aa8:	4b1a      	ldr	r3, [pc, #104]	; (8002b14 <userInterface+0x2b8>)
 8002aaa:	7b1b      	ldrb	r3, [r3, #12]
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	f083 0301 	eor.w	r3, r3, #1
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d00e      	beq.n	8002ad6 <userInterface+0x27a>
 8002ab8:	4b16      	ldr	r3, [pc, #88]	; (8002b14 <userInterface+0x2b8>)
 8002aba:	89db      	ldrh	r3, [r3, #14]
 8002abc:	b29b      	uxth	r3, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d009      	beq.n	8002ad6 <userInterface+0x27a>
      p("!! clear Error : %d !!\n", stat.error);
 8002ac2:	4b14      	ldr	r3, [pc, #80]	; (8002b14 <userInterface+0x2b8>)
 8002ac4:	89db      	ldrh	r3, [r3, #14]
 8002ac6:	b29b      	uxth	r3, r3
 8002ac8:	4619      	mov	r1, r3
 8002aca:	481a      	ldr	r0, [pc, #104]	; (8002b34 <userInterface+0x2d8>)
 8002acc:	f001 fba6 	bl	800421c <p>
      stat.error = 0;
 8002ad0:	4b10      	ldr	r3, [pc, #64]	; (8002b14 <userInterface+0x2b8>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	81da      	strh	r2, [r3, #14]
    }
  }
  // charge-indication
  if (sensor.boost_v > 100) {
 8002ad6:	4b13      	ldr	r3, [pc, #76]	; (8002b24 <userInterface+0x2c8>)
 8002ad8:	edd3 7a00 	vldr	s15, [r3]
 8002adc:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002b38 <userInterface+0x2dc>
 8002ae0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ae8:	dd02      	ble.n	8002af0 <userInterface+0x294>
    setHVWarningLedHigh();
 8002aea:	f7ff f83f 	bl	8001b6c <setHVWarningLedHigh>
  } else {
    setHVWarningLedLow();
  }
}
 8002aee:	e001      	b.n	8002af4 <userInterface+0x298>
    setHVWarningLedLow();
 8002af0:	f7ff f848 	bl	8001b84 <setHVWarningLedLow>
}
 8002af4:	bf00      	nop
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002afe:	bf00      	nop
 8002b00:	200004b8 	.word	0x200004b8
 8002b04:	200004ba 	.word	0x200004ba
 8002b08:	0800dfa0 	.word	0x0800dfa0
 8002b0c:	20000440 	.word	0x20000440
 8002b10:	0800dfc0 	.word	0x0800dfc0
 8002b14:	20000464 	.word	0x20000464
 8002b18:	0800dfd8 	.word	0x0800dfd8
 8002b1c:	0800dfe4 	.word	0x0800dfe4
 8002b20:	0800dff0 	.word	0x0800dff0
 8002b24:	2000047c 	.word	0x2000047c
 8002b28:	0800e020 	.word	0x0800e020
 8002b2c:	0800e06c 	.word	0x0800e06c
 8002b30:	0800e084 	.word	0x0800e084
 8002b34:	0800e0b0 	.word	0x0800e0b0
 8002b38:	42c80000 	.word	0x42c80000

08002b3c <connectionTest>:


void connectionTest(void) {
 8002b3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b40:	b098      	sub	sp, #96	; 0x60
 8002b42:	af0e      	add	r7, sp, #56	; 0x38
  while (1) {
    updateADCs();
 8002b44:	f7ff f97c 	bl	8001e40 <updateADCs>
    HAL_Delay(100);
 8002b48:	2064      	movs	r0, #100	; 0x64
 8002b4a:	f001 fca7 	bl	800449c <HAL_Delay>
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002b4e:	4bb3      	ldr	r3, [pc, #716]	; (8002e1c <connectionTest+0x2e0>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	4618      	mov	r0, r3
 8002b54:	f7fd fcf8 	bl	8000548 <__aeabi_f2d>
 8002b58:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002b5c:	4baf      	ldr	r3, [pc, #700]	; (8002e1c <connectionTest+0x2e0>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f7fd fcf1 	bl	8000548 <__aeabi_f2d>
 8002b66:	4682      	mov	sl, r0
 8002b68:	468b      	mov	fp, r1
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002b6a:	4bac      	ldr	r3, [pc, #688]	; (8002e1c <connectionTest+0x2e0>)
 8002b6c:	68db      	ldr	r3, [r3, #12]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7fd fcea 	bl	8000548 <__aeabi_f2d>
 8002b74:	e9c7 0104 	strd	r0, r1, [r7, #16]
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002b78:	4ba8      	ldr	r3, [pc, #672]	; (8002e1c <connectionTest+0x2e0>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fd fce3 	bl	8000548 <__aeabi_f2d>
 8002b82:	e9c7 0102 	strd	r0, r1, [r7, #8]
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002b86:	4ba5      	ldr	r3, [pc, #660]	; (8002e1c <connectionTest+0x2e0>)
 8002b88:	691b      	ldr	r3, [r3, #16]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7fd fcdc 	bl	8000548 <__aeabi_f2d>
 8002b90:	e9c7 0100 	strd	r0, r1, [r7]
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002b94:	4ba1      	ldr	r3, [pc, #644]	; (8002e1c <connectionTest+0x2e0>)
 8002b96:	69db      	ldr	r3, [r3, #28]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7fd fcd5 	bl	8000548 <__aeabi_f2d>
 8002b9e:	4680      	mov	r8, r0
 8002ba0:	4689      	mov	r9, r1
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002ba2:	4b9e      	ldr	r3, [pc, #632]	; (8002e1c <connectionTest+0x2e0>)
 8002ba4:	695b      	ldr	r3, [r3, #20]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f7fd fcce 	bl	8000548 <__aeabi_f2d>
 8002bac:	4604      	mov	r4, r0
 8002bae:	460d      	mov	r5, r1
      sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002bb0:	4b9a      	ldr	r3, [pc, #616]	; (8002e1c <connectionTest+0x2e0>)
 8002bb2:	699b      	ldr	r3, [r3, #24]
    p("Pre-test : BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7fd fcc7 	bl	8000548 <__aeabi_f2d>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8002bc2:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8002bc6:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8002bca:	ed97 7b00 	vldr	d7, [r7]
 8002bce:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002bd2:	ed97 7b02 	vldr	d7, [r7, #8]
 8002bd6:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002bda:	ed97 7b04 	vldr	d7, [r7, #16]
 8002bde:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002be2:	e9cd ab00 	strd	sl, fp, [sp]
 8002be6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bea:	488d      	ldr	r0, [pc, #564]	; (8002e20 <connectionTest+0x2e4>)
 8002bec:	f001 fb16 	bl	800421c <p>
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002bf0:	4b8a      	ldr	r3, [pc, #552]	; (8002e1c <connectionTest+0x2e0>)
 8002bf2:	edd3 7a01 	vldr	s15, [r3, #4]
 8002bf6:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002bfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c02:	dd4e      	ble.n	8002ca2 <connectionTest+0x166>
 8002c04:	4b85      	ldr	r3, [pc, #532]	; (8002e1c <connectionTest+0x2e0>)
 8002c06:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c0a:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8002c0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c16:	dd44      	ble.n	8002ca2 <connectionTest+0x166>
 8002c18:	4b80      	ldr	r3, [pc, #512]	; (8002e1c <connectionTest+0x2e0>)
 8002c1a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002c1e:	eeba 7a00 	vmov.f32	s14, #160	; 0xc1000000 -8.0
 8002c22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c2a:	d53a      	bpl.n	8002ca2 <connectionTest+0x166>
 8002c2c:	4b7b      	ldr	r3, [pc, #492]	; (8002e1c <connectionTest+0x2e0>)
 8002c2e:	edd3 7a04 	vldr	s15, [r3, #16]
 8002c32:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002c36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c3e:	d530      	bpl.n	8002ca2 <connectionTest+0x166>
 8002c40:	4b76      	ldr	r3, [pc, #472]	; (8002e1c <connectionTest+0x2e0>)
 8002c42:	edd3 7a07 	vldr	s15, [r3, #28]
 8002c46:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8002e24 <connectionTest+0x2e8>
 8002c4a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c52:	d526      	bpl.n	8002ca2 <connectionTest+0x166>
 8002c54:	4b71      	ldr	r3, [pc, #452]	; (8002e1c <connectionTest+0x2e0>)
 8002c56:	edd3 7a05 	vldr	s15, [r3, #20]
 8002c5a:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002e28 <connectionTest+0x2ec>
 8002c5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c66:	d51c      	bpl.n	8002ca2 <connectionTest+0x166>
        sensor.temp_coil_2 < COIL_OVER_HEAT_TEMP) {
 8002c68:	4b6c      	ldr	r3, [pc, #432]	; (8002e1c <connectionTest+0x2e0>)
 8002c6a:	edd3 7a06 	vldr	s15, [r3, #24]
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002c6e:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8002e28 <connectionTest+0x2ec>
 8002c72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c7a:	d512      	bpl.n	8002ca2 <connectionTest+0x166>

      p("Pre-test OK!!\n");
 8002c7c:	486b      	ldr	r0, [pc, #428]	; (8002e2c <connectionTest+0x2f0>)
 8002c7e:	f001 facd 	bl	800421c <p>
      break;
 8002c82:	bf00      	nop
    }
  }
  powerOutputEnable();
 8002c84:	f7fe ff16 	bl	8001ab4 <powerOutputEnable>

  setChargingLedLow();
 8002c88:	f7fe ffac 	bl	8001be4 <setChargingLedLow>
  setCanEnCmdLedHigh();
 8002c8c:	f7fe ff86 	bl	8001b9c <setCanEnCmdLedHigh>
  setHVWarningLedLow();
 8002c90:	f7fe ff78 	bl	8001b84 <setHVWarningLedLow>
  setOutSwLedHigh();
 8002c94:	f7fe ff52 	bl	8001b3c <setOutSwLedHigh>
  setErrorLedLow();
 8002c98:	f7fe ff44 	bl	8001b24 <setErrorLedLow>

  int timeout_cnt = 0;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	627b      	str	r3, [r7, #36]	; 0x24
 8002ca0:	e000      	b.n	8002ca4 <connectionTest+0x168>
    updateADCs();
 8002ca2:	e74f      	b.n	8002b44 <connectionTest+0x8>
  while (1) {
    timeout_cnt++;
 8002ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	627b      	str	r3, [r7, #36]	; 0x24
    updateADCs();
 8002caa:	f7ff f8c9 	bl	8001e40 <updateADCs>
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002cae:	4b5b      	ldr	r3, [pc, #364]	; (8002e1c <connectionTest+0x2e0>)
 8002cb0:	edd3 7a01 	vldr	s15, [r3, #4]
 8002cb4:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002cb8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cc0:	f340 80bc 	ble.w	8002e3c <connectionTest+0x300>
 8002cc4:	4b55      	ldr	r3, [pc, #340]	; (8002e1c <connectionTest+0x2e0>)
 8002cc6:	edd3 7a02 	vldr	s15, [r3, #8]
 8002cca:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8002cce:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cd6:	f340 80b1 	ble.w	8002e3c <connectionTest+0x300>
 8002cda:	4b50      	ldr	r3, [pc, #320]	; (8002e1c <connectionTest+0x2e0>)
 8002cdc:	edd3 7a03 	vldr	s15, [r3, #12]
 8002ce0:	eeba 7a00 	vmov.f32	s14, #160	; 0xc1000000 -8.0
 8002ce4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ce8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cec:	f140 80a6 	bpl.w	8002e3c <connectionTest+0x300>
 8002cf0:	4b4a      	ldr	r3, [pc, #296]	; (8002e1c <connectionTest+0x2e0>)
 8002cf2:	edd3 7a04 	vldr	s15, [r3, #16]
 8002cf6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002cfa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d02:	f140 809b 	bpl.w	8002e3c <connectionTest+0x300>
 8002d06:	4b45      	ldr	r3, [pc, #276]	; (8002e1c <connectionTest+0x2e0>)
 8002d08:	edd3 7a07 	vldr	s15, [r3, #28]
 8002d0c:	ed9f 7a45 	vldr	s14, [pc, #276]	; 8002e24 <connectionTest+0x2e8>
 8002d10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d18:	f140 8090 	bpl.w	8002e3c <connectionTest+0x300>
 8002d1c:	4b3f      	ldr	r3, [pc, #252]	; (8002e1c <connectionTest+0x2e0>)
 8002d1e:	edd3 7a05 	vldr	s15, [r3, #20]
 8002d22:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002e28 <connectionTest+0x2ec>
 8002d26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d2e:	f140 8085 	bpl.w	8002e3c <connectionTest+0x300>
        sensor.temp_coil_2 < COIL_OVER_HEAT_TEMP) {
 8002d32:	4b3a      	ldr	r3, [pc, #232]	; (8002e1c <connectionTest+0x2e0>)
 8002d34:	edd3 7a06 	vldr	s15, [r3, #24]
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002d38:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002e28 <connectionTest+0x2ec>
 8002d3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d44:	d57a      	bpl.n	8002e3c <connectionTest+0x300>
      p("PowerOn-test   OK!! cnt %3d : ", timeout_cnt);
 8002d46:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d48:	4839      	ldr	r0, [pc, #228]	; (8002e30 <connectionTest+0x2f4>)
 8002d4a:	f001 fa67 	bl	800421c <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d4e:	4b33      	ldr	r3, [pc, #204]	; (8002e1c <connectionTest+0x2e0>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fd fbf8 	bl	8000548 <__aeabi_f2d>
 8002d58:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002d5c:	4b2f      	ldr	r3, [pc, #188]	; (8002e1c <connectionTest+0x2e0>)
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7fd fbf1 	bl	8000548 <__aeabi_f2d>
 8002d66:	4682      	mov	sl, r0
 8002d68:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d6a:	4b2c      	ldr	r3, [pc, #176]	; (8002e1c <connectionTest+0x2e0>)
 8002d6c:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7fd fbea 	bl	8000548 <__aeabi_f2d>
 8002d74:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d78:	4b28      	ldr	r3, [pc, #160]	; (8002e1c <connectionTest+0x2e0>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7fd fbe3 	bl	8000548 <__aeabi_f2d>
 8002d82:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d86:	4b25      	ldr	r3, [pc, #148]	; (8002e1c <connectionTest+0x2e0>)
 8002d88:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	f7fd fbdc 	bl	8000548 <__aeabi_f2d>
 8002d90:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002d94:	4b21      	ldr	r3, [pc, #132]	; (8002e1c <connectionTest+0x2e0>)
 8002d96:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7fd fbd5 	bl	8000548 <__aeabi_f2d>
 8002d9e:	4680      	mov	r8, r0
 8002da0:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002da2:	4b1e      	ldr	r3, [pc, #120]	; (8002e1c <connectionTest+0x2e0>)
 8002da4:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7fd fbce 	bl	8000548 <__aeabi_f2d>
 8002dac:	4604      	mov	r4, r0
 8002dae:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002db0:	4b1a      	ldr	r3, [pc, #104]	; (8002e1c <connectionTest+0x2e0>)
 8002db2:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7fd fbc7 	bl	8000548 <__aeabi_f2d>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8002dc2:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8002dc6:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8002dca:	ed97 7b00 	vldr	d7, [r7]
 8002dce:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002dd2:	ed97 7b02 	vldr	d7, [r7, #8]
 8002dd6:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002dda:	ed97 7b04 	vldr	d7, [r7, #16]
 8002dde:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002de2:	e9cd ab00 	strd	sl, fp, [sp]
 8002de6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dea:	4812      	ldr	r0, [pc, #72]	; (8002e34 <connectionTest+0x2f8>)
 8002dec:	f001 fa16 	bl	800421c <p>
      break;
 8002df0:	bf00      	nop
      while (1)
        ;
    }
  }

  setChargingLedLow();
 8002df2:	f7fe fef7 	bl	8001be4 <setChargingLedLow>
  setCanEnCmdLedHigh();
 8002df6:	f7fe fed1 	bl	8001b9c <setCanEnCmdLedHigh>
  setHVWarningLedHigh();
 8002dfa:	f7fe feb7 	bl	8001b6c <setHVWarningLedHigh>
  setOutSwLedHigh();
 8002dfe:	f7fe fe9d 	bl	8001b3c <setOutSwLedHigh>
  setErrorLedLow();
 8002e02:	f7fe fe8f 	bl	8001b24 <setErrorLedLow>

  timeout_cnt = 0;
 8002e06:	2300      	movs	r3, #0
 8002e08:	627b      	str	r3, [r7, #36]	; 0x24
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, TIM_KICK_PERI / 10);
 8002e0a:	4b0b      	ldr	r3, [pc, #44]	; (8002e38 <connectionTest+0x2fc>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	22c8      	movs	r2, #200	; 0xc8
 8002e10:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, TIM_KICK_PERI / 10);
 8002e12:	4b09      	ldr	r3, [pc, #36]	; (8002e38 <connectionTest+0x2fc>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	22c8      	movs	r2, #200	; 0xc8
 8002e18:	639a      	str	r2, [r3, #56]	; 0x38
 8002e1a:	e06c      	b.n	8002ef6 <connectionTest+0x3ba>
 8002e1c:	2000047c 	.word	0x2000047c
 8002e20:	0800e0c8 	.word	0x0800e0c8
 8002e24:	42700000 	.word	0x42700000
 8002e28:	428c0000 	.word	0x428c0000
 8002e2c:	0800e138 	.word	0x0800e138
 8002e30:	0800e148 	.word	0x0800e148
 8002e34:	0800e168 	.word	0x0800e168
 8002e38:	200005bc 	.word	0x200005bc
    if (timeout_cnt > 10) {
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3e:	2b0a      	cmp	r3, #10
 8002e40:	f77f af30 	ble.w	8002ca4 <connectionTest+0x168>
      powerOutputDisable();
 8002e44:	f7fe fe42 	bl	8001acc <powerOutputDisable>
      p("PowerOn-test FAIL!! : ");
 8002e48:	4896      	ldr	r0, [pc, #600]	; (80030a4 <connectionTest+0x568>)
 8002e4a:	f001 f9e7 	bl	800421c <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002e4e:	4b96      	ldr	r3, [pc, #600]	; (80030a8 <connectionTest+0x56c>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7fd fb78 	bl	8000548 <__aeabi_f2d>
 8002e58:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002e5c:	4b92      	ldr	r3, [pc, #584]	; (80030a8 <connectionTest+0x56c>)
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7fd fb71 	bl	8000548 <__aeabi_f2d>
 8002e66:	4682      	mov	sl, r0
 8002e68:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002e6a:	4b8f      	ldr	r3, [pc, #572]	; (80030a8 <connectionTest+0x56c>)
 8002e6c:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7fd fb6a 	bl	8000548 <__aeabi_f2d>
 8002e74:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002e78:	4b8b      	ldr	r3, [pc, #556]	; (80030a8 <connectionTest+0x56c>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7fd fb63 	bl	8000548 <__aeabi_f2d>
 8002e82:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002e86:	4b88      	ldr	r3, [pc, #544]	; (80030a8 <connectionTest+0x56c>)
 8002e88:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7fd fb5c 	bl	8000548 <__aeabi_f2d>
 8002e90:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002e94:	4b84      	ldr	r3, [pc, #528]	; (80030a8 <connectionTest+0x56c>)
 8002e96:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f7fd fb55 	bl	8000548 <__aeabi_f2d>
 8002e9e:	4680      	mov	r8, r0
 8002ea0:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002ea2:	4b81      	ldr	r3, [pc, #516]	; (80030a8 <connectionTest+0x56c>)
 8002ea4:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7fd fb4e 	bl	8000548 <__aeabi_f2d>
 8002eac:	4604      	mov	r4, r0
 8002eae:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002eb0:	4b7d      	ldr	r3, [pc, #500]	; (80030a8 <connectionTest+0x56c>)
 8002eb2:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7fd fb47 	bl	8000548 <__aeabi_f2d>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8002ec2:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8002ec6:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8002eca:	ed97 7b00 	vldr	d7, [r7]
 8002ece:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002ed2:	ed97 7b02 	vldr	d7, [r7, #8]
 8002ed6:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002eda:	ed97 7b04 	vldr	d7, [r7, #16]
 8002ede:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002ee2:	e9cd ab00 	strd	sl, fp, [sp]
 8002ee6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002eea:	4870      	ldr	r0, [pc, #448]	; (80030ac <connectionTest+0x570>)
 8002eec:	f001 f996 	bl	800421c <p>
      setErrorLedHigh();
 8002ef0:	f7fe fe0c 	bl	8001b0c <setErrorLedHigh>
      while (1)
 8002ef4:	e7fe      	b.n	8002ef4 <connectionTest+0x3b8>

  while (1) {
    timeout_cnt++;
 8002ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef8:	3301      	adds	r3, #1
 8002efa:	627b      	str	r3, [r7, #36]	; 0x24
    updateADCs();
 8002efc:	f7fe ffa0 	bl	8001e40 <updateADCs>
    HAL_Delay(1);
 8002f00:	2001      	movs	r0, #1
 8002f02:	f001 facb 	bl	800449c <HAL_Delay>
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002f06:	4b68      	ldr	r3, [pc, #416]	; (80030a8 <connectionTest+0x56c>)
 8002f08:	edd3 7a01 	vldr	s15, [r3, #4]
 8002f0c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002f10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f18:	f340 80d6 	ble.w	80030c8 <connectionTest+0x58c>
 8002f1c:	4b62      	ldr	r3, [pc, #392]	; (80030a8 <connectionTest+0x56c>)
 8002f1e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f22:	eeb2 7a06 	vmov.f32	s14, #38	; 0x41300000  11.0
 8002f26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f2e:	f340 80cb 	ble.w	80030c8 <connectionTest+0x58c>
 8002f32:	4b5d      	ldr	r3, [pc, #372]	; (80030a8 <connectionTest+0x56c>)
 8002f34:	edd3 7a03 	vldr	s15, [r3, #12]
 8002f38:	eeba 7a00 	vmov.f32	s14, #160	; 0xc1000000 -8.0
 8002f3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f44:	f140 80c0 	bpl.w	80030c8 <connectionTest+0x58c>
 8002f48:	4b57      	ldr	r3, [pc, #348]	; (80030a8 <connectionTest+0x56c>)
 8002f4a:	edd3 7a04 	vldr	s15, [r3, #16]
 8002f4e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002f52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f5a:	f140 80b5 	bpl.w	80030c8 <connectionTest+0x58c>
 8002f5e:	4b52      	ldr	r3, [pc, #328]	; (80030a8 <connectionTest+0x56c>)
 8002f60:	edd3 7a07 	vldr	s15, [r3, #28]
 8002f64:	ed9f 7a52 	vldr	s14, [pc, #328]	; 80030b0 <connectionTest+0x574>
 8002f68:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f70:	f140 80aa 	bpl.w	80030c8 <connectionTest+0x58c>
 8002f74:	4b4c      	ldr	r3, [pc, #304]	; (80030a8 <connectionTest+0x56c>)
 8002f76:	edd3 7a05 	vldr	s15, [r3, #20]
 8002f7a:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 80030b4 <connectionTest+0x578>
 8002f7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f86:	f140 809f 	bpl.w	80030c8 <connectionTest+0x58c>
        sensor.temp_coil_2 < COIL_OVER_HEAT_TEMP && sensor.boost_v < 20) {
 8002f8a:	4b47      	ldr	r3, [pc, #284]	; (80030a8 <connectionTest+0x56c>)
 8002f8c:	edd3 7a06 	vldr	s15, [r3, #24]
    if (sensor.batt_v > 20 && sensor.gd_16p > 11 && sensor.gd_16m < -8 && sensor.batt_cs < 0.5 && sensor.temp_fet < FET_TEST_TEMP && sensor.temp_coil_1 < COIL_OVER_HEAT_TEMP &&
 8002f90:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80030b4 <connectionTest+0x578>
 8002f94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f9c:	f140 8094 	bpl.w	80030c8 <connectionTest+0x58c>
        sensor.temp_coil_2 < COIL_OVER_HEAT_TEMP && sensor.boost_v < 20) {
 8002fa0:	4b41      	ldr	r3, [pc, #260]	; (80030a8 <connectionTest+0x56c>)
 8002fa2:	edd3 7a00 	vldr	s15, [r3]
 8002fa6:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002faa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002fae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fb2:	f140 8089 	bpl.w	80030c8 <connectionTest+0x58c>
      p("DisCharge-test OK!! cnt %3d : ", timeout_cnt);
 8002fb6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002fb8:	483f      	ldr	r0, [pc, #252]	; (80030b8 <connectionTest+0x57c>)
 8002fba:	f001 f92f 	bl	800421c <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002fbe:	4b3a      	ldr	r3, [pc, #232]	; (80030a8 <connectionTest+0x56c>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f7fd fac0 	bl	8000548 <__aeabi_f2d>
 8002fc8:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8002fcc:	4b36      	ldr	r3, [pc, #216]	; (80030a8 <connectionTest+0x56c>)
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7fd fab9 	bl	8000548 <__aeabi_f2d>
 8002fd6:	4682      	mov	sl, r0
 8002fd8:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002fda:	4b33      	ldr	r3, [pc, #204]	; (80030a8 <connectionTest+0x56c>)
 8002fdc:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fd fab2 	bl	8000548 <__aeabi_f2d>
 8002fe4:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002fe8:	4b2f      	ldr	r3, [pc, #188]	; (80030a8 <connectionTest+0x56c>)
 8002fea:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7fd faab 	bl	8000548 <__aeabi_f2d>
 8002ff2:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8002ff6:	4b2c      	ldr	r3, [pc, #176]	; (80030a8 <connectionTest+0x56c>)
 8002ff8:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7fd faa4 	bl	8000548 <__aeabi_f2d>
 8003000:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003004:	4b28      	ldr	r3, [pc, #160]	; (80030a8 <connectionTest+0x56c>)
 8003006:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003008:	4618      	mov	r0, r3
 800300a:	f7fd fa9d 	bl	8000548 <__aeabi_f2d>
 800300e:	4680      	mov	r8, r0
 8003010:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003012:	4b25      	ldr	r3, [pc, #148]	; (80030a8 <connectionTest+0x56c>)
 8003014:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003016:	4618      	mov	r0, r3
 8003018:	f7fd fa96 	bl	8000548 <__aeabi_f2d>
 800301c:	4604      	mov	r4, r0
 800301e:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003020:	4b21      	ldr	r3, [pc, #132]	; (80030a8 <connectionTest+0x56c>)
 8003022:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003024:	4618      	mov	r0, r3
 8003026:	f7fd fa8f 	bl	8000548 <__aeabi_f2d>
 800302a:	4602      	mov	r2, r0
 800302c:	460b      	mov	r3, r1
 800302e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8003032:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8003036:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800303a:	ed97 7b00 	vldr	d7, [r7]
 800303e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003042:	ed97 7b02 	vldr	d7, [r7, #8]
 8003046:	ed8d 7b04 	vstr	d7, [sp, #16]
 800304a:	ed97 7b04 	vldr	d7, [r7, #16]
 800304e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003052:	e9cd ab00 	strd	sl, fp, [sp]
 8003056:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800305a:	4814      	ldr	r0, [pc, #80]	; (80030ac <connectionTest+0x570>)
 800305c:	f001 f8de 	bl	800421c <p>
      break;
 8003060:	bf00      	nop
      while (1)
        ;
    }
  }

  setChargingLedHigh();
 8003062:	f7fe fdb3 	bl	8001bcc <setChargingLedHigh>
  setCanEnCmdLedLow();
 8003066:	f7fe fda5 	bl	8001bb4 <setCanEnCmdLedLow>
  setHVWarningLedHigh();
 800306a:	f7fe fd7f 	bl	8001b6c <setHVWarningLedHigh>
  setOutSwLedHigh();
 800306e:	f7fe fd65 	bl	8001b3c <setOutSwLedHigh>
  setErrorLedLow();
 8003072:	f7fe fd57 	bl	8001b24 <setErrorLedLow>

  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8003076:	4b11      	ldr	r3, [pc, #68]	; (80030bc <connectionTest+0x580>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2200      	movs	r2, #0
 800307c:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 800307e:	4b0f      	ldr	r3, [pc, #60]	; (80030bc <connectionTest+0x580>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2200      	movs	r2, #0
 8003084:	639a      	str	r2, [r3, #56]	; 0x38

  timeout_cnt = 0;
 8003086:	2300      	movs	r3, #0
 8003088:	627b      	str	r3, [r7, #36]	; 0x24
  __HAL_TIM_SET_AUTORELOAD(&htim2, 72000);
 800308a:	4b0d      	ldr	r3, [pc, #52]	; (80030c0 <connectionTest+0x584>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a0d      	ldr	r2, [pc, #52]	; (80030c4 <connectionTest+0x588>)
 8003090:	62da      	str	r2, [r3, #44]	; 0x2c
 8003092:	4b0b      	ldr	r3, [pc, #44]	; (80030c0 <connectionTest+0x584>)
 8003094:	4a0b      	ldr	r2, [pc, #44]	; (80030c4 <connectionTest+0x588>)
 8003096:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 100);
 8003098:	4b09      	ldr	r3, [pc, #36]	; (80030c0 <connectionTest+0x584>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	2264      	movs	r2, #100	; 0x64
 800309e:	641a      	str	r2, [r3, #64]	; 0x40
 80030a0:	e06e      	b.n	8003180 <connectionTest+0x644>
 80030a2:	bf00      	nop
 80030a4:	0800e1cc 	.word	0x0800e1cc
 80030a8:	2000047c 	.word	0x2000047c
 80030ac:	0800e168 	.word	0x0800e168
 80030b0:	42700000 	.word	0x42700000
 80030b4:	428c0000 	.word	0x428c0000
 80030b8:	0800e1e4 	.word	0x0800e1e4
 80030bc:	200005bc 	.word	0x200005bc
 80030c0:	20000570 	.word	0x20000570
 80030c4:	00011940 	.word	0x00011940
    if (timeout_cnt > 1000) {
 80030c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80030ce:	f77f af12 	ble.w	8002ef6 <connectionTest+0x3ba>
      p("DisCharge-test FAIL!! : ");
 80030d2:	489a      	ldr	r0, [pc, #616]	; (800333c <connectionTest+0x800>)
 80030d4:	f001 f8a2 	bl	800421c <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80030d8:	4b99      	ldr	r3, [pc, #612]	; (8003340 <connectionTest+0x804>)
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	4618      	mov	r0, r3
 80030de:	f7fd fa33 	bl	8000548 <__aeabi_f2d>
 80030e2:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80030e6:	4b96      	ldr	r3, [pc, #600]	; (8003340 <connectionTest+0x804>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7fd fa2c 	bl	8000548 <__aeabi_f2d>
 80030f0:	4682      	mov	sl, r0
 80030f2:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80030f4:	4b92      	ldr	r3, [pc, #584]	; (8003340 <connectionTest+0x804>)
 80030f6:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7fd fa25 	bl	8000548 <__aeabi_f2d>
 80030fe:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003102:	4b8f      	ldr	r3, [pc, #572]	; (8003340 <connectionTest+0x804>)
 8003104:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003106:	4618      	mov	r0, r3
 8003108:	f7fd fa1e 	bl	8000548 <__aeabi_f2d>
 800310c:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003110:	4b8b      	ldr	r3, [pc, #556]	; (8003340 <connectionTest+0x804>)
 8003112:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003114:	4618      	mov	r0, r3
 8003116:	f7fd fa17 	bl	8000548 <__aeabi_f2d>
 800311a:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 800311e:	4b88      	ldr	r3, [pc, #544]	; (8003340 <connectionTest+0x804>)
 8003120:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003122:	4618      	mov	r0, r3
 8003124:	f7fd fa10 	bl	8000548 <__aeabi_f2d>
 8003128:	4680      	mov	r8, r0
 800312a:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 800312c:	4b84      	ldr	r3, [pc, #528]	; (8003340 <connectionTest+0x804>)
 800312e:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003130:	4618      	mov	r0, r3
 8003132:	f7fd fa09 	bl	8000548 <__aeabi_f2d>
 8003136:	4604      	mov	r4, r0
 8003138:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 800313a:	4b81      	ldr	r3, [pc, #516]	; (8003340 <connectionTest+0x804>)
 800313c:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 800313e:	4618      	mov	r0, r3
 8003140:	f7fd fa02 	bl	8000548 <__aeabi_f2d>
 8003144:	4602      	mov	r2, r0
 8003146:	460b      	mov	r3, r1
 8003148:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800314c:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8003150:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8003154:	ed97 7b00 	vldr	d7, [r7]
 8003158:	ed8d 7b06 	vstr	d7, [sp, #24]
 800315c:	ed97 7b02 	vldr	d7, [r7, #8]
 8003160:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003164:	ed97 7b04 	vldr	d7, [r7, #16]
 8003168:	ed8d 7b02 	vstr	d7, [sp, #8]
 800316c:	e9cd ab00 	strd	sl, fp, [sp]
 8003170:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003174:	4873      	ldr	r0, [pc, #460]	; (8003344 <connectionTest+0x808>)
 8003176:	f001 f851 	bl	800421c <p>
      setErrorLedHigh();
 800317a:	f7fe fcc7 	bl	8001b0c <setErrorLedHigh>
      while (1)
 800317e:	e7fe      	b.n	800317e <connectionTest+0x642>

  while (1) {

    timeout_cnt++;
 8003180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003182:	3301      	adds	r3, #1
 8003184:	627b      	str	r3, [r7, #36]	; 0x24
    updateADCs();
 8003186:	f7fe fe5b 	bl	8001e40 <updateADCs>
    if (sensor.boost_v > 30 || sensor.batt_cs > 1.0) {
 800318a:	4b6d      	ldr	r3, [pc, #436]	; (8003340 <connectionTest+0x804>)
 800318c:	edd3 7a00 	vldr	s15, [r3]
 8003190:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8003194:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800319c:	dc09      	bgt.n	80031b2 <connectionTest+0x676>
 800319e:	4b68      	ldr	r3, [pc, #416]	; (8003340 <connectionTest+0x804>)
 80031a0:	edd3 7a04 	vldr	s15, [r3, #16]
 80031a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80031a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031b0:	dd5d      	ble.n	800326e <connectionTest+0x732>
      powerOutputDisable();
 80031b2:	f7fe fc8b 	bl	8001acc <powerOutputDisable>
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80031b6:	4b64      	ldr	r3, [pc, #400]	; (8003348 <connectionTest+0x80c>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	2200      	movs	r2, #0
 80031bc:	641a      	str	r2, [r3, #64]	; 0x40
      p("Capacitor-test FAIL!! %d : ", timeout_cnt);
 80031be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80031c0:	4862      	ldr	r0, [pc, #392]	; (800334c <connectionTest+0x810>)
 80031c2:	f001 f82b 	bl	800421c <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80031c6:	4b5e      	ldr	r3, [pc, #376]	; (8003340 <connectionTest+0x804>)
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7fd f9bc 	bl	8000548 <__aeabi_f2d>
 80031d0:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80031d4:	4b5a      	ldr	r3, [pc, #360]	; (8003340 <connectionTest+0x804>)
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	4618      	mov	r0, r3
 80031da:	f7fd f9b5 	bl	8000548 <__aeabi_f2d>
 80031de:	4682      	mov	sl, r0
 80031e0:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80031e2:	4b57      	ldr	r3, [pc, #348]	; (8003340 <connectionTest+0x804>)
 80031e4:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7fd f9ae 	bl	8000548 <__aeabi_f2d>
 80031ec:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80031f0:	4b53      	ldr	r3, [pc, #332]	; (8003340 <connectionTest+0x804>)
 80031f2:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7fd f9a7 	bl	8000548 <__aeabi_f2d>
 80031fa:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80031fe:	4b50      	ldr	r3, [pc, #320]	; (8003340 <connectionTest+0x804>)
 8003200:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003202:	4618      	mov	r0, r3
 8003204:	f7fd f9a0 	bl	8000548 <__aeabi_f2d>
 8003208:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 800320c:	4b4c      	ldr	r3, [pc, #304]	; (8003340 <connectionTest+0x804>)
 800320e:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 8003210:	4618      	mov	r0, r3
 8003212:	f7fd f999 	bl	8000548 <__aeabi_f2d>
 8003216:	4680      	mov	r8, r0
 8003218:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 800321a:	4b49      	ldr	r3, [pc, #292]	; (8003340 <connectionTest+0x804>)
 800321c:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 800321e:	4618      	mov	r0, r3
 8003220:	f7fd f992 	bl	8000548 <__aeabi_f2d>
 8003224:	4604      	mov	r4, r0
 8003226:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003228:	4b45      	ldr	r3, [pc, #276]	; (8003340 <connectionTest+0x804>)
 800322a:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 800322c:	4618      	mov	r0, r3
 800322e:	f7fd f98b 	bl	8000548 <__aeabi_f2d>
 8003232:	4602      	mov	r2, r0
 8003234:	460b      	mov	r3, r1
 8003236:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800323a:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 800323e:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8003242:	ed97 7b00 	vldr	d7, [r7]
 8003246:	ed8d 7b06 	vstr	d7, [sp, #24]
 800324a:	ed97 7b02 	vldr	d7, [r7, #8]
 800324e:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003252:	ed97 7b04 	vldr	d7, [r7, #16]
 8003256:	ed8d 7b02 	vstr	d7, [sp, #8]
 800325a:	e9cd ab00 	strd	sl, fp, [sp]
 800325e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003262:	4838      	ldr	r0, [pc, #224]	; (8003344 <connectionTest+0x808>)
 8003264:	f000 ffda 	bl	800421c <p>
      setErrorLedHigh();
 8003268:	f7fe fc50 	bl	8001b0c <setErrorLedHigh>
      while (1)
 800326c:	e7fe      	b.n	800326c <connectionTest+0x730>
        ;
    }
    if (timeout_cnt > 100) {
 800326e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003270:	2b64      	cmp	r3, #100	; 0x64
 8003272:	dd55      	ble.n	8003320 <connectionTest+0x7e4>
      p("Capacitor-test OK!! cnt %3d : ", timeout_cnt);
 8003274:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003276:	4836      	ldr	r0, [pc, #216]	; (8003350 <connectionTest+0x814>)
 8003278:	f000 ffd0 	bl	800421c <p>
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 800327c:	4b30      	ldr	r3, [pc, #192]	; (8003340 <connectionTest+0x804>)
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	4618      	mov	r0, r3
 8003282:	f7fd f961 	bl	8000548 <__aeabi_f2d>
 8003286:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800328a:	4b2d      	ldr	r3, [pc, #180]	; (8003340 <connectionTest+0x804>)
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	4618      	mov	r0, r3
 8003290:	f7fd f95a 	bl	8000548 <__aeabi_f2d>
 8003294:	4682      	mov	sl, r0
 8003296:	468b      	mov	fp, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 8003298:	4b29      	ldr	r3, [pc, #164]	; (8003340 <connectionTest+0x804>)
 800329a:	68db      	ldr	r3, [r3, #12]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 800329c:	4618      	mov	r0, r3
 800329e:	f7fd f953 	bl	8000548 <__aeabi_f2d>
 80032a2:	e9c7 0104 	strd	r0, r1, [r7, #16]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80032a6:	4b26      	ldr	r3, [pc, #152]	; (8003340 <connectionTest+0x804>)
 80032a8:	681b      	ldr	r3, [r3, #0]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7fd f94c 	bl	8000548 <__aeabi_f2d>
 80032b0:	e9c7 0102 	strd	r0, r1, [r7, #8]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80032b4:	4b22      	ldr	r3, [pc, #136]	; (8003340 <connectionTest+0x804>)
 80032b6:	691b      	ldr	r3, [r3, #16]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7fd f945 	bl	8000548 <__aeabi_f2d>
 80032be:	e9c7 0100 	strd	r0, r1, [r7]
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80032c2:	4b1f      	ldr	r3, [pc, #124]	; (8003340 <connectionTest+0x804>)
 80032c4:	69db      	ldr	r3, [r3, #28]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80032c6:	4618      	mov	r0, r3
 80032c8:	f7fd f93e 	bl	8000548 <__aeabi_f2d>
 80032cc:	4680      	mov	r8, r0
 80032ce:	4689      	mov	r9, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80032d0:	4b1b      	ldr	r3, [pc, #108]	; (8003340 <connectionTest+0x804>)
 80032d2:	695b      	ldr	r3, [r3, #20]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7fd f937 	bl	8000548 <__aeabi_f2d>
 80032da:	4604      	mov	r4, r0
 80032dc:	460d      	mov	r5, r1
        sensor.gd_16m, sensor.boost_v, sensor.batt_cs, sensor.temp_fet, sensor.temp_coil_1, sensor.temp_coil_2);
 80032de:	4b18      	ldr	r3, [pc, #96]	; (8003340 <connectionTest+0x804>)
 80032e0:	699b      	ldr	r3, [r3, #24]
      p("BattV %3.1f, GD+ %+4.1f GD- %+4.1f,BoostV %5.1f, BattCS %+5.1f fet %3.1f coil1 %3.1f coil2 %3.1f\n", sensor.batt_v, sensor.gd_16p,
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7fd f930 	bl	8000548 <__aeabi_f2d>
 80032e8:	4602      	mov	r2, r0
 80032ea:	460b      	mov	r3, r1
 80032ec:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80032f0:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 80032f4:	e9cd 8908 	strd	r8, r9, [sp, #32]
 80032f8:	ed97 7b00 	vldr	d7, [r7]
 80032fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003300:	ed97 7b02 	vldr	d7, [r7, #8]
 8003304:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003308:	ed97 7b04 	vldr	d7, [r7, #16]
 800330c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003310:	e9cd ab00 	strd	sl, fp, [sp]
 8003314:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003318:	480a      	ldr	r0, [pc, #40]	; (8003344 <connectionTest+0x808>)
 800331a:	f000 ff7f 	bl	800421c <p>
      break;
 800331e:	e003      	b.n	8003328 <connectionTest+0x7ec>
    }
    HAL_Delay(1);
 8003320:	2001      	movs	r0, #1
 8003322:	f001 f8bb 	bl	800449c <HAL_Delay>
    timeout_cnt++;
 8003326:	e72b      	b.n	8003180 <connectionTest+0x644>
  }
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8003328:	4b07      	ldr	r3, [pc, #28]	; (8003348 <connectionTest+0x80c>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	2200      	movs	r2, #0
 800332e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003330:	bf00      	nop
 8003332:	3728      	adds	r7, #40	; 0x28
 8003334:	46bd      	mov	sp, r7
 8003336:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800333a:	bf00      	nop
 800333c:	0800e204 	.word	0x0800e204
 8003340:	2000047c 	.word	0x2000047c
 8003344:	0800e168 	.word	0x0800e168
 8003348:	20000570 	.word	0x20000570
 800334c:	0800e220 	.word	0x0800e220
 8003350:	0800e23c 	.word	0x0800e23c

08003354 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003354:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003358:	b087      	sub	sp, #28
 800335a:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800335c:	f001 f838 	bl	80043d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003360:	f000 f9b8 	bl	80036d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003364:	f7fe fb12 	bl	800198c <MX_GPIO_Init>
  MX_DMA_Init();
 8003368:	f7fe face 	bl	8001908 <MX_DMA_Init>
  MX_ADC1_Init();
 800336c:	f7fd fc6c 	bl	8000c48 <MX_ADC1_Init>
  MX_ADC3_Init();
 8003370:	f7fd fcfc 	bl	8000d6c <MX_ADC3_Init>
  MX_ADC4_Init();
 8003374:	f7fd fd8e 	bl	8000e94 <MX_ADC4_Init>
  MX_CAN_Init();
 8003378:	f7fe f976 	bl	8001668 <MX_CAN_Init>
  MX_SPI1_Init();
 800337c:	f000 fa12 	bl	80037a4 <MX_SPI1_Init>
  MX_TIM2_Init();
 8003380:	f000 fc48 	bl	8003c14 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003384:	f000 fca0 	bl	8003cc8 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8003388:	f000 fe44 	bl	8004014 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 800338c:	f000 fd02 	bl	8003d94 <MX_TIM4_Init>
  MX_TIM1_Init();
 8003390:	f000 fbec 	bl	8003b6c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  powerOutputDisable();
 8003394:	f7fe fb9a 	bl	8001acc <powerOutputDisable>

  mouseLedEnable();
 8003398:	f7fe fba4 	bl	8001ae4 <mouseLedEnable>
  HAL_Delay(100);
 800339c:	2064      	movs	r0, #100	; 0x64
 800339e:	f001 f87d 	bl	800449c <HAL_Delay>
  mouseLedDisable();
 80033a2:	f7fe fba9 	bl	8001af8 <mouseLedDisable>

  setChargingLedHigh();
 80033a6:	f7fe fc11 	bl	8001bcc <setChargingLedHigh>
  setCanEnCmdLedHigh();
 80033aa:	f7fe fbf7 	bl	8001b9c <setCanEnCmdLedHigh>
  setHVWarningLedHigh();
 80033ae:	f7fe fbdd 	bl	8001b6c <setHVWarningLedHigh>
  setOutSwLedHigh();
 80033b2:	f7fe fbc3 	bl	8001b3c <setOutSwLedHigh>
  setErrorLedHigh();
 80033b6:	f7fe fba9 	bl	8001b0c <setErrorLedHigh>

  p("\n\nstart ORION BOOST v4\n\n");
 80033ba:	48b0      	ldr	r0, [pc, #704]	; (800367c <main+0x328>)
 80033bc:	f000 ff2e 	bl	800421c <p>

  HAL_TIM_Base_Start(&htim1);
 80033c0:	48af      	ldr	r0, [pc, #700]	; (8003680 <main+0x32c>)
 80033c2:	f005 fcdf 	bl	8008d84 <HAL_TIM_Base_Start>

  // 1000ms -> 7400cnt
  // 7.4cnt per 1ms

  // kick
  HAL_TIM_PWM_Init(&htim3);
 80033c6:	48af      	ldr	r0, [pc, #700]	; (8003684 <main+0x330>)
 80033c8:	f005 fd3e 	bl	8008e48 <HAL_TIM_PWM_Init>
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80033cc:	4bad      	ldr	r3, [pc, #692]	; (8003684 <main+0x330>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2200      	movs	r2, #0
 80033d2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80033d4:	4bab      	ldr	r3, [pc, #684]	; (8003684 <main+0x330>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2200      	movs	r2, #0
 80033da:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_AUTORELOAD(&htim3, TIM_KICK_PERI);
 80033dc:	4ba9      	ldr	r3, [pc, #676]	; (8003684 <main+0x330>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80033e4:	62da      	str	r2, [r3, #44]	; 0x2c
 80033e6:	4ba7      	ldr	r3, [pc, #668]	; (8003684 <main+0x330>)
 80033e8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80033ec:	60da      	str	r2, [r3, #12]
  __HAL_TIM_SET_AUTORELOAD(&htim3, TIM_KICK_PERI);
 80033ee:	4ba5      	ldr	r3, [pc, #660]	; (8003684 <main+0x330>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80033f6:	62da      	str	r2, [r3, #44]	; 0x2c
 80033f8:	4ba2      	ldr	r3, [pc, #648]	; (8003684 <main+0x330>)
 80033fa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80033fe:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8003400:	2100      	movs	r1, #0
 8003402:	48a0      	ldr	r0, [pc, #640]	; (8003684 <main+0x330>)
 8003404:	f005 fd78 	bl	8008ef8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8003408:	2104      	movs	r1, #4
 800340a:	489e      	ldr	r0, [pc, #632]	; (8003684 <main+0x330>)
 800340c:	f005 fd74 	bl	8008ef8 <HAL_TIM_PWM_Start>

  // boost
  HAL_TIM_PWM_Init(&htim2);
 8003410:	489d      	ldr	r0, [pc, #628]	; (8003688 <main+0x334>)
 8003412:	f005 fd19 	bl	8008e48 <HAL_TIM_PWM_Init>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8003416:	4b9c      	ldr	r3, [pc, #624]	; (8003688 <main+0x334>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2200      	movs	r2, #0
 800341c:	641a      	str	r2, [r3, #64]	; 0x40
  __HAL_TIM_SET_AUTORELOAD(&htim2, 1000);
 800341e:	4b9a      	ldr	r3, [pc, #616]	; (8003688 <main+0x334>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003426:	62da      	str	r2, [r3, #44]	; 0x2c
 8003428:	4b97      	ldr	r3, [pc, #604]	; (8003688 <main+0x334>)
 800342a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800342e:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8003430:	210c      	movs	r1, #12
 8003432:	4895      	ldr	r0, [pc, #596]	; (8003688 <main+0x334>)
 8003434:	f005 fd60 	bl	8008ef8 <HAL_TIM_PWM_Start>

  // GD negative PS
  HAL_TIM_PWM_Init(&htim4);
 8003438:	4894      	ldr	r0, [pc, #592]	; (800368c <main+0x338>)
 800343a:	f005 fd05 	bl	8008e48 <HAL_TIM_PWM_Init>
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 1000);
 800343e:	4b93      	ldr	r3, [pc, #588]	; (800368c <main+0x338>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003446:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_AUTORELOAD(&htim4, 2000);
 8003448:	4b90      	ldr	r3, [pc, #576]	; (800368c <main+0x338>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003450:	62da      	str	r2, [r3, #44]	; 0x2c
 8003452:	4b8e      	ldr	r3, [pc, #568]	; (800368c <main+0x338>)
 8003454:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003458:	60da      	str	r2, [r3, #12]
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800345a:	2104      	movs	r1, #4
 800345c:	488b      	ldr	r0, [pc, #556]	; (800368c <main+0x338>)
 800345e:	f005 fd4b 	bl	8008ef8 <HAL_TIM_PWM_Start>
  HAL_Delay(100);
 8003462:	2064      	movs	r0, #100	; 0x64
 8003464:	f001 f81a 	bl	800449c <HAL_Delay>
  // wait charging

  // can init
  CAN_Filter_Init();
 8003468:	f7fe f980 	bl	800176c <CAN_Filter_Init>
  HAL_CAN_Start(&hcan);
 800346c:	4888      	ldr	r0, [pc, #544]	; (8003690 <main+0x33c>)
 800346e:	f002 fa6a 	bl	8005946 <HAL_CAN_Start>

  setbuf(stdout, NULL);
 8003472:	4b88      	ldr	r3, [pc, #544]	; (8003694 <main+0x340>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	2100      	movs	r1, #0
 800347a:	4618      	mov	r0, r3
 800347c:	f008 fa96 	bl	800b9ac <setbuf>

  HAL_UART_Init(&huart1);
 8003480:	4885      	ldr	r0, [pc, #532]	; (8003698 <main+0x344>)
 8003482:	f006 fcbd 	bl	8009e00 <HAL_UART_Init>

  HAL_ADC_Start(&hadc1);
 8003486:	4885      	ldr	r0, [pc, #532]	; (800369c <main+0x348>)
 8003488:	f001 fa0c 	bl	80048a4 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 800348c:	4884      	ldr	r0, [pc, #528]	; (80036a0 <main+0x34c>)
 800348e:	f001 fa09 	bl	80048a4 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc4);
 8003492:	4884      	ldr	r0, [pc, #528]	; (80036a4 <main+0x350>)
 8003494:	f001 fa06 	bl	80048a4 <HAL_ADC_Start>

  if (is_connect_ADNS3080()) {
 8003498:	f7fd fee2 	bl	8001260 <is_connect_ADNS3080>
 800349c:	4603      	mov	r3, r0
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d00b      	beq.n	80034ba <main+0x166>
    p("ADNS3080 OK!\n");
 80034a2:	4881      	ldr	r0, [pc, #516]	; (80036a8 <main+0x354>)
 80034a4:	f000 feba 	bl	800421c <p>
    while (1) {
      /* code */
    }
  }

  init_ADNS3080(true);
 80034a8:	2001      	movs	r0, #1
 80034aa:	f7fd ff07 	bl	80012bc <init_ADNS3080>

  if (isPushedUserSw1()) {
 80034ae:	f7fe fba5 	bl	8001bfc <isPushedUserSw1>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d045      	beq.n	8003544 <main+0x1f0>
 80034b8:	e003      	b.n	80034c2 <main+0x16e>
    p("ADNS3080 not found...\n");
 80034ba:	487c      	ldr	r0, [pc, #496]	; (80036ac <main+0x358>)
 80034bc:	f000 feae 	bl	800421c <p>
    while (1) {
 80034c0:	e7fe      	b.n	80034c0 <main+0x16c>
    mouseLedEnable();
 80034c2:	f7fe fb0f 	bl	8001ae4 <mouseLedEnable>

    while (true) {
      // frame_print_ADNS3080();
      HAL_Delay(1);
 80034c6:	2001      	movs	r0, #1
 80034c8:	f000 ffe8 	bl	800449c <HAL_Delay>

      update_ADNS3080();
 80034cc:	f7fd ff58 	bl	8001380 <update_ADNS3080>
      p("Xv, %+3d, Yv, %+3d, QL, %4d, PosX, %5.3f, PosY, %5.3f\n", get_DeltaX_ADNS3080(), get_DeltaY_ADNS3080(), get_Qualty_ADNS3080(),(float)get_X_ADNS3080() / 1000 ,(float)get_Y_ADNS3080()/1000 );
 80034d0:	f7fd fff2 	bl	80014b8 <get_DeltaX_ADNS3080>
 80034d4:	4603      	mov	r3, r0
 80034d6:	461e      	mov	r6, r3
 80034d8:	f7fd fffa 	bl	80014d0 <get_DeltaY_ADNS3080>
 80034dc:	4603      	mov	r3, r0
 80034de:	4698      	mov	r8, r3
 80034e0:	f7fe f802 	bl	80014e8 <get_Qualty_ADNS3080>
 80034e4:	4603      	mov	r3, r0
 80034e6:	4699      	mov	r9, r3
 80034e8:	f7fe f80a 	bl	8001500 <get_X_ADNS3080>
 80034ec:	ee07 0a90 	vmov	s15, r0
 80034f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80034f4:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 80036b0 <main+0x35c>
 80034f8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80034fc:	ee16 0a90 	vmov	r0, s13
 8003500:	f7fd f822 	bl	8000548 <__aeabi_f2d>
 8003504:	4604      	mov	r4, r0
 8003506:	460d      	mov	r5, r1
 8003508:	f7fe f806 	bl	8001518 <get_Y_ADNS3080>
 800350c:	ee07 0a90 	vmov	s15, r0
 8003510:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003514:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80036b0 <main+0x35c>
 8003518:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800351c:	ee16 0a90 	vmov	r0, s13
 8003520:	f7fd f812 	bl	8000548 <__aeabi_f2d>
 8003524:	4602      	mov	r2, r0
 8003526:	460b      	mov	r3, r1
 8003528:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800352c:	e9cd 4500 	strd	r4, r5, [sp]
 8003530:	464b      	mov	r3, r9
 8003532:	4642      	mov	r2, r8
 8003534:	4631      	mov	r1, r6
 8003536:	485f      	ldr	r0, [pc, #380]	; (80036b4 <main+0x360>)
 8003538:	f000 fe70 	bl	800421c <p>
      HAL_Delay(10);
 800353c:	200a      	movs	r0, #10
 800353e:	f000 ffad 	bl	800449c <HAL_Delay>
      HAL_Delay(1);
 8003542:	e7c0      	b.n	80034c6 <main+0x172>
    }
  }
  if (isPushedUserSw2()) {
 8003544:	f7fe fb6c 	bl	8001c20 <isPushedUserSw2>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d007      	beq.n	800355e <main+0x20a>

    mouseLedEnable();
 800354e:	f7fe fac9 	bl	8001ae4 <mouseLedEnable>
    while (true) {
      frame_print_ADNS3080();
 8003552:	f7fe f815 	bl	8001580 <frame_print_ADNS3080>
      HAL_Delay(100);
 8003556:	2064      	movs	r0, #100	; 0x64
 8003558:	f000 ffa0 	bl	800449c <HAL_Delay>
      frame_print_ADNS3080();
 800355c:	e7f9      	b.n	8003552 <main+0x1fe>
      // p("\n\n%+3d %+3d %4d\n\n", get_DeltaX_ADNS3080(), get_DeltaY_ADNS3080(),
      // get_Qualty_ADNS3080()); HAL_Delay(100);
    }
  }

  setTargetVoltage(150);
 800355e:	ed9f 0a56 	vldr	s0, [pc, #344]	; 80036b8 <main+0x364>
 8003562:	f7fe fb6f 	bl	8001c44 <setTargetVoltage>
  peak.batt_v_min = 30;
 8003566:	4b55      	ldr	r3, [pc, #340]	; (80036bc <main+0x368>)
 8003568:	4a55      	ldr	r2, [pc, #340]	; (80036c0 <main+0x36c>)
 800356a:	601a      	str	r2, [r3, #0]
  peak.gd_16m_min = -10;
 800356c:	4b53      	ldr	r3, [pc, #332]	; (80036bc <main+0x368>)
 800356e:	4a55      	ldr	r2, [pc, #340]	; (80036c4 <main+0x370>)
 8003570:	60da      	str	r2, [r3, #12]
  peak.gd_16p_min = 20;
 8003572:	4b52      	ldr	r3, [pc, #328]	; (80036bc <main+0x368>)
 8003574:	4a54      	ldr	r2, [pc, #336]	; (80036c8 <main+0x374>)
 8003576:	609a      	str	r2, [r3, #8]

  connectionTest();
 8003578:	f7ff fae0 	bl	8002b3c <connectionTest>

  uint8_t mouse_read_cnt = 0;
 800357c:	2300      	movs	r3, #0
 800357e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN WHILE */
  while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    mouse_read_cnt++;
 8003580:	79fb      	ldrb	r3, [r7, #7]
 8003582:	3301      	adds	r3, #1
 8003584:	71fb      	strb	r3, [r7, #7]
    if (mouse_read_cnt > 10){
 8003586:	79fb      	ldrb	r3, [r7, #7]
 8003588:	2b0a      	cmp	r3, #10
 800358a:	d914      	bls.n	80035b6 <main+0x262>
      mouse_read_cnt = 0;
 800358c:	2300      	movs	r3, #0
 800358e:	71fb      	strb	r3, [r7, #7]

      update_ADNS3080();
 8003590:	f7fd fef6 	bl	8001380 <update_ADNS3080>
      sendCanMouse(get_DeltaX_ADNS3080(), get_DeltaY_ADNS3080(), get_Qualty_ADNS3080());
 8003594:	f7fd ff90 	bl	80014b8 <get_DeltaX_ADNS3080>
 8003598:	4603      	mov	r3, r0
 800359a:	b21c      	sxth	r4, r3
 800359c:	f7fd ff98 	bl	80014d0 <get_DeltaY_ADNS3080>
 80035a0:	4603      	mov	r3, r0
 80035a2:	b21d      	sxth	r5, r3
 80035a4:	f7fd ffa0 	bl	80014e8 <get_Qualty_ADNS3080>
 80035a8:	4603      	mov	r3, r0
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	461a      	mov	r2, r3
 80035ae:	4629      	mov	r1, r5
 80035b0:	4620      	mov	r0, r4
 80035b2:	f7fe f943 	bl	800183c <sendCanMouse>
    }

    // wait 2ms cycle
    stat.system_loop_cnt = htim1.Instance->CNT;
 80035b6:	4b32      	ldr	r3, [pc, #200]	; (8003680 <main+0x32c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035bc:	4a43      	ldr	r2, [pc, #268]	; (80036cc <main+0x378>)
 80035be:	6113      	str	r3, [r2, #16]
    while (htim1.Instance->CNT < 2000) {
 80035c0:	bf00      	nop
 80035c2:	4b2f      	ldr	r3, [pc, #188]	; (8003680 <main+0x32c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80035cc:	d3f9      	bcc.n	80035c2 <main+0x26e>
    }
    htim1.Instance->CNT = htim1.Instance->CNT - 1000;
 80035ce:	4b2c      	ldr	r3, [pc, #176]	; (8003680 <main+0x32c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80035d4:	4b2a      	ldr	r3, [pc, #168]	; (8003680 <main+0x32c>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f5a2 727a 	sub.w	r2, r2, #1000	; 0x3e8
 80035dc:	625a      	str	r2, [r3, #36]	; 0x24

    updateADCs();
 80035de:	f7fe fc2f 	bl	8001e40 <updateADCs>
    protecter();
 80035e2:	f7fe fe57 	bl	8002294 <protecter>
    userInterface();
 80035e6:	f7ff f939 	bl	800285c <userInterface>

    // power SW control (timeout)
    if (power_cmd.sw_enable_cnt > 0) {
 80035ea:	4b39      	ldr	r3, [pc, #228]	; (80036d0 <main+0x37c>)
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	dd0a      	ble.n	8003608 <main+0x2b4>
      power_cmd.sw_enable_cnt -= 1;
 80035f2:	4b37      	ldr	r3, [pc, #220]	; (80036d0 <main+0x37c>)
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	3b01      	subs	r3, #1
 80035f8:	4a35      	ldr	r2, [pc, #212]	; (80036d0 <main+0x37c>)
 80035fa:	60d3      	str	r3, [r2, #12]
      setCanEnCmdLedHigh();
 80035fc:	f7fe face 	bl	8001b9c <setCanEnCmdLedHigh>
      stat.power_enabled = true;
 8003600:	4b32      	ldr	r3, [pc, #200]	; (80036cc <main+0x378>)
 8003602:	2201      	movs	r2, #1
 8003604:	731a      	strb	r2, [r3, #12]
 8003606:	e004      	b.n	8003612 <main+0x2be>
    } else {
      setCanEnCmdLedLow();
 8003608:	f7fe fad4 	bl	8001bb4 <setCanEnCmdLedLow>
      stat.power_enabled = false;
 800360c:	4b2f      	ldr	r3, [pc, #188]	; (80036cc <main+0x378>)
 800360e:	2200      	movs	r2, #0
 8003610:	731a      	strb	r2, [r3, #12]
    }

    // stop control
    if (stat.error || !stat.power_enabled) {
 8003612:	4b2e      	ldr	r3, [pc, #184]	; (80036cc <main+0x378>)
 8003614:	89db      	ldrh	r3, [r3, #14]
 8003616:	b29b      	uxth	r3, r3
 8003618:	2b00      	cmp	r3, #0
 800361a:	d107      	bne.n	800362c <main+0x2d8>
 800361c:	4b2b      	ldr	r3, [pc, #172]	; (80036cc <main+0x378>)
 800361e:	7b1b      	ldrb	r3, [r3, #12]
 8003620:	b2db      	uxtb	r3, r3
 8003622:	f083 0301 	eor.w	r3, r3, #1
 8003626:	b2db      	uxtb	r3, r3
 8003628:	2b00      	cmp	r3, #0
 800362a:	d01a      	beq.n	8003662 <main+0x30e>
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800362c:	4b15      	ldr	r3, [pc, #84]	; (8003684 <main+0x330>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2200      	movs	r2, #0
 8003632:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8003634:	4b13      	ldr	r3, [pc, #76]	; (8003684 <main+0x330>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2200      	movs	r2, #0
 800363a:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 800363c:	4b12      	ldr	r3, [pc, #72]	; (8003688 <main+0x334>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2200      	movs	r2, #0
 8003642:	641a      	str	r2, [r3, #64]	; 0x40
      powerOutputDisable();
 8003644:	f7fe fa42 	bl	8001acc <powerOutputDisable>
      setErrorLedHigh();
 8003648:	f7fe fa60 	bl	8001b0c <setErrorLedHigh>
      setOutSwLedLow();
 800364c:	f7fe fa82 	bl	8001b54 <setOutSwLedLow>
      mouseLedDisable();
 8003650:	f7fe fa52 	bl	8001af8 <mouseLedDisable>
      stat.boost_cnt = 0;
 8003654:	4b1d      	ldr	r3, [pc, #116]	; (80036cc <main+0x378>)
 8003656:	2200      	movs	r2, #0
 8003658:	609a      	str	r2, [r3, #8]
      stat.kick_cnt = 0;
 800365a:	4b1c      	ldr	r3, [pc, #112]	; (80036cc <main+0x378>)
 800365c:	2200      	movs	r2, #0
 800365e:	605a      	str	r2, [r3, #4]
      continue;
 8003660:	e00b      	b.n	800367a <main+0x326>
    } else {
        mouseLedEnable();
 8003662:	f7fe fa3f 	bl	8001ae4 <mouseLedEnable>
      setOutSwLedHigh();
 8003666:	f7fe fa69 	bl	8001b3c <setOutSwLedHigh>
      setErrorLedLow();
 800366a:	f7fe fa5b 	bl	8001b24 <setErrorLedLow>
      powerOutputEnable();
 800366e:	f7fe fa21 	bl	8001ab4 <powerOutputEnable>
    }

    kickControl();
 8003672:	f7ff f8ab 	bl	80027cc <kickControl>
    boostControl();
 8003676:	f7fe ffd7 	bl	8002628 <boostControl>
    mouse_read_cnt++;
 800367a:	e781      	b.n	8003580 <main+0x22c>
 800367c:	0800e25c 	.word	0x0800e25c
 8003680:	20000524 	.word	0x20000524
 8003684:	200005bc 	.word	0x200005bc
 8003688:	20000570 	.word	0x20000570
 800368c:	20000608 	.word	0x20000608
 8003690:	200003ec 	.word	0x200003ec
 8003694:	20000068 	.word	0x20000068
 8003698:	20000654 	.word	0x20000654
 800369c:	200001f4 	.word	0x200001f4
 80036a0:	20000244 	.word	0x20000244
 80036a4:	20000294 	.word	0x20000294
 80036a8:	0800e278 	.word	0x0800e278
 80036ac:	0800e288 	.word	0x0800e288
 80036b0:	447a0000 	.word	0x447a0000
 80036b4:	0800e2a0 	.word	0x0800e2a0
 80036b8:	43160000 	.word	0x43160000
 80036bc:	2000049c 	.word	0x2000049c
 80036c0:	41f00000 	.word	0x41f00000
 80036c4:	c1200000 	.word	0xc1200000
 80036c8:	41a00000 	.word	0x41a00000
 80036cc:	20000464 	.word	0x20000464
 80036d0:	20000440 	.word	0x20000440

080036d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b09e      	sub	sp, #120	; 0x78
 80036d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80036da:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80036de:	2228      	movs	r2, #40	; 0x28
 80036e0:	2100      	movs	r1, #0
 80036e2:	4618      	mov	r0, r3
 80036e4:	f008 fa7c 	bl	800bbe0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80036e8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80036ec:	2200      	movs	r2, #0
 80036ee:	601a      	str	r2, [r3, #0]
 80036f0:	605a      	str	r2, [r3, #4]
 80036f2:	609a      	str	r2, [r3, #8]
 80036f4:	60da      	str	r2, [r3, #12]
 80036f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80036f8:	463b      	mov	r3, r7
 80036fa:	223c      	movs	r2, #60	; 0x3c
 80036fc:	2100      	movs	r1, #0
 80036fe:	4618      	mov	r0, r3
 8003700:	f008 fa6e 	bl	800bbe0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003704:	2301      	movs	r3, #1
 8003706:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003708:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800370c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800370e:	2300      	movs	r3, #0
 8003710:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003712:	2301      	movs	r3, #1
 8003714:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003716:	2302      	movs	r3, #2
 8003718:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800371a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800371e:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003720:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8003724:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003726:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800372a:	4618      	mov	r0, r3
 800372c:	f003 fa7c 	bl	8006c28 <HAL_RCC_OscConfig>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8003736:	f000 f830 	bl	800379a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800373a:	230f      	movs	r3, #15
 800373c:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800373e:	2302      	movs	r3, #2
 8003740:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003742:	2300      	movs	r3, #0
 8003744:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003746:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800374a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800374c:	2300      	movs	r3, #0
 800374e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003750:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003754:	2102      	movs	r1, #2
 8003756:	4618      	mov	r0, r3
 8003758:	f004 faa4 	bl	8007ca4 <HAL_RCC_ClockConfig>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d001      	beq.n	8003766 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8003762:	f000 f81a 	bl	800379a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM1
 8003766:	f241 1381 	movw	r3, #4481	; 0x1181
 800376a:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800376c:	2300      	movs	r3, #0
 800376e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8003770:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003774:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8003776:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800377a:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 800377c:	2300      	movs	r3, #0
 800377e:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003780:	463b      	mov	r3, r7
 8003782:	4618      	mov	r0, r3
 8003784:	f004 fcc4 	bl	8008110 <HAL_RCCEx_PeriphCLKConfig>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800378e:	f000 f804 	bl	800379a <Error_Handler>
  }
}
 8003792:	bf00      	nop
 8003794:	3778      	adds	r7, #120	; 0x78
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800379a:	b480      	push	{r7}
 800379c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800379e:	b672      	cpsid	i
}
 80037a0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 80037a2:	e7fe      	b.n	80037a2 <Error_Handler+0x8>

080037a4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80037a8:	4b1b      	ldr	r3, [pc, #108]	; (8003818 <MX_SPI1_Init+0x74>)
 80037aa:	4a1c      	ldr	r2, [pc, #112]	; (800381c <MX_SPI1_Init+0x78>)
 80037ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80037ae:	4b1a      	ldr	r3, [pc, #104]	; (8003818 <MX_SPI1_Init+0x74>)
 80037b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80037b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80037b6:	4b18      	ldr	r3, [pc, #96]	; (8003818 <MX_SPI1_Init+0x74>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80037bc:	4b16      	ldr	r3, [pc, #88]	; (8003818 <MX_SPI1_Init+0x74>)
 80037be:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80037c2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80037c4:	4b14      	ldr	r3, [pc, #80]	; (8003818 <MX_SPI1_Init+0x74>)
 80037c6:	2202      	movs	r2, #2
 80037c8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80037ca:	4b13      	ldr	r3, [pc, #76]	; (8003818 <MX_SPI1_Init+0x74>)
 80037cc:	2201      	movs	r2, #1
 80037ce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80037d0:	4b11      	ldr	r3, [pc, #68]	; (8003818 <MX_SPI1_Init+0x74>)
 80037d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80037d8:	4b0f      	ldr	r3, [pc, #60]	; (8003818 <MX_SPI1_Init+0x74>)
 80037da:	2228      	movs	r2, #40	; 0x28
 80037dc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80037de:	4b0e      	ldr	r3, [pc, #56]	; (8003818 <MX_SPI1_Init+0x74>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80037e4:	4b0c      	ldr	r3, [pc, #48]	; (8003818 <MX_SPI1_Init+0x74>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037ea:	4b0b      	ldr	r3, [pc, #44]	; (8003818 <MX_SPI1_Init+0x74>)
 80037ec:	2200      	movs	r2, #0
 80037ee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80037f0:	4b09      	ldr	r3, [pc, #36]	; (8003818 <MX_SPI1_Init+0x74>)
 80037f2:	2207      	movs	r2, #7
 80037f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80037f6:	4b08      	ldr	r3, [pc, #32]	; (8003818 <MX_SPI1_Init+0x74>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80037fc:	4b06      	ldr	r3, [pc, #24]	; (8003818 <MX_SPI1_Init+0x74>)
 80037fe:	2200      	movs	r2, #0
 8003800:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003802:	4805      	ldr	r0, [pc, #20]	; (8003818 <MX_SPI1_Init+0x74>)
 8003804:	f004 fe34 	bl	8008470 <HAL_SPI_Init>
 8003808:	4603      	mov	r3, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d001      	beq.n	8003812 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800380e:	f7ff ffc4 	bl	800379a <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003812:	bf00      	nop
 8003814:	bd80      	pop	{r7, pc}
 8003816:	bf00      	nop
 8003818:	200004bc 	.word	0x200004bc
 800381c:	40013000 	.word	0x40013000

08003820 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b08a      	sub	sp, #40	; 0x28
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003828:	f107 0314 	add.w	r3, r7, #20
 800382c:	2200      	movs	r2, #0
 800382e:	601a      	str	r2, [r3, #0]
 8003830:	605a      	str	r2, [r3, #4]
 8003832:	609a      	str	r2, [r3, #8]
 8003834:	60da      	str	r2, [r3, #12]
 8003836:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4a17      	ldr	r2, [pc, #92]	; (800389c <HAL_SPI_MspInit+0x7c>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d127      	bne.n	8003892 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003842:	4b17      	ldr	r3, [pc, #92]	; (80038a0 <HAL_SPI_MspInit+0x80>)
 8003844:	699b      	ldr	r3, [r3, #24]
 8003846:	4a16      	ldr	r2, [pc, #88]	; (80038a0 <HAL_SPI_MspInit+0x80>)
 8003848:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800384c:	6193      	str	r3, [r2, #24]
 800384e:	4b14      	ldr	r3, [pc, #80]	; (80038a0 <HAL_SPI_MspInit+0x80>)
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003856:	613b      	str	r3, [r7, #16]
 8003858:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800385a:	4b11      	ldr	r3, [pc, #68]	; (80038a0 <HAL_SPI_MspInit+0x80>)
 800385c:	695b      	ldr	r3, [r3, #20]
 800385e:	4a10      	ldr	r2, [pc, #64]	; (80038a0 <HAL_SPI_MspInit+0x80>)
 8003860:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003864:	6153      	str	r3, [r2, #20]
 8003866:	4b0e      	ldr	r3, [pc, #56]	; (80038a0 <HAL_SPI_MspInit+0x80>)
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800386e:	60fb      	str	r3, [r7, #12]
 8003870:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003872:	2338      	movs	r3, #56	; 0x38
 8003874:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003876:	2302      	movs	r3, #2
 8003878:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800387a:	2300      	movs	r3, #0
 800387c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800387e:	2303      	movs	r3, #3
 8003880:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003882:	2305      	movs	r3, #5
 8003884:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003886:	f107 0314 	add.w	r3, r7, #20
 800388a:	4619      	mov	r1, r3
 800388c:	4805      	ldr	r0, [pc, #20]	; (80038a4 <HAL_SPI_MspInit+0x84>)
 800388e:	f003 f821 	bl	80068d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003892:	bf00      	nop
 8003894:	3728      	adds	r7, #40	; 0x28
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	40013000 	.word	0x40013000
 80038a0:	40021000 	.word	0x40021000
 80038a4:	48000400 	.word	0x48000400

080038a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038ae:	4b0f      	ldr	r3, [pc, #60]	; (80038ec <HAL_MspInit+0x44>)
 80038b0:	699b      	ldr	r3, [r3, #24]
 80038b2:	4a0e      	ldr	r2, [pc, #56]	; (80038ec <HAL_MspInit+0x44>)
 80038b4:	f043 0301 	orr.w	r3, r3, #1
 80038b8:	6193      	str	r3, [r2, #24]
 80038ba:	4b0c      	ldr	r3, [pc, #48]	; (80038ec <HAL_MspInit+0x44>)
 80038bc:	699b      	ldr	r3, [r3, #24]
 80038be:	f003 0301 	and.w	r3, r3, #1
 80038c2:	607b      	str	r3, [r7, #4]
 80038c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038c6:	4b09      	ldr	r3, [pc, #36]	; (80038ec <HAL_MspInit+0x44>)
 80038c8:	69db      	ldr	r3, [r3, #28]
 80038ca:	4a08      	ldr	r2, [pc, #32]	; (80038ec <HAL_MspInit+0x44>)
 80038cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038d0:	61d3      	str	r3, [r2, #28]
 80038d2:	4b06      	ldr	r3, [pc, #24]	; (80038ec <HAL_MspInit+0x44>)
 80038d4:	69db      	ldr	r3, [r3, #28]
 80038d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038da:	603b      	str	r3, [r7, #0]
 80038dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80038de:	bf00      	nop
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	40021000 	.word	0x40021000

080038f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80038f4:	e7fe      	b.n	80038f4 <NMI_Handler+0x4>

080038f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038f6:	b480      	push	{r7}
 80038f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038fa:	e7fe      	b.n	80038fa <HardFault_Handler+0x4>

080038fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003900:	e7fe      	b.n	8003900 <MemManage_Handler+0x4>

08003902 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003902:	b480      	push	{r7}
 8003904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003906:	e7fe      	b.n	8003906 <BusFault_Handler+0x4>

08003908 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800390c:	e7fe      	b.n	800390c <UsageFault_Handler+0x4>

0800390e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800390e:	b480      	push	{r7}
 8003910:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003912:	bf00      	nop
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800391c:	b480      	push	{r7}
 800391e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003920:	bf00      	nop
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr

0800392a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800392a:	b480      	push	{r7}
 800392c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800392e:	bf00      	nop
 8003930:	46bd      	mov	sp, r7
 8003932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003936:	4770      	bx	lr

08003938 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800393c:	f000 fd8e 	bl	800445c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003940:	bf00      	nop
 8003942:	bd80      	pop	{r7, pc}

08003944 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003948:	4802      	ldr	r0, [pc, #8]	; (8003954 <DMA1_Channel1_IRQHandler+0x10>)
 800394a:	f002 feb5 	bl	80066b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800394e:	bf00      	nop
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	200002e4 	.word	0x200002e4

08003958 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800395c:	4802      	ldr	r0, [pc, #8]	; (8003968 <DMA1_Channel4_IRQHandler+0x10>)
 800395e:	f002 feab 	bl	80066b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8003962:	bf00      	nop
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	200006dc 	.word	0x200006dc

0800396c <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8003970:	4802      	ldr	r0, [pc, #8]	; (800397c <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8003972:	f002 fa44 	bl	8005dfe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8003976:	bf00      	nop
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	200003ec 	.word	0x200003ec

08003980 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003984:	4802      	ldr	r0, [pc, #8]	; (8003990 <USART1_IRQHandler+0x10>)
 8003986:	f006 fb05 	bl	8009f94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800398a:	bf00      	nop
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	20000654 	.word	0x20000654

08003994 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 8003998:	4802      	ldr	r0, [pc, #8]	; (80039a4 <DMA2_Channel2_IRQHandler+0x10>)
 800399a:	f002 fe8d 	bl	80066b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 800399e:	bf00      	nop
 80039a0:	bd80      	pop	{r7, pc}
 80039a2:	bf00      	nop
 80039a4:	2000036c 	.word	0x2000036c

080039a8 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80039ac:	4802      	ldr	r0, [pc, #8]	; (80039b8 <DMA2_Channel5_IRQHandler+0x10>)
 80039ae:	f002 fe83 	bl	80066b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 80039b2:	bf00      	nop
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	20000328 	.word	0x20000328

080039bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80039bc:	b480      	push	{r7}
 80039be:	af00      	add	r7, sp, #0
	return 1;
 80039c0:	2301      	movs	r3, #1
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr

080039cc <_kill>:

int _kill(int pid, int sig)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b082      	sub	sp, #8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
 80039d4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80039d6:	f008 f955 	bl	800bc84 <__errno>
 80039da:	4603      	mov	r3, r0
 80039dc:	2216      	movs	r2, #22
 80039de:	601a      	str	r2, [r3, #0]
	return -1;
 80039e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3708      	adds	r7, #8
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <_exit>:

void _exit (int status)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b082      	sub	sp, #8
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80039f4:	f04f 31ff 	mov.w	r1, #4294967295
 80039f8:	6878      	ldr	r0, [r7, #4]
 80039fa:	f7ff ffe7 	bl	80039cc <_kill>
	while (1) {}		/* Make sure we hang here */
 80039fe:	e7fe      	b.n	80039fe <_exit+0x12>

08003a00 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b086      	sub	sp, #24
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	617b      	str	r3, [r7, #20]
 8003a10:	e00a      	b.n	8003a28 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003a12:	f3af 8000 	nop.w
 8003a16:	4601      	mov	r1, r0
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	1c5a      	adds	r2, r3, #1
 8003a1c:	60ba      	str	r2, [r7, #8]
 8003a1e:	b2ca      	uxtb	r2, r1
 8003a20:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	3301      	adds	r3, #1
 8003a26:	617b      	str	r3, [r7, #20]
 8003a28:	697a      	ldr	r2, [r7, #20]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	dbf0      	blt.n	8003a12 <_read+0x12>
	}

return len;
 8003a30:	687b      	ldr	r3, [r7, #4]
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3718      	adds	r7, #24
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}

08003a3a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a3a:	b580      	push	{r7, lr}
 8003a3c:	b086      	sub	sp, #24
 8003a3e:	af00      	add	r7, sp, #0
 8003a40:	60f8      	str	r0, [r7, #12]
 8003a42:	60b9      	str	r1, [r7, #8]
 8003a44:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a46:	2300      	movs	r3, #0
 8003a48:	617b      	str	r3, [r7, #20]
 8003a4a:	e009      	b.n	8003a60 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	1c5a      	adds	r2, r3, #1
 8003a50:	60ba      	str	r2, [r7, #8]
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	4618      	mov	r0, r3
 8003a56:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	617b      	str	r3, [r7, #20]
 8003a60:	697a      	ldr	r2, [r7, #20]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	429a      	cmp	r2, r3
 8003a66:	dbf1      	blt.n	8003a4c <_write+0x12>
	}
	return len;
 8003a68:	687b      	ldr	r3, [r7, #4]
}
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3718      	adds	r7, #24
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}

08003a72 <_close>:

int _close(int file)
{
 8003a72:	b480      	push	{r7}
 8003a74:	b083      	sub	sp, #12
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
	return -1;
 8003a7a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	370c      	adds	r7, #12
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr

08003a8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a8a:	b480      	push	{r7}
 8003a8c:	b083      	sub	sp, #12
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	6078      	str	r0, [r7, #4]
 8003a92:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a9a:	605a      	str	r2, [r3, #4]
	return 0;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	370c      	adds	r7, #12
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr

08003aaa <_isatty>:

int _isatty(int file)
{
 8003aaa:	b480      	push	{r7}
 8003aac:	b083      	sub	sp, #12
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	6078      	str	r0, [r7, #4]
	return 1;
 8003ab2:	2301      	movs	r3, #1
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	370c      	adds	r7, #12
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b085      	sub	sp, #20
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
	return 0;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3714      	adds	r7, #20
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
	...

08003adc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b086      	sub	sp, #24
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ae4:	4a14      	ldr	r2, [pc, #80]	; (8003b38 <_sbrk+0x5c>)
 8003ae6:	4b15      	ldr	r3, [pc, #84]	; (8003b3c <_sbrk+0x60>)
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003af0:	4b13      	ldr	r3, [pc, #76]	; (8003b40 <_sbrk+0x64>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d102      	bne.n	8003afe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003af8:	4b11      	ldr	r3, [pc, #68]	; (8003b40 <_sbrk+0x64>)
 8003afa:	4a12      	ldr	r2, [pc, #72]	; (8003b44 <_sbrk+0x68>)
 8003afc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003afe:	4b10      	ldr	r3, [pc, #64]	; (8003b40 <_sbrk+0x64>)
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4413      	add	r3, r2
 8003b06:	693a      	ldr	r2, [r7, #16]
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d207      	bcs.n	8003b1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b0c:	f008 f8ba 	bl	800bc84 <__errno>
 8003b10:	4603      	mov	r3, r0
 8003b12:	220c      	movs	r2, #12
 8003b14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b16:	f04f 33ff 	mov.w	r3, #4294967295
 8003b1a:	e009      	b.n	8003b30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b1c:	4b08      	ldr	r3, [pc, #32]	; (8003b40 <_sbrk+0x64>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b22:	4b07      	ldr	r3, [pc, #28]	; (8003b40 <_sbrk+0x64>)
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	4413      	add	r3, r2
 8003b2a:	4a05      	ldr	r2, [pc, #20]	; (8003b40 <_sbrk+0x64>)
 8003b2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3718      	adds	r7, #24
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	20008000 	.word	0x20008000
 8003b3c:	00000400 	.word	0x00000400
 8003b40:	20000520 	.word	0x20000520
 8003b44:	20000ec0 	.word	0x20000ec0

08003b48 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b4c:	4b06      	ldr	r3, [pc, #24]	; (8003b68 <SystemInit+0x20>)
 8003b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b52:	4a05      	ldr	r2, [pc, #20]	; (8003b68 <SystemInit+0x20>)
 8003b54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b5c:	bf00      	nop
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	e000ed00 	.word	0xe000ed00

08003b6c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b088      	sub	sp, #32
 8003b70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003b72:	f107 0310 	add.w	r3, r7, #16
 8003b76:	2200      	movs	r2, #0
 8003b78:	601a      	str	r2, [r3, #0]
 8003b7a:	605a      	str	r2, [r3, #4]
 8003b7c:	609a      	str	r2, [r3, #8]
 8003b7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003b80:	1d3b      	adds	r3, r7, #4
 8003b82:	2200      	movs	r2, #0
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	605a      	str	r2, [r3, #4]
 8003b88:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003b8a:	4b20      	ldr	r3, [pc, #128]	; (8003c0c <MX_TIM1_Init+0xa0>)
 8003b8c:	4a20      	ldr	r2, [pc, #128]	; (8003c10 <MX_TIM1_Init+0xa4>)
 8003b8e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72;
 8003b90:	4b1e      	ldr	r3, [pc, #120]	; (8003c0c <MX_TIM1_Init+0xa0>)
 8003b92:	2248      	movs	r2, #72	; 0x48
 8003b94:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003b96:	4b1d      	ldr	r3, [pc, #116]	; (8003c0c <MX_TIM1_Init+0xa0>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003b9c:	4b1b      	ldr	r3, [pc, #108]	; (8003c0c <MX_TIM1_Init+0xa0>)
 8003b9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003ba2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ba4:	4b19      	ldr	r3, [pc, #100]	; (8003c0c <MX_TIM1_Init+0xa0>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003baa:	4b18      	ldr	r3, [pc, #96]	; (8003c0c <MX_TIM1_Init+0xa0>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003bb0:	4b16      	ldr	r3, [pc, #88]	; (8003c0c <MX_TIM1_Init+0xa0>)
 8003bb2:	2280      	movs	r2, #128	; 0x80
 8003bb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003bb6:	4815      	ldr	r0, [pc, #84]	; (8003c0c <MX_TIM1_Init+0xa0>)
 8003bb8:	f005 f88c 	bl	8008cd4 <HAL_TIM_Base_Init>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d001      	beq.n	8003bc6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8003bc2:	f7ff fdea 	bl	800379a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003bc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003bca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003bcc:	f107 0310 	add.w	r3, r7, #16
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	480e      	ldr	r0, [pc, #56]	; (8003c0c <MX_TIM1_Init+0xa0>)
 8003bd4:	f005 fba4 	bl	8009320 <HAL_TIM_ConfigClockSource>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d001      	beq.n	8003be2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003bde:	f7ff fddc 	bl	800379a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003be2:	2300      	movs	r3, #0
 8003be4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003be6:	2300      	movs	r3, #0
 8003be8:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003bea:	2300      	movs	r3, #0
 8003bec:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003bee:	1d3b      	adds	r3, r7, #4
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	4806      	ldr	r0, [pc, #24]	; (8003c0c <MX_TIM1_Init+0xa0>)
 8003bf4:	f006 f884 	bl	8009d00 <HAL_TIMEx_MasterConfigSynchronization>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003bfe:	f7ff fdcc 	bl	800379a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003c02:	bf00      	nop
 8003c04:	3720      	adds	r7, #32
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	20000524 	.word	0x20000524
 8003c10:	40012c00 	.word	0x40012c00

08003c14 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b08a      	sub	sp, #40	; 0x28
 8003c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c1a:	f107 031c 	add.w	r3, r7, #28
 8003c1e:	2200      	movs	r2, #0
 8003c20:	601a      	str	r2, [r3, #0]
 8003c22:	605a      	str	r2, [r3, #4]
 8003c24:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003c26:	463b      	mov	r3, r7
 8003c28:	2200      	movs	r2, #0
 8003c2a:	601a      	str	r2, [r3, #0]
 8003c2c:	605a      	str	r2, [r3, #4]
 8003c2e:	609a      	str	r2, [r3, #8]
 8003c30:	60da      	str	r2, [r3, #12]
 8003c32:	611a      	str	r2, [r3, #16]
 8003c34:	615a      	str	r2, [r3, #20]
 8003c36:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003c38:	4b22      	ldr	r3, [pc, #136]	; (8003cc4 <MX_TIM2_Init+0xb0>)
 8003c3a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003c3e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003c40:	4b20      	ldr	r3, [pc, #128]	; (8003cc4 <MX_TIM2_Init+0xb0>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c46:	4b1f      	ldr	r3, [pc, #124]	; (8003cc4 <MX_TIM2_Init+0xb0>)
 8003c48:	2200      	movs	r2, #0
 8003c4a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8003c4c:	4b1d      	ldr	r3, [pc, #116]	; (8003cc4 <MX_TIM2_Init+0xb0>)
 8003c4e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003c52:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c54:	4b1b      	ldr	r3, [pc, #108]	; (8003cc4 <MX_TIM2_Init+0xb0>)
 8003c56:	2200      	movs	r2, #0
 8003c58:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c5a:	4b1a      	ldr	r3, [pc, #104]	; (8003cc4 <MX_TIM2_Init+0xb0>)
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003c60:	4818      	ldr	r0, [pc, #96]	; (8003cc4 <MX_TIM2_Init+0xb0>)
 8003c62:	f005 f8f1 	bl	8008e48 <HAL_TIM_PWM_Init>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d001      	beq.n	8003c70 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8003c6c:	f7ff fd95 	bl	800379a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c70:	2300      	movs	r3, #0
 8003c72:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c74:	2300      	movs	r3, #0
 8003c76:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003c78:	f107 031c 	add.w	r3, r7, #28
 8003c7c:	4619      	mov	r1, r3
 8003c7e:	4811      	ldr	r0, [pc, #68]	; (8003cc4 <MX_TIM2_Init+0xb0>)
 8003c80:	f006 f83e 	bl	8009d00 <HAL_TIMEx_MasterConfigSynchronization>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d001      	beq.n	8003c8e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8003c8a:	f7ff fd86 	bl	800379a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003c8e:	2360      	movs	r3, #96	; 0x60
 8003c90:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003c92:	2300      	movs	r3, #0
 8003c94:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003c96:	2300      	movs	r3, #0
 8003c98:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003c9e:	463b      	mov	r3, r7
 8003ca0:	220c      	movs	r2, #12
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	4807      	ldr	r0, [pc, #28]	; (8003cc4 <MX_TIM2_Init+0xb0>)
 8003ca6:	f005 fa27 	bl	80090f8 <HAL_TIM_PWM_ConfigChannel>
 8003caa:	4603      	mov	r3, r0
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d001      	beq.n	8003cb4 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8003cb0:	f7ff fd73 	bl	800379a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003cb4:	4803      	ldr	r0, [pc, #12]	; (8003cc4 <MX_TIM2_Init+0xb0>)
 8003cb6:	f000 f92d 	bl	8003f14 <HAL_TIM_MspPostInit>

}
 8003cba:	bf00      	nop
 8003cbc:	3728      	adds	r7, #40	; 0x28
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	20000570 	.word	0x20000570

08003cc8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b08a      	sub	sp, #40	; 0x28
 8003ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cce:	f107 031c 	add.w	r3, r7, #28
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	601a      	str	r2, [r3, #0]
 8003cd6:	605a      	str	r2, [r3, #4]
 8003cd8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003cda:	463b      	mov	r3, r7
 8003cdc:	2200      	movs	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]
 8003ce0:	605a      	str	r2, [r3, #4]
 8003ce2:	609a      	str	r2, [r3, #8]
 8003ce4:	60da      	str	r2, [r3, #12]
 8003ce6:	611a      	str	r2, [r3, #16]
 8003ce8:	615a      	str	r2, [r3, #20]
 8003cea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003cec:	4b27      	ldr	r3, [pc, #156]	; (8003d8c <MX_TIM3_Init+0xc4>)
 8003cee:	4a28      	ldr	r2, [pc, #160]	; (8003d90 <MX_TIM3_Init+0xc8>)
 8003cf0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003cf2:	4b26      	ldr	r3, [pc, #152]	; (8003d8c <MX_TIM3_Init+0xc4>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cf8:	4b24      	ldr	r3, [pc, #144]	; (8003d8c <MX_TIM3_Init+0xc4>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3600;
 8003cfe:	4b23      	ldr	r3, [pc, #140]	; (8003d8c <MX_TIM3_Init+0xc4>)
 8003d00:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8003d04:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d06:	4b21      	ldr	r3, [pc, #132]	; (8003d8c <MX_TIM3_Init+0xc4>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d0c:	4b1f      	ldr	r3, [pc, #124]	; (8003d8c <MX_TIM3_Init+0xc4>)
 8003d0e:	2200      	movs	r2, #0
 8003d10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003d12:	481e      	ldr	r0, [pc, #120]	; (8003d8c <MX_TIM3_Init+0xc4>)
 8003d14:	f005 f898 	bl	8008e48 <HAL_TIM_PWM_Init>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8003d1e:	f7ff fd3c 	bl	800379a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d22:	2300      	movs	r3, #0
 8003d24:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d26:	2300      	movs	r3, #0
 8003d28:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003d2a:	f107 031c 	add.w	r3, r7, #28
 8003d2e:	4619      	mov	r1, r3
 8003d30:	4816      	ldr	r0, [pc, #88]	; (8003d8c <MX_TIM3_Init+0xc4>)
 8003d32:	f005 ffe5 	bl	8009d00 <HAL_TIMEx_MasterConfigSynchronization>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d001      	beq.n	8003d40 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8003d3c:	f7ff fd2d 	bl	800379a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003d40:	2360      	movs	r3, #96	; 0x60
 8003d42:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003d44:	2300      	movs	r3, #0
 8003d46:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d50:	463b      	mov	r3, r7
 8003d52:	2200      	movs	r2, #0
 8003d54:	4619      	mov	r1, r3
 8003d56:	480d      	ldr	r0, [pc, #52]	; (8003d8c <MX_TIM3_Init+0xc4>)
 8003d58:	f005 f9ce 	bl	80090f8 <HAL_TIM_PWM_ConfigChannel>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d001      	beq.n	8003d66 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8003d62:	f7ff fd1a 	bl	800379a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003d66:	463b      	mov	r3, r7
 8003d68:	2204      	movs	r2, #4
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	4807      	ldr	r0, [pc, #28]	; (8003d8c <MX_TIM3_Init+0xc4>)
 8003d6e:	f005 f9c3 	bl	80090f8 <HAL_TIM_PWM_ConfigChannel>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d001      	beq.n	8003d7c <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 8003d78:	f7ff fd0f 	bl	800379a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003d7c:	4803      	ldr	r0, [pc, #12]	; (8003d8c <MX_TIM3_Init+0xc4>)
 8003d7e:	f000 f8c9 	bl	8003f14 <HAL_TIM_MspPostInit>

}
 8003d82:	bf00      	nop
 8003d84:	3728      	adds	r7, #40	; 0x28
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	200005bc 	.word	0x200005bc
 8003d90:	40000400 	.word	0x40000400

08003d94 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b08a      	sub	sp, #40	; 0x28
 8003d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d9a:	f107 031c 	add.w	r3, r7, #28
 8003d9e:	2200      	movs	r2, #0
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	605a      	str	r2, [r3, #4]
 8003da4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003da6:	463b      	mov	r3, r7
 8003da8:	2200      	movs	r2, #0
 8003daa:	601a      	str	r2, [r3, #0]
 8003dac:	605a      	str	r2, [r3, #4]
 8003dae:	609a      	str	r2, [r3, #8]
 8003db0:	60da      	str	r2, [r3, #12]
 8003db2:	611a      	str	r2, [r3, #16]
 8003db4:	615a      	str	r2, [r3, #20]
 8003db6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003db8:	4b21      	ldr	r3, [pc, #132]	; (8003e40 <MX_TIM4_Init+0xac>)
 8003dba:	4a22      	ldr	r2, [pc, #136]	; (8003e44 <MX_TIM4_Init+0xb0>)
 8003dbc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003dbe:	4b20      	ldr	r3, [pc, #128]	; (8003e40 <MX_TIM4_Init+0xac>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003dc4:	4b1e      	ldr	r3, [pc, #120]	; (8003e40 <MX_TIM4_Init+0xac>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 3600;
 8003dca:	4b1d      	ldr	r3, [pc, #116]	; (8003e40 <MX_TIM4_Init+0xac>)
 8003dcc:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8003dd0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003dd2:	4b1b      	ldr	r3, [pc, #108]	; (8003e40 <MX_TIM4_Init+0xac>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003dd8:	4b19      	ldr	r3, [pc, #100]	; (8003e40 <MX_TIM4_Init+0xac>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8003dde:	4818      	ldr	r0, [pc, #96]	; (8003e40 <MX_TIM4_Init+0xac>)
 8003de0:	f005 f832 	bl	8008e48 <HAL_TIM_PWM_Init>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d001      	beq.n	8003dee <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8003dea:	f7ff fcd6 	bl	800379a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003dee:	2300      	movs	r3, #0
 8003df0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003df2:	2300      	movs	r3, #0
 8003df4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003df6:	f107 031c 	add.w	r3, r7, #28
 8003dfa:	4619      	mov	r1, r3
 8003dfc:	4810      	ldr	r0, [pc, #64]	; (8003e40 <MX_TIM4_Init+0xac>)
 8003dfe:	f005 ff7f 	bl	8009d00 <HAL_TIMEx_MasterConfigSynchronization>
 8003e02:	4603      	mov	r3, r0
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d001      	beq.n	8003e0c <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8003e08:	f7ff fcc7 	bl	800379a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003e0c:	2360      	movs	r3, #96	; 0x60
 8003e0e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003e10:	2300      	movs	r3, #0
 8003e12:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003e14:	2300      	movs	r3, #0
 8003e16:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003e1c:	463b      	mov	r3, r7
 8003e1e:	2204      	movs	r2, #4
 8003e20:	4619      	mov	r1, r3
 8003e22:	4807      	ldr	r0, [pc, #28]	; (8003e40 <MX_TIM4_Init+0xac>)
 8003e24:	f005 f968 	bl	80090f8 <HAL_TIM_PWM_ConfigChannel>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d001      	beq.n	8003e32 <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8003e2e:	f7ff fcb4 	bl	800379a <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8003e32:	4803      	ldr	r0, [pc, #12]	; (8003e40 <MX_TIM4_Init+0xac>)
 8003e34:	f000 f86e 	bl	8003f14 <HAL_TIM_MspPostInit>

}
 8003e38:	bf00      	nop
 8003e3a:	3728      	adds	r7, #40	; 0x28
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	20000608 	.word	0x20000608
 8003e44:	40000800 	.word	0x40000800

08003e48 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b085      	sub	sp, #20
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a0a      	ldr	r2, [pc, #40]	; (8003e80 <HAL_TIM_Base_MspInit+0x38>)
 8003e56:	4293      	cmp	r3, r2
 8003e58:	d10b      	bne.n	8003e72 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003e5a:	4b0a      	ldr	r3, [pc, #40]	; (8003e84 <HAL_TIM_Base_MspInit+0x3c>)
 8003e5c:	699b      	ldr	r3, [r3, #24]
 8003e5e:	4a09      	ldr	r2, [pc, #36]	; (8003e84 <HAL_TIM_Base_MspInit+0x3c>)
 8003e60:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e64:	6193      	str	r3, [r2, #24]
 8003e66:	4b07      	ldr	r3, [pc, #28]	; (8003e84 <HAL_TIM_Base_MspInit+0x3c>)
 8003e68:	699b      	ldr	r3, [r3, #24]
 8003e6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e6e:	60fb      	str	r3, [r7, #12]
 8003e70:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003e72:	bf00      	nop
 8003e74:	3714      	adds	r7, #20
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	40012c00 	.word	0x40012c00
 8003e84:	40021000 	.word	0x40021000

08003e88 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b087      	sub	sp, #28
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e98:	d10c      	bne.n	8003eb4 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003e9a:	4b1b      	ldr	r3, [pc, #108]	; (8003f08 <HAL_TIM_PWM_MspInit+0x80>)
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	4a1a      	ldr	r2, [pc, #104]	; (8003f08 <HAL_TIM_PWM_MspInit+0x80>)
 8003ea0:	f043 0301 	orr.w	r3, r3, #1
 8003ea4:	61d3      	str	r3, [r2, #28]
 8003ea6:	4b18      	ldr	r3, [pc, #96]	; (8003f08 <HAL_TIM_PWM_MspInit+0x80>)
 8003ea8:	69db      	ldr	r3, [r3, #28]
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	617b      	str	r3, [r7, #20]
 8003eb0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003eb2:	e022      	b.n	8003efa <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM3)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4a14      	ldr	r2, [pc, #80]	; (8003f0c <HAL_TIM_PWM_MspInit+0x84>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d10c      	bne.n	8003ed8 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003ebe:	4b12      	ldr	r3, [pc, #72]	; (8003f08 <HAL_TIM_PWM_MspInit+0x80>)
 8003ec0:	69db      	ldr	r3, [r3, #28]
 8003ec2:	4a11      	ldr	r2, [pc, #68]	; (8003f08 <HAL_TIM_PWM_MspInit+0x80>)
 8003ec4:	f043 0302 	orr.w	r3, r3, #2
 8003ec8:	61d3      	str	r3, [r2, #28]
 8003eca:	4b0f      	ldr	r3, [pc, #60]	; (8003f08 <HAL_TIM_PWM_MspInit+0x80>)
 8003ecc:	69db      	ldr	r3, [r3, #28]
 8003ece:	f003 0302 	and.w	r3, r3, #2
 8003ed2:	613b      	str	r3, [r7, #16]
 8003ed4:	693b      	ldr	r3, [r7, #16]
}
 8003ed6:	e010      	b.n	8003efa <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM4)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a0c      	ldr	r2, [pc, #48]	; (8003f10 <HAL_TIM_PWM_MspInit+0x88>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d10b      	bne.n	8003efa <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003ee2:	4b09      	ldr	r3, [pc, #36]	; (8003f08 <HAL_TIM_PWM_MspInit+0x80>)
 8003ee4:	69db      	ldr	r3, [r3, #28]
 8003ee6:	4a08      	ldr	r2, [pc, #32]	; (8003f08 <HAL_TIM_PWM_MspInit+0x80>)
 8003ee8:	f043 0304 	orr.w	r3, r3, #4
 8003eec:	61d3      	str	r3, [r2, #28]
 8003eee:	4b06      	ldr	r3, [pc, #24]	; (8003f08 <HAL_TIM_PWM_MspInit+0x80>)
 8003ef0:	69db      	ldr	r3, [r3, #28]
 8003ef2:	f003 0304 	and.w	r3, r3, #4
 8003ef6:	60fb      	str	r3, [r7, #12]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
}
 8003efa:	bf00      	nop
 8003efc:	371c      	adds	r7, #28
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	40021000 	.word	0x40021000
 8003f0c:	40000400 	.word	0x40000400
 8003f10:	40000800 	.word	0x40000800

08003f14 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b08a      	sub	sp, #40	; 0x28
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f1c:	f107 0314 	add.w	r3, r7, #20
 8003f20:	2200      	movs	r2, #0
 8003f22:	601a      	str	r2, [r3, #0]
 8003f24:	605a      	str	r2, [r3, #4]
 8003f26:	609a      	str	r2, [r3, #8]
 8003f28:	60da      	str	r2, [r3, #12]
 8003f2a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f34:	d11d      	bne.n	8003f72 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f36:	4b33      	ldr	r3, [pc, #204]	; (8004004 <HAL_TIM_MspPostInit+0xf0>)
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	4a32      	ldr	r2, [pc, #200]	; (8004004 <HAL_TIM_MspPostInit+0xf0>)
 8003f3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f40:	6153      	str	r3, [r2, #20]
 8003f42:	4b30      	ldr	r3, [pc, #192]	; (8004004 <HAL_TIM_MspPostInit+0xf0>)
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f4a:	613b      	str	r3, [r7, #16]
 8003f4c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = BOOST_SW_Pin;
 8003f4e:	2308      	movs	r3, #8
 8003f50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f52:	2302      	movs	r3, #2
 8003f54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f56:	2300      	movs	r3, #0
 8003f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BOOST_SW_GPIO_Port, &GPIO_InitStruct);
 8003f62:	f107 0314 	add.w	r3, r7, #20
 8003f66:	4619      	mov	r1, r3
 8003f68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003f6c:	f002 fcb2 	bl	80068d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8003f70:	e043      	b.n	8003ffa <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM3)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a24      	ldr	r2, [pc, #144]	; (8004008 <HAL_TIM_MspPostInit+0xf4>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d11d      	bne.n	8003fb8 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f7c:	4b21      	ldr	r3, [pc, #132]	; (8004004 <HAL_TIM_MspPostInit+0xf0>)
 8003f7e:	695b      	ldr	r3, [r3, #20]
 8003f80:	4a20      	ldr	r2, [pc, #128]	; (8004004 <HAL_TIM_MspPostInit+0xf0>)
 8003f82:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f86:	6153      	str	r3, [r2, #20]
 8003f88:	4b1e      	ldr	r3, [pc, #120]	; (8004004 <HAL_TIM_MspPostInit+0xf0>)
 8003f8a:	695b      	ldr	r3, [r3, #20]
 8003f8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f90:	60fb      	str	r3, [r7, #12]
 8003f92:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = KICK_1_Pin|KICK_2_Pin;
 8003f94:	23c0      	movs	r3, #192	; 0xc0
 8003f96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f98:	2302      	movs	r3, #2
 8003f9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fa8:	f107 0314 	add.w	r3, r7, #20
 8003fac:	4619      	mov	r1, r3
 8003fae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003fb2:	f002 fc8f 	bl	80068d4 <HAL_GPIO_Init>
}
 8003fb6:	e020      	b.n	8003ffa <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM4)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a13      	ldr	r2, [pc, #76]	; (800400c <HAL_TIM_MspPostInit+0xf8>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d11b      	bne.n	8003ffa <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fc2:	4b10      	ldr	r3, [pc, #64]	; (8004004 <HAL_TIM_MspPostInit+0xf0>)
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	4a0f      	ldr	r2, [pc, #60]	; (8004004 <HAL_TIM_MspPostInit+0xf0>)
 8003fc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fcc:	6153      	str	r3, [r2, #20]
 8003fce:	4b0d      	ldr	r3, [pc, #52]	; (8004004 <HAL_TIM_MspPostInit+0xf0>)
 8003fd0:	695b      	ldr	r3, [r3, #20]
 8003fd2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fd6:	60bb      	str	r3, [r7, #8]
 8003fd8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GD_16M_PWM_Pin;
 8003fda:	2380      	movs	r3, #128	; 0x80
 8003fdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fde:	2302      	movs	r3, #2
 8003fe0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003fea:	2302      	movs	r3, #2
 8003fec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GD_16M_PWM_GPIO_Port, &GPIO_InitStruct);
 8003fee:	f107 0314 	add.w	r3, r7, #20
 8003ff2:	4619      	mov	r1, r3
 8003ff4:	4806      	ldr	r0, [pc, #24]	; (8004010 <HAL_TIM_MspPostInit+0xfc>)
 8003ff6:	f002 fc6d 	bl	80068d4 <HAL_GPIO_Init>
}
 8003ffa:	bf00      	nop
 8003ffc:	3728      	adds	r7, #40	; 0x28
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	40021000 	.word	0x40021000
 8004008:	40000400 	.word	0x40000400
 800400c:	40000800 	.word	0x40000800
 8004010:	48000400 	.word	0x48000400

08004014 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004018:	4b13      	ldr	r3, [pc, #76]	; (8004068 <MX_USART1_UART_Init+0x54>)
 800401a:	4a14      	ldr	r2, [pc, #80]	; (800406c <MX_USART1_UART_Init+0x58>)
 800401c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 800401e:	4b12      	ldr	r3, [pc, #72]	; (8004068 <MX_USART1_UART_Init+0x54>)
 8004020:	4a13      	ldr	r2, [pc, #76]	; (8004070 <MX_USART1_UART_Init+0x5c>)
 8004022:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004024:	4b10      	ldr	r3, [pc, #64]	; (8004068 <MX_USART1_UART_Init+0x54>)
 8004026:	2200      	movs	r2, #0
 8004028:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800402a:	4b0f      	ldr	r3, [pc, #60]	; (8004068 <MX_USART1_UART_Init+0x54>)
 800402c:	2200      	movs	r2, #0
 800402e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004030:	4b0d      	ldr	r3, [pc, #52]	; (8004068 <MX_USART1_UART_Init+0x54>)
 8004032:	2200      	movs	r2, #0
 8004034:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004036:	4b0c      	ldr	r3, [pc, #48]	; (8004068 <MX_USART1_UART_Init+0x54>)
 8004038:	220c      	movs	r2, #12
 800403a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800403c:	4b0a      	ldr	r3, [pc, #40]	; (8004068 <MX_USART1_UART_Init+0x54>)
 800403e:	2200      	movs	r2, #0
 8004040:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004042:	4b09      	ldr	r3, [pc, #36]	; (8004068 <MX_USART1_UART_Init+0x54>)
 8004044:	2200      	movs	r2, #0
 8004046:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004048:	4b07      	ldr	r3, [pc, #28]	; (8004068 <MX_USART1_UART_Init+0x54>)
 800404a:	2200      	movs	r2, #0
 800404c:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800404e:	4b06      	ldr	r3, [pc, #24]	; (8004068 <MX_USART1_UART_Init+0x54>)
 8004050:	2200      	movs	r2, #0
 8004052:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004054:	4804      	ldr	r0, [pc, #16]	; (8004068 <MX_USART1_UART_Init+0x54>)
 8004056:	f005 fed3 	bl	8009e00 <HAL_UART_Init>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d001      	beq.n	8004064 <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 8004060:	f7ff fb9b 	bl	800379a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004064:	bf00      	nop
 8004066:	bd80      	pop	{r7, pc}
 8004068:	20000654 	.word	0x20000654
 800406c:	40013800 	.word	0x40013800
 8004070:	001e8480 	.word	0x001e8480

08004074 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b08a      	sub	sp, #40	; 0x28
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800407c:	f107 0314 	add.w	r3, r7, #20
 8004080:	2200      	movs	r2, #0
 8004082:	601a      	str	r2, [r3, #0]
 8004084:	605a      	str	r2, [r3, #4]
 8004086:	609a      	str	r2, [r3, #8]
 8004088:	60da      	str	r2, [r3, #12]
 800408a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a2f      	ldr	r2, [pc, #188]	; (8004150 <HAL_UART_MspInit+0xdc>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d157      	bne.n	8004146 <HAL_UART_MspInit+0xd2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004096:	4b2f      	ldr	r3, [pc, #188]	; (8004154 <HAL_UART_MspInit+0xe0>)
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	4a2e      	ldr	r2, [pc, #184]	; (8004154 <HAL_UART_MspInit+0xe0>)
 800409c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040a0:	6193      	str	r3, [r2, #24]
 80040a2:	4b2c      	ldr	r3, [pc, #176]	; (8004154 <HAL_UART_MspInit+0xe0>)
 80040a4:	699b      	ldr	r3, [r3, #24]
 80040a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040aa:	613b      	str	r3, [r7, #16]
 80040ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040ae:	4b29      	ldr	r3, [pc, #164]	; (8004154 <HAL_UART_MspInit+0xe0>)
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	4a28      	ldr	r2, [pc, #160]	; (8004154 <HAL_UART_MspInit+0xe0>)
 80040b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040b8:	6153      	str	r3, [r2, #20]
 80040ba:	4b26      	ldr	r3, [pc, #152]	; (8004154 <HAL_UART_MspInit+0xe0>)
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040c2:	60fb      	str	r3, [r7, #12]
 80040c4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80040c6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80040ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040cc:	2302      	movs	r3, #2
 80040ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040d0:	2300      	movs	r3, #0
 80040d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80040d4:	2303      	movs	r3, #3
 80040d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80040d8:	2307      	movs	r3, #7
 80040da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040dc:	f107 0314 	add.w	r3, r7, #20
 80040e0:	4619      	mov	r1, r3
 80040e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80040e6:	f002 fbf5 	bl	80068d4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 80040ea:	4b1b      	ldr	r3, [pc, #108]	; (8004158 <HAL_UART_MspInit+0xe4>)
 80040ec:	4a1b      	ldr	r2, [pc, #108]	; (800415c <HAL_UART_MspInit+0xe8>)
 80040ee:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80040f0:	4b19      	ldr	r3, [pc, #100]	; (8004158 <HAL_UART_MspInit+0xe4>)
 80040f2:	2210      	movs	r2, #16
 80040f4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80040f6:	4b18      	ldr	r3, [pc, #96]	; (8004158 <HAL_UART_MspInit+0xe4>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80040fc:	4b16      	ldr	r3, [pc, #88]	; (8004158 <HAL_UART_MspInit+0xe4>)
 80040fe:	2280      	movs	r2, #128	; 0x80
 8004100:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004102:	4b15      	ldr	r3, [pc, #84]	; (8004158 <HAL_UART_MspInit+0xe4>)
 8004104:	2200      	movs	r2, #0
 8004106:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004108:	4b13      	ldr	r3, [pc, #76]	; (8004158 <HAL_UART_MspInit+0xe4>)
 800410a:	2200      	movs	r2, #0
 800410c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800410e:	4b12      	ldr	r3, [pc, #72]	; (8004158 <HAL_UART_MspInit+0xe4>)
 8004110:	2200      	movs	r2, #0
 8004112:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004114:	4b10      	ldr	r3, [pc, #64]	; (8004158 <HAL_UART_MspInit+0xe4>)
 8004116:	2200      	movs	r2, #0
 8004118:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800411a:	480f      	ldr	r0, [pc, #60]	; (8004158 <HAL_UART_MspInit+0xe4>)
 800411c:	f002 f9af 	bl	800647e <HAL_DMA_Init>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d001      	beq.n	800412a <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 8004126:	f7ff fb38 	bl	800379a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a0a      	ldr	r2, [pc, #40]	; (8004158 <HAL_UART_MspInit+0xe4>)
 800412e:	671a      	str	r2, [r3, #112]	; 0x70
 8004130:	4a09      	ldr	r2, [pc, #36]	; (8004158 <HAL_UART_MspInit+0xe4>)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004136:	2200      	movs	r2, #0
 8004138:	2100      	movs	r1, #0
 800413a:	2025      	movs	r0, #37	; 0x25
 800413c:	f002 f969 	bl	8006412 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004140:	2025      	movs	r0, #37	; 0x25
 8004142:	f002 f982 	bl	800644a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004146:	bf00      	nop
 8004148:	3728      	adds	r7, #40	; 0x28
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}
 800414e:	bf00      	nop
 8004150:	40013800 	.word	0x40013800
 8004154:	40021000 	.word	0x40021000
 8004158:	200006dc 	.word	0x200006dc
 800415c:	40020044 	.word	0x40020044

08004160 <HAL_UART_TxCpltCallback>:
static char second_buf[UART_TEMP_BUF_SIZE];
volatile int second_buf_len = 0, first_buf_len = 0;
volatile bool sending_second_buf = false, sending_first_buf = false;
volatile bool is_in_printf_func = false;

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8004160:	b580      	push	{r7, lr}
 8004162:	b082      	sub	sp, #8
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]

  if (sending_first_buf) {     // FIRST buf complete
 8004168:	4b24      	ldr	r3, [pc, #144]	; (80041fc <HAL_UART_TxCpltCallback+0x9c>)
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	b2db      	uxtb	r3, r3
 800416e:	2b00      	cmp	r3, #0
 8004170:	d01d      	beq.n	80041ae <HAL_UART_TxCpltCallback+0x4e>
    sending_first_buf = false; // complete!
 8004172:	4b22      	ldr	r3, [pc, #136]	; (80041fc <HAL_UART_TxCpltCallback+0x9c>)
 8004174:	2200      	movs	r2, #0
 8004176:	701a      	strb	r2, [r3, #0]

    if (second_buf_len > 0 && is_in_printf_func == false) { // another buffer?
 8004178:	4b21      	ldr	r3, [pc, #132]	; (8004200 <HAL_UART_TxCpltCallback+0xa0>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2b00      	cmp	r3, #0
 800417e:	dd38      	ble.n	80041f2 <HAL_UART_TxCpltCallback+0x92>
 8004180:	4b20      	ldr	r3, [pc, #128]	; (8004204 <HAL_UART_TxCpltCallback+0xa4>)
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	b2db      	uxtb	r3, r3
 8004186:	f083 0301 	eor.w	r3, r3, #1
 800418a:	b2db      	uxtb	r3, r3
 800418c:	2b00      	cmp	r3, #0
 800418e:	d030      	beq.n	80041f2 <HAL_UART_TxCpltCallback+0x92>
      sending_second_buf = true;
 8004190:	4b1d      	ldr	r3, [pc, #116]	; (8004208 <HAL_UART_TxCpltCallback+0xa8>)
 8004192:	2201      	movs	r2, #1
 8004194:	701a      	strb	r2, [r3, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)second_buf, second_buf_len);
 8004196:	4b1a      	ldr	r3, [pc, #104]	; (8004200 <HAL_UART_TxCpltCallback+0xa0>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	b29b      	uxth	r3, r3
 800419c:	461a      	mov	r2, r3
 800419e:	491b      	ldr	r1, [pc, #108]	; (800420c <HAL_UART_TxCpltCallback+0xac>)
 80041a0:	481b      	ldr	r0, [pc, #108]	; (8004210 <HAL_UART_TxCpltCallback+0xb0>)
 80041a2:	f005 fe7b 	bl	8009e9c <HAL_UART_Transmit_DMA>
      second_buf_len = 0;
 80041a6:	4b16      	ldr	r3, [pc, #88]	; (8004200 <HAL_UART_TxCpltCallback+0xa0>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	601a      	str	r2, [r3, #0]
      sending_first_buf = true;
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len);
      first_buf_len = 0;
    }
  }
}
 80041ac:	e021      	b.n	80041f2 <HAL_UART_TxCpltCallback+0x92>
  } else if (sending_second_buf) { // SECOND buf complete
 80041ae:	4b16      	ldr	r3, [pc, #88]	; (8004208 <HAL_UART_TxCpltCallback+0xa8>)
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d01c      	beq.n	80041f2 <HAL_UART_TxCpltCallback+0x92>
    sending_second_buf = false;    // complete!
 80041b8:	4b13      	ldr	r3, [pc, #76]	; (8004208 <HAL_UART_TxCpltCallback+0xa8>)
 80041ba:	2200      	movs	r2, #0
 80041bc:	701a      	strb	r2, [r3, #0]
    if (first_buf_len > 0 && is_in_printf_func == false) { // another buffer?
 80041be:	4b15      	ldr	r3, [pc, #84]	; (8004214 <HAL_UART_TxCpltCallback+0xb4>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	dd15      	ble.n	80041f2 <HAL_UART_TxCpltCallback+0x92>
 80041c6:	4b0f      	ldr	r3, [pc, #60]	; (8004204 <HAL_UART_TxCpltCallback+0xa4>)
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	f083 0301 	eor.w	r3, r3, #1
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d00d      	beq.n	80041f2 <HAL_UART_TxCpltCallback+0x92>
      sending_first_buf = true;
 80041d6:	4b09      	ldr	r3, [pc, #36]	; (80041fc <HAL_UART_TxCpltCallback+0x9c>)
 80041d8:	2201      	movs	r2, #1
 80041da:	701a      	strb	r2, [r3, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len);
 80041dc:	4b0d      	ldr	r3, [pc, #52]	; (8004214 <HAL_UART_TxCpltCallback+0xb4>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	461a      	mov	r2, r3
 80041e4:	490c      	ldr	r1, [pc, #48]	; (8004218 <HAL_UART_TxCpltCallback+0xb8>)
 80041e6:	480a      	ldr	r0, [pc, #40]	; (8004210 <HAL_UART_TxCpltCallback+0xb0>)
 80041e8:	f005 fe58 	bl	8009e9c <HAL_UART_Transmit_DMA>
      first_buf_len = 0;
 80041ec:	4b09      	ldr	r3, [pc, #36]	; (8004214 <HAL_UART_TxCpltCallback+0xb4>)
 80041ee:	2200      	movs	r2, #0
 80041f0:	601a      	str	r2, [r3, #0]
}
 80041f2:	bf00      	nop
 80041f4:	3708      	adds	r7, #8
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	20000d69 	.word	0x20000d69
 8004200:	20000d60 	.word	0x20000d60
 8004204:	20000d6a 	.word	0x20000d6a
 8004208:	20000d68 	.word	0x20000d68
 800420c:	20000a40 	.word	0x20000a40
 8004210:	20000654 	.word	0x20000654
 8004214:	20000d64 	.word	0x20000d64
 8004218:	20000720 	.word	0x20000720

0800421c <p>:

void p(const char *format, ...) {
 800421c:	b40f      	push	{r0, r1, r2, r3}
 800421e:	b580      	push	{r7, lr}
 8004220:	b082      	sub	sp, #8
 8004222:	af00      	add	r7, sp, #0
  va_list ap;
  va_start(ap, format);
 8004224:	f107 0314 	add.w	r3, r7, #20
 8004228:	607b      	str	r3, [r7, #4]
  is_in_printf_func = true;
 800422a:	4b4c      	ldr	r3, [pc, #304]	; (800435c <p+0x140>)
 800422c:	2201      	movs	r2, #1
 800422e:	701a      	strb	r2, [r3, #0]

  if (sending_first_buf) {
 8004230:	4b4b      	ldr	r3, [pc, #300]	; (8004360 <p+0x144>)
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2b00      	cmp	r3, #0
 8004238:	d030      	beq.n	800429c <p+0x80>
    if (second_buf_len > UART_TEMP_BUF_SIZE / 2) {
 800423a:	4b4a      	ldr	r3, [pc, #296]	; (8004364 <p+0x148>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004242:	dd03      	ble.n	800424c <p+0x30>
      is_in_printf_func = false;
 8004244:	4b45      	ldr	r3, [pc, #276]	; (800435c <p+0x140>)
 8004246:	2200      	movs	r2, #0
 8004248:	701a      	strb	r2, [r3, #0]
      return;
 800424a:	e081      	b.n	8004350 <p+0x134>
    }
    second_buf_len += vsprintf(second_buf + second_buf_len, format, ap);
 800424c:	4b45      	ldr	r3, [pc, #276]	; (8004364 <p+0x148>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	461a      	mov	r2, r3
 8004252:	4b45      	ldr	r3, [pc, #276]	; (8004368 <p+0x14c>)
 8004254:	4413      	add	r3, r2
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	6939      	ldr	r1, [r7, #16]
 800425a:	4618      	mov	r0, r3
 800425c:	f007 fcb6 	bl	800bbcc <vsiprintf>
 8004260:	4602      	mov	r2, r0
 8004262:	4b40      	ldr	r3, [pc, #256]	; (8004364 <p+0x148>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4413      	add	r3, r2
 8004268:	4a3e      	ldr	r2, [pc, #248]	; (8004364 <p+0x148>)
 800426a:	6013      	str	r3, [r2, #0]
    va_end(ap);
    if (sending_first_buf == false) {
 800426c:	4b3c      	ldr	r3, [pc, #240]	; (8004360 <p+0x144>)
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	b2db      	uxtb	r3, r3
 8004272:	f083 0301 	eor.w	r3, r3, #1
 8004276:	b2db      	uxtb	r3, r3
 8004278:	2b00      	cmp	r3, #0
 800427a:	d065      	beq.n	8004348 <p+0x12c>
      second_buf_len = (int)strlen(second_buf);
 800427c:	483a      	ldr	r0, [pc, #232]	; (8004368 <p+0x14c>)
 800427e:	f7fb fff7 	bl	8000270 <strlen>
 8004282:	4603      	mov	r3, r0
 8004284:	461a      	mov	r2, r3
 8004286:	4b37      	ldr	r3, [pc, #220]	; (8004364 <p+0x148>)
 8004288:	601a      	str	r2, [r3, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)second_buf, second_buf_len); // 2ms
 800428a:	4b36      	ldr	r3, [pc, #216]	; (8004364 <p+0x148>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	b29b      	uxth	r3, r3
 8004290:	461a      	mov	r2, r3
 8004292:	4935      	ldr	r1, [pc, #212]	; (8004368 <p+0x14c>)
 8004294:	4835      	ldr	r0, [pc, #212]	; (800436c <p+0x150>)
 8004296:	f005 fe01 	bl	8009e9c <HAL_UART_Transmit_DMA>
 800429a:	e055      	b.n	8004348 <p+0x12c>
    }
  } else if (sending_second_buf) {
 800429c:	4b34      	ldr	r3, [pc, #208]	; (8004370 <p+0x154>)
 800429e:	781b      	ldrb	r3, [r3, #0]
 80042a0:	b2db      	uxtb	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d030      	beq.n	8004308 <p+0xec>
    if (first_buf_len > UART_TEMP_BUF_SIZE / 2) {
 80042a6:	4b33      	ldr	r3, [pc, #204]	; (8004374 <p+0x158>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80042ae:	dd03      	ble.n	80042b8 <p+0x9c>

      is_in_printf_func = false;
 80042b0:	4b2a      	ldr	r3, [pc, #168]	; (800435c <p+0x140>)
 80042b2:	2200      	movs	r2, #0
 80042b4:	701a      	strb	r2, [r3, #0]
      return;
 80042b6:	e04b      	b.n	8004350 <p+0x134>
    }

    first_buf_len += vsprintf(first_buf + first_buf_len, format, ap);
 80042b8:	4b2e      	ldr	r3, [pc, #184]	; (8004374 <p+0x158>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	461a      	mov	r2, r3
 80042be:	4b2e      	ldr	r3, [pc, #184]	; (8004378 <p+0x15c>)
 80042c0:	4413      	add	r3, r2
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	6939      	ldr	r1, [r7, #16]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f007 fc80 	bl	800bbcc <vsiprintf>
 80042cc:	4602      	mov	r2, r0
 80042ce:	4b29      	ldr	r3, [pc, #164]	; (8004374 <p+0x158>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4413      	add	r3, r2
 80042d4:	4a27      	ldr	r2, [pc, #156]	; (8004374 <p+0x158>)
 80042d6:	6013      	str	r3, [r2, #0]
    va_end(ap);

    if (sending_second_buf == false) {
 80042d8:	4b25      	ldr	r3, [pc, #148]	; (8004370 <p+0x154>)
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	f083 0301 	eor.w	r3, r3, #1
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d02f      	beq.n	8004348 <p+0x12c>
      first_buf_len = (int)strlen(first_buf);
 80042e8:	4823      	ldr	r0, [pc, #140]	; (8004378 <p+0x15c>)
 80042ea:	f7fb ffc1 	bl	8000270 <strlen>
 80042ee:	4603      	mov	r3, r0
 80042f0:	461a      	mov	r2, r3
 80042f2:	4b20      	ldr	r3, [pc, #128]	; (8004374 <p+0x158>)
 80042f4:	601a      	str	r2, [r3, #0]
      HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len); // 2ms
 80042f6:	4b1f      	ldr	r3, [pc, #124]	; (8004374 <p+0x158>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	461a      	mov	r2, r3
 80042fe:	491e      	ldr	r1, [pc, #120]	; (8004378 <p+0x15c>)
 8004300:	481a      	ldr	r0, [pc, #104]	; (800436c <p+0x150>)
 8004302:	f005 fdcb 	bl	8009e9c <HAL_UART_Transmit_DMA>
 8004306:	e01f      	b.n	8004348 <p+0x12c>
    }
  } else {
    // start !!
    first_buf_len = vsprintf(first_buf, format, ap);
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	6939      	ldr	r1, [r7, #16]
 800430c:	481a      	ldr	r0, [pc, #104]	; (8004378 <p+0x15c>)
 800430e:	f007 fc5d 	bl	800bbcc <vsiprintf>
 8004312:	4603      	mov	r3, r0
 8004314:	4a17      	ldr	r2, [pc, #92]	; (8004374 <p+0x158>)
 8004316:	6013      	str	r3, [r2, #0]
    va_end(ap);
    sending_first_buf = true;
 8004318:	4b11      	ldr	r3, [pc, #68]	; (8004360 <p+0x144>)
 800431a:	2201      	movs	r2, #1
 800431c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart1, (uint8_t *)first_buf, first_buf_len); // 2ms
 800431e:	4b15      	ldr	r3, [pc, #84]	; (8004374 <p+0x158>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	b29b      	uxth	r3, r3
 8004324:	461a      	mov	r2, r3
 8004326:	4914      	ldr	r1, [pc, #80]	; (8004378 <p+0x15c>)
 8004328:	4810      	ldr	r0, [pc, #64]	; (800436c <p+0x150>)
 800432a:	f005 fdb7 	bl	8009e9c <HAL_UART_Transmit_DMA>
    first_buf_len = (int)strlen(first_buf);
 800432e:	4812      	ldr	r0, [pc, #72]	; (8004378 <p+0x15c>)
 8004330:	f7fb ff9e 	bl	8000270 <strlen>
 8004334:	4603      	mov	r3, r0
 8004336:	461a      	mov	r2, r3
 8004338:	4b0e      	ldr	r3, [pc, #56]	; (8004374 <p+0x158>)
 800433a:	601a      	str	r2, [r3, #0]
    first_buf_len = 0;
 800433c:	4b0d      	ldr	r3, [pc, #52]	; (8004374 <p+0x158>)
 800433e:	2200      	movs	r2, #0
 8004340:	601a      	str	r2, [r3, #0]
    second_buf_len = 0;
 8004342:	4b08      	ldr	r3, [pc, #32]	; (8004364 <p+0x148>)
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]
  }
  is_in_printf_func = false;
 8004348:	4b04      	ldr	r3, [pc, #16]	; (800435c <p+0x140>)
 800434a:	2200      	movs	r2, #0
 800434c:	701a      	strb	r2, [r3, #0]
  return;
 800434e:	bf00      	nop
}
 8004350:	3708      	adds	r7, #8
 8004352:	46bd      	mov	sp, r7
 8004354:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004358:	b004      	add	sp, #16
 800435a:	4770      	bx	lr
 800435c:	20000d6a 	.word	0x20000d6a
 8004360:	20000d69 	.word	0x20000d69
 8004364:	20000d60 	.word	0x20000d60
 8004368:	20000a40 	.word	0x20000a40
 800436c:	20000654 	.word	0x20000654
 8004370:	20000d68 	.word	0x20000d68
 8004374:	20000d64 	.word	0x20000d64
 8004378:	20000720 	.word	0x20000720

0800437c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800437c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80043b4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004380:	480d      	ldr	r0, [pc, #52]	; (80043b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8004382:	490e      	ldr	r1, [pc, #56]	; (80043bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8004384:	4a0e      	ldr	r2, [pc, #56]	; (80043c0 <LoopForever+0xe>)
  movs r3, #0
 8004386:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004388:	e002      	b.n	8004390 <LoopCopyDataInit>

0800438a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800438a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800438c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800438e:	3304      	adds	r3, #4

08004390 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004390:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004392:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004394:	d3f9      	bcc.n	800438a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004396:	4a0b      	ldr	r2, [pc, #44]	; (80043c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004398:	4c0b      	ldr	r4, [pc, #44]	; (80043c8 <LoopForever+0x16>)
  movs r3, #0
 800439a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800439c:	e001      	b.n	80043a2 <LoopFillZerobss>

0800439e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800439e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80043a0:	3204      	adds	r2, #4

080043a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80043a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80043a4:	d3fb      	bcc.n	800439e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80043a6:	f7ff fbcf 	bl	8003b48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80043aa:	f007 fc71 	bl	800bc90 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80043ae:	f7fe ffd1 	bl	8003354 <main>

080043b2 <LoopForever>:

LoopForever:
    b LoopForever
 80043b2:	e7fe      	b.n	80043b2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80043b4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80043b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80043bc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80043c0:	0800e68c 	.word	0x0800e68c
  ldr r2, =_sbss
 80043c4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80043c8:	20000ebc 	.word	0x20000ebc

080043cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80043cc:	e7fe      	b.n	80043cc <ADC1_2_IRQHandler>
	...

080043d0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80043d4:	4b08      	ldr	r3, [pc, #32]	; (80043f8 <HAL_Init+0x28>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a07      	ldr	r2, [pc, #28]	; (80043f8 <HAL_Init+0x28>)
 80043da:	f043 0310 	orr.w	r3, r3, #16
 80043de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043e0:	2003      	movs	r0, #3
 80043e2:	f002 f80b 	bl	80063fc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80043e6:	200f      	movs	r0, #15
 80043e8:	f000 f808 	bl	80043fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80043ec:	f7ff fa5c 	bl	80038a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	40022000 	.word	0x40022000

080043fc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b082      	sub	sp, #8
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004404:	4b12      	ldr	r3, [pc, #72]	; (8004450 <HAL_InitTick+0x54>)
 8004406:	681a      	ldr	r2, [r3, #0]
 8004408:	4b12      	ldr	r3, [pc, #72]	; (8004454 <HAL_InitTick+0x58>)
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	4619      	mov	r1, r3
 800440e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004412:	fbb3 f3f1 	udiv	r3, r3, r1
 8004416:	fbb2 f3f3 	udiv	r3, r2, r3
 800441a:	4618      	mov	r0, r3
 800441c:	f002 f823 	bl	8006466 <HAL_SYSTICK_Config>
 8004420:	4603      	mov	r3, r0
 8004422:	2b00      	cmp	r3, #0
 8004424:	d001      	beq.n	800442a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e00e      	b.n	8004448 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2b0f      	cmp	r3, #15
 800442e:	d80a      	bhi.n	8004446 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004430:	2200      	movs	r2, #0
 8004432:	6879      	ldr	r1, [r7, #4]
 8004434:	f04f 30ff 	mov.w	r0, #4294967295
 8004438:	f001 ffeb 	bl	8006412 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800443c:	4a06      	ldr	r2, [pc, #24]	; (8004458 <HAL_InitTick+0x5c>)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8004442:	2300      	movs	r3, #0
 8004444:	e000      	b.n	8004448 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004446:	2301      	movs	r3, #1
}
 8004448:	4618      	mov	r0, r3
 800444a:	3708      	adds	r7, #8
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}
 8004450:	20000004 	.word	0x20000004
 8004454:	2000000c 	.word	0x2000000c
 8004458:	20000008 	.word	0x20000008

0800445c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800445c:	b480      	push	{r7}
 800445e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004460:	4b06      	ldr	r3, [pc, #24]	; (800447c <HAL_IncTick+0x20>)
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	461a      	mov	r2, r3
 8004466:	4b06      	ldr	r3, [pc, #24]	; (8004480 <HAL_IncTick+0x24>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	4413      	add	r3, r2
 800446c:	4a04      	ldr	r2, [pc, #16]	; (8004480 <HAL_IncTick+0x24>)
 800446e:	6013      	str	r3, [r2, #0]
}
 8004470:	bf00      	nop
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr
 800447a:	bf00      	nop
 800447c:	2000000c 	.word	0x2000000c
 8004480:	20000d6c 	.word	0x20000d6c

08004484 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004484:	b480      	push	{r7}
 8004486:	af00      	add	r7, sp, #0
  return uwTick;  
 8004488:	4b03      	ldr	r3, [pc, #12]	; (8004498 <HAL_GetTick+0x14>)
 800448a:	681b      	ldr	r3, [r3, #0]
}
 800448c:	4618      	mov	r0, r3
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr
 8004496:	bf00      	nop
 8004498:	20000d6c 	.word	0x20000d6c

0800449c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80044a4:	f7ff ffee 	bl	8004484 <HAL_GetTick>
 80044a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b4:	d005      	beq.n	80044c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80044b6:	4b0a      	ldr	r3, [pc, #40]	; (80044e0 <HAL_Delay+0x44>)
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	461a      	mov	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	4413      	add	r3, r2
 80044c0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80044c2:	bf00      	nop
 80044c4:	f7ff ffde 	bl	8004484 <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	68bb      	ldr	r3, [r7, #8]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d8f7      	bhi.n	80044c4 <HAL_Delay+0x28>
  {
  }
}
 80044d4:	bf00      	nop
 80044d6:	bf00      	nop
 80044d8:	3710      	adds	r7, #16
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	2000000c 	.word	0x2000000c

080044e4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b09a      	sub	sp, #104	; 0x68
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044ec:	2300      	movs	r3, #0
 80044ee:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80044f2:	2300      	movs	r3, #0
 80044f4:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80044f6:	2300      	movs	r3, #0
 80044f8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d101      	bne.n	8004504 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e1c9      	b.n	8004898 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	691b      	ldr	r3, [r3, #16]
 8004508:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450e:	f003 0310 	and.w	r3, r3, #16
 8004512:	2b00      	cmp	r3, #0
 8004514:	d176      	bne.n	8004604 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451a:	2b00      	cmp	r3, #0
 800451c:	d152      	bne.n	80045c4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2200      	movs	r2, #0
 8004522:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2200      	movs	r2, #0
 8004528:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2200      	movs	r2, #0
 8004534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f7fc fd1b 	bl	8000f74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d13b      	bne.n	80045c4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f000 ffcf 	bl	80054f0 <ADC_Disable>
 8004552:	4603      	mov	r3, r0
 8004554:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455c:	f003 0310 	and.w	r3, r3, #16
 8004560:	2b00      	cmp	r3, #0
 8004562:	d12f      	bne.n	80045c4 <HAL_ADC_Init+0xe0>
 8004564:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004568:	2b00      	cmp	r3, #0
 800456a:	d12b      	bne.n	80045c4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004570:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004574:	f023 0302 	bic.w	r3, r3, #2
 8004578:	f043 0202 	orr.w	r2, r3, #2
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	689a      	ldr	r2, [r3, #8]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800458e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	689a      	ldr	r2, [r3, #8]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800459e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80045a0:	4b86      	ldr	r3, [pc, #536]	; (80047bc <HAL_ADC_Init+0x2d8>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a86      	ldr	r2, [pc, #536]	; (80047c0 <HAL_ADC_Init+0x2dc>)
 80045a6:	fba2 2303 	umull	r2, r3, r2, r3
 80045aa:	0c9a      	lsrs	r2, r3, #18
 80045ac:	4613      	mov	r3, r2
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	4413      	add	r3, r2
 80045b2:	005b      	lsls	r3, r3, #1
 80045b4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80045b6:	e002      	b.n	80045be <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	3b01      	subs	r3, #1
 80045bc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d1f9      	bne.n	80045b8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d007      	beq.n	80045e2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80045dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045e0:	d110      	bne.n	8004604 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e6:	f023 0312 	bic.w	r3, r3, #18
 80045ea:	f043 0210 	orr.w	r2, r3, #16
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045f6:	f043 0201 	orr.w	r2, r3, #1
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004608:	f003 0310 	and.w	r3, r3, #16
 800460c:	2b00      	cmp	r3, #0
 800460e:	f040 8136 	bne.w	800487e <HAL_ADC_Init+0x39a>
 8004612:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8004616:	2b00      	cmp	r3, #0
 8004618:	f040 8131 	bne.w	800487e <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8004626:	2b00      	cmp	r3, #0
 8004628:	f040 8129 	bne.w	800487e <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004630:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004634:	f043 0202 	orr.w	r2, r3, #2
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004644:	d004      	beq.n	8004650 <HAL_ADC_Init+0x16c>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4a5e      	ldr	r2, [pc, #376]	; (80047c4 <HAL_ADC_Init+0x2e0>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d101      	bne.n	8004654 <HAL_ADC_Init+0x170>
 8004650:	4b5d      	ldr	r3, [pc, #372]	; (80047c8 <HAL_ADC_Init+0x2e4>)
 8004652:	e000      	b.n	8004656 <HAL_ADC_Init+0x172>
 8004654:	4b5d      	ldr	r3, [pc, #372]	; (80047cc <HAL_ADC_Init+0x2e8>)
 8004656:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004660:	d102      	bne.n	8004668 <HAL_ADC_Init+0x184>
 8004662:	4b58      	ldr	r3, [pc, #352]	; (80047c4 <HAL_ADC_Init+0x2e0>)
 8004664:	60fb      	str	r3, [r7, #12]
 8004666:	e01a      	b.n	800469e <HAL_ADC_Init+0x1ba>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a55      	ldr	r2, [pc, #340]	; (80047c4 <HAL_ADC_Init+0x2e0>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d103      	bne.n	800467a <HAL_ADC_Init+0x196>
 8004672:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004676:	60fb      	str	r3, [r7, #12]
 8004678:	e011      	b.n	800469e <HAL_ADC_Init+0x1ba>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a54      	ldr	r2, [pc, #336]	; (80047d0 <HAL_ADC_Init+0x2ec>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d102      	bne.n	800468a <HAL_ADC_Init+0x1a6>
 8004684:	4b53      	ldr	r3, [pc, #332]	; (80047d4 <HAL_ADC_Init+0x2f0>)
 8004686:	60fb      	str	r3, [r7, #12]
 8004688:	e009      	b.n	800469e <HAL_ADC_Init+0x1ba>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a51      	ldr	r2, [pc, #324]	; (80047d4 <HAL_ADC_Init+0x2f0>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d102      	bne.n	800469a <HAL_ADC_Init+0x1b6>
 8004694:	4b4e      	ldr	r3, [pc, #312]	; (80047d0 <HAL_ADC_Init+0x2ec>)
 8004696:	60fb      	str	r3, [r7, #12]
 8004698:	e001      	b.n	800469e <HAL_ADC_Init+0x1ba>
 800469a:	2300      	movs	r3, #0
 800469c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	f003 0303 	and.w	r3, r3, #3
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d108      	bne.n	80046be <HAL_ADC_Init+0x1da>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f003 0301 	and.w	r3, r3, #1
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d101      	bne.n	80046be <HAL_ADC_Init+0x1da>
 80046ba:	2301      	movs	r3, #1
 80046bc:	e000      	b.n	80046c0 <HAL_ADC_Init+0x1dc>
 80046be:	2300      	movs	r3, #0
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d11c      	bne.n	80046fe <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80046c4:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d010      	beq.n	80046ec <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f003 0303 	and.w	r3, r3, #3
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d107      	bne.n	80046e6 <HAL_ADC_Init+0x202>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b01      	cmp	r3, #1
 80046e0:	d101      	bne.n	80046e6 <HAL_ADC_Init+0x202>
 80046e2:	2301      	movs	r3, #1
 80046e4:	e000      	b.n	80046e8 <HAL_ADC_Init+0x204>
 80046e6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d108      	bne.n	80046fe <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80046ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	431a      	orrs	r2, r3
 80046fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80046fc:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	7e5b      	ldrb	r3, [r3, #25]
 8004702:	035b      	lsls	r3, r3, #13
 8004704:	687a      	ldr	r2, [r7, #4]
 8004706:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004708:	2a01      	cmp	r2, #1
 800470a:	d002      	beq.n	8004712 <HAL_ADC_Init+0x22e>
 800470c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004710:	e000      	b.n	8004714 <HAL_ADC_Init+0x230>
 8004712:	2200      	movs	r2, #0
 8004714:	431a      	orrs	r2, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	431a      	orrs	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	4313      	orrs	r3, r2
 8004722:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004724:	4313      	orrs	r3, r2
 8004726:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800472e:	2b01      	cmp	r3, #1
 8004730:	d11b      	bne.n	800476a <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	7e5b      	ldrb	r3, [r3, #25]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d109      	bne.n	800474e <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800473e:	3b01      	subs	r3, #1
 8004740:	045a      	lsls	r2, r3, #17
 8004742:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004744:	4313      	orrs	r3, r2
 8004746:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800474a:	663b      	str	r3, [r7, #96]	; 0x60
 800474c:	e00d      	b.n	800476a <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004752:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004756:	f043 0220 	orr.w	r2, r3, #32
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004762:	f043 0201 	orr.w	r2, r3, #1
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800476e:	2b01      	cmp	r3, #1
 8004770:	d03a      	beq.n	80047e8 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a16      	ldr	r2, [pc, #88]	; (80047d0 <HAL_ADC_Init+0x2ec>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d004      	beq.n	8004786 <HAL_ADC_Init+0x2a2>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a14      	ldr	r2, [pc, #80]	; (80047d4 <HAL_ADC_Init+0x2f0>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d128      	bne.n	80047d8 <HAL_ADC_Init+0x2f4>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800478a:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 800478e:	d012      	beq.n	80047b6 <HAL_ADC_Init+0x2d2>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004794:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004798:	d00a      	beq.n	80047b0 <HAL_ADC_Init+0x2cc>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800479e:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80047a2:	d002      	beq.n	80047aa <HAL_ADC_Init+0x2c6>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047a8:	e018      	b.n	80047dc <HAL_ADC_Init+0x2f8>
 80047aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80047ae:	e015      	b.n	80047dc <HAL_ADC_Init+0x2f8>
 80047b0:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80047b4:	e012      	b.n	80047dc <HAL_ADC_Init+0x2f8>
 80047b6:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80047ba:	e00f      	b.n	80047dc <HAL_ADC_Init+0x2f8>
 80047bc:	20000004 	.word	0x20000004
 80047c0:	431bde83 	.word	0x431bde83
 80047c4:	50000100 	.word	0x50000100
 80047c8:	50000300 	.word	0x50000300
 80047cc:	50000700 	.word	0x50000700
 80047d0:	50000400 	.word	0x50000400
 80047d4:	50000500 	.word	0x50000500
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80047e0:	4313      	orrs	r3, r2
 80047e2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80047e4:	4313      	orrs	r3, r2
 80047e6:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f003 030c 	and.w	r3, r3, #12
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d114      	bne.n	8004820 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	68db      	ldr	r3, [r3, #12]
 80047fc:	687a      	ldr	r2, [r7, #4]
 80047fe:	6812      	ldr	r2, [r2, #0]
 8004800:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004804:	f023 0302 	bic.w	r3, r3, #2
 8004808:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	7e1b      	ldrb	r3, [r3, #24]
 800480e:	039a      	lsls	r2, r3, #14
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004816:	005b      	lsls	r3, r3, #1
 8004818:	4313      	orrs	r3, r2
 800481a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800481c:	4313      	orrs	r3, r2
 800481e:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	68da      	ldr	r2, [r3, #12]
 8004826:	4b1e      	ldr	r3, [pc, #120]	; (80048a0 <HAL_ADC_Init+0x3bc>)
 8004828:	4013      	ands	r3, r2
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	6812      	ldr	r2, [r2, #0]
 800482e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8004830:	430b      	orrs	r3, r1
 8004832:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	691b      	ldr	r3, [r3, #16]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d10c      	bne.n	8004856 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004842:	f023 010f 	bic.w	r1, r3, #15
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	69db      	ldr	r3, [r3, #28]
 800484a:	1e5a      	subs	r2, r3, #1
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	430a      	orrs	r2, r1
 8004852:	631a      	str	r2, [r3, #48]	; 0x30
 8004854:	e007      	b.n	8004866 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f022 020f 	bic.w	r2, r2, #15
 8004864:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004870:	f023 0303 	bic.w	r3, r3, #3
 8004874:	f043 0201 	orr.w	r2, r3, #1
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	641a      	str	r2, [r3, #64]	; 0x40
 800487c:	e00a      	b.n	8004894 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004882:	f023 0312 	bic.w	r3, r3, #18
 8004886:	f043 0210 	orr.w	r2, r3, #16
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800488e:	2301      	movs	r3, #1
 8004890:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8004894:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8004898:	4618      	mov	r0, r3
 800489a:	3768      	adds	r7, #104	; 0x68
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	fff0c007 	.word	0xfff0c007

080048a4 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048ac:	2300      	movs	r3, #0
 80048ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f003 0304 	and.w	r3, r3, #4
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	f040 80f9 	bne.w	8004ab2 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d101      	bne.n	80048ce <HAL_ADC_Start+0x2a>
 80048ca:	2302      	movs	r3, #2
 80048cc:	e0f4      	b.n	8004ab8 <HAL_ADC_Start+0x214>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2201      	movs	r2, #1
 80048d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f000 fda6 	bl	8005428 <ADC_Enable>
 80048dc:	4603      	mov	r3, r0
 80048de:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80048e0:	7bfb      	ldrb	r3, [r7, #15]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	f040 80e0 	bne.w	8004aa8 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80048f0:	f023 0301 	bic.w	r3, r3, #1
 80048f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004904:	d004      	beq.n	8004910 <HAL_ADC_Start+0x6c>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4a6d      	ldr	r2, [pc, #436]	; (8004ac0 <HAL_ADC_Start+0x21c>)
 800490c:	4293      	cmp	r3, r2
 800490e:	d106      	bne.n	800491e <HAL_ADC_Start+0x7a>
 8004910:	4b6c      	ldr	r3, [pc, #432]	; (8004ac4 <HAL_ADC_Start+0x220>)
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	f003 031f 	and.w	r3, r3, #31
 8004918:	2b00      	cmp	r3, #0
 800491a:	d010      	beq.n	800493e <HAL_ADC_Start+0x9a>
 800491c:	e005      	b.n	800492a <HAL_ADC_Start+0x86>
 800491e:	4b6a      	ldr	r3, [pc, #424]	; (8004ac8 <HAL_ADC_Start+0x224>)
 8004920:	689b      	ldr	r3, [r3, #8]
 8004922:	f003 031f 	and.w	r3, r3, #31
 8004926:	2b00      	cmp	r3, #0
 8004928:	d009      	beq.n	800493e <HAL_ADC_Start+0x9a>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004932:	d004      	beq.n	800493e <HAL_ADC_Start+0x9a>
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4a64      	ldr	r2, [pc, #400]	; (8004acc <HAL_ADC_Start+0x228>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d115      	bne.n	800496a <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004942:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	68db      	ldr	r3, [r3, #12]
 8004950:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d036      	beq.n	80049c6 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004960:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8004968:	e02d      	b.n	80049c6 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800496e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800497e:	d004      	beq.n	800498a <HAL_ADC_Start+0xe6>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a4e      	ldr	r2, [pc, #312]	; (8004ac0 <HAL_ADC_Start+0x21c>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d10a      	bne.n	80049a0 <HAL_ADC_Start+0xfc>
 800498a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004994:	2b00      	cmp	r3, #0
 8004996:	bf14      	ite	ne
 8004998:	2301      	movne	r3, #1
 800499a:	2300      	moveq	r3, #0
 800499c:	b2db      	uxtb	r3, r3
 800499e:	e008      	b.n	80049b2 <HAL_ADC_Start+0x10e>
 80049a0:	4b4a      	ldr	r3, [pc, #296]	; (8004acc <HAL_ADC_Start+0x228>)
 80049a2:	68db      	ldr	r3, [r3, #12]
 80049a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	bf14      	ite	ne
 80049ac:	2301      	movne	r3, #1
 80049ae:	2300      	moveq	r3, #0
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d007      	beq.n	80049c6 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80049be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049d2:	d106      	bne.n	80049e2 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049d8:	f023 0206 	bic.w	r2, r3, #6
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	645a      	str	r2, [r3, #68]	; 0x44
 80049e0:	e002      	b.n	80049e8 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	221c      	movs	r2, #28
 80049f6:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a00:	d004      	beq.n	8004a0c <HAL_ADC_Start+0x168>
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a2e      	ldr	r2, [pc, #184]	; (8004ac0 <HAL_ADC_Start+0x21c>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d106      	bne.n	8004a1a <HAL_ADC_Start+0x176>
 8004a0c:	4b2d      	ldr	r3, [pc, #180]	; (8004ac4 <HAL_ADC_Start+0x220>)
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	f003 031f 	and.w	r3, r3, #31
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d03e      	beq.n	8004a96 <HAL_ADC_Start+0x1f2>
 8004a18:	e005      	b.n	8004a26 <HAL_ADC_Start+0x182>
 8004a1a:	4b2b      	ldr	r3, [pc, #172]	; (8004ac8 <HAL_ADC_Start+0x224>)
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f003 031f 	and.w	r3, r3, #31
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d037      	beq.n	8004a96 <HAL_ADC_Start+0x1f2>
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a2e:	d004      	beq.n	8004a3a <HAL_ADC_Start+0x196>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a22      	ldr	r2, [pc, #136]	; (8004ac0 <HAL_ADC_Start+0x21c>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d106      	bne.n	8004a48 <HAL_ADC_Start+0x1a4>
 8004a3a:	4b22      	ldr	r3, [pc, #136]	; (8004ac4 <HAL_ADC_Start+0x220>)
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	f003 031f 	and.w	r3, r3, #31
 8004a42:	2b05      	cmp	r3, #5
 8004a44:	d027      	beq.n	8004a96 <HAL_ADC_Start+0x1f2>
 8004a46:	e005      	b.n	8004a54 <HAL_ADC_Start+0x1b0>
 8004a48:	4b1f      	ldr	r3, [pc, #124]	; (8004ac8 <HAL_ADC_Start+0x224>)
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	f003 031f 	and.w	r3, r3, #31
 8004a50:	2b05      	cmp	r3, #5
 8004a52:	d020      	beq.n	8004a96 <HAL_ADC_Start+0x1f2>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a5c:	d004      	beq.n	8004a68 <HAL_ADC_Start+0x1c4>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	4a17      	ldr	r2, [pc, #92]	; (8004ac0 <HAL_ADC_Start+0x21c>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d106      	bne.n	8004a76 <HAL_ADC_Start+0x1d2>
 8004a68:	4b16      	ldr	r3, [pc, #88]	; (8004ac4 <HAL_ADC_Start+0x220>)
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	f003 031f 	and.w	r3, r3, #31
 8004a70:	2b09      	cmp	r3, #9
 8004a72:	d010      	beq.n	8004a96 <HAL_ADC_Start+0x1f2>
 8004a74:	e005      	b.n	8004a82 <HAL_ADC_Start+0x1de>
 8004a76:	4b14      	ldr	r3, [pc, #80]	; (8004ac8 <HAL_ADC_Start+0x224>)
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f003 031f 	and.w	r3, r3, #31
 8004a7e:	2b09      	cmp	r3, #9
 8004a80:	d009      	beq.n	8004a96 <HAL_ADC_Start+0x1f2>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a8a:	d004      	beq.n	8004a96 <HAL_ADC_Start+0x1f2>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a0e      	ldr	r2, [pc, #56]	; (8004acc <HAL_ADC_Start+0x228>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d10f      	bne.n	8004ab6 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	689a      	ldr	r2, [r3, #8]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f042 0204 	orr.w	r2, r2, #4
 8004aa4:	609a      	str	r2, [r3, #8]
 8004aa6:	e006      	b.n	8004ab6 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004ab0:	e001      	b.n	8004ab6 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ab8:	4618      	mov	r0, r3
 8004aba:	3710      	adds	r7, #16
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	50000100 	.word	0x50000100
 8004ac4:	50000300 	.word	0x50000300
 8004ac8:	50000700 	.word	0x50000700
 8004acc:	50000400 	.word	0x50000400

08004ad0 <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b085      	sub	sp, #20
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 8004ada:	2300      	movs	r3, #0
 8004adc:	60fb      	str	r3, [r7, #12]
  
  /* Note: ADC flag JEOC is not cleared here by software because              */
  /*       automatically cleared by hardware when reading register JDRx.      */
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	2b04      	cmp	r3, #4
 8004ae2:	d009      	beq.n	8004af8 <HAL_ADCEx_InjectedGetValue+0x28>
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	2b04      	cmp	r3, #4
 8004ae8:	d818      	bhi.n	8004b1c <HAL_ADCEx_InjectedGetValue+0x4c>
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	2b02      	cmp	r3, #2
 8004aee:	d00f      	beq.n	8004b10 <HAL_ADCEx_InjectedGetValue+0x40>
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	2b03      	cmp	r3, #3
 8004af4:	d006      	beq.n	8004b04 <HAL_ADCEx_InjectedGetValue+0x34>
 8004af6:	e011      	b.n	8004b1c <HAL_ADCEx_InjectedGetValue+0x4c>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b00:	60fb      	str	r3, [r7, #12]
      break;
 8004b02:	e011      	b.n	8004b28 <HAL_ADCEx_InjectedGetValue+0x58>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b0c:	60fb      	str	r3, [r7, #12]
      break;
 8004b0e:	e00b      	b.n	8004b28 <HAL_ADCEx_InjectedGetValue+0x58>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b18:	60fb      	str	r3, [r7, #12]
      break;
 8004b1a:	e005      	b.n	8004b28 <HAL_ADCEx_InjectedGetValue+0x58>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b24:	60fb      	str	r3, [r7, #12]
      break;
 8004b26:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 8004b28:	68fb      	ldr	r3, [r7, #12]
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3714      	adds	r7, #20
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr
	...

08004b38 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b09d      	sub	sp, #116	; 0x74
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	6078      	str	r0, [r7, #4]
 8004b40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b42:	2300      	movs	r3, #0
 8004b44:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	60fb      	str	r3, [r7, #12]
  
  /* Injected context queue feature: temporary JSQR variables defined in      */
  /* static to be passed over calls of this function                          */
  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	66bb      	str	r3, [r7, #104]	; 0x68
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfigInjected->InjectedChannel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b56:	2b01      	cmp	r3, #1
 8004b58:	d101      	bne.n	8004b5e <HAL_ADCEx_InjectedConfigChannel+0x26>
 8004b5a:	2302      	movs	r3, #2
 8004b5c:	e362      	b.n	8005224 <HAL_ADCEx_InjectedConfigChannel+0x6ec>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2201      	movs	r2, #1
 8004b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */
  
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	691b      	ldr	r3, [r3, #16]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d003      	beq.n	8004b76 <HAL_ADCEx_InjectedConfigChannel+0x3e>
      (sConfigInjected->InjectedNbrOfConversion == 1U)  )
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	699b      	ldr	r3, [r3, #24]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d151      	bne.n	8004c1a <HAL_ADCEx_InjectedConfigChannel+0xe2>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 used)        */
    
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d143      	bne.n	8004c06 <HAL_ADCEx_InjectedConfigChannel+0xce>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	6a1b      	ldr	r3, [r3, #32]
 8004b82:	2b01      	cmp	r3, #1
 8004b84:	d02b      	beq.n	8004bde <HAL_ADCEx_InjectedConfigChannel+0xa6>
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) |
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	021a      	lsls	r2, r3, #8
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4984      	ldr	r1, [pc, #528]	; (8004da4 <HAL_ADCEx_InjectedConfigChannel+0x26c>)
 8004b92:	428b      	cmp	r3, r1
 8004b94:	d004      	beq.n	8004ba0 <HAL_ADCEx_InjectedConfigChannel+0x68>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4983      	ldr	r1, [pc, #524]	; (8004da8 <HAL_ADCEx_InjectedConfigChannel+0x270>)
 8004b9c:	428b      	cmp	r3, r1
 8004b9e:	d114      	bne.n	8004bca <HAL_ADCEx_InjectedConfigChannel+0x92>
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	6a1b      	ldr	r3, [r3, #32]
 8004ba4:	2b08      	cmp	r3, #8
 8004ba6:	d00e      	beq.n	8004bc6 <HAL_ADCEx_InjectedConfigChannel+0x8e>
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	2b14      	cmp	r3, #20
 8004bae:	d008      	beq.n	8004bc2 <HAL_ADCEx_InjectedConfigChannel+0x8a>
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	6a1b      	ldr	r3, [r3, #32]
 8004bb4:	2b1c      	cmp	r3, #28
 8004bb6:	d002      	beq.n	8004bbe <HAL_ADCEx_InjectedConfigChannel+0x86>
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	6a1b      	ldr	r3, [r3, #32]
 8004bbc:	e007      	b.n	8004bce <HAL_ADCEx_InjectedConfigChannel+0x96>
 8004bbe:	2310      	movs	r3, #16
 8004bc0:	e005      	b.n	8004bce <HAL_ADCEx_InjectedConfigChannel+0x96>
 8004bc2:	231c      	movs	r3, #28
 8004bc4:	e003      	b.n	8004bce <HAL_ADCEx_InjectedConfigChannel+0x96>
 8004bc6:	2334      	movs	r3, #52	; 0x34
 8004bc8:	e001      	b.n	8004bce <HAL_ADCEx_InjectedConfigChannel+0x96>
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	6a1b      	ldr	r3, [r3, #32]
 8004bce:	431a      	orrs	r2, r3
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	66bb      	str	r3, [r7, #104]	; 0x68
 8004bdc:	e005      	b.n	8004bea <HAL_ADCEx_InjectedConfigChannel+0xb2>
                                                 ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                 sConfigInjected->ExternalTrigInjecConvEdge                          );
      }
      else
      {
        SET_BIT(tmp_JSQR_ContextQueueBeingBuilt, ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) );
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	021b      	lsls	r3, r3, #8
 8004be4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004be6:	4313      	orrs	r3, r2
 8004be8:	66bb      	str	r3, [r7, #104]	; 0x68
      }
      
      /* Update ADC register JSQR */
      MODIFY_REG(hadc->Instance->JSQR           ,
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004bf0:	4b6e      	ldr	r3, [pc, #440]	; (8004dac <HAL_ADCEx_InjectedConfigChannel+0x274>)
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	6812      	ldr	r2, [r2, #0]
 8004bf8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8004bfa:	430b      	orrs	r3, r1
 8004bfc:	64d3      	str	r3, [r2, #76]	; 0x4c
                 ADC_JSQR_JEXTSEL |
                 ADC_JSQR_JL                    ,
                 tmp_JSQR_ContextQueueBeingBuilt );
      
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004c02:	649a      	str	r2, [r3, #72]	; 0x48
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004c04:	e07f      	b.n	8004d06 <HAL_ADCEx_InjectedConfigChannel+0x1ce>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0a:	f043 0220 	orr.w	r2, r3, #32
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	641a      	str	r2, [r3, #64]	; 0x40
      
      tmp_hal_status = HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004c18:	e075      	b.n	8004d06 <HAL_ADCEx_InjectedConfigChannel+0x1ce>
    /* Procedure to define injected context register JSQR over successive     */
    /* calls of this function, for each injected channel rank:                */
    
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger                      */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d140      	bne.n	8004ca4 <HAL_ADCEx_InjectedConfigChannel+0x16c>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	699a      	ldr	r2, [r3, #24]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Initialize value that will be set into register JSQR */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	649a      	str	r2, [r3, #72]	; 0x48
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	6a1b      	ldr	r3, [r3, #32]
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	d02d      	beq.n	8004c94 <HAL_ADCEx_InjectedConfigChannel+0x15c>
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U)           |
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	1e59      	subs	r1, r3, #1
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4857      	ldr	r0, [pc, #348]	; (8004da4 <HAL_ADCEx_InjectedConfigChannel+0x26c>)
 8004c48:	4283      	cmp	r3, r0
 8004c4a:	d004      	beq.n	8004c56 <HAL_ADCEx_InjectedConfigChannel+0x11e>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4855      	ldr	r0, [pc, #340]	; (8004da8 <HAL_ADCEx_InjectedConfigChannel+0x270>)
 8004c52:	4283      	cmp	r3, r0
 8004c54:	d114      	bne.n	8004c80 <HAL_ADCEx_InjectedConfigChannel+0x148>
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	6a1b      	ldr	r3, [r3, #32]
 8004c5a:	2b08      	cmp	r3, #8
 8004c5c:	d00e      	beq.n	8004c7c <HAL_ADCEx_InjectedConfigChannel+0x144>
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	6a1b      	ldr	r3, [r3, #32]
 8004c62:	2b14      	cmp	r3, #20
 8004c64:	d008      	beq.n	8004c78 <HAL_ADCEx_InjectedConfigChannel+0x140>
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	6a1b      	ldr	r3, [r3, #32]
 8004c6a:	2b1c      	cmp	r3, #28
 8004c6c:	d002      	beq.n	8004c74 <HAL_ADCEx_InjectedConfigChannel+0x13c>
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	6a1b      	ldr	r3, [r3, #32]
 8004c72:	e007      	b.n	8004c84 <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8004c74:	2310      	movs	r3, #16
 8004c76:	e005      	b.n	8004c84 <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8004c78:	231c      	movs	r3, #28
 8004c7a:	e003      	b.n	8004c84 <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8004c7c:	2334      	movs	r3, #52	; 0x34
 8004c7e:	e001      	b.n	8004c84 <HAL_ADCEx_InjectedConfigChannel+0x14c>
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	6a1b      	ldr	r3, [r3, #32]
 8004c84:	4319      	orrs	r1, r3
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8a:	430b      	orrs	r3, r1
 8004c8c:	431a      	orrs	r2, r3
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	649a      	str	r2, [r3, #72]	; 0x48
 8004c92:	e007      	b.n	8004ca4 <HAL_ADCEx_InjectedConfigChannel+0x16c>
                                                    ADC_JSQR_JEXTSEL_SET(hadc, sConfigInjected->ExternalTrigInjecConv) |
                                                    sConfigInjected->ExternalTrigInjecConvEdge                          );        
      }
      else
      {
        SET_BIT(hadc->InjectionConfig.ContextQueue, (sConfigInjected->InjectedNbrOfConversion - 1U) );        
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	699b      	ldr	r3, [r3, #24]
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	431a      	orrs	r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	649a      	str	r2, [r3, #72]	; 0x48

      /* 2. Continue setting of context under definition with parameter       */
      /*    related to each channel: channel rank sequence                    */
      
      /* Set the JSQx bits for the selected rank */
      MODIFY_REG(hadc->InjectionConfig.ContextQueue                                          ,
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	685a      	ldr	r2, [r3, #4]
 8004cac:	4613      	mov	r3, r2
 8004cae:	005b      	lsls	r3, r3, #1
 8004cb0:	4413      	add	r3, r2
 8004cb2:	005b      	lsls	r3, r3, #1
 8004cb4:	3302      	adds	r3, #2
 8004cb6:	221f      	movs	r2, #31
 8004cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbc:	43db      	mvns	r3, r3
 8004cbe:	4019      	ands	r1, r3
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	6818      	ldr	r0, [r3, #0]
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685a      	ldr	r2, [r3, #4]
 8004cc8:	4613      	mov	r3, r2
 8004cca:	005b      	lsls	r3, r3, #1
 8004ccc:	4413      	add	r3, r2
 8004cce:	005b      	lsls	r3, r3, #1
 8004cd0:	3302      	adds	r3, #2
 8004cd2:	fa00 f303 	lsl.w	r3, r0, r3
 8004cd6:	ea41 0203 	orr.w	r2, r1, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	649a      	str	r2, [r3, #72]	; 0x48
                 ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank)                   ,
                 ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank) );
      
      /* Decrease channel count after setting into temporary JSQR variable */
      hadc->InjectionConfig.ChannelCount --;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ce2:	1e5a      	subs	r2, r3, #1
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* 3. End of context setting: If last channel set, then write context   */
      /*    into register JSQR and make it enter into queue                   */
      if (hadc->InjectionConfig.ChannelCount == 0U)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d10a      	bne.n	8004d06 <HAL_ADCEx_InjectedConfigChannel+0x1ce>
      {
        /* Update ADC register JSQR */
        MODIFY_REG(hadc->Instance->JSQR              ,
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004cf6:	4b2d      	ldr	r3, [pc, #180]	; (8004dac <HAL_ADCEx_InjectedConfigChannel+0x274>)
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	6812      	ldr	r2, [r2, #0]
 8004d02:	430b      	orrs	r3, r1
 8004d04:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f003 0308 	and.w	r3, r3, #8
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d12d      	bne.n	8004d70 <HAL_ADCEx_InjectedConfigChannel+0x238>
  {     
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	7f5b      	ldrb	r3, [r3, #29]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d110      	bne.n	8004d3e <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      MODIFY_REG(hadc->Instance->CFGR                                                            ,
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	7f9b      	ldrb	r3, [r3, #30]
 8004d2a:	055a      	lsls	r2, r3, #21
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	7f1b      	ldrb	r3, [r3, #28]
 8004d30:	051b      	lsls	r3, r3, #20
 8004d32:	431a      	orrs	r2, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	60da      	str	r2, [r3, #12]
 8004d3c:	e018      	b.n	8004d70 <HAL_ADCEx_InjectedConfigChannel+0x238>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR                                                ,
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	7f9b      	ldrb	r3, [r3, #30]
 8004d4c:	055a      	lsls	r2, r3, #21
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	430a      	orrs	r2, r1
 8004d54:	60da      	str	r2, [r3, #12]
                 ADC_CFGR_JDISCEN                                                    ,
                 ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext) );
      
      /* If injected discontinuous mode was intended to be set and could not  */
      /* due to auto-injected enabled, error is reported.                     */
      if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	7f1b      	ldrb	r3, [r3, #28]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d108      	bne.n	8004d70 <HAL_ADCEx_InjectedConfigChannel+0x238>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d62:	f043 0220 	orr.w	r2, r3, #32
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	f003 030c 	and.w	r3, r3, #12
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	f040 8111 	bne.w	8004fa2 <HAL_ADCEx_InjectedConfigChannel+0x46a>
  {    
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	6a1b      	ldr	r3, [r3, #32]
 8004d84:	2b01      	cmp	r3, #1
 8004d86:	d113      	bne.n	8004db0 <HAL_ADCEx_InjectedConfigChannel+0x278>
    {
      MODIFY_REG(hadc->Instance->CFGR                                              ,
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	68db      	ldr	r3, [r3, #12]
 8004d8e:	f023 7100 	bic.w	r1, r3, #33554432	; 0x2000000
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	7f5b      	ldrb	r3, [r3, #29]
 8004d96:	065a      	lsls	r2, r3, #25
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	430a      	orrs	r2, r1
 8004d9e:	60da      	str	r2, [r3, #12]
 8004da0:	e01b      	b.n	8004dda <HAL_ADCEx_InjectedConfigChannel+0x2a2>
 8004da2:	bf00      	nop
 8004da4:	50000400 	.word	0x50000400
 8004da8:	50000500 	.word	0x50000500
 8004dac:	82082000 	.word	0x82082000
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      /* Disable Automatic injected conversion */
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68da      	ldr	r2, [r3, #12]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8004dbe:	60da      	str	r2, [r3, #12]
      
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	7f5b      	ldrb	r3, [r3, #29]
 8004dc4:	2b01      	cmp	r3, #1
 8004dc6:	d108      	bne.n	8004dda <HAL_ADCEx_InjectedConfigChannel+0x2a2>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dcc:	f043 0220 	orr.w	r2, r3, #32
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8004dd4:	2301      	movs	r3, #1
 8004dd6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    }
      

    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	2b09      	cmp	r3, #9
 8004de0:	d91c      	bls.n	8004e1c <HAL_ADCEx_InjectedConfigChannel+0x2e4>
    {
      MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	6999      	ldr	r1, [r3, #24]
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	681a      	ldr	r2, [r3, #0]
 8004dec:	4613      	mov	r3, r2
 8004dee:	005b      	lsls	r3, r3, #1
 8004df0:	4413      	add	r3, r2
 8004df2:	3b1e      	subs	r3, #30
 8004df4:	2207      	movs	r2, #7
 8004df6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfa:	43db      	mvns	r3, r3
 8004dfc:	4019      	ands	r1, r3
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	6898      	ldr	r0, [r3, #8]
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	4613      	mov	r3, r2
 8004e08:	005b      	lsls	r3, r3, #1
 8004e0a:	4413      	add	r3, r2
 8004e0c:	3b1e      	subs	r3, #30
 8004e0e:	fa00 f203 	lsl.w	r2, r0, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	430a      	orrs	r2, r1
 8004e18:	619a      	str	r2, [r3, #24]
 8004e1a:	e019      	b.n	8004e50 <HAL_ADCEx_InjectedConfigChannel+0x318>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel)                      ,
                 ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	6959      	ldr	r1, [r3, #20]
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	4613      	mov	r3, r2
 8004e28:	005b      	lsls	r3, r3, #1
 8004e2a:	4413      	add	r3, r2
 8004e2c:	2207      	movs	r2, #7
 8004e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e32:	43db      	mvns	r3, r3
 8004e34:	4019      	ands	r1, r3
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	6898      	ldr	r0, [r3, #8]
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	4613      	mov	r3, r2
 8004e40:	005b      	lsls	r3, r3, #1
 8004e42:	4413      	add	r3, r2
 8004e44:	fa00 f203 	lsl.w	r2, r0, r3
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	430a      	orrs	r2, r1
 8004e4e:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */
    
    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	695a      	ldr	r2, [r3, #20]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	08db      	lsrs	r3, r3, #3
 8004e5c:	f003 0303 	and.w	r3, r3, #3
 8004e60:	005b      	lsls	r3, r3, #1
 8004e62:	fa02 f303 	lsl.w	r3, r2, r3
 8004e66:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfigInjected->InjectedOffsetNumber)
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	691b      	ldr	r3, [r3, #16]
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	2b03      	cmp	r3, #3
 8004e70:	d84e      	bhi.n	8004f10 <HAL_ADCEx_InjectedConfigChannel+0x3d8>
 8004e72:	a201      	add	r2, pc, #4	; (adr r2, 8004e78 <HAL_ADCEx_InjectedConfigChannel+0x340>)
 8004e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e78:	08004e89 	.word	0x08004e89
 8004e7c:	08004eab 	.word	0x08004eab
 8004e80:	08004ecd 	.word	0x08004ecd
 8004e84:	08004eef 	.word	0x08004eef
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1                               ,
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e8e:	4b99      	ldr	r3, [pc, #612]	; (80050f4 <HAL_ADCEx_InjectedConfigChannel+0x5bc>)
 8004e90:	4013      	ands	r3, r2
 8004e92:	683a      	ldr	r2, [r7, #0]
 8004e94:	6812      	ldr	r2, [r2, #0]
 8004e96:	0691      	lsls	r1, r2, #26
 8004e98:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004e9a:	430a      	orrs	r2, r1
 8004e9c:	431a      	orrs	r2, r3
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004ea6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                                   ,
                 ADC_OFR1_OFFSET1_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8004ea8:	e07b      	b.n	8004fa2 <HAL_ADCEx_InjectedConfigChannel+0x46a>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2                               ,
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004eb0:	4b90      	ldr	r3, [pc, #576]	; (80050f4 <HAL_ADCEx_InjectedConfigChannel+0x5bc>)
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	683a      	ldr	r2, [r7, #0]
 8004eb6:	6812      	ldr	r2, [r2, #0]
 8004eb8:	0691      	lsls	r1, r2, #26
 8004eba:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004ebc:	430a      	orrs	r2, r1
 8004ebe:	431a      	orrs	r2, r3
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004ec8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                                   ,
                 ADC_OFR2_OFFSET2_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8004eca:	e06a      	b.n	8004fa2 <HAL_ADCEx_InjectedConfigChannel+0x46a>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3                               ,
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004ed2:	4b88      	ldr	r3, [pc, #544]	; (80050f4 <HAL_ADCEx_InjectedConfigChannel+0x5bc>)
 8004ed4:	4013      	ands	r3, r2
 8004ed6:	683a      	ldr	r2, [r7, #0]
 8004ed8:	6812      	ldr	r2, [r2, #0]
 8004eda:	0691      	lsls	r1, r2, #26
 8004edc:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004ede:	430a      	orrs	r2, r1
 8004ee0:	431a      	orrs	r2, r3
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004eea:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                                   ,
                 ADC_OFR3_OFFSET3_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8004eec:	e059      	b.n	8004fa2 <HAL_ADCEx_InjectedConfigChannel+0x46a>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4                               ,
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004ef4:	4b7f      	ldr	r3, [pc, #508]	; (80050f4 <HAL_ADCEx_InjectedConfigChannel+0x5bc>)
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	683a      	ldr	r2, [r7, #0]
 8004efa:	6812      	ldr	r2, [r2, #0]
 8004efc:	0691      	lsls	r1, r2, #26
 8004efe:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004f00:	430a      	orrs	r2, r1
 8004f02:	431a      	orrs	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004f0c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                                   ,
                 ADC_OFR4_OFFSET4_EN                               |
                 ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel) |
                 tmpOffsetShifted                                    );
      break;
 8004f0e:	e048      	b.n	8004fa2 <HAL_ADCEx_InjectedConfigChannel+0x46a>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f16:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	069b      	lsls	r3, r3, #26
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d107      	bne.n	8004f34 <HAL_ADCEx_InjectedConfigChannel+0x3fc>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004f32:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f3a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	069b      	lsls	r3, r3, #26
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d107      	bne.n	8004f58 <HAL_ADCEx_InjectedConfigChannel+0x420>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004f56:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f5e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	069b      	lsls	r3, r3, #26
 8004f68:	429a      	cmp	r2, r3
 8004f6a:	d107      	bne.n	8004f7c <HAL_ADCEx_InjectedConfigChannel+0x444>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004f7a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfigInjected->InjectedChannel))
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f82:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	069b      	lsls	r3, r3, #26
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d107      	bne.n	8004fa0 <HAL_ADCEx_InjectedConfigChannel+0x468>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004f9e:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8004fa0:	bf00      	nop
  
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	f003 0303 	and.w	r3, r3, #3
 8004fac:	2b01      	cmp	r3, #1
 8004fae:	d108      	bne.n	8004fc2 <HAL_ADCEx_InjectedConfigChannel+0x48a>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0301 	and.w	r3, r3, #1
 8004fba:	2b01      	cmp	r3, #1
 8004fbc:	d101      	bne.n	8004fc2 <HAL_ADCEx_InjectedConfigChannel+0x48a>
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e000      	b.n	8004fc4 <HAL_ADCEx_InjectedConfigChannel+0x48c>
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	f040 8127 	bne.w	8005218 <HAL_ADCEx_InjectedConfigChannel+0x6e0>
  {
    /* Configuration of differential mode */
    if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	68db      	ldr	r3, [r3, #12]
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d00f      	beq.n	8004ff2 <HAL_ADCEx_InjectedConfigChannel+0x4ba>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	2201      	movs	r2, #1
 8004fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe4:	43da      	mvns	r2, r3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	400a      	ands	r2, r1
 8004fec:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8004ff0:	e049      	b.n	8005086 <HAL_ADCEx_InjectedConfigChannel+0x54e>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfigInjected->InjectedChannel));
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2201      	movs	r2, #1
 8005000:	409a      	lsls	r2, r3
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	430a      	orrs	r2, r1
 8005008:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2b09      	cmp	r3, #9
 8005012:	d91c      	bls.n	800504e <HAL_ADCEx_InjectedConfigChannel+0x516>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	6999      	ldr	r1, [r3, #24]
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	4613      	mov	r3, r2
 8005020:	005b      	lsls	r3, r3, #1
 8005022:	4413      	add	r3, r2
 8005024:	3b1b      	subs	r3, #27
 8005026:	2207      	movs	r2, #7
 8005028:	fa02 f303 	lsl.w	r3, r2, r3
 800502c:	43db      	mvns	r3, r3
 800502e:	4019      	ands	r1, r3
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	6898      	ldr	r0, [r3, #8]
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	4613      	mov	r3, r2
 800503a:	005b      	lsls	r3, r3, #1
 800503c:	4413      	add	r3, r2
 800503e:	3b1b      	subs	r3, #27
 8005040:	fa00 f203 	lsl.w	r2, r0, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	430a      	orrs	r2, r1
 800504a:	619a      	str	r2, [r3, #24]
 800504c:	e01b      	b.n	8005086 <HAL_ADCEx_InjectedConfigChannel+0x54e>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfigInjected->InjectedChannel +1U),
                   ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	6959      	ldr	r1, [r3, #20]
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	1c5a      	adds	r2, r3, #1
 800505a:	4613      	mov	r3, r2
 800505c:	005b      	lsls	r3, r3, #1
 800505e:	4413      	add	r3, r2
 8005060:	2207      	movs	r2, #7
 8005062:	fa02 f303 	lsl.w	r3, r2, r3
 8005066:	43db      	mvns	r3, r3
 8005068:	4019      	ands	r1, r3
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	6898      	ldr	r0, [r3, #8]
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	1c5a      	adds	r2, r3, #1
 8005074:	4613      	mov	r3, r2
 8005076:	005b      	lsls	r3, r3, #1
 8005078:	4413      	add	r3, r2
 800507a:	fa00 f203 	lsl.w	r2, r0, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	430a      	orrs	r2, r1
 8005084:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800508e:	d004      	beq.n	800509a <HAL_ADCEx_InjectedConfigChannel+0x562>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a18      	ldr	r2, [pc, #96]	; (80050f8 <HAL_ADCEx_InjectedConfigChannel+0x5c0>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d101      	bne.n	800509e <HAL_ADCEx_InjectedConfigChannel+0x566>
 800509a:	4b18      	ldr	r3, [pc, #96]	; (80050fc <HAL_ADCEx_InjectedConfigChannel+0x5c4>)
 800509c:	e000      	b.n	80050a0 <HAL_ADCEx_InjectedConfigChannel+0x568>
 800509e:	4b18      	ldr	r3, [pc, #96]	; (8005100 <HAL_ADCEx_InjectedConfigChannel+0x5c8>)
 80050a0:	663b      	str	r3, [r7, #96]	; 0x60
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2b10      	cmp	r3, #16
 80050a8:	d105      	bne.n	80050b6 <HAL_ADCEx_InjectedConfigChannel+0x57e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80050aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050ac:	689b      	ldr	r3, [r3, #8]
 80050ae:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) &&
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d015      	beq.n	80050e2 <HAL_ADCEx_InjectedConfigChannel+0x5aa>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80050ba:	2b11      	cmp	r3, #17
 80050bc:	d105      	bne.n	80050ca <HAL_ADCEx_InjectedConfigChannel+0x592>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80050be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)       &&
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d00b      	beq.n	80050e2 <HAL_ADCEx_InjectedConfigChannel+0x5aa>
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80050ce:	2b12      	cmp	r3, #18
 80050d0:	f040 80a2 	bne.w	8005218 <HAL_ADCEx_InjectedConfigChannel+0x6e0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80050d4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80050d6:	689b      	ldr	r3, [r3, #8]
 80050d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)    &&
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f040 809b 	bne.w	8005218 <HAL_ADCEx_InjectedConfigChannel+0x6e0>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80050ea:	d10b      	bne.n	8005104 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 80050ec:	4b02      	ldr	r3, [pc, #8]	; (80050f8 <HAL_ADCEx_InjectedConfigChannel+0x5c0>)
 80050ee:	613b      	str	r3, [r7, #16]
 80050f0:	e023      	b.n	800513a <HAL_ADCEx_InjectedConfigChannel+0x602>
 80050f2:	bf00      	nop
 80050f4:	83fff000 	.word	0x83fff000
 80050f8:	50000100 	.word	0x50000100
 80050fc:	50000300 	.word	0x50000300
 8005100:	50000700 	.word	0x50000700
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a49      	ldr	r2, [pc, #292]	; (8005230 <HAL_ADCEx_InjectedConfigChannel+0x6f8>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d103      	bne.n	8005116 <HAL_ADCEx_InjectedConfigChannel+0x5de>
 800510e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005112:	613b      	str	r3, [r7, #16]
 8005114:	e011      	b.n	800513a <HAL_ADCEx_InjectedConfigChannel+0x602>
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a46      	ldr	r2, [pc, #280]	; (8005234 <HAL_ADCEx_InjectedConfigChannel+0x6fc>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d102      	bne.n	8005126 <HAL_ADCEx_InjectedConfigChannel+0x5ee>
 8005120:	4b45      	ldr	r3, [pc, #276]	; (8005238 <HAL_ADCEx_InjectedConfigChannel+0x700>)
 8005122:	613b      	str	r3, [r7, #16]
 8005124:	e009      	b.n	800513a <HAL_ADCEx_InjectedConfigChannel+0x602>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a43      	ldr	r2, [pc, #268]	; (8005238 <HAL_ADCEx_InjectedConfigChannel+0x700>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d102      	bne.n	8005136 <HAL_ADCEx_InjectedConfigChannel+0x5fe>
 8005130:	4b40      	ldr	r3, [pc, #256]	; (8005234 <HAL_ADCEx_InjectedConfigChannel+0x6fc>)
 8005132:	613b      	str	r3, [r7, #16]
 8005134:	e001      	b.n	800513a <HAL_ADCEx_InjectedConfigChannel+0x602>
 8005136:	2300      	movs	r3, #0
 8005138:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	f003 0303 	and.w	r3, r3, #3
 8005144:	2b01      	cmp	r3, #1
 8005146:	d108      	bne.n	800515a <HAL_ADCEx_InjectedConfigChannel+0x622>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	2b01      	cmp	r3, #1
 8005154:	d101      	bne.n	800515a <HAL_ADCEx_InjectedConfigChannel+0x622>
 8005156:	2301      	movs	r3, #1
 8005158:	e000      	b.n	800515c <HAL_ADCEx_InjectedConfigChannel+0x624>
 800515a:	2300      	movs	r3, #0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d150      	bne.n	8005202 <HAL_ADCEx_InjectedConfigChannel+0x6ca>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8005160:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8005162:	2b00      	cmp	r3, #0
 8005164:	d010      	beq.n	8005188 <HAL_ADCEx_InjectedConfigChannel+0x650>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	f003 0303 	and.w	r3, r3, #3
 800516e:	2b01      	cmp	r3, #1
 8005170:	d107      	bne.n	8005182 <HAL_ADCEx_InjectedConfigChannel+0x64a>
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b01      	cmp	r3, #1
 800517c:	d101      	bne.n	8005182 <HAL_ADCEx_InjectedConfigChannel+0x64a>
 800517e:	2301      	movs	r3, #1
 8005180:	e000      	b.n	8005184 <HAL_ADCEx_InjectedConfigChannel+0x64c>
 8005182:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8005184:	2b00      	cmp	r3, #0
 8005186:	d13c      	bne.n	8005202 <HAL_ADCEx_InjectedConfigChannel+0x6ca>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2b10      	cmp	r3, #16
 800518e:	d11d      	bne.n	80051cc <HAL_ADCEx_InjectedConfigChannel+0x694>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005198:	d118      	bne.n	80051cc <HAL_ADCEx_InjectedConfigChannel+0x694>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800519a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80051a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80051a4:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80051a6:	4b25      	ldr	r3, [pc, #148]	; (800523c <HAL_ADCEx_InjectedConfigChannel+0x704>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a25      	ldr	r2, [pc, #148]	; (8005240 <HAL_ADCEx_InjectedConfigChannel+0x708>)
 80051ac:	fba2 2303 	umull	r2, r3, r2, r3
 80051b0:	0c9a      	lsrs	r2, r3, #18
 80051b2:	4613      	mov	r3, r2
 80051b4:	009b      	lsls	r3, r3, #2
 80051b6:	4413      	add	r3, r2
 80051b8:	005b      	lsls	r3, r3, #1
 80051ba:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 80051bc:	e002      	b.n	80051c4 <HAL_ADCEx_InjectedConfigChannel+0x68c>
          {
            wait_loop_index--;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	3b01      	subs	r3, #1
 80051c2:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d1f9      	bne.n	80051be <HAL_ADCEx_InjectedConfigChannel+0x686>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80051ca:	e024      	b.n	8005216 <HAL_ADCEx_InjectedConfigChannel+0x6de>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	2b11      	cmp	r3, #17
 80051d2:	d10b      	bne.n	80051ec <HAL_ADCEx_InjectedConfigChannel+0x6b4>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80051dc:	d106      	bne.n	80051ec <HAL_ADCEx_InjectedConfigChannel+0x6b4>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80051de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80051e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80051e8:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80051ea:	e014      	b.n	8005216 <HAL_ADCEx_InjectedConfigChannel+0x6de>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b12      	cmp	r3, #18
 80051f2:	d110      	bne.n	8005216 <HAL_ADCEx_InjectedConfigChannel+0x6de>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80051f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80051fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80051fe:	609a      	str	r2, [r3, #8]
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005200:	e009      	b.n	8005216 <HAL_ADCEx_InjectedConfigChannel+0x6de>
      /* and other ADC of the common group are enabled, internal              */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005206:	f043 0220 	orr.w	r2, r3, #32
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8005214:	e000      	b.n	8005218 <HAL_ADCEx_InjectedConfigChannel+0x6e0>
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005216:	bf00      	nop
    }
    
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8005220:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8005224:	4618      	mov	r0, r3
 8005226:	3774      	adds	r7, #116	; 0x74
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr
 8005230:	50000100 	.word	0x50000100
 8005234:	50000400 	.word	0x50000400
 8005238:	50000500 	.word	0x50000500
 800523c:	20000004 	.word	0x20000004
 8005240:	431bde83 	.word	0x431bde83

08005244 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8005244:	b480      	push	{r7}
 8005246:	b099      	sub	sp, #100	; 0x64
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800524e:	2300      	movs	r3, #0
 8005250:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800525c:	d102      	bne.n	8005264 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800525e:	4b6d      	ldr	r3, [pc, #436]	; (8005414 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8005260:	60bb      	str	r3, [r7, #8]
 8005262:	e01a      	b.n	800529a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a6a      	ldr	r2, [pc, #424]	; (8005414 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d103      	bne.n	8005276 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800526e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005272:	60bb      	str	r3, [r7, #8]
 8005274:	e011      	b.n	800529a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a67      	ldr	r2, [pc, #412]	; (8005418 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d102      	bne.n	8005286 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005280:	4b66      	ldr	r3, [pc, #408]	; (800541c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8005282:	60bb      	str	r3, [r7, #8]
 8005284:	e009      	b.n	800529a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a64      	ldr	r2, [pc, #400]	; (800541c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d102      	bne.n	8005296 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005290:	4b61      	ldr	r3, [pc, #388]	; (8005418 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8005292:	60bb      	str	r3, [r7, #8]
 8005294:	e001      	b.n	800529a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8005296:	2300      	movs	r3, #0
 8005298:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d101      	bne.n	80052a4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80052a0:	2301      	movs	r3, #1
 80052a2:	e0b0      	b.n	8005406 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d101      	bne.n	80052b2 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80052ae:	2302      	movs	r3, #2
 80052b0:	e0a9      	b.n	8005406 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2201      	movs	r2, #1
 80052b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	f003 0304 	and.w	r3, r3, #4
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	f040 808d 	bne.w	80053e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f003 0304 	and.w	r3, r3, #4
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	f040 8086 	bne.w	80053e4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80052e0:	d004      	beq.n	80052ec <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a4b      	ldr	r2, [pc, #300]	; (8005414 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d101      	bne.n	80052f0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80052ec:	4b4c      	ldr	r3, [pc, #304]	; (8005420 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80052ee:	e000      	b.n	80052f2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80052f0:	4b4c      	ldr	r3, [pc, #304]	; (8005424 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80052f2:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d040      	beq.n	800537e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80052fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	6859      	ldr	r1, [r3, #4]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800530e:	035b      	lsls	r3, r3, #13
 8005310:	430b      	orrs	r3, r1
 8005312:	431a      	orrs	r2, r3
 8005314:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005316:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	f003 0303 	and.w	r3, r3, #3
 8005322:	2b01      	cmp	r3, #1
 8005324:	d108      	bne.n	8005338 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0301 	and.w	r3, r3, #1
 8005330:	2b01      	cmp	r3, #1
 8005332:	d101      	bne.n	8005338 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8005334:	2301      	movs	r3, #1
 8005336:	e000      	b.n	800533a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8005338:	2300      	movs	r3, #0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d15c      	bne.n	80053f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	f003 0303 	and.w	r3, r3, #3
 8005346:	2b01      	cmp	r3, #1
 8005348:	d107      	bne.n	800535a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f003 0301 	and.w	r3, r3, #1
 8005352:	2b01      	cmp	r3, #1
 8005354:	d101      	bne.n	800535a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8005356:	2301      	movs	r3, #1
 8005358:	e000      	b.n	800535c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800535a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800535c:	2b00      	cmp	r3, #0
 800535e:	d14b      	bne.n	80053f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8005360:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005362:	689b      	ldr	r3, [r3, #8]
 8005364:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005368:	f023 030f 	bic.w	r3, r3, #15
 800536c:	683a      	ldr	r2, [r7, #0]
 800536e:	6811      	ldr	r1, [r2, #0]
 8005370:	683a      	ldr	r2, [r7, #0]
 8005372:	6892      	ldr	r2, [r2, #8]
 8005374:	430a      	orrs	r2, r1
 8005376:	431a      	orrs	r2, r3
 8005378:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800537a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800537c:	e03c      	b.n	80053f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800537e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005386:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005388:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	f003 0303 	and.w	r3, r3, #3
 8005394:	2b01      	cmp	r3, #1
 8005396:	d108      	bne.n	80053aa <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 0301 	and.w	r3, r3, #1
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d101      	bne.n	80053aa <HAL_ADCEx_MultiModeConfigChannel+0x166>
 80053a6:	2301      	movs	r3, #1
 80053a8:	e000      	b.n	80053ac <HAL_ADCEx_MultiModeConfigChannel+0x168>
 80053aa:	2300      	movs	r3, #0
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d123      	bne.n	80053f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	f003 0303 	and.w	r3, r3, #3
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d107      	bne.n	80053cc <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0301 	and.w	r3, r3, #1
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d101      	bne.n	80053cc <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80053c8:	2301      	movs	r3, #1
 80053ca:	e000      	b.n	80053ce <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80053cc:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d112      	bne.n	80053f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80053d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80053da:	f023 030f 	bic.w	r3, r3, #15
 80053de:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80053e0:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80053e2:	e009      	b.n	80053f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e8:	f043 0220 	orr.w	r2, r3, #32
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80053f6:	e000      	b.n	80053fa <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80053f8:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8005402:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8005406:	4618      	mov	r0, r3
 8005408:	3764      	adds	r7, #100	; 0x64
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr
 8005412:	bf00      	nop
 8005414:	50000100 	.word	0x50000100
 8005418:	50000400 	.word	0x50000400
 800541c:	50000500 	.word	0x50000500
 8005420:	50000300 	.word	0x50000300
 8005424:	50000700 	.word	0x50000700

08005428 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005430:	2300      	movs	r3, #0
 8005432:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	689b      	ldr	r3, [r3, #8]
 800543a:	f003 0303 	and.w	r3, r3, #3
 800543e:	2b01      	cmp	r3, #1
 8005440:	d108      	bne.n	8005454 <ADC_Enable+0x2c>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	2b01      	cmp	r3, #1
 800544e:	d101      	bne.n	8005454 <ADC_Enable+0x2c>
 8005450:	2301      	movs	r3, #1
 8005452:	e000      	b.n	8005456 <ADC_Enable+0x2e>
 8005454:	2300      	movs	r3, #0
 8005456:	2b00      	cmp	r3, #0
 8005458:	d143      	bne.n	80054e2 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	689a      	ldr	r2, [r3, #8]
 8005460:	4b22      	ldr	r3, [pc, #136]	; (80054ec <ADC_Enable+0xc4>)
 8005462:	4013      	ands	r3, r2
 8005464:	2b00      	cmp	r3, #0
 8005466:	d00d      	beq.n	8005484 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546c:	f043 0210 	orr.w	r2, r3, #16
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005478:	f043 0201 	orr.w	r2, r3, #1
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e02f      	b.n	80054e4 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	689a      	ldr	r2, [r3, #8]
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f042 0201 	orr.w	r2, r2, #1
 8005492:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8005494:	f7fe fff6 	bl	8004484 <HAL_GetTick>
 8005498:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800549a:	e01b      	b.n	80054d4 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800549c:	f7fe fff2 	bl	8004484 <HAL_GetTick>
 80054a0:	4602      	mov	r2, r0
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	d914      	bls.n	80054d4 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 0301 	and.w	r3, r3, #1
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d00d      	beq.n	80054d4 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054bc:	f043 0210 	orr.w	r2, r3, #16
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054c8:	f043 0201 	orr.w	r2, r3, #1
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e007      	b.n	80054e4 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	f003 0301 	and.w	r3, r3, #1
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d1dc      	bne.n	800549c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3710      	adds	r7, #16
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	8000003f 	.word	0x8000003f

080054f0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b084      	sub	sp, #16
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80054f8:	2300      	movs	r3, #0
 80054fa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	f003 0303 	and.w	r3, r3, #3
 8005506:	2b01      	cmp	r3, #1
 8005508:	d108      	bne.n	800551c <ADC_Disable+0x2c>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f003 0301 	and.w	r3, r3, #1
 8005514:	2b01      	cmp	r3, #1
 8005516:	d101      	bne.n	800551c <ADC_Disable+0x2c>
 8005518:	2301      	movs	r3, #1
 800551a:	e000      	b.n	800551e <ADC_Disable+0x2e>
 800551c:	2300      	movs	r3, #0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d047      	beq.n	80055b2 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	f003 030d 	and.w	r3, r3, #13
 800552c:	2b01      	cmp	r3, #1
 800552e:	d10f      	bne.n	8005550 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	689a      	ldr	r2, [r3, #8]
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f042 0202 	orr.w	r2, r2, #2
 800553e:	609a      	str	r2, [r3, #8]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2203      	movs	r2, #3
 8005546:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8005548:	f7fe ff9c 	bl	8004484 <HAL_GetTick>
 800554c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800554e:	e029      	b.n	80055a4 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005554:	f043 0210 	orr.w	r2, r3, #16
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005560:	f043 0201 	orr.w	r2, r3, #1
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e023      	b.n	80055b4 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800556c:	f7fe ff8a 	bl	8004484 <HAL_GetTick>
 8005570:	4602      	mov	r2, r0
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	2b02      	cmp	r3, #2
 8005578:	d914      	bls.n	80055a4 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	2b01      	cmp	r3, #1
 8005586:	d10d      	bne.n	80055a4 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558c:	f043 0210 	orr.w	r2, r3, #16
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005598:	f043 0201 	orr.w	r2, r3, #1
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	e007      	b.n	80055b4 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f003 0301 	and.w	r3, r3, #1
 80055ae:	2b01      	cmp	r3, #1
 80055b0:	d0dc      	beq.n	800556c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80055b2:	2300      	movs	r3, #0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3710      	adds	r7, #16
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}

080055bc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d101      	bne.n	80055ce <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e0ed      	b.n	80057aa <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d102      	bne.n	80055e0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80055da:	6878      	ldr	r0, [r7, #4]
 80055dc:	f7fc f87a 	bl	80016d4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681a      	ldr	r2, [r3, #0]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f042 0201 	orr.w	r2, r2, #1
 80055ee:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80055f0:	f7fe ff48 	bl	8004484 <HAL_GetTick>
 80055f4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80055f6:	e012      	b.n	800561e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80055f8:	f7fe ff44 	bl	8004484 <HAL_GetTick>
 80055fc:	4602      	mov	r2, r0
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	1ad3      	subs	r3, r2, r3
 8005602:	2b0a      	cmp	r3, #10
 8005604:	d90b      	bls.n	800561e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2205      	movs	r2, #5
 8005616:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800561a:	2301      	movs	r3, #1
 800561c:	e0c5      	b.n	80057aa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	f003 0301 	and.w	r3, r3, #1
 8005628:	2b00      	cmp	r3, #0
 800562a:	d0e5      	beq.n	80055f8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f022 0202 	bic.w	r2, r2, #2
 800563a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800563c:	f7fe ff22 	bl	8004484 <HAL_GetTick>
 8005640:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005642:	e012      	b.n	800566a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005644:	f7fe ff1e 	bl	8004484 <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	2b0a      	cmp	r3, #10
 8005650:	d90b      	bls.n	800566a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005656:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	2205      	movs	r2, #5
 8005662:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e09f      	b.n	80057aa <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	f003 0302 	and.w	r3, r3, #2
 8005674:	2b00      	cmp	r3, #0
 8005676:	d1e5      	bne.n	8005644 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	7e1b      	ldrb	r3, [r3, #24]
 800567c:	2b01      	cmp	r3, #1
 800567e:	d108      	bne.n	8005692 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800568e:	601a      	str	r2, [r3, #0]
 8005690:	e007      	b.n	80056a2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	7e5b      	ldrb	r3, [r3, #25]
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d108      	bne.n	80056bc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056b8:	601a      	str	r2, [r3, #0]
 80056ba:	e007      	b.n	80056cc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	7e9b      	ldrb	r3, [r3, #26]
 80056d0:	2b01      	cmp	r3, #1
 80056d2:	d108      	bne.n	80056e6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f042 0220 	orr.w	r2, r2, #32
 80056e2:	601a      	str	r2, [r3, #0]
 80056e4:	e007      	b.n	80056f6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f022 0220 	bic.w	r2, r2, #32
 80056f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	7edb      	ldrb	r3, [r3, #27]
 80056fa:	2b01      	cmp	r3, #1
 80056fc:	d108      	bne.n	8005710 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f022 0210 	bic.w	r2, r2, #16
 800570c:	601a      	str	r2, [r3, #0]
 800570e:	e007      	b.n	8005720 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f042 0210 	orr.w	r2, r2, #16
 800571e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	7f1b      	ldrb	r3, [r3, #28]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d108      	bne.n	800573a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f042 0208 	orr.w	r2, r2, #8
 8005736:	601a      	str	r2, [r3, #0]
 8005738:	e007      	b.n	800574a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	681a      	ldr	r2, [r3, #0]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f022 0208 	bic.w	r2, r2, #8
 8005748:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	7f5b      	ldrb	r3, [r3, #29]
 800574e:	2b01      	cmp	r3, #1
 8005750:	d108      	bne.n	8005764 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f042 0204 	orr.w	r2, r2, #4
 8005760:	601a      	str	r2, [r3, #0]
 8005762:	e007      	b.n	8005774 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f022 0204 	bic.w	r2, r2, #4
 8005772:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	689a      	ldr	r2, [r3, #8]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	431a      	orrs	r2, r3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	431a      	orrs	r2, r3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	695b      	ldr	r3, [r3, #20]
 8005788:	ea42 0103 	orr.w	r1, r2, r3
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	1e5a      	subs	r2, r3, #1
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	430a      	orrs	r2, r1
 8005798:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2200      	movs	r2, #0
 800579e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2201      	movs	r2, #1
 80057a4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80057a8:	2300      	movs	r3, #0
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3710      	adds	r7, #16
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}

080057b2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80057b2:	b480      	push	{r7}
 80057b4:	b087      	sub	sp, #28
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
 80057ba:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057c8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80057ca:	7cfb      	ldrb	r3, [r7, #19]
 80057cc:	2b01      	cmp	r3, #1
 80057ce:	d003      	beq.n	80057d8 <HAL_CAN_ConfigFilter+0x26>
 80057d0:	7cfb      	ldrb	r3, [r7, #19]
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	f040 80aa 	bne.w	800592c <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80057de:	f043 0201 	orr.w	r2, r3, #1
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	695b      	ldr	r3, [r3, #20]
 80057ec:	f003 031f 	and.w	r3, r3, #31
 80057f0:	2201      	movs	r2, #1
 80057f2:	fa02 f303 	lsl.w	r3, r2, r3
 80057f6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	43db      	mvns	r3, r3
 8005802:	401a      	ands	r2, r3
 8005804:	697b      	ldr	r3, [r7, #20]
 8005806:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	69db      	ldr	r3, [r3, #28]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d123      	bne.n	800585a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8005812:	697b      	ldr	r3, [r7, #20]
 8005814:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	43db      	mvns	r3, r3
 800581c:	401a      	ands	r2, r3
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005824:	683b      	ldr	r3, [r7, #0]
 8005826:	68db      	ldr	r3, [r3, #12]
 8005828:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005830:	683a      	ldr	r2, [r7, #0]
 8005832:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8005834:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	3248      	adds	r2, #72	; 0x48
 800583a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800584e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005850:	6979      	ldr	r1, [r7, #20]
 8005852:	3348      	adds	r3, #72	; 0x48
 8005854:	00db      	lsls	r3, r3, #3
 8005856:	440b      	add	r3, r1
 8005858:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	69db      	ldr	r3, [r3, #28]
 800585e:	2b01      	cmp	r3, #1
 8005860:	d122      	bne.n	80058a8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	431a      	orrs	r2, r3
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800587e:	683a      	ldr	r2, [r7, #0]
 8005880:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005882:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	3248      	adds	r2, #72	; 0x48
 8005888:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	68db      	ldr	r3, [r3, #12]
 8005896:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800589c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800589e:	6979      	ldr	r1, [r7, #20]
 80058a0:	3348      	adds	r3, #72	; 0x48
 80058a2:	00db      	lsls	r3, r3, #3
 80058a4:	440b      	add	r3, r1
 80058a6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d109      	bne.n	80058c4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80058b0:	697b      	ldr	r3, [r7, #20]
 80058b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	43db      	mvns	r3, r3
 80058ba:	401a      	ands	r2, r3
 80058bc:	697b      	ldr	r3, [r7, #20]
 80058be:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80058c2:	e007      	b.n	80058d4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	431a      	orrs	r2, r3
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	691b      	ldr	r3, [r3, #16]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d109      	bne.n	80058f0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	43db      	mvns	r3, r3
 80058e6:	401a      	ands	r2, r3
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80058ee:	e007      	b.n	8005900 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	431a      	orrs	r2, r3
 80058fa:	697b      	ldr	r3, [r7, #20]
 80058fc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	6a1b      	ldr	r3, [r3, #32]
 8005904:	2b01      	cmp	r3, #1
 8005906:	d107      	bne.n	8005918 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8005908:	697b      	ldr	r3, [r7, #20]
 800590a:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	431a      	orrs	r2, r3
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800591e:	f023 0201 	bic.w	r2, r3, #1
 8005922:	697b      	ldr	r3, [r7, #20]
 8005924:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8005928:	2300      	movs	r3, #0
 800592a:	e006      	b.n	800593a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005930:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005938:	2301      	movs	r3, #1
  }
}
 800593a:	4618      	mov	r0, r3
 800593c:	371c      	adds	r7, #28
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr

08005946 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005946:	b580      	push	{r7, lr}
 8005948:	b084      	sub	sp, #16
 800594a:	af00      	add	r7, sp, #0
 800594c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005954:	b2db      	uxtb	r3, r3
 8005956:	2b01      	cmp	r3, #1
 8005958:	d12e      	bne.n	80059b8 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2202      	movs	r2, #2
 800595e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f022 0201 	bic.w	r2, r2, #1
 8005970:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005972:	f7fe fd87 	bl	8004484 <HAL_GetTick>
 8005976:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005978:	e012      	b.n	80059a0 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800597a:	f7fe fd83 	bl	8004484 <HAL_GetTick>
 800597e:	4602      	mov	r2, r0
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	1ad3      	subs	r3, r2, r3
 8005984:	2b0a      	cmp	r3, #10
 8005986:	d90b      	bls.n	80059a0 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800598c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2205      	movs	r2, #5
 8005998:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e012      	b.n	80059c6 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	f003 0301 	and.w	r3, r3, #1
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d1e5      	bne.n	800597a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2200      	movs	r2, #0
 80059b2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80059b4:	2300      	movs	r3, #0
 80059b6:	e006      	b.n	80059c6 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059bc:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
  }
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3710      	adds	r7, #16
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}

080059ce <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80059ce:	b480      	push	{r7}
 80059d0:	b089      	sub	sp, #36	; 0x24
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	60f8      	str	r0, [r7, #12]
 80059d6:	60b9      	str	r1, [r7, #8]
 80059d8:	607a      	str	r2, [r7, #4]
 80059da:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059e2:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80059ec:	7ffb      	ldrb	r3, [r7, #31]
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d003      	beq.n	80059fa <HAL_CAN_AddTxMessage+0x2c>
 80059f2:	7ffb      	ldrb	r3, [r7, #31]
 80059f4:	2b02      	cmp	r3, #2
 80059f6:	f040 80ad 	bne.w	8005b54 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80059fa:	69bb      	ldr	r3, [r7, #24]
 80059fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d10a      	bne.n	8005a1a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005a04:	69bb      	ldr	r3, [r7, #24]
 8005a06:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d105      	bne.n	8005a1a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8005a0e:	69bb      	ldr	r3, [r7, #24]
 8005a10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f000 8095 	beq.w	8005b44 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8005a1a:	69bb      	ldr	r3, [r7, #24]
 8005a1c:	0e1b      	lsrs	r3, r3, #24
 8005a1e:	f003 0303 	and.w	r3, r3, #3
 8005a22:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005a24:	2201      	movs	r2, #1
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	409a      	lsls	r2, r3
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d10d      	bne.n	8005a52 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005a40:	68f9      	ldr	r1, [r7, #12]
 8005a42:	6809      	ldr	r1, [r1, #0]
 8005a44:	431a      	orrs	r2, r3
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	3318      	adds	r3, #24
 8005a4a:	011b      	lsls	r3, r3, #4
 8005a4c:	440b      	add	r3, r1
 8005a4e:	601a      	str	r2, [r3, #0]
 8005a50:	e00f      	b.n	8005a72 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	685b      	ldr	r3, [r3, #4]
 8005a56:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005a58:	68bb      	ldr	r3, [r7, #8]
 8005a5a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005a5c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005a62:	68f9      	ldr	r1, [r7, #12]
 8005a64:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005a66:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005a68:	697b      	ldr	r3, [r7, #20]
 8005a6a:	3318      	adds	r3, #24
 8005a6c:	011b      	lsls	r3, r3, #4
 8005a6e:	440b      	add	r3, r1
 8005a70:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6819      	ldr	r1, [r3, #0]
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	691a      	ldr	r2, [r3, #16]
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	3318      	adds	r3, #24
 8005a7e:	011b      	lsls	r3, r3, #4
 8005a80:	440b      	add	r3, r1
 8005a82:	3304      	adds	r3, #4
 8005a84:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	7d1b      	ldrb	r3, [r3, #20]
 8005a8a:	2b01      	cmp	r3, #1
 8005a8c:	d111      	bne.n	8005ab2 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681a      	ldr	r2, [r3, #0]
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	3318      	adds	r3, #24
 8005a96:	011b      	lsls	r3, r3, #4
 8005a98:	4413      	add	r3, r2
 8005a9a:	3304      	adds	r3, #4
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	68fa      	ldr	r2, [r7, #12]
 8005aa0:	6811      	ldr	r1, [r2, #0]
 8005aa2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	3318      	adds	r3, #24
 8005aaa:	011b      	lsls	r3, r3, #4
 8005aac:	440b      	add	r3, r1
 8005aae:	3304      	adds	r3, #4
 8005ab0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	3307      	adds	r3, #7
 8005ab6:	781b      	ldrb	r3, [r3, #0]
 8005ab8:	061a      	lsls	r2, r3, #24
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	3306      	adds	r3, #6
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	041b      	lsls	r3, r3, #16
 8005ac2:	431a      	orrs	r2, r3
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	3305      	adds	r3, #5
 8005ac8:	781b      	ldrb	r3, [r3, #0]
 8005aca:	021b      	lsls	r3, r3, #8
 8005acc:	4313      	orrs	r3, r2
 8005ace:	687a      	ldr	r2, [r7, #4]
 8005ad0:	3204      	adds	r2, #4
 8005ad2:	7812      	ldrb	r2, [r2, #0]
 8005ad4:	4610      	mov	r0, r2
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	6811      	ldr	r1, [r2, #0]
 8005ada:	ea43 0200 	orr.w	r2, r3, r0
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	011b      	lsls	r3, r3, #4
 8005ae2:	440b      	add	r3, r1
 8005ae4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8005ae8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	3303      	adds	r3, #3
 8005aee:	781b      	ldrb	r3, [r3, #0]
 8005af0:	061a      	lsls	r2, r3, #24
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	3302      	adds	r3, #2
 8005af6:	781b      	ldrb	r3, [r3, #0]
 8005af8:	041b      	lsls	r3, r3, #16
 8005afa:	431a      	orrs	r2, r3
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	3301      	adds	r3, #1
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	021b      	lsls	r3, r3, #8
 8005b04:	4313      	orrs	r3, r2
 8005b06:	687a      	ldr	r2, [r7, #4]
 8005b08:	7812      	ldrb	r2, [r2, #0]
 8005b0a:	4610      	mov	r0, r2
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	6811      	ldr	r1, [r2, #0]
 8005b10:	ea43 0200 	orr.w	r2, r3, r0
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	011b      	lsls	r3, r3, #4
 8005b18:	440b      	add	r3, r1
 8005b1a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005b1e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	3318      	adds	r3, #24
 8005b28:	011b      	lsls	r3, r3, #4
 8005b2a:	4413      	add	r3, r2
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	6811      	ldr	r1, [r2, #0]
 8005b32:	f043 0201 	orr.w	r2, r3, #1
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	3318      	adds	r3, #24
 8005b3a:	011b      	lsls	r3, r3, #4
 8005b3c:	440b      	add	r3, r1
 8005b3e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005b40:	2300      	movs	r3, #0
 8005b42:	e00e      	b.n	8005b62 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b48:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005b50:	2301      	movs	r3, #1
 8005b52:	e006      	b.n	8005b62 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b58:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005b60:	2301      	movs	r3, #1
  }
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3724      	adds	r7, #36	; 0x24
 8005b66:	46bd      	mov	sp, r7
 8005b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6c:	4770      	bx	lr

08005b6e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8005b6e:	b480      	push	{r7}
 8005b70:	b087      	sub	sp, #28
 8005b72:	af00      	add	r7, sp, #0
 8005b74:	60f8      	str	r0, [r7, #12]
 8005b76:	60b9      	str	r1, [r7, #8]
 8005b78:	607a      	str	r2, [r7, #4]
 8005b7a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b82:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005b84:	7dfb      	ldrb	r3, [r7, #23]
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d003      	beq.n	8005b92 <HAL_CAN_GetRxMessage+0x24>
 8005b8a:	7dfb      	ldrb	r3, [r7, #23]
 8005b8c:	2b02      	cmp	r3, #2
 8005b8e:	f040 8103 	bne.w	8005d98 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d10e      	bne.n	8005bb6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	68db      	ldr	r3, [r3, #12]
 8005b9e:	f003 0303 	and.w	r3, r3, #3
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d116      	bne.n	8005bd4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005baa:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e0f7      	b.n	8005da6 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	691b      	ldr	r3, [r3, #16]
 8005bbc:	f003 0303 	and.w	r3, r3, #3
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d107      	bne.n	8005bd4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bc8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e0e8      	b.n	8005da6 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	331b      	adds	r3, #27
 8005bdc:	011b      	lsls	r3, r3, #4
 8005bde:	4413      	add	r3, r2
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f003 0204 	and.w	r2, r3, #4
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d10c      	bne.n	8005c0c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681a      	ldr	r2, [r3, #0]
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	331b      	adds	r3, #27
 8005bfa:	011b      	lsls	r3, r3, #4
 8005bfc:	4413      	add	r3, r2
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	0d5b      	lsrs	r3, r3, #21
 8005c02:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	601a      	str	r2, [r3, #0]
 8005c0a:	e00b      	b.n	8005c24 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	331b      	adds	r3, #27
 8005c14:	011b      	lsls	r3, r3, #4
 8005c16:	4413      	add	r3, r2
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	08db      	lsrs	r3, r3, #3
 8005c1c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	331b      	adds	r3, #27
 8005c2c:	011b      	lsls	r3, r3, #4
 8005c2e:	4413      	add	r3, r2
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0202 	and.w	r2, r3, #2
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	68bb      	ldr	r3, [r7, #8]
 8005c40:	331b      	adds	r3, #27
 8005c42:	011b      	lsls	r3, r3, #4
 8005c44:	4413      	add	r3, r2
 8005c46:	3304      	adds	r3, #4
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f003 0308 	and.w	r3, r3, #8
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d003      	beq.n	8005c5a <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2208      	movs	r2, #8
 8005c56:	611a      	str	r2, [r3, #16]
 8005c58:	e00b      	b.n	8005c72 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	331b      	adds	r3, #27
 8005c62:	011b      	lsls	r3, r3, #4
 8005c64:	4413      	add	r3, r2
 8005c66:	3304      	adds	r3, #4
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f003 020f 	and.w	r2, r3, #15
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	331b      	adds	r3, #27
 8005c7a:	011b      	lsls	r3, r3, #4
 8005c7c:	4413      	add	r3, r2
 8005c7e:	3304      	adds	r3, #4
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	0a1b      	lsrs	r3, r3, #8
 8005c84:	b2da      	uxtb	r2, r3
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	331b      	adds	r3, #27
 8005c92:	011b      	lsls	r3, r3, #4
 8005c94:	4413      	add	r3, r2
 8005c96:	3304      	adds	r3, #4
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	0c1b      	lsrs	r3, r3, #16
 8005c9c:	b29a      	uxth	r2, r3
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	011b      	lsls	r3, r3, #4
 8005caa:	4413      	add	r3, r2
 8005cac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	b2da      	uxtb	r2, r3
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681a      	ldr	r2, [r3, #0]
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	011b      	lsls	r3, r3, #4
 8005cc0:	4413      	add	r3, r2
 8005cc2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	0a1a      	lsrs	r2, r3, #8
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	3301      	adds	r3, #1
 8005cce:	b2d2      	uxtb	r2, r2
 8005cd0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681a      	ldr	r2, [r3, #0]
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	011b      	lsls	r3, r3, #4
 8005cda:	4413      	add	r3, r2
 8005cdc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	0c1a      	lsrs	r2, r3, #16
 8005ce4:	683b      	ldr	r3, [r7, #0]
 8005ce6:	3302      	adds	r3, #2
 8005ce8:	b2d2      	uxtb	r2, r2
 8005cea:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	011b      	lsls	r3, r3, #4
 8005cf4:	4413      	add	r3, r2
 8005cf6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	0e1a      	lsrs	r2, r3, #24
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	3303      	adds	r3, #3
 8005d02:	b2d2      	uxtb	r2, r2
 8005d04:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	011b      	lsls	r3, r3, #4
 8005d0e:	4413      	add	r3, r2
 8005d10:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	3304      	adds	r3, #4
 8005d1a:	b2d2      	uxtb	r2, r2
 8005d1c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681a      	ldr	r2, [r3, #0]
 8005d22:	68bb      	ldr	r3, [r7, #8]
 8005d24:	011b      	lsls	r3, r3, #4
 8005d26:	4413      	add	r3, r2
 8005d28:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	0a1a      	lsrs	r2, r3, #8
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	3305      	adds	r3, #5
 8005d34:	b2d2      	uxtb	r2, r2
 8005d36:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681a      	ldr	r2, [r3, #0]
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	011b      	lsls	r3, r3, #4
 8005d40:	4413      	add	r3, r2
 8005d42:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	0c1a      	lsrs	r2, r3, #16
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	3306      	adds	r3, #6
 8005d4e:	b2d2      	uxtb	r2, r2
 8005d50:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	68bb      	ldr	r3, [r7, #8]
 8005d58:	011b      	lsls	r3, r3, #4
 8005d5a:	4413      	add	r3, r2
 8005d5c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	0e1a      	lsrs	r2, r3, #24
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	3307      	adds	r3, #7
 8005d68:	b2d2      	uxtb	r2, r2
 8005d6a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d108      	bne.n	8005d84 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	68da      	ldr	r2, [r3, #12]
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f042 0220 	orr.w	r2, r2, #32
 8005d80:	60da      	str	r2, [r3, #12]
 8005d82:	e007      	b.n	8005d94 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	691a      	ldr	r2, [r3, #16]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f042 0220 	orr.w	r2, r2, #32
 8005d92:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005d94:	2300      	movs	r3, #0
 8005d96:	e006      	b.n	8005da6 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d9c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
  }
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	371c      	adds	r7, #28
 8005daa:	46bd      	mov	sp, r7
 8005dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db0:	4770      	bx	lr

08005db2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005db2:	b480      	push	{r7}
 8005db4:	b085      	sub	sp, #20
 8005db6:	af00      	add	r7, sp, #0
 8005db8:	6078      	str	r0, [r7, #4]
 8005dba:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005dc2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005dc4:	7bfb      	ldrb	r3, [r7, #15]
 8005dc6:	2b01      	cmp	r3, #1
 8005dc8:	d002      	beq.n	8005dd0 <HAL_CAN_ActivateNotification+0x1e>
 8005dca:	7bfb      	ldrb	r3, [r7, #15]
 8005dcc:	2b02      	cmp	r3, #2
 8005dce:	d109      	bne.n	8005de4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	6959      	ldr	r1, [r3, #20]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	683a      	ldr	r2, [r7, #0]
 8005ddc:	430a      	orrs	r2, r1
 8005dde:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8005de0:	2300      	movs	r3, #0
 8005de2:	e006      	b.n	8005df2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005df0:	2301      	movs	r3, #1
  }
}
 8005df2:	4618      	mov	r0, r3
 8005df4:	3714      	adds	r7, #20
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr

08005dfe <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8005dfe:	b580      	push	{r7, lr}
 8005e00:	b08a      	sub	sp, #40	; 0x28
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005e06:	2300      	movs	r3, #0
 8005e08:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	695b      	ldr	r3, [r3, #20]
 8005e10:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	689b      	ldr	r3, [r3, #8]
 8005e20:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	68db      	ldr	r3, [r3, #12]
 8005e28:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	691b      	ldr	r3, [r3, #16]
 8005e30:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	699b      	ldr	r3, [r3, #24]
 8005e38:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005e3a:	6a3b      	ldr	r3, [r7, #32]
 8005e3c:	f003 0301 	and.w	r3, r3, #1
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d07c      	beq.n	8005f3e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005e44:	69bb      	ldr	r3, [r7, #24]
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d023      	beq.n	8005e96 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	2201      	movs	r2, #1
 8005e54:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005e56:	69bb      	ldr	r3, [r7, #24]
 8005e58:	f003 0302 	and.w	r3, r3, #2
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d003      	beq.n	8005e68 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f000 f983 	bl	800616c <HAL_CAN_TxMailbox0CompleteCallback>
 8005e66:	e016      	b.n	8005e96 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005e68:	69bb      	ldr	r3, [r7, #24]
 8005e6a:	f003 0304 	and.w	r3, r3, #4
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d004      	beq.n	8005e7c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e74:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005e78:	627b      	str	r3, [r7, #36]	; 0x24
 8005e7a:	e00c      	b.n	8005e96 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8005e7c:	69bb      	ldr	r3, [r7, #24]
 8005e7e:	f003 0308 	and.w	r3, r3, #8
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d004      	beq.n	8005e90 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e88:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005e8c:	627b      	str	r3, [r7, #36]	; 0x24
 8005e8e:	e002      	b.n	8005e96 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f000 f989 	bl	80061a8 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005e96:	69bb      	ldr	r3, [r7, #24]
 8005e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d024      	beq.n	8005eea <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005ea8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d003      	beq.n	8005ebc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005eb4:	6878      	ldr	r0, [r7, #4]
 8005eb6:	f000 f963 	bl	8006180 <HAL_CAN_TxMailbox1CompleteCallback>
 8005eba:	e016      	b.n	8005eea <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8005ebc:	69bb      	ldr	r3, [r7, #24]
 8005ebe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d004      	beq.n	8005ed0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005ecc:	627b      	str	r3, [r7, #36]	; 0x24
 8005ece:	e00c      	b.n	8005eea <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8005ed0:	69bb      	ldr	r3, [r7, #24]
 8005ed2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d004      	beq.n	8005ee4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8005eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005edc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ee0:	627b      	str	r3, [r7, #36]	; 0x24
 8005ee2:	e002      	b.n	8005eea <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8005ee4:	6878      	ldr	r0, [r7, #4]
 8005ee6:	f000 f969 	bl	80061bc <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d024      	beq.n	8005f3e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005efc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d003      	beq.n	8005f10 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005f08:	6878      	ldr	r0, [r7, #4]
 8005f0a:	f000 f943 	bl	8006194 <HAL_CAN_TxMailbox2CompleteCallback>
 8005f0e:	e016      	b.n	8005f3e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8005f10:	69bb      	ldr	r3, [r7, #24]
 8005f12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d004      	beq.n	8005f24 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005f20:	627b      	str	r3, [r7, #36]	; 0x24
 8005f22:	e00c      	b.n	8005f3e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005f24:	69bb      	ldr	r3, [r7, #24]
 8005f26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d004      	beq.n	8005f38 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8005f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f34:	627b      	str	r3, [r7, #36]	; 0x24
 8005f36:	e002      	b.n	8005f3e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f000 f949 	bl	80061d0 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005f3e:	6a3b      	ldr	r3, [r7, #32]
 8005f40:	f003 0308 	and.w	r3, r3, #8
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d00c      	beq.n	8005f62 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	f003 0310 	and.w	r3, r3, #16
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d007      	beq.n	8005f62 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f54:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f58:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	2210      	movs	r2, #16
 8005f60:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005f62:	6a3b      	ldr	r3, [r7, #32]
 8005f64:	f003 0304 	and.w	r3, r3, #4
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d00b      	beq.n	8005f84 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	f003 0308 	and.w	r3, r3, #8
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d006      	beq.n	8005f84 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2208      	movs	r2, #8
 8005f7c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005f7e:	6878      	ldr	r0, [r7, #4]
 8005f80:	f000 f930 	bl	80061e4 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005f84:	6a3b      	ldr	r3, [r7, #32]
 8005f86:	f003 0302 	and.w	r3, r3, #2
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d009      	beq.n	8005fa2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	68db      	ldr	r3, [r3, #12]
 8005f94:	f003 0303 	and.w	r3, r3, #3
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d002      	beq.n	8005fa2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f7fb feb9 	bl	8001d14 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005fa2:	6a3b      	ldr	r3, [r7, #32]
 8005fa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d00c      	beq.n	8005fc6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005fac:	693b      	ldr	r3, [r7, #16]
 8005fae:	f003 0310 	and.w	r3, r3, #16
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d007      	beq.n	8005fc6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005fbc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2210      	movs	r2, #16
 8005fc4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005fc6:	6a3b      	ldr	r3, [r7, #32]
 8005fc8:	f003 0320 	and.w	r3, r3, #32
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d00b      	beq.n	8005fe8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f003 0308 	and.w	r3, r3, #8
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d006      	beq.n	8005fe8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	2208      	movs	r2, #8
 8005fe0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 f912 	bl	800620c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005fe8:	6a3b      	ldr	r3, [r7, #32]
 8005fea:	f003 0310 	and.w	r3, r3, #16
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d009      	beq.n	8006006 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	691b      	ldr	r3, [r3, #16]
 8005ff8:	f003 0303 	and.w	r3, r3, #3
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d002      	beq.n	8006006 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f000 f8f9 	bl	80061f8 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8006006:	6a3b      	ldr	r3, [r7, #32]
 8006008:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d00b      	beq.n	8006028 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	f003 0310 	and.w	r3, r3, #16
 8006016:	2b00      	cmp	r3, #0
 8006018:	d006      	beq.n	8006028 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	2210      	movs	r2, #16
 8006020:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f000 f8fc 	bl	8006220 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8006028:	6a3b      	ldr	r3, [r7, #32]
 800602a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00b      	beq.n	800604a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8006032:	69fb      	ldr	r3, [r7, #28]
 8006034:	f003 0308 	and.w	r3, r3, #8
 8006038:	2b00      	cmp	r3, #0
 800603a:	d006      	beq.n	800604a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	2208      	movs	r2, #8
 8006042:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f000 f8f5 	bl	8006234 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800604a:	6a3b      	ldr	r3, [r7, #32]
 800604c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006050:	2b00      	cmp	r3, #0
 8006052:	d07b      	beq.n	800614c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	f003 0304 	and.w	r3, r3, #4
 800605a:	2b00      	cmp	r3, #0
 800605c:	d072      	beq.n	8006144 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800605e:	6a3b      	ldr	r3, [r7, #32]
 8006060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006064:	2b00      	cmp	r3, #0
 8006066:	d008      	beq.n	800607a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800606e:	2b00      	cmp	r3, #0
 8006070:	d003      	beq.n	800607a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006074:	f043 0301 	orr.w	r3, r3, #1
 8006078:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800607a:	6a3b      	ldr	r3, [r7, #32]
 800607c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006080:	2b00      	cmp	r3, #0
 8006082:	d008      	beq.n	8006096 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800608a:	2b00      	cmp	r3, #0
 800608c:	d003      	beq.n	8006096 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800608e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006090:	f043 0302 	orr.w	r3, r3, #2
 8006094:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8006096:	6a3b      	ldr	r3, [r7, #32]
 8006098:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800609c:	2b00      	cmp	r3, #0
 800609e:	d008      	beq.n	80060b2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d003      	beq.n	80060b2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80060aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ac:	f043 0304 	orr.w	r3, r3, #4
 80060b0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80060b2:	6a3b      	ldr	r3, [r7, #32]
 80060b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d043      	beq.n	8006144 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d03e      	beq.n	8006144 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80060cc:	2b60      	cmp	r3, #96	; 0x60
 80060ce:	d02b      	beq.n	8006128 <HAL_CAN_IRQHandler+0x32a>
 80060d0:	2b60      	cmp	r3, #96	; 0x60
 80060d2:	d82e      	bhi.n	8006132 <HAL_CAN_IRQHandler+0x334>
 80060d4:	2b50      	cmp	r3, #80	; 0x50
 80060d6:	d022      	beq.n	800611e <HAL_CAN_IRQHandler+0x320>
 80060d8:	2b50      	cmp	r3, #80	; 0x50
 80060da:	d82a      	bhi.n	8006132 <HAL_CAN_IRQHandler+0x334>
 80060dc:	2b40      	cmp	r3, #64	; 0x40
 80060de:	d019      	beq.n	8006114 <HAL_CAN_IRQHandler+0x316>
 80060e0:	2b40      	cmp	r3, #64	; 0x40
 80060e2:	d826      	bhi.n	8006132 <HAL_CAN_IRQHandler+0x334>
 80060e4:	2b30      	cmp	r3, #48	; 0x30
 80060e6:	d010      	beq.n	800610a <HAL_CAN_IRQHandler+0x30c>
 80060e8:	2b30      	cmp	r3, #48	; 0x30
 80060ea:	d822      	bhi.n	8006132 <HAL_CAN_IRQHandler+0x334>
 80060ec:	2b10      	cmp	r3, #16
 80060ee:	d002      	beq.n	80060f6 <HAL_CAN_IRQHandler+0x2f8>
 80060f0:	2b20      	cmp	r3, #32
 80060f2:	d005      	beq.n	8006100 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80060f4:	e01d      	b.n	8006132 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80060f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f8:	f043 0308 	orr.w	r3, r3, #8
 80060fc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80060fe:	e019      	b.n	8006134 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8006100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006102:	f043 0310 	orr.w	r3, r3, #16
 8006106:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006108:	e014      	b.n	8006134 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 800610a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800610c:	f043 0320 	orr.w	r3, r3, #32
 8006110:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006112:	e00f      	b.n	8006134 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8006114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006116:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800611a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800611c:	e00a      	b.n	8006134 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800611e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006120:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006124:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006126:	e005      	b.n	8006134 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8006128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800612e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006130:	e000      	b.n	8006134 <HAL_CAN_IRQHandler+0x336>
            break;
 8006132:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	699a      	ldr	r2, [r3, #24]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006142:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2204      	movs	r2, #4
 800614a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800614c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800614e:	2b00      	cmp	r3, #0
 8006150:	d008      	beq.n	8006164 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006158:	431a      	orrs	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f000 f872 	bl	8006248 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006164:	bf00      	nop
 8006166:	3728      	adds	r7, #40	; 0x28
 8006168:	46bd      	mov	sp, r7
 800616a:	bd80      	pop	{r7, pc}

0800616c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006174:	bf00      	nop
 8006176:	370c      	adds	r7, #12
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr

08006180 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006180:	b480      	push	{r7}
 8006182:	b083      	sub	sp, #12
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006188:	bf00      	nop
 800618a:	370c      	adds	r7, #12
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr

08006194 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006194:	b480      	push	{r7}
 8006196:	b083      	sub	sp, #12
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800619c:	bf00      	nop
 800619e:	370c      	adds	r7, #12
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b083      	sub	sp, #12
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80061b0:	bf00      	nop
 80061b2:	370c      	adds	r7, #12
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr

080061bc <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80061c4:	bf00      	nop
 80061c6:	370c      	adds	r7, #12
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80061d8:	bf00      	nop
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr

080061e4 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80061ec:	bf00      	nop
 80061ee:	370c      	adds	r7, #12
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006214:	bf00      	nop
 8006216:	370c      	adds	r7, #12
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr

08006220 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006228:	bf00      	nop
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr

08006234 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800623c:	bf00      	nop
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8006250:	bf00      	nop
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625a:	4770      	bx	lr

0800625c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800625c:	b480      	push	{r7}
 800625e:	b085      	sub	sp, #20
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f003 0307 	and.w	r3, r3, #7
 800626a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800626c:	4b0c      	ldr	r3, [pc, #48]	; (80062a0 <__NVIC_SetPriorityGrouping+0x44>)
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006272:	68ba      	ldr	r2, [r7, #8]
 8006274:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006278:	4013      	ands	r3, r2
 800627a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006284:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006288:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800628c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800628e:	4a04      	ldr	r2, [pc, #16]	; (80062a0 <__NVIC_SetPriorityGrouping+0x44>)
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	60d3      	str	r3, [r2, #12]
}
 8006294:	bf00      	nop
 8006296:	3714      	adds	r7, #20
 8006298:	46bd      	mov	sp, r7
 800629a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629e:	4770      	bx	lr
 80062a0:	e000ed00 	.word	0xe000ed00

080062a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80062a4:	b480      	push	{r7}
 80062a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80062a8:	4b04      	ldr	r3, [pc, #16]	; (80062bc <__NVIC_GetPriorityGrouping+0x18>)
 80062aa:	68db      	ldr	r3, [r3, #12]
 80062ac:	0a1b      	lsrs	r3, r3, #8
 80062ae:	f003 0307 	and.w	r3, r3, #7
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr
 80062bc:	e000ed00 	.word	0xe000ed00

080062c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80062c0:	b480      	push	{r7}
 80062c2:	b083      	sub	sp, #12
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	4603      	mov	r3, r0
 80062c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80062ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	db0b      	blt.n	80062ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80062d2:	79fb      	ldrb	r3, [r7, #7]
 80062d4:	f003 021f 	and.w	r2, r3, #31
 80062d8:	4907      	ldr	r1, [pc, #28]	; (80062f8 <__NVIC_EnableIRQ+0x38>)
 80062da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062de:	095b      	lsrs	r3, r3, #5
 80062e0:	2001      	movs	r0, #1
 80062e2:	fa00 f202 	lsl.w	r2, r0, r2
 80062e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80062ea:	bf00      	nop
 80062ec:	370c      	adds	r7, #12
 80062ee:	46bd      	mov	sp, r7
 80062f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f4:	4770      	bx	lr
 80062f6:	bf00      	nop
 80062f8:	e000e100 	.word	0xe000e100

080062fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b083      	sub	sp, #12
 8006300:	af00      	add	r7, sp, #0
 8006302:	4603      	mov	r3, r0
 8006304:	6039      	str	r1, [r7, #0]
 8006306:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006308:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800630c:	2b00      	cmp	r3, #0
 800630e:	db0a      	blt.n	8006326 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006310:	683b      	ldr	r3, [r7, #0]
 8006312:	b2da      	uxtb	r2, r3
 8006314:	490c      	ldr	r1, [pc, #48]	; (8006348 <__NVIC_SetPriority+0x4c>)
 8006316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800631a:	0112      	lsls	r2, r2, #4
 800631c:	b2d2      	uxtb	r2, r2
 800631e:	440b      	add	r3, r1
 8006320:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006324:	e00a      	b.n	800633c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	b2da      	uxtb	r2, r3
 800632a:	4908      	ldr	r1, [pc, #32]	; (800634c <__NVIC_SetPriority+0x50>)
 800632c:	79fb      	ldrb	r3, [r7, #7]
 800632e:	f003 030f 	and.w	r3, r3, #15
 8006332:	3b04      	subs	r3, #4
 8006334:	0112      	lsls	r2, r2, #4
 8006336:	b2d2      	uxtb	r2, r2
 8006338:	440b      	add	r3, r1
 800633a:	761a      	strb	r2, [r3, #24]
}
 800633c:	bf00      	nop
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006346:	4770      	bx	lr
 8006348:	e000e100 	.word	0xe000e100
 800634c:	e000ed00 	.word	0xe000ed00

08006350 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006350:	b480      	push	{r7}
 8006352:	b089      	sub	sp, #36	; 0x24
 8006354:	af00      	add	r7, sp, #0
 8006356:	60f8      	str	r0, [r7, #12]
 8006358:	60b9      	str	r1, [r7, #8]
 800635a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f003 0307 	and.w	r3, r3, #7
 8006362:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006364:	69fb      	ldr	r3, [r7, #28]
 8006366:	f1c3 0307 	rsb	r3, r3, #7
 800636a:	2b04      	cmp	r3, #4
 800636c:	bf28      	it	cs
 800636e:	2304      	movcs	r3, #4
 8006370:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006372:	69fb      	ldr	r3, [r7, #28]
 8006374:	3304      	adds	r3, #4
 8006376:	2b06      	cmp	r3, #6
 8006378:	d902      	bls.n	8006380 <NVIC_EncodePriority+0x30>
 800637a:	69fb      	ldr	r3, [r7, #28]
 800637c:	3b03      	subs	r3, #3
 800637e:	e000      	b.n	8006382 <NVIC_EncodePriority+0x32>
 8006380:	2300      	movs	r3, #0
 8006382:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006384:	f04f 32ff 	mov.w	r2, #4294967295
 8006388:	69bb      	ldr	r3, [r7, #24]
 800638a:	fa02 f303 	lsl.w	r3, r2, r3
 800638e:	43da      	mvns	r2, r3
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	401a      	ands	r2, r3
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006398:	f04f 31ff 	mov.w	r1, #4294967295
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	fa01 f303 	lsl.w	r3, r1, r3
 80063a2:	43d9      	mvns	r1, r3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063a8:	4313      	orrs	r3, r2
         );
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3724      	adds	r7, #36	; 0x24
 80063ae:	46bd      	mov	sp, r7
 80063b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b4:	4770      	bx	lr
	...

080063b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b082      	sub	sp, #8
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	3b01      	subs	r3, #1
 80063c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80063c8:	d301      	bcc.n	80063ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80063ca:	2301      	movs	r3, #1
 80063cc:	e00f      	b.n	80063ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80063ce:	4a0a      	ldr	r2, [pc, #40]	; (80063f8 <SysTick_Config+0x40>)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	3b01      	subs	r3, #1
 80063d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80063d6:	210f      	movs	r1, #15
 80063d8:	f04f 30ff 	mov.w	r0, #4294967295
 80063dc:	f7ff ff8e 	bl	80062fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80063e0:	4b05      	ldr	r3, [pc, #20]	; (80063f8 <SysTick_Config+0x40>)
 80063e2:	2200      	movs	r2, #0
 80063e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80063e6:	4b04      	ldr	r3, [pc, #16]	; (80063f8 <SysTick_Config+0x40>)
 80063e8:	2207      	movs	r2, #7
 80063ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80063ec:	2300      	movs	r3, #0
}
 80063ee:	4618      	mov	r0, r3
 80063f0:	3708      	adds	r7, #8
 80063f2:	46bd      	mov	sp, r7
 80063f4:	bd80      	pop	{r7, pc}
 80063f6:	bf00      	nop
 80063f8:	e000e010 	.word	0xe000e010

080063fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f7ff ff29 	bl	800625c <__NVIC_SetPriorityGrouping>
}
 800640a:	bf00      	nop
 800640c:	3708      	adds	r7, #8
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}

08006412 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006412:	b580      	push	{r7, lr}
 8006414:	b086      	sub	sp, #24
 8006416:	af00      	add	r7, sp, #0
 8006418:	4603      	mov	r3, r0
 800641a:	60b9      	str	r1, [r7, #8]
 800641c:	607a      	str	r2, [r7, #4]
 800641e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006420:	2300      	movs	r3, #0
 8006422:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006424:	f7ff ff3e 	bl	80062a4 <__NVIC_GetPriorityGrouping>
 8006428:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	68b9      	ldr	r1, [r7, #8]
 800642e:	6978      	ldr	r0, [r7, #20]
 8006430:	f7ff ff8e 	bl	8006350 <NVIC_EncodePriority>
 8006434:	4602      	mov	r2, r0
 8006436:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800643a:	4611      	mov	r1, r2
 800643c:	4618      	mov	r0, r3
 800643e:	f7ff ff5d 	bl	80062fc <__NVIC_SetPriority>
}
 8006442:	bf00      	nop
 8006444:	3718      	adds	r7, #24
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}

0800644a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800644a:	b580      	push	{r7, lr}
 800644c:	b082      	sub	sp, #8
 800644e:	af00      	add	r7, sp, #0
 8006450:	4603      	mov	r3, r0
 8006452:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006454:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006458:	4618      	mov	r0, r3
 800645a:	f7ff ff31 	bl	80062c0 <__NVIC_EnableIRQ>
}
 800645e:	bf00      	nop
 8006460:	3708      	adds	r7, #8
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}

08006466 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006466:	b580      	push	{r7, lr}
 8006468:	b082      	sub	sp, #8
 800646a:	af00      	add	r7, sp, #0
 800646c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f7ff ffa2 	bl	80063b8 <SysTick_Config>
 8006474:	4603      	mov	r3, r0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3708      	adds	r7, #8
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}

0800647e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800647e:	b580      	push	{r7, lr}
 8006480:	b084      	sub	sp, #16
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006486:	2300      	movs	r3, #0
 8006488:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d101      	bne.n	8006494 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8006490:	2301      	movs	r3, #1
 8006492:	e037      	b.n	8006504 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	2202      	movs	r2, #2
 8006498:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80064aa:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80064ae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80064b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	68db      	ldr	r3, [r3, #12]
 80064be:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80064c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	695b      	ldr	r3, [r3, #20]
 80064ca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80064d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	69db      	ldr	r3, [r3, #28]
 80064d6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80064d8:	68fa      	ldr	r2, [r7, #12]
 80064da:	4313      	orrs	r3, r2
 80064dc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f000 f9b8 	bl	800685c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2200      	movs	r2, #0
 80064f0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8006502:	2300      	movs	r3, #0
}  
 8006504:	4618      	mov	r0, r3
 8006506:	3710      	adds	r7, #16
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800650c:	b580      	push	{r7, lr}
 800650e:	b086      	sub	sp, #24
 8006510:	af00      	add	r7, sp, #0
 8006512:	60f8      	str	r0, [r7, #12]
 8006514:	60b9      	str	r1, [r7, #8]
 8006516:	607a      	str	r2, [r7, #4]
 8006518:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800651a:	2300      	movs	r3, #0
 800651c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006524:	2b01      	cmp	r3, #1
 8006526:	d101      	bne.n	800652c <HAL_DMA_Start_IT+0x20>
 8006528:	2302      	movs	r3, #2
 800652a:	e04a      	b.n	80065c2 <HAL_DMA_Start_IT+0xb6>
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800653a:	2b01      	cmp	r3, #1
 800653c:	d13a      	bne.n	80065b4 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2202      	movs	r2, #2
 8006542:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2200      	movs	r2, #0
 800654a:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f022 0201 	bic.w	r2, r2, #1
 800655a:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	68b9      	ldr	r1, [r7, #8]
 8006562:	68f8      	ldr	r0, [r7, #12]
 8006564:	f000 f94b 	bl	80067fe <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800656c:	2b00      	cmp	r3, #0
 800656e:	d008      	beq.n	8006582 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f042 020e 	orr.w	r2, r2, #14
 800657e:	601a      	str	r2, [r3, #0]
 8006580:	e00f      	b.n	80065a2 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	681a      	ldr	r2, [r3, #0]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f042 020a 	orr.w	r2, r2, #10
 8006590:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f022 0204 	bic.w	r2, r2, #4
 80065a0:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	f042 0201 	orr.w	r2, r2, #1
 80065b0:	601a      	str	r2, [r3, #0]
 80065b2:	e005      	b.n	80065c0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2200      	movs	r2, #0
 80065b8:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80065bc:	2302      	movs	r3, #2
 80065be:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80065c0:	7dfb      	ldrb	r3, [r7, #23]
} 
 80065c2:	4618      	mov	r0, r3
 80065c4:	3718      	adds	r7, #24
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}

080065ca <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80065ca:	b480      	push	{r7}
 80065cc:	b083      	sub	sp, #12
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d008      	beq.n	80065ee <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2204      	movs	r2, #4
 80065e0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	e020      	b.n	8006630 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f022 020e 	bic.w	r2, r2, #14
 80065fc:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f022 0201 	bic.w	r2, r2, #1
 800660c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006616:	2101      	movs	r1, #1
 8006618:	fa01 f202 	lsl.w	r2, r1, r2
 800661c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2201      	movs	r2, #1
 8006622:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2200      	movs	r2, #0
 800662a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800662e:	2300      	movs	r3, #0
}
 8006630:	4618      	mov	r0, r3
 8006632:	370c      	adds	r7, #12
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr

0800663c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006644:	2300      	movs	r3, #0
 8006646:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800664e:	2b02      	cmp	r3, #2
 8006650:	d005      	beq.n	800665e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	2204      	movs	r2, #4
 8006656:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006658:	2301      	movs	r3, #1
 800665a:	73fb      	strb	r3, [r7, #15]
 800665c:	e027      	b.n	80066ae <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	681a      	ldr	r2, [r3, #0]
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f022 020e 	bic.w	r2, r2, #14
 800666c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f022 0201 	bic.w	r2, r2, #1
 800667c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006686:	2101      	movs	r1, #1
 8006688:	fa01 f202 	lsl.w	r2, r1, r2
 800668c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2201      	movs	r2, #1
 8006692:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d003      	beq.n	80066ae <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066aa:	6878      	ldr	r0, [r7, #4]
 80066ac:	4798      	blx	r3
    } 
  }
  return status;
 80066ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	3710      	adds	r7, #16
 80066b4:	46bd      	mov	sp, r7
 80066b6:	bd80      	pop	{r7, pc}

080066b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d4:	2204      	movs	r2, #4
 80066d6:	409a      	lsls	r2, r3
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	4013      	ands	r3, r2
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d024      	beq.n	800672a <HAL_DMA_IRQHandler+0x72>
 80066e0:	68bb      	ldr	r3, [r7, #8]
 80066e2:	f003 0304 	and.w	r3, r3, #4
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d01f      	beq.n	800672a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f003 0320 	and.w	r3, r3, #32
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d107      	bne.n	8006708 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f022 0204 	bic.w	r2, r2, #4
 8006706:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006710:	2104      	movs	r1, #4
 8006712:	fa01 f202 	lsl.w	r2, r1, r2
 8006716:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800671c:	2b00      	cmp	r3, #0
 800671e:	d06a      	beq.n	80067f6 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8006728:	e065      	b.n	80067f6 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800672e:	2202      	movs	r2, #2
 8006730:	409a      	lsls	r2, r3
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	4013      	ands	r3, r2
 8006736:	2b00      	cmp	r3, #0
 8006738:	d02c      	beq.n	8006794 <HAL_DMA_IRQHandler+0xdc>
 800673a:	68bb      	ldr	r3, [r7, #8]
 800673c:	f003 0302 	and.w	r3, r3, #2
 8006740:	2b00      	cmp	r3, #0
 8006742:	d027      	beq.n	8006794 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f003 0320 	and.w	r3, r3, #32
 800674e:	2b00      	cmp	r3, #0
 8006750:	d10b      	bne.n	800676a <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f022 020a 	bic.w	r2, r2, #10
 8006760:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2201      	movs	r2, #1
 8006766:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006772:	2102      	movs	r1, #2
 8006774:	fa01 f202 	lsl.w	r2, r1, r2
 8006778:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2200      	movs	r2, #0
 800677e:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006786:	2b00      	cmp	r3, #0
 8006788:	d035      	beq.n	80067f6 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8006792:	e030      	b.n	80067f6 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006798:	2208      	movs	r2, #8
 800679a:	409a      	lsls	r2, r3
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	4013      	ands	r3, r2
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d028      	beq.n	80067f6 <HAL_DMA_IRQHandler+0x13e>
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	f003 0308 	and.w	r3, r3, #8
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d023      	beq.n	80067f6 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f022 020e 	bic.w	r2, r2, #14
 80067bc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067c6:	2101      	movs	r1, #1
 80067c8:	fa01 f202 	lsl.w	r2, r1, r2
 80067cc:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2201      	movs	r2, #1
 80067d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2201      	movs	r2, #1
 80067d8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d004      	beq.n	80067f6 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	4798      	blx	r3
    }
  }
}  
 80067f4:	e7ff      	b.n	80067f6 <HAL_DMA_IRQHandler+0x13e>
 80067f6:	bf00      	nop
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}

080067fe <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80067fe:	b480      	push	{r7}
 8006800:	b085      	sub	sp, #20
 8006802:	af00      	add	r7, sp, #0
 8006804:	60f8      	str	r0, [r7, #12]
 8006806:	60b9      	str	r1, [r7, #8]
 8006808:	607a      	str	r2, [r7, #4]
 800680a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006814:	2101      	movs	r1, #1
 8006816:	fa01 f202 	lsl.w	r2, r1, r2
 800681a:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	683a      	ldr	r2, [r7, #0]
 8006822:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	2b10      	cmp	r3, #16
 800682a:	d108      	bne.n	800683e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68ba      	ldr	r2, [r7, #8]
 800683a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800683c:	e007      	b.n	800684e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68ba      	ldr	r2, [r7, #8]
 8006844:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	687a      	ldr	r2, [r7, #4]
 800684c:	60da      	str	r2, [r3, #12]
}
 800684e:	bf00      	nop
 8006850:	3714      	adds	r7, #20
 8006852:	46bd      	mov	sp, r7
 8006854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006858:	4770      	bx	lr
	...

0800685c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800685c:	b480      	push	{r7}
 800685e:	b083      	sub	sp, #12
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	461a      	mov	r2, r3
 800686a:	4b14      	ldr	r3, [pc, #80]	; (80068bc <DMA_CalcBaseAndBitshift+0x60>)
 800686c:	429a      	cmp	r2, r3
 800686e:	d80f      	bhi.n	8006890 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	461a      	mov	r2, r3
 8006876:	4b12      	ldr	r3, [pc, #72]	; (80068c0 <DMA_CalcBaseAndBitshift+0x64>)
 8006878:	4413      	add	r3, r2
 800687a:	4a12      	ldr	r2, [pc, #72]	; (80068c4 <DMA_CalcBaseAndBitshift+0x68>)
 800687c:	fba2 2303 	umull	r2, r3, r2, r3
 8006880:	091b      	lsrs	r3, r3, #4
 8006882:	009a      	lsls	r2, r3, #2
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	4a0f      	ldr	r2, [pc, #60]	; (80068c8 <DMA_CalcBaseAndBitshift+0x6c>)
 800688c:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800688e:	e00e      	b.n	80068ae <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	461a      	mov	r2, r3
 8006896:	4b0d      	ldr	r3, [pc, #52]	; (80068cc <DMA_CalcBaseAndBitshift+0x70>)
 8006898:	4413      	add	r3, r2
 800689a:	4a0a      	ldr	r2, [pc, #40]	; (80068c4 <DMA_CalcBaseAndBitshift+0x68>)
 800689c:	fba2 2303 	umull	r2, r3, r2, r3
 80068a0:	091b      	lsrs	r3, r3, #4
 80068a2:	009a      	lsls	r2, r3, #2
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	4a09      	ldr	r2, [pc, #36]	; (80068d0 <DMA_CalcBaseAndBitshift+0x74>)
 80068ac:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80068ae:	bf00      	nop
 80068b0:	370c      	adds	r7, #12
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop
 80068bc:	40020407 	.word	0x40020407
 80068c0:	bffdfff8 	.word	0xbffdfff8
 80068c4:	cccccccd 	.word	0xcccccccd
 80068c8:	40020000 	.word	0x40020000
 80068cc:	bffdfbf8 	.word	0xbffdfbf8
 80068d0:	40020400 	.word	0x40020400

080068d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b087      	sub	sp, #28
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80068de:	2300      	movs	r3, #0
 80068e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80068e2:	e154      	b.n	8006b8e <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	2101      	movs	r1, #1
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	fa01 f303 	lsl.w	r3, r1, r3
 80068f0:	4013      	ands	r3, r2
 80068f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	f000 8146 	beq.w	8006b88 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	f003 0303 	and.w	r3, r3, #3
 8006904:	2b01      	cmp	r3, #1
 8006906:	d005      	beq.n	8006914 <HAL_GPIO_Init+0x40>
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	f003 0303 	and.w	r3, r3, #3
 8006910:	2b02      	cmp	r3, #2
 8006912:	d130      	bne.n	8006976 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	005b      	lsls	r3, r3, #1
 800691e:	2203      	movs	r2, #3
 8006920:	fa02 f303 	lsl.w	r3, r2, r3
 8006924:	43db      	mvns	r3, r3
 8006926:	693a      	ldr	r2, [r7, #16]
 8006928:	4013      	ands	r3, r2
 800692a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	68da      	ldr	r2, [r3, #12]
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	005b      	lsls	r3, r3, #1
 8006934:	fa02 f303 	lsl.w	r3, r2, r3
 8006938:	693a      	ldr	r2, [r7, #16]
 800693a:	4313      	orrs	r3, r2
 800693c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	693a      	ldr	r2, [r7, #16]
 8006942:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800694a:	2201      	movs	r2, #1
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	fa02 f303 	lsl.w	r3, r2, r3
 8006952:	43db      	mvns	r3, r3
 8006954:	693a      	ldr	r2, [r7, #16]
 8006956:	4013      	ands	r3, r2
 8006958:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	091b      	lsrs	r3, r3, #4
 8006960:	f003 0201 	and.w	r2, r3, #1
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	fa02 f303 	lsl.w	r3, r2, r3
 800696a:	693a      	ldr	r2, [r7, #16]
 800696c:	4313      	orrs	r3, r2
 800696e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	693a      	ldr	r2, [r7, #16]
 8006974:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	f003 0303 	and.w	r3, r3, #3
 800697e:	2b03      	cmp	r3, #3
 8006980:	d017      	beq.n	80069b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	005b      	lsls	r3, r3, #1
 800698c:	2203      	movs	r2, #3
 800698e:	fa02 f303 	lsl.w	r3, r2, r3
 8006992:	43db      	mvns	r3, r3
 8006994:	693a      	ldr	r2, [r7, #16]
 8006996:	4013      	ands	r3, r2
 8006998:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	689a      	ldr	r2, [r3, #8]
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	005b      	lsls	r3, r3, #1
 80069a2:	fa02 f303 	lsl.w	r3, r2, r3
 80069a6:	693a      	ldr	r2, [r7, #16]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	693a      	ldr	r2, [r7, #16]
 80069b0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	685b      	ldr	r3, [r3, #4]
 80069b6:	f003 0303 	and.w	r3, r3, #3
 80069ba:	2b02      	cmp	r3, #2
 80069bc:	d123      	bne.n	8006a06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	08da      	lsrs	r2, r3, #3
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	3208      	adds	r2, #8
 80069c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	f003 0307 	and.w	r3, r3, #7
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	220f      	movs	r2, #15
 80069d6:	fa02 f303 	lsl.w	r3, r2, r3
 80069da:	43db      	mvns	r3, r3
 80069dc:	693a      	ldr	r2, [r7, #16]
 80069de:	4013      	ands	r3, r2
 80069e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	691a      	ldr	r2, [r3, #16]
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	f003 0307 	and.w	r3, r3, #7
 80069ec:	009b      	lsls	r3, r3, #2
 80069ee:	fa02 f303 	lsl.w	r3, r2, r3
 80069f2:	693a      	ldr	r2, [r7, #16]
 80069f4:	4313      	orrs	r3, r2
 80069f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	08da      	lsrs	r2, r3, #3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	3208      	adds	r2, #8
 8006a00:	6939      	ldr	r1, [r7, #16]
 8006a02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	005b      	lsls	r3, r3, #1
 8006a10:	2203      	movs	r2, #3
 8006a12:	fa02 f303 	lsl.w	r3, r2, r3
 8006a16:	43db      	mvns	r3, r3
 8006a18:	693a      	ldr	r2, [r7, #16]
 8006a1a:	4013      	ands	r3, r2
 8006a1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	f003 0203 	and.w	r2, r3, #3
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	005b      	lsls	r3, r3, #1
 8006a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a2e:	693a      	ldr	r2, [r7, #16]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	693a      	ldr	r2, [r7, #16]
 8006a38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	f000 80a0 	beq.w	8006b88 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a48:	4b58      	ldr	r3, [pc, #352]	; (8006bac <HAL_GPIO_Init+0x2d8>)
 8006a4a:	699b      	ldr	r3, [r3, #24]
 8006a4c:	4a57      	ldr	r2, [pc, #348]	; (8006bac <HAL_GPIO_Init+0x2d8>)
 8006a4e:	f043 0301 	orr.w	r3, r3, #1
 8006a52:	6193      	str	r3, [r2, #24]
 8006a54:	4b55      	ldr	r3, [pc, #340]	; (8006bac <HAL_GPIO_Init+0x2d8>)
 8006a56:	699b      	ldr	r3, [r3, #24]
 8006a58:	f003 0301 	and.w	r3, r3, #1
 8006a5c:	60bb      	str	r3, [r7, #8]
 8006a5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006a60:	4a53      	ldr	r2, [pc, #332]	; (8006bb0 <HAL_GPIO_Init+0x2dc>)
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	089b      	lsrs	r3, r3, #2
 8006a66:	3302      	adds	r3, #2
 8006a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	f003 0303 	and.w	r3, r3, #3
 8006a74:	009b      	lsls	r3, r3, #2
 8006a76:	220f      	movs	r2, #15
 8006a78:	fa02 f303 	lsl.w	r3, r2, r3
 8006a7c:	43db      	mvns	r3, r3
 8006a7e:	693a      	ldr	r2, [r7, #16]
 8006a80:	4013      	ands	r3, r2
 8006a82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8006a8a:	d019      	beq.n	8006ac0 <HAL_GPIO_Init+0x1ec>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	4a49      	ldr	r2, [pc, #292]	; (8006bb4 <HAL_GPIO_Init+0x2e0>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d013      	beq.n	8006abc <HAL_GPIO_Init+0x1e8>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	4a48      	ldr	r2, [pc, #288]	; (8006bb8 <HAL_GPIO_Init+0x2e4>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d00d      	beq.n	8006ab8 <HAL_GPIO_Init+0x1e4>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	4a47      	ldr	r2, [pc, #284]	; (8006bbc <HAL_GPIO_Init+0x2e8>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	d007      	beq.n	8006ab4 <HAL_GPIO_Init+0x1e0>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	4a46      	ldr	r2, [pc, #280]	; (8006bc0 <HAL_GPIO_Init+0x2ec>)
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d101      	bne.n	8006ab0 <HAL_GPIO_Init+0x1dc>
 8006aac:	2304      	movs	r3, #4
 8006aae:	e008      	b.n	8006ac2 <HAL_GPIO_Init+0x1ee>
 8006ab0:	2305      	movs	r3, #5
 8006ab2:	e006      	b.n	8006ac2 <HAL_GPIO_Init+0x1ee>
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	e004      	b.n	8006ac2 <HAL_GPIO_Init+0x1ee>
 8006ab8:	2302      	movs	r3, #2
 8006aba:	e002      	b.n	8006ac2 <HAL_GPIO_Init+0x1ee>
 8006abc:	2301      	movs	r3, #1
 8006abe:	e000      	b.n	8006ac2 <HAL_GPIO_Init+0x1ee>
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	697a      	ldr	r2, [r7, #20]
 8006ac4:	f002 0203 	and.w	r2, r2, #3
 8006ac8:	0092      	lsls	r2, r2, #2
 8006aca:	4093      	lsls	r3, r2
 8006acc:	693a      	ldr	r2, [r7, #16]
 8006ace:	4313      	orrs	r3, r2
 8006ad0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006ad2:	4937      	ldr	r1, [pc, #220]	; (8006bb0 <HAL_GPIO_Init+0x2dc>)
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	089b      	lsrs	r3, r3, #2
 8006ad8:	3302      	adds	r3, #2
 8006ada:	693a      	ldr	r2, [r7, #16]
 8006adc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006ae0:	4b38      	ldr	r3, [pc, #224]	; (8006bc4 <HAL_GPIO_Init+0x2f0>)
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	43db      	mvns	r3, r3
 8006aea:	693a      	ldr	r2, [r7, #16]
 8006aec:	4013      	ands	r3, r2
 8006aee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d003      	beq.n	8006b04 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8006afc:	693a      	ldr	r2, [r7, #16]
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8006b04:	4a2f      	ldr	r2, [pc, #188]	; (8006bc4 <HAL_GPIO_Init+0x2f0>)
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006b0a:	4b2e      	ldr	r3, [pc, #184]	; (8006bc4 <HAL_GPIO_Init+0x2f0>)
 8006b0c:	68db      	ldr	r3, [r3, #12]
 8006b0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	43db      	mvns	r3, r3
 8006b14:	693a      	ldr	r2, [r7, #16]
 8006b16:	4013      	ands	r3, r2
 8006b18:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d003      	beq.n	8006b2e <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8006b26:	693a      	ldr	r2, [r7, #16]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	4313      	orrs	r3, r2
 8006b2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8006b2e:	4a25      	ldr	r2, [pc, #148]	; (8006bc4 <HAL_GPIO_Init+0x2f0>)
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006b34:	4b23      	ldr	r3, [pc, #140]	; (8006bc4 <HAL_GPIO_Init+0x2f0>)
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	43db      	mvns	r3, r3
 8006b3e:	693a      	ldr	r2, [r7, #16]
 8006b40:	4013      	ands	r3, r2
 8006b42:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	685b      	ldr	r3, [r3, #4]
 8006b48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d003      	beq.n	8006b58 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8006b50:	693a      	ldr	r2, [r7, #16]
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	4313      	orrs	r3, r2
 8006b56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8006b58:	4a1a      	ldr	r2, [pc, #104]	; (8006bc4 <HAL_GPIO_Init+0x2f0>)
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006b5e:	4b19      	ldr	r3, [pc, #100]	; (8006bc4 <HAL_GPIO_Init+0x2f0>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	43db      	mvns	r3, r3
 8006b68:	693a      	ldr	r2, [r7, #16]
 8006b6a:	4013      	ands	r3, r2
 8006b6c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d003      	beq.n	8006b82 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8006b7a:	693a      	ldr	r2, [r7, #16]
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006b82:	4a10      	ldr	r2, [pc, #64]	; (8006bc4 <HAL_GPIO_Init+0x2f0>)
 8006b84:	693b      	ldr	r3, [r7, #16]
 8006b86:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	3301      	adds	r3, #1
 8006b8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	681a      	ldr	r2, [r3, #0]
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	fa22 f303 	lsr.w	r3, r2, r3
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	f47f aea3 	bne.w	80068e4 <HAL_GPIO_Init+0x10>
  }
}
 8006b9e:	bf00      	nop
 8006ba0:	bf00      	nop
 8006ba2:	371c      	adds	r7, #28
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr
 8006bac:	40021000 	.word	0x40021000
 8006bb0:	40010000 	.word	0x40010000
 8006bb4:	48000400 	.word	0x48000400
 8006bb8:	48000800 	.word	0x48000800
 8006bbc:	48000c00 	.word	0x48000c00
 8006bc0:	48001000 	.word	0x48001000
 8006bc4:	40010400 	.word	0x40010400

08006bc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b085      	sub	sp, #20
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	691a      	ldr	r2, [r3, #16]
 8006bd8:	887b      	ldrh	r3, [r7, #2]
 8006bda:	4013      	ands	r3, r2
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d002      	beq.n	8006be6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006be0:	2301      	movs	r3, #1
 8006be2:	73fb      	strb	r3, [r7, #15]
 8006be4:	e001      	b.n	8006bea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006be6:	2300      	movs	r3, #0
 8006be8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006bea:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3714      	adds	r7, #20
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr

08006bf8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	b083      	sub	sp, #12
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	460b      	mov	r3, r1
 8006c02:	807b      	strh	r3, [r7, #2]
 8006c04:	4613      	mov	r3, r2
 8006c06:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006c08:	787b      	ldrb	r3, [r7, #1]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d003      	beq.n	8006c16 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006c0e:	887a      	ldrh	r2, [r7, #2]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006c14:	e002      	b.n	8006c1c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006c16:	887a      	ldrh	r2, [r7, #2]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006c1c:	bf00      	nop
 8006c1e:	370c      	adds	r7, #12
 8006c20:	46bd      	mov	sp, r7
 8006c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c26:	4770      	bx	lr

08006c28 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006c34:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006c38:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006c3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006c3e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d102      	bne.n	8006c4e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8006c48:	2301      	movs	r3, #1
 8006c4a:	f001 b823 	b.w	8007c94 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006c52:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f003 0301 	and.w	r3, r3, #1
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	f000 817d 	beq.w	8006f5e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006c64:	4bbc      	ldr	r3, [pc, #752]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	f003 030c 	and.w	r3, r3, #12
 8006c6c:	2b04      	cmp	r3, #4
 8006c6e:	d00c      	beq.n	8006c8a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006c70:	4bb9      	ldr	r3, [pc, #740]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006c72:	685b      	ldr	r3, [r3, #4]
 8006c74:	f003 030c 	and.w	r3, r3, #12
 8006c78:	2b08      	cmp	r3, #8
 8006c7a:	d15c      	bne.n	8006d36 <HAL_RCC_OscConfig+0x10e>
 8006c7c:	4bb6      	ldr	r3, [pc, #728]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c88:	d155      	bne.n	8006d36 <HAL_RCC_OscConfig+0x10e>
 8006c8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006c8e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c92:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8006c96:	fa93 f3a3 	rbit	r3, r3
 8006c9a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006c9e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ca2:	fab3 f383 	clz	r3, r3
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	095b      	lsrs	r3, r3, #5
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	f043 0301 	orr.w	r3, r3, #1
 8006cb0:	b2db      	uxtb	r3, r3
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d102      	bne.n	8006cbc <HAL_RCC_OscConfig+0x94>
 8006cb6:	4ba8      	ldr	r3, [pc, #672]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	e015      	b.n	8006ce8 <HAL_RCC_OscConfig+0xc0>
 8006cbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006cc0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cc4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8006cc8:	fa93 f3a3 	rbit	r3, r3
 8006ccc:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8006cd0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006cd4:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8006cd8:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8006cdc:	fa93 f3a3 	rbit	r3, r3
 8006ce0:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8006ce4:	4b9c      	ldr	r3, [pc, #624]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006cec:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8006cf0:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8006cf4:	fa92 f2a2 	rbit	r2, r2
 8006cf8:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8006cfc:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8006d00:	fab2 f282 	clz	r2, r2
 8006d04:	b2d2      	uxtb	r2, r2
 8006d06:	f042 0220 	orr.w	r2, r2, #32
 8006d0a:	b2d2      	uxtb	r2, r2
 8006d0c:	f002 021f 	and.w	r2, r2, #31
 8006d10:	2101      	movs	r1, #1
 8006d12:	fa01 f202 	lsl.w	r2, r1, r2
 8006d16:	4013      	ands	r3, r2
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	f000 811f 	beq.w	8006f5c <HAL_RCC_OscConfig+0x334>
 8006d1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006d22:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	f040 8116 	bne.w	8006f5c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	f000 bfaf 	b.w	8007c94 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006d3a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d46:	d106      	bne.n	8006d56 <HAL_RCC_OscConfig+0x12e>
 8006d48:	4b83      	ldr	r3, [pc, #524]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a82      	ldr	r2, [pc, #520]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006d4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d52:	6013      	str	r3, [r2, #0]
 8006d54:	e036      	b.n	8006dc4 <HAL_RCC_OscConfig+0x19c>
 8006d56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006d5a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d10c      	bne.n	8006d80 <HAL_RCC_OscConfig+0x158>
 8006d66:	4b7c      	ldr	r3, [pc, #496]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a7b      	ldr	r2, [pc, #492]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006d6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d70:	6013      	str	r3, [r2, #0]
 8006d72:	4b79      	ldr	r3, [pc, #484]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a78      	ldr	r2, [pc, #480]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006d78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d7c:	6013      	str	r3, [r2, #0]
 8006d7e:	e021      	b.n	8006dc4 <HAL_RCC_OscConfig+0x19c>
 8006d80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006d84:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	685b      	ldr	r3, [r3, #4]
 8006d8c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006d90:	d10c      	bne.n	8006dac <HAL_RCC_OscConfig+0x184>
 8006d92:	4b71      	ldr	r3, [pc, #452]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	4a70      	ldr	r2, [pc, #448]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006d98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006d9c:	6013      	str	r3, [r2, #0]
 8006d9e:	4b6e      	ldr	r3, [pc, #440]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4a6d      	ldr	r2, [pc, #436]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006da4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006da8:	6013      	str	r3, [r2, #0]
 8006daa:	e00b      	b.n	8006dc4 <HAL_RCC_OscConfig+0x19c>
 8006dac:	4b6a      	ldr	r3, [pc, #424]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4a69      	ldr	r2, [pc, #420]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006db2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006db6:	6013      	str	r3, [r2, #0]
 8006db8:	4b67      	ldr	r3, [pc, #412]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a66      	ldr	r2, [pc, #408]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006dbe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006dc2:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006dc4:	4b64      	ldr	r3, [pc, #400]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dc8:	f023 020f 	bic.w	r2, r3, #15
 8006dcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006dd0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	495f      	ldr	r1, [pc, #380]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006dde:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006de2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d059      	beq.n	8006ea2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006dee:	f7fd fb49 	bl	8004484 <HAL_GetTick>
 8006df2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006df6:	e00a      	b.n	8006e0e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006df8:	f7fd fb44 	bl	8004484 <HAL_GetTick>
 8006dfc:	4602      	mov	r2, r0
 8006dfe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006e02:	1ad3      	subs	r3, r2, r3
 8006e04:	2b64      	cmp	r3, #100	; 0x64
 8006e06:	d902      	bls.n	8006e0e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8006e08:	2303      	movs	r3, #3
 8006e0a:	f000 bf43 	b.w	8007c94 <HAL_RCC_OscConfig+0x106c>
 8006e0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006e12:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e16:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8006e1a:	fa93 f3a3 	rbit	r3, r3
 8006e1e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8006e22:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e26:	fab3 f383 	clz	r3, r3
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	095b      	lsrs	r3, r3, #5
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	f043 0301 	orr.w	r3, r3, #1
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d102      	bne.n	8006e40 <HAL_RCC_OscConfig+0x218>
 8006e3a:	4b47      	ldr	r3, [pc, #284]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	e015      	b.n	8006e6c <HAL_RCC_OscConfig+0x244>
 8006e40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006e44:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e48:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8006e4c:	fa93 f3a3 	rbit	r3, r3
 8006e50:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8006e54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006e58:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8006e5c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8006e60:	fa93 f3a3 	rbit	r3, r3
 8006e64:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8006e68:	4b3b      	ldr	r3, [pc, #236]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e6c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006e70:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8006e74:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8006e78:	fa92 f2a2 	rbit	r2, r2
 8006e7c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8006e80:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8006e84:	fab2 f282 	clz	r2, r2
 8006e88:	b2d2      	uxtb	r2, r2
 8006e8a:	f042 0220 	orr.w	r2, r2, #32
 8006e8e:	b2d2      	uxtb	r2, r2
 8006e90:	f002 021f 	and.w	r2, r2, #31
 8006e94:	2101      	movs	r1, #1
 8006e96:	fa01 f202 	lsl.w	r2, r1, r2
 8006e9a:	4013      	ands	r3, r2
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d0ab      	beq.n	8006df8 <HAL_RCC_OscConfig+0x1d0>
 8006ea0:	e05d      	b.n	8006f5e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ea2:	f7fd faef 	bl	8004484 <HAL_GetTick>
 8006ea6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006eaa:	e00a      	b.n	8006ec2 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006eac:	f7fd faea 	bl	8004484 <HAL_GetTick>
 8006eb0:	4602      	mov	r2, r0
 8006eb2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006eb6:	1ad3      	subs	r3, r2, r3
 8006eb8:	2b64      	cmp	r3, #100	; 0x64
 8006eba:	d902      	bls.n	8006ec2 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	f000 bee9 	b.w	8007c94 <HAL_RCC_OscConfig+0x106c>
 8006ec2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006ec6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eca:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8006ece:	fa93 f3a3 	rbit	r3, r3
 8006ed2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8006ed6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006eda:	fab3 f383 	clz	r3, r3
 8006ede:	b2db      	uxtb	r3, r3
 8006ee0:	095b      	lsrs	r3, r3, #5
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	f043 0301 	orr.w	r3, r3, #1
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d102      	bne.n	8006ef4 <HAL_RCC_OscConfig+0x2cc>
 8006eee:	4b1a      	ldr	r3, [pc, #104]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	e015      	b.n	8006f20 <HAL_RCC_OscConfig+0x2f8>
 8006ef4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006ef8:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006efc:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8006f00:	fa93 f3a3 	rbit	r3, r3
 8006f04:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8006f08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006f0c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8006f10:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8006f14:	fa93 f3a3 	rbit	r3, r3
 8006f18:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8006f1c:	4b0e      	ldr	r3, [pc, #56]	; (8006f58 <HAL_RCC_OscConfig+0x330>)
 8006f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f20:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006f24:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8006f28:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8006f2c:	fa92 f2a2 	rbit	r2, r2
 8006f30:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8006f34:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8006f38:	fab2 f282 	clz	r2, r2
 8006f3c:	b2d2      	uxtb	r2, r2
 8006f3e:	f042 0220 	orr.w	r2, r2, #32
 8006f42:	b2d2      	uxtb	r2, r2
 8006f44:	f002 021f 	and.w	r2, r2, #31
 8006f48:	2101      	movs	r1, #1
 8006f4a:	fa01 f202 	lsl.w	r2, r1, r2
 8006f4e:	4013      	ands	r3, r2
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d1ab      	bne.n	8006eac <HAL_RCC_OscConfig+0x284>
 8006f54:	e003      	b.n	8006f5e <HAL_RCC_OscConfig+0x336>
 8006f56:	bf00      	nop
 8006f58:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006f62:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f003 0302 	and.w	r3, r3, #2
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	f000 817d 	beq.w	800726e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006f74:	4ba6      	ldr	r3, [pc, #664]	; (8007210 <HAL_RCC_OscConfig+0x5e8>)
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	f003 030c 	and.w	r3, r3, #12
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d00b      	beq.n	8006f98 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006f80:	4ba3      	ldr	r3, [pc, #652]	; (8007210 <HAL_RCC_OscConfig+0x5e8>)
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	f003 030c 	and.w	r3, r3, #12
 8006f88:	2b08      	cmp	r3, #8
 8006f8a:	d172      	bne.n	8007072 <HAL_RCC_OscConfig+0x44a>
 8006f8c:	4ba0      	ldr	r3, [pc, #640]	; (8007210 <HAL_RCC_OscConfig+0x5e8>)
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d16c      	bne.n	8007072 <HAL_RCC_OscConfig+0x44a>
 8006f98:	2302      	movs	r3, #2
 8006f9a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f9e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8006fa2:	fa93 f3a3 	rbit	r3, r3
 8006fa6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8006faa:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fae:	fab3 f383 	clz	r3, r3
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	095b      	lsrs	r3, r3, #5
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	f043 0301 	orr.w	r3, r3, #1
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	d102      	bne.n	8006fc8 <HAL_RCC_OscConfig+0x3a0>
 8006fc2:	4b93      	ldr	r3, [pc, #588]	; (8007210 <HAL_RCC_OscConfig+0x5e8>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	e013      	b.n	8006ff0 <HAL_RCC_OscConfig+0x3c8>
 8006fc8:	2302      	movs	r3, #2
 8006fca:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fce:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8006fd2:	fa93 f3a3 	rbit	r3, r3
 8006fd6:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8006fda:	2302      	movs	r3, #2
 8006fdc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8006fe0:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006fe4:	fa93 f3a3 	rbit	r3, r3
 8006fe8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8006fec:	4b88      	ldr	r3, [pc, #544]	; (8007210 <HAL_RCC_OscConfig+0x5e8>)
 8006fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff0:	2202      	movs	r2, #2
 8006ff2:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8006ff6:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8006ffa:	fa92 f2a2 	rbit	r2, r2
 8006ffe:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8007002:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8007006:	fab2 f282 	clz	r2, r2
 800700a:	b2d2      	uxtb	r2, r2
 800700c:	f042 0220 	orr.w	r2, r2, #32
 8007010:	b2d2      	uxtb	r2, r2
 8007012:	f002 021f 	and.w	r2, r2, #31
 8007016:	2101      	movs	r1, #1
 8007018:	fa01 f202 	lsl.w	r2, r1, r2
 800701c:	4013      	ands	r3, r2
 800701e:	2b00      	cmp	r3, #0
 8007020:	d00a      	beq.n	8007038 <HAL_RCC_OscConfig+0x410>
 8007022:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007026:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	691b      	ldr	r3, [r3, #16]
 800702e:	2b01      	cmp	r3, #1
 8007030:	d002      	beq.n	8007038 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8007032:	2301      	movs	r3, #1
 8007034:	f000 be2e 	b.w	8007c94 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007038:	4b75      	ldr	r3, [pc, #468]	; (8007210 <HAL_RCC_OscConfig+0x5e8>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007040:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007044:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	695b      	ldr	r3, [r3, #20]
 800704c:	21f8      	movs	r1, #248	; 0xf8
 800704e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007052:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8007056:	fa91 f1a1 	rbit	r1, r1
 800705a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 800705e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8007062:	fab1 f181 	clz	r1, r1
 8007066:	b2c9      	uxtb	r1, r1
 8007068:	408b      	lsls	r3, r1
 800706a:	4969      	ldr	r1, [pc, #420]	; (8007210 <HAL_RCC_OscConfig+0x5e8>)
 800706c:	4313      	orrs	r3, r2
 800706e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007070:	e0fd      	b.n	800726e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007072:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007076:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	2b00      	cmp	r3, #0
 8007080:	f000 8088 	beq.w	8007194 <HAL_RCC_OscConfig+0x56c>
 8007084:	2301      	movs	r3, #1
 8007086:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800708a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800708e:	fa93 f3a3 	rbit	r3, r3
 8007092:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8007096:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800709a:	fab3 f383 	clz	r3, r3
 800709e:	b2db      	uxtb	r3, r3
 80070a0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80070a4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	461a      	mov	r2, r3
 80070ac:	2301      	movs	r3, #1
 80070ae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070b0:	f7fd f9e8 	bl	8004484 <HAL_GetTick>
 80070b4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070b8:	e00a      	b.n	80070d0 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80070ba:	f7fd f9e3 	bl	8004484 <HAL_GetTick>
 80070be:	4602      	mov	r2, r0
 80070c0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80070c4:	1ad3      	subs	r3, r2, r3
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d902      	bls.n	80070d0 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80070ca:	2303      	movs	r3, #3
 80070cc:	f000 bde2 	b.w	8007c94 <HAL_RCC_OscConfig+0x106c>
 80070d0:	2302      	movs	r3, #2
 80070d2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070d6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80070da:	fa93 f3a3 	rbit	r3, r3
 80070de:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80070e2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070e6:	fab3 f383 	clz	r3, r3
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	095b      	lsrs	r3, r3, #5
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	f043 0301 	orr.w	r3, r3, #1
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d102      	bne.n	8007100 <HAL_RCC_OscConfig+0x4d8>
 80070fa:	4b45      	ldr	r3, [pc, #276]	; (8007210 <HAL_RCC_OscConfig+0x5e8>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	e013      	b.n	8007128 <HAL_RCC_OscConfig+0x500>
 8007100:	2302      	movs	r3, #2
 8007102:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007106:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800710a:	fa93 f3a3 	rbit	r3, r3
 800710e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8007112:	2302      	movs	r3, #2
 8007114:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8007118:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800711c:	fa93 f3a3 	rbit	r3, r3
 8007120:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8007124:	4b3a      	ldr	r3, [pc, #232]	; (8007210 <HAL_RCC_OscConfig+0x5e8>)
 8007126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007128:	2202      	movs	r2, #2
 800712a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800712e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8007132:	fa92 f2a2 	rbit	r2, r2
 8007136:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800713a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800713e:	fab2 f282 	clz	r2, r2
 8007142:	b2d2      	uxtb	r2, r2
 8007144:	f042 0220 	orr.w	r2, r2, #32
 8007148:	b2d2      	uxtb	r2, r2
 800714a:	f002 021f 	and.w	r2, r2, #31
 800714e:	2101      	movs	r1, #1
 8007150:	fa01 f202 	lsl.w	r2, r1, r2
 8007154:	4013      	ands	r3, r2
 8007156:	2b00      	cmp	r3, #0
 8007158:	d0af      	beq.n	80070ba <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800715a:	4b2d      	ldr	r3, [pc, #180]	; (8007210 <HAL_RCC_OscConfig+0x5e8>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007162:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007166:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	695b      	ldr	r3, [r3, #20]
 800716e:	21f8      	movs	r1, #248	; 0xf8
 8007170:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007174:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8007178:	fa91 f1a1 	rbit	r1, r1
 800717c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8007180:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8007184:	fab1 f181 	clz	r1, r1
 8007188:	b2c9      	uxtb	r1, r1
 800718a:	408b      	lsls	r3, r1
 800718c:	4920      	ldr	r1, [pc, #128]	; (8007210 <HAL_RCC_OscConfig+0x5e8>)
 800718e:	4313      	orrs	r3, r2
 8007190:	600b      	str	r3, [r1, #0]
 8007192:	e06c      	b.n	800726e <HAL_RCC_OscConfig+0x646>
 8007194:	2301      	movs	r3, #1
 8007196:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800719a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800719e:	fa93 f3a3 	rbit	r3, r3
 80071a2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80071a6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80071aa:	fab3 f383 	clz	r3, r3
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80071b4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80071b8:	009b      	lsls	r3, r3, #2
 80071ba:	461a      	mov	r2, r3
 80071bc:	2300      	movs	r3, #0
 80071be:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071c0:	f7fd f960 	bl	8004484 <HAL_GetTick>
 80071c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071c8:	e00a      	b.n	80071e0 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80071ca:	f7fd f95b 	bl	8004484 <HAL_GetTick>
 80071ce:	4602      	mov	r2, r0
 80071d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80071d4:	1ad3      	subs	r3, r2, r3
 80071d6:	2b02      	cmp	r3, #2
 80071d8:	d902      	bls.n	80071e0 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80071da:	2303      	movs	r3, #3
 80071dc:	f000 bd5a 	b.w	8007c94 <HAL_RCC_OscConfig+0x106c>
 80071e0:	2302      	movs	r3, #2
 80071e2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071e6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80071ea:	fa93 f3a3 	rbit	r3, r3
 80071ee:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80071f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80071f6:	fab3 f383 	clz	r3, r3
 80071fa:	b2db      	uxtb	r3, r3
 80071fc:	095b      	lsrs	r3, r3, #5
 80071fe:	b2db      	uxtb	r3, r3
 8007200:	f043 0301 	orr.w	r3, r3, #1
 8007204:	b2db      	uxtb	r3, r3
 8007206:	2b01      	cmp	r3, #1
 8007208:	d104      	bne.n	8007214 <HAL_RCC_OscConfig+0x5ec>
 800720a:	4b01      	ldr	r3, [pc, #4]	; (8007210 <HAL_RCC_OscConfig+0x5e8>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	e015      	b.n	800723c <HAL_RCC_OscConfig+0x614>
 8007210:	40021000 	.word	0x40021000
 8007214:	2302      	movs	r3, #2
 8007216:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800721a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800721e:	fa93 f3a3 	rbit	r3, r3
 8007222:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007226:	2302      	movs	r3, #2
 8007228:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800722c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007230:	fa93 f3a3 	rbit	r3, r3
 8007234:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8007238:	4bc8      	ldr	r3, [pc, #800]	; (800755c <HAL_RCC_OscConfig+0x934>)
 800723a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800723c:	2202      	movs	r2, #2
 800723e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8007242:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8007246:	fa92 f2a2 	rbit	r2, r2
 800724a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800724e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8007252:	fab2 f282 	clz	r2, r2
 8007256:	b2d2      	uxtb	r2, r2
 8007258:	f042 0220 	orr.w	r2, r2, #32
 800725c:	b2d2      	uxtb	r2, r2
 800725e:	f002 021f 	and.w	r2, r2, #31
 8007262:	2101      	movs	r1, #1
 8007264:	fa01 f202 	lsl.w	r2, r1, r2
 8007268:	4013      	ands	r3, r2
 800726a:	2b00      	cmp	r3, #0
 800726c:	d1ad      	bne.n	80071ca <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800726e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007272:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f003 0308 	and.w	r3, r3, #8
 800727e:	2b00      	cmp	r3, #0
 8007280:	f000 8110 	beq.w	80074a4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007284:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007288:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	699b      	ldr	r3, [r3, #24]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d079      	beq.n	8007388 <HAL_RCC_OscConfig+0x760>
 8007294:	2301      	movs	r3, #1
 8007296:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800729a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800729e:	fa93 f3a3 	rbit	r3, r3
 80072a2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80072a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80072aa:	fab3 f383 	clz	r3, r3
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	461a      	mov	r2, r3
 80072b2:	4bab      	ldr	r3, [pc, #684]	; (8007560 <HAL_RCC_OscConfig+0x938>)
 80072b4:	4413      	add	r3, r2
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	461a      	mov	r2, r3
 80072ba:	2301      	movs	r3, #1
 80072bc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072be:	f7fd f8e1 	bl	8004484 <HAL_GetTick>
 80072c2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072c6:	e00a      	b.n	80072de <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80072c8:	f7fd f8dc 	bl	8004484 <HAL_GetTick>
 80072cc:	4602      	mov	r2, r0
 80072ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80072d2:	1ad3      	subs	r3, r2, r3
 80072d4:	2b02      	cmp	r3, #2
 80072d6:	d902      	bls.n	80072de <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80072d8:	2303      	movs	r3, #3
 80072da:	f000 bcdb 	b.w	8007c94 <HAL_RCC_OscConfig+0x106c>
 80072de:	2302      	movs	r3, #2
 80072e0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072e4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80072e8:	fa93 f3a3 	rbit	r3, r3
 80072ec:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80072f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072f4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80072f8:	2202      	movs	r2, #2
 80072fa:	601a      	str	r2, [r3, #0]
 80072fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007300:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	fa93 f2a3 	rbit	r2, r3
 800730a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800730e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007312:	601a      	str	r2, [r3, #0]
 8007314:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007318:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800731c:	2202      	movs	r2, #2
 800731e:	601a      	str	r2, [r3, #0]
 8007320:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007324:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	fa93 f2a3 	rbit	r2, r3
 800732e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007332:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007336:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007338:	4b88      	ldr	r3, [pc, #544]	; (800755c <HAL_RCC_OscConfig+0x934>)
 800733a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800733c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007340:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007344:	2102      	movs	r1, #2
 8007346:	6019      	str	r1, [r3, #0]
 8007348:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800734c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	fa93 f1a3 	rbit	r1, r3
 8007356:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800735a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800735e:	6019      	str	r1, [r3, #0]
  return result;
 8007360:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007364:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	fab3 f383 	clz	r3, r3
 800736e:	b2db      	uxtb	r3, r3
 8007370:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007374:	b2db      	uxtb	r3, r3
 8007376:	f003 031f 	and.w	r3, r3, #31
 800737a:	2101      	movs	r1, #1
 800737c:	fa01 f303 	lsl.w	r3, r1, r3
 8007380:	4013      	ands	r3, r2
 8007382:	2b00      	cmp	r3, #0
 8007384:	d0a0      	beq.n	80072c8 <HAL_RCC_OscConfig+0x6a0>
 8007386:	e08d      	b.n	80074a4 <HAL_RCC_OscConfig+0x87c>
 8007388:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800738c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007390:	2201      	movs	r2, #1
 8007392:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007394:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007398:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	fa93 f2a3 	rbit	r2, r3
 80073a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80073a6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80073aa:	601a      	str	r2, [r3, #0]
  return result;
 80073ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80073b0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80073b4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80073b6:	fab3 f383 	clz	r3, r3
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	461a      	mov	r2, r3
 80073be:	4b68      	ldr	r3, [pc, #416]	; (8007560 <HAL_RCC_OscConfig+0x938>)
 80073c0:	4413      	add	r3, r2
 80073c2:	009b      	lsls	r3, r3, #2
 80073c4:	461a      	mov	r2, r3
 80073c6:	2300      	movs	r3, #0
 80073c8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073ca:	f7fd f85b 	bl	8004484 <HAL_GetTick>
 80073ce:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80073d2:	e00a      	b.n	80073ea <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80073d4:	f7fd f856 	bl	8004484 <HAL_GetTick>
 80073d8:	4602      	mov	r2, r0
 80073da:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80073de:	1ad3      	subs	r3, r2, r3
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d902      	bls.n	80073ea <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	f000 bc55 	b.w	8007c94 <HAL_RCC_OscConfig+0x106c>
 80073ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80073ee:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80073f2:	2202      	movs	r2, #2
 80073f4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80073fa:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	fa93 f2a3 	rbit	r2, r3
 8007404:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007408:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800740c:	601a      	str	r2, [r3, #0]
 800740e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007412:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8007416:	2202      	movs	r2, #2
 8007418:	601a      	str	r2, [r3, #0]
 800741a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800741e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	fa93 f2a3 	rbit	r2, r3
 8007428:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800742c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007430:	601a      	str	r2, [r3, #0]
 8007432:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007436:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800743a:	2202      	movs	r2, #2
 800743c:	601a      	str	r2, [r3, #0]
 800743e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007442:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	fa93 f2a3 	rbit	r2, r3
 800744c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007450:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8007454:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007456:	4b41      	ldr	r3, [pc, #260]	; (800755c <HAL_RCC_OscConfig+0x934>)
 8007458:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800745a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800745e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8007462:	2102      	movs	r1, #2
 8007464:	6019      	str	r1, [r3, #0]
 8007466:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800746a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	fa93 f1a3 	rbit	r1, r3
 8007474:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007478:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800747c:	6019      	str	r1, [r3, #0]
  return result;
 800747e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007482:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	fab3 f383 	clz	r3, r3
 800748c:	b2db      	uxtb	r3, r3
 800748e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007492:	b2db      	uxtb	r3, r3
 8007494:	f003 031f 	and.w	r3, r3, #31
 8007498:	2101      	movs	r1, #1
 800749a:	fa01 f303 	lsl.w	r3, r1, r3
 800749e:	4013      	ands	r3, r2
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d197      	bne.n	80073d4 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80074a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f003 0304 	and.w	r3, r3, #4
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	f000 81a1 	beq.w	80077fc <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074ba:	2300      	movs	r3, #0
 80074bc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074c0:	4b26      	ldr	r3, [pc, #152]	; (800755c <HAL_RCC_OscConfig+0x934>)
 80074c2:	69db      	ldr	r3, [r3, #28]
 80074c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d116      	bne.n	80074fa <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074cc:	4b23      	ldr	r3, [pc, #140]	; (800755c <HAL_RCC_OscConfig+0x934>)
 80074ce:	69db      	ldr	r3, [r3, #28]
 80074d0:	4a22      	ldr	r2, [pc, #136]	; (800755c <HAL_RCC_OscConfig+0x934>)
 80074d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80074d6:	61d3      	str	r3, [r2, #28]
 80074d8:	4b20      	ldr	r3, [pc, #128]	; (800755c <HAL_RCC_OscConfig+0x934>)
 80074da:	69db      	ldr	r3, [r3, #28]
 80074dc:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80074e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074e4:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80074e8:	601a      	str	r2, [r3, #0]
 80074ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074ee:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 80074f2:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80074f4:	2301      	movs	r3, #1
 80074f6:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074fa:	4b1a      	ldr	r3, [pc, #104]	; (8007564 <HAL_RCC_OscConfig+0x93c>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007502:	2b00      	cmp	r3, #0
 8007504:	d11a      	bne.n	800753c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007506:	4b17      	ldr	r3, [pc, #92]	; (8007564 <HAL_RCC_OscConfig+0x93c>)
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a16      	ldr	r2, [pc, #88]	; (8007564 <HAL_RCC_OscConfig+0x93c>)
 800750c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007510:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007512:	f7fc ffb7 	bl	8004484 <HAL_GetTick>
 8007516:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800751a:	e009      	b.n	8007530 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800751c:	f7fc ffb2 	bl	8004484 <HAL_GetTick>
 8007520:	4602      	mov	r2, r0
 8007522:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007526:	1ad3      	subs	r3, r2, r3
 8007528:	2b64      	cmp	r3, #100	; 0x64
 800752a:	d901      	bls.n	8007530 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800752c:	2303      	movs	r3, #3
 800752e:	e3b1      	b.n	8007c94 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007530:	4b0c      	ldr	r3, [pc, #48]	; (8007564 <HAL_RCC_OscConfig+0x93c>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007538:	2b00      	cmp	r3, #0
 800753a:	d0ef      	beq.n	800751c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800753c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007540:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	2b01      	cmp	r3, #1
 800754a:	d10d      	bne.n	8007568 <HAL_RCC_OscConfig+0x940>
 800754c:	4b03      	ldr	r3, [pc, #12]	; (800755c <HAL_RCC_OscConfig+0x934>)
 800754e:	6a1b      	ldr	r3, [r3, #32]
 8007550:	4a02      	ldr	r2, [pc, #8]	; (800755c <HAL_RCC_OscConfig+0x934>)
 8007552:	f043 0301 	orr.w	r3, r3, #1
 8007556:	6213      	str	r3, [r2, #32]
 8007558:	e03c      	b.n	80075d4 <HAL_RCC_OscConfig+0x9ac>
 800755a:	bf00      	nop
 800755c:	40021000 	.word	0x40021000
 8007560:	10908120 	.word	0x10908120
 8007564:	40007000 	.word	0x40007000
 8007568:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800756c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	68db      	ldr	r3, [r3, #12]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d10c      	bne.n	8007592 <HAL_RCC_OscConfig+0x96a>
 8007578:	4bc1      	ldr	r3, [pc, #772]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 800757a:	6a1b      	ldr	r3, [r3, #32]
 800757c:	4ac0      	ldr	r2, [pc, #768]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 800757e:	f023 0301 	bic.w	r3, r3, #1
 8007582:	6213      	str	r3, [r2, #32]
 8007584:	4bbe      	ldr	r3, [pc, #760]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 8007586:	6a1b      	ldr	r3, [r3, #32]
 8007588:	4abd      	ldr	r2, [pc, #756]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 800758a:	f023 0304 	bic.w	r3, r3, #4
 800758e:	6213      	str	r3, [r2, #32]
 8007590:	e020      	b.n	80075d4 <HAL_RCC_OscConfig+0x9ac>
 8007592:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007596:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	68db      	ldr	r3, [r3, #12]
 800759e:	2b05      	cmp	r3, #5
 80075a0:	d10c      	bne.n	80075bc <HAL_RCC_OscConfig+0x994>
 80075a2:	4bb7      	ldr	r3, [pc, #732]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 80075a4:	6a1b      	ldr	r3, [r3, #32]
 80075a6:	4ab6      	ldr	r2, [pc, #728]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 80075a8:	f043 0304 	orr.w	r3, r3, #4
 80075ac:	6213      	str	r3, [r2, #32]
 80075ae:	4bb4      	ldr	r3, [pc, #720]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 80075b0:	6a1b      	ldr	r3, [r3, #32]
 80075b2:	4ab3      	ldr	r2, [pc, #716]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 80075b4:	f043 0301 	orr.w	r3, r3, #1
 80075b8:	6213      	str	r3, [r2, #32]
 80075ba:	e00b      	b.n	80075d4 <HAL_RCC_OscConfig+0x9ac>
 80075bc:	4bb0      	ldr	r3, [pc, #704]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 80075be:	6a1b      	ldr	r3, [r3, #32]
 80075c0:	4aaf      	ldr	r2, [pc, #700]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 80075c2:	f023 0301 	bic.w	r3, r3, #1
 80075c6:	6213      	str	r3, [r2, #32]
 80075c8:	4bad      	ldr	r3, [pc, #692]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 80075ca:	6a1b      	ldr	r3, [r3, #32]
 80075cc:	4aac      	ldr	r2, [pc, #688]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 80075ce:	f023 0304 	bic.w	r3, r3, #4
 80075d2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80075d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075d8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	68db      	ldr	r3, [r3, #12]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	f000 8081 	beq.w	80076e8 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075e6:	f7fc ff4d 	bl	8004484 <HAL_GetTick>
 80075ea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075ee:	e00b      	b.n	8007608 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80075f0:	f7fc ff48 	bl	8004484 <HAL_GetTick>
 80075f4:	4602      	mov	r2, r0
 80075f6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80075fa:	1ad3      	subs	r3, r2, r3
 80075fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8007600:	4293      	cmp	r3, r2
 8007602:	d901      	bls.n	8007608 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8007604:	2303      	movs	r3, #3
 8007606:	e345      	b.n	8007c94 <HAL_RCC_OscConfig+0x106c>
 8007608:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800760c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8007610:	2202      	movs	r2, #2
 8007612:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007614:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007618:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	fa93 f2a3 	rbit	r2, r3
 8007622:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007626:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800762a:	601a      	str	r2, [r3, #0]
 800762c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007630:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8007634:	2202      	movs	r2, #2
 8007636:	601a      	str	r2, [r3, #0]
 8007638:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800763c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	fa93 f2a3 	rbit	r2, r3
 8007646:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800764a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800764e:	601a      	str	r2, [r3, #0]
  return result;
 8007650:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007654:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8007658:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800765a:	fab3 f383 	clz	r3, r3
 800765e:	b2db      	uxtb	r3, r3
 8007660:	095b      	lsrs	r3, r3, #5
 8007662:	b2db      	uxtb	r3, r3
 8007664:	f043 0302 	orr.w	r3, r3, #2
 8007668:	b2db      	uxtb	r3, r3
 800766a:	2b02      	cmp	r3, #2
 800766c:	d102      	bne.n	8007674 <HAL_RCC_OscConfig+0xa4c>
 800766e:	4b84      	ldr	r3, [pc, #528]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 8007670:	6a1b      	ldr	r3, [r3, #32]
 8007672:	e013      	b.n	800769c <HAL_RCC_OscConfig+0xa74>
 8007674:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007678:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800767c:	2202      	movs	r2, #2
 800767e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007680:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007684:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	fa93 f2a3 	rbit	r2, r3
 800768e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007692:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8007696:	601a      	str	r2, [r3, #0]
 8007698:	4b79      	ldr	r3, [pc, #484]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 800769a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800769c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80076a0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80076a4:	2102      	movs	r1, #2
 80076a6:	6011      	str	r1, [r2, #0]
 80076a8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80076ac:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80076b0:	6812      	ldr	r2, [r2, #0]
 80076b2:	fa92 f1a2 	rbit	r1, r2
 80076b6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80076ba:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80076be:	6011      	str	r1, [r2, #0]
  return result;
 80076c0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80076c4:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80076c8:	6812      	ldr	r2, [r2, #0]
 80076ca:	fab2 f282 	clz	r2, r2
 80076ce:	b2d2      	uxtb	r2, r2
 80076d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076d4:	b2d2      	uxtb	r2, r2
 80076d6:	f002 021f 	and.w	r2, r2, #31
 80076da:	2101      	movs	r1, #1
 80076dc:	fa01 f202 	lsl.w	r2, r1, r2
 80076e0:	4013      	ands	r3, r2
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d084      	beq.n	80075f0 <HAL_RCC_OscConfig+0x9c8>
 80076e6:	e07f      	b.n	80077e8 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076e8:	f7fc fecc 	bl	8004484 <HAL_GetTick>
 80076ec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076f0:	e00b      	b.n	800770a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80076f2:	f7fc fec7 	bl	8004484 <HAL_GetTick>
 80076f6:	4602      	mov	r2, r0
 80076f8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80076fc:	1ad3      	subs	r3, r2, r3
 80076fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8007702:	4293      	cmp	r3, r2
 8007704:	d901      	bls.n	800770a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8007706:	2303      	movs	r3, #3
 8007708:	e2c4      	b.n	8007c94 <HAL_RCC_OscConfig+0x106c>
 800770a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800770e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007712:	2202      	movs	r2, #2
 8007714:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007716:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800771a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	fa93 f2a3 	rbit	r2, r3
 8007724:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007728:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800772c:	601a      	str	r2, [r3, #0]
 800772e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007732:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8007736:	2202      	movs	r2, #2
 8007738:	601a      	str	r2, [r3, #0]
 800773a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800773e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	fa93 f2a3 	rbit	r2, r3
 8007748:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800774c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8007750:	601a      	str	r2, [r3, #0]
  return result;
 8007752:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007756:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800775a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800775c:	fab3 f383 	clz	r3, r3
 8007760:	b2db      	uxtb	r3, r3
 8007762:	095b      	lsrs	r3, r3, #5
 8007764:	b2db      	uxtb	r3, r3
 8007766:	f043 0302 	orr.w	r3, r3, #2
 800776a:	b2db      	uxtb	r3, r3
 800776c:	2b02      	cmp	r3, #2
 800776e:	d102      	bne.n	8007776 <HAL_RCC_OscConfig+0xb4e>
 8007770:	4b43      	ldr	r3, [pc, #268]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 8007772:	6a1b      	ldr	r3, [r3, #32]
 8007774:	e013      	b.n	800779e <HAL_RCC_OscConfig+0xb76>
 8007776:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800777a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800777e:	2202      	movs	r2, #2
 8007780:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007782:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007786:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	fa93 f2a3 	rbit	r2, r3
 8007790:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007794:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8007798:	601a      	str	r2, [r3, #0]
 800779a:	4b39      	ldr	r3, [pc, #228]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 800779c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800779e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80077a2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80077a6:	2102      	movs	r1, #2
 80077a8:	6011      	str	r1, [r2, #0]
 80077aa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80077ae:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80077b2:	6812      	ldr	r2, [r2, #0]
 80077b4:	fa92 f1a2 	rbit	r1, r2
 80077b8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80077bc:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80077c0:	6011      	str	r1, [r2, #0]
  return result;
 80077c2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80077c6:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80077ca:	6812      	ldr	r2, [r2, #0]
 80077cc:	fab2 f282 	clz	r2, r2
 80077d0:	b2d2      	uxtb	r2, r2
 80077d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80077d6:	b2d2      	uxtb	r2, r2
 80077d8:	f002 021f 	and.w	r2, r2, #31
 80077dc:	2101      	movs	r1, #1
 80077de:	fa01 f202 	lsl.w	r2, r1, r2
 80077e2:	4013      	ands	r3, r2
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d184      	bne.n	80076f2 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80077e8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80077ec:	2b01      	cmp	r3, #1
 80077ee:	d105      	bne.n	80077fc <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80077f0:	4b23      	ldr	r3, [pc, #140]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 80077f2:	69db      	ldr	r3, [r3, #28]
 80077f4:	4a22      	ldr	r2, [pc, #136]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 80077f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80077fa:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80077fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007800:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	69db      	ldr	r3, [r3, #28]
 8007808:	2b00      	cmp	r3, #0
 800780a:	f000 8242 	beq.w	8007c92 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800780e:	4b1c      	ldr	r3, [pc, #112]	; (8007880 <HAL_RCC_OscConfig+0xc58>)
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	f003 030c 	and.w	r3, r3, #12
 8007816:	2b08      	cmp	r3, #8
 8007818:	f000 8213 	beq.w	8007c42 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800781c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007820:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	69db      	ldr	r3, [r3, #28]
 8007828:	2b02      	cmp	r3, #2
 800782a:	f040 8162 	bne.w	8007af2 <HAL_RCC_OscConfig+0xeca>
 800782e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007832:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8007836:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800783a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800783c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007840:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	fa93 f2a3 	rbit	r2, r3
 800784a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800784e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8007852:	601a      	str	r2, [r3, #0]
  return result;
 8007854:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007858:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800785c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800785e:	fab3 f383 	clz	r3, r3
 8007862:	b2db      	uxtb	r3, r3
 8007864:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007868:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	461a      	mov	r2, r3
 8007870:	2300      	movs	r3, #0
 8007872:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007874:	f7fc fe06 	bl	8004484 <HAL_GetTick>
 8007878:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800787c:	e00c      	b.n	8007898 <HAL_RCC_OscConfig+0xc70>
 800787e:	bf00      	nop
 8007880:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007884:	f7fc fdfe 	bl	8004484 <HAL_GetTick>
 8007888:	4602      	mov	r2, r0
 800788a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800788e:	1ad3      	subs	r3, r2, r3
 8007890:	2b02      	cmp	r3, #2
 8007892:	d901      	bls.n	8007898 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8007894:	2303      	movs	r3, #3
 8007896:	e1fd      	b.n	8007c94 <HAL_RCC_OscConfig+0x106c>
 8007898:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800789c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80078a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80078a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078aa:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	fa93 f2a3 	rbit	r2, r3
 80078b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078b8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80078bc:	601a      	str	r2, [r3, #0]
  return result;
 80078be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078c2:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80078c6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80078c8:	fab3 f383 	clz	r3, r3
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	095b      	lsrs	r3, r3, #5
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	f043 0301 	orr.w	r3, r3, #1
 80078d6:	b2db      	uxtb	r3, r3
 80078d8:	2b01      	cmp	r3, #1
 80078da:	d102      	bne.n	80078e2 <HAL_RCC_OscConfig+0xcba>
 80078dc:	4bb0      	ldr	r3, [pc, #704]	; (8007ba0 <HAL_RCC_OscConfig+0xf78>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	e027      	b.n	8007932 <HAL_RCC_OscConfig+0xd0a>
 80078e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078e6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80078ea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80078ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078f0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078f4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	fa93 f2a3 	rbit	r2, r3
 80078fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007902:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8007906:	601a      	str	r2, [r3, #0]
 8007908:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800790c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8007910:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007914:	601a      	str	r2, [r3, #0]
 8007916:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800791a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	fa93 f2a3 	rbit	r2, r3
 8007924:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007928:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800792c:	601a      	str	r2, [r3, #0]
 800792e:	4b9c      	ldr	r3, [pc, #624]	; (8007ba0 <HAL_RCC_OscConfig+0xf78>)
 8007930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007932:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007936:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800793a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800793e:	6011      	str	r1, [r2, #0]
 8007940:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007944:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8007948:	6812      	ldr	r2, [r2, #0]
 800794a:	fa92 f1a2 	rbit	r1, r2
 800794e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007952:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8007956:	6011      	str	r1, [r2, #0]
  return result;
 8007958:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800795c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8007960:	6812      	ldr	r2, [r2, #0]
 8007962:	fab2 f282 	clz	r2, r2
 8007966:	b2d2      	uxtb	r2, r2
 8007968:	f042 0220 	orr.w	r2, r2, #32
 800796c:	b2d2      	uxtb	r2, r2
 800796e:	f002 021f 	and.w	r2, r2, #31
 8007972:	2101      	movs	r1, #1
 8007974:	fa01 f202 	lsl.w	r2, r1, r2
 8007978:	4013      	ands	r3, r2
 800797a:	2b00      	cmp	r3, #0
 800797c:	d182      	bne.n	8007884 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800797e:	4b88      	ldr	r3, [pc, #544]	; (8007ba0 <HAL_RCC_OscConfig+0xf78>)
 8007980:	685b      	ldr	r3, [r3, #4]
 8007982:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007986:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800798a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007992:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007996:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	6a1b      	ldr	r3, [r3, #32]
 800799e:	430b      	orrs	r3, r1
 80079a0:	497f      	ldr	r1, [pc, #508]	; (8007ba0 <HAL_RCC_OscConfig+0xf78>)
 80079a2:	4313      	orrs	r3, r2
 80079a4:	604b      	str	r3, [r1, #4]
 80079a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079aa:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80079ae:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80079b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079b8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	fa93 f2a3 	rbit	r2, r3
 80079c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079c6:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80079ca:	601a      	str	r2, [r3, #0]
  return result;
 80079cc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079d0:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80079d4:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80079d6:	fab3 f383 	clz	r3, r3
 80079da:	b2db      	uxtb	r3, r3
 80079dc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80079e0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80079e4:	009b      	lsls	r3, r3, #2
 80079e6:	461a      	mov	r2, r3
 80079e8:	2301      	movs	r3, #1
 80079ea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079ec:	f7fc fd4a 	bl	8004484 <HAL_GetTick>
 80079f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80079f4:	e009      	b.n	8007a0a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80079f6:	f7fc fd45 	bl	8004484 <HAL_GetTick>
 80079fa:	4602      	mov	r2, r0
 80079fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007a00:	1ad3      	subs	r3, r2, r3
 8007a02:	2b02      	cmp	r3, #2
 8007a04:	d901      	bls.n	8007a0a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8007a06:	2303      	movs	r3, #3
 8007a08:	e144      	b.n	8007c94 <HAL_RCC_OscConfig+0x106c>
 8007a0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a0e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8007a12:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007a16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a1c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	fa93 f2a3 	rbit	r2, r3
 8007a26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a2a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8007a2e:	601a      	str	r2, [r3, #0]
  return result;
 8007a30:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a34:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8007a38:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007a3a:	fab3 f383 	clz	r3, r3
 8007a3e:	b2db      	uxtb	r3, r3
 8007a40:	095b      	lsrs	r3, r3, #5
 8007a42:	b2db      	uxtb	r3, r3
 8007a44:	f043 0301 	orr.w	r3, r3, #1
 8007a48:	b2db      	uxtb	r3, r3
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d102      	bne.n	8007a54 <HAL_RCC_OscConfig+0xe2c>
 8007a4e:	4b54      	ldr	r3, [pc, #336]	; (8007ba0 <HAL_RCC_OscConfig+0xf78>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	e027      	b.n	8007aa4 <HAL_RCC_OscConfig+0xe7c>
 8007a54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a58:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8007a5c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007a60:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a66:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	fa93 f2a3 	rbit	r2, r3
 8007a70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a74:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8007a78:	601a      	str	r2, [r3, #0]
 8007a7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a7e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8007a82:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007a86:	601a      	str	r2, [r3, #0]
 8007a88:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a8c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	fa93 f2a3 	rbit	r2, r3
 8007a96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a9a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8007a9e:	601a      	str	r2, [r3, #0]
 8007aa0:	4b3f      	ldr	r3, [pc, #252]	; (8007ba0 <HAL_RCC_OscConfig+0xf78>)
 8007aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aa4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007aa8:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8007aac:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007ab0:	6011      	str	r1, [r2, #0]
 8007ab2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007ab6:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8007aba:	6812      	ldr	r2, [r2, #0]
 8007abc:	fa92 f1a2 	rbit	r1, r2
 8007ac0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007ac4:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8007ac8:	6011      	str	r1, [r2, #0]
  return result;
 8007aca:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007ace:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8007ad2:	6812      	ldr	r2, [r2, #0]
 8007ad4:	fab2 f282 	clz	r2, r2
 8007ad8:	b2d2      	uxtb	r2, r2
 8007ada:	f042 0220 	orr.w	r2, r2, #32
 8007ade:	b2d2      	uxtb	r2, r2
 8007ae0:	f002 021f 	and.w	r2, r2, #31
 8007ae4:	2101      	movs	r1, #1
 8007ae6:	fa01 f202 	lsl.w	r2, r1, r2
 8007aea:	4013      	ands	r3, r2
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d082      	beq.n	80079f6 <HAL_RCC_OscConfig+0xdce>
 8007af0:	e0cf      	b.n	8007c92 <HAL_RCC_OscConfig+0x106a>
 8007af2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007af6:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8007afa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007afe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b04:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	fa93 f2a3 	rbit	r2, r3
 8007b0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b12:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8007b16:	601a      	str	r2, [r3, #0]
  return result;
 8007b18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b1c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8007b20:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b22:	fab3 f383 	clz	r3, r3
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007b2c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007b30:	009b      	lsls	r3, r3, #2
 8007b32:	461a      	mov	r2, r3
 8007b34:	2300      	movs	r3, #0
 8007b36:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b38:	f7fc fca4 	bl	8004484 <HAL_GetTick>
 8007b3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007b40:	e009      	b.n	8007b56 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007b42:	f7fc fc9f 	bl	8004484 <HAL_GetTick>
 8007b46:	4602      	mov	r2, r0
 8007b48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007b4c:	1ad3      	subs	r3, r2, r3
 8007b4e:	2b02      	cmp	r3, #2
 8007b50:	d901      	bls.n	8007b56 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8007b52:	2303      	movs	r3, #3
 8007b54:	e09e      	b.n	8007c94 <HAL_RCC_OscConfig+0x106c>
 8007b56:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b5a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8007b5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007b62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b68:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	fa93 f2a3 	rbit	r2, r3
 8007b72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b76:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8007b7a:	601a      	str	r2, [r3, #0]
  return result;
 8007b7c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b80:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8007b84:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007b86:	fab3 f383 	clz	r3, r3
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	095b      	lsrs	r3, r3, #5
 8007b8e:	b2db      	uxtb	r3, r3
 8007b90:	f043 0301 	orr.w	r3, r3, #1
 8007b94:	b2db      	uxtb	r3, r3
 8007b96:	2b01      	cmp	r3, #1
 8007b98:	d104      	bne.n	8007ba4 <HAL_RCC_OscConfig+0xf7c>
 8007b9a:	4b01      	ldr	r3, [pc, #4]	; (8007ba0 <HAL_RCC_OscConfig+0xf78>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	e029      	b.n	8007bf4 <HAL_RCC_OscConfig+0xfcc>
 8007ba0:	40021000 	.word	0x40021000
 8007ba4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007ba8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8007bac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007bb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007bb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007bb6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	fa93 f2a3 	rbit	r2, r3
 8007bc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007bc4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8007bc8:	601a      	str	r2, [r3, #0]
 8007bca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007bce:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8007bd2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007bd6:	601a      	str	r2, [r3, #0]
 8007bd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007bdc:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	fa93 f2a3 	rbit	r2, r3
 8007be6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007bea:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8007bee:	601a      	str	r2, [r3, #0]
 8007bf0:	4b2b      	ldr	r3, [pc, #172]	; (8007ca0 <HAL_RCC_OscConfig+0x1078>)
 8007bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bf4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007bf8:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8007bfc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007c00:	6011      	str	r1, [r2, #0]
 8007c02:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007c06:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8007c0a:	6812      	ldr	r2, [r2, #0]
 8007c0c:	fa92 f1a2 	rbit	r1, r2
 8007c10:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007c14:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8007c18:	6011      	str	r1, [r2, #0]
  return result;
 8007c1a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007c1e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8007c22:	6812      	ldr	r2, [r2, #0]
 8007c24:	fab2 f282 	clz	r2, r2
 8007c28:	b2d2      	uxtb	r2, r2
 8007c2a:	f042 0220 	orr.w	r2, r2, #32
 8007c2e:	b2d2      	uxtb	r2, r2
 8007c30:	f002 021f 	and.w	r2, r2, #31
 8007c34:	2101      	movs	r1, #1
 8007c36:	fa01 f202 	lsl.w	r2, r1, r2
 8007c3a:	4013      	ands	r3, r2
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d180      	bne.n	8007b42 <HAL_RCC_OscConfig+0xf1a>
 8007c40:	e027      	b.n	8007c92 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007c42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007c46:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	69db      	ldr	r3, [r3, #28]
 8007c4e:	2b01      	cmp	r3, #1
 8007c50:	d101      	bne.n	8007c56 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	e01e      	b.n	8007c94 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007c56:	4b12      	ldr	r3, [pc, #72]	; (8007ca0 <HAL_RCC_OscConfig+0x1078>)
 8007c58:	685b      	ldr	r3, [r3, #4]
 8007c5a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007c5e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8007c62:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007c66:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007c6a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	6a1b      	ldr	r3, [r3, #32]
 8007c72:	429a      	cmp	r2, r3
 8007c74:	d10b      	bne.n	8007c8e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8007c76:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8007c7a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007c7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007c82:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007c8a:	429a      	cmp	r2, r3
 8007c8c:	d001      	beq.n	8007c92 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8007c8e:	2301      	movs	r3, #1
 8007c90:	e000      	b.n	8007c94 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8007c92:	2300      	movs	r3, #0
}
 8007c94:	4618      	mov	r0, r3
 8007c96:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	40021000 	.word	0x40021000

08007ca4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b09e      	sub	sp, #120	; 0x78
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
 8007cac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007cae:	2300      	movs	r3, #0
 8007cb0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d101      	bne.n	8007cbc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007cb8:	2301      	movs	r3, #1
 8007cba:	e162      	b.n	8007f82 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007cbc:	4b90      	ldr	r3, [pc, #576]	; (8007f00 <HAL_RCC_ClockConfig+0x25c>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f003 0307 	and.w	r3, r3, #7
 8007cc4:	683a      	ldr	r2, [r7, #0]
 8007cc6:	429a      	cmp	r2, r3
 8007cc8:	d910      	bls.n	8007cec <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cca:	4b8d      	ldr	r3, [pc, #564]	; (8007f00 <HAL_RCC_ClockConfig+0x25c>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f023 0207 	bic.w	r2, r3, #7
 8007cd2:	498b      	ldr	r1, [pc, #556]	; (8007f00 <HAL_RCC_ClockConfig+0x25c>)
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007cda:	4b89      	ldr	r3, [pc, #548]	; (8007f00 <HAL_RCC_ClockConfig+0x25c>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f003 0307 	and.w	r3, r3, #7
 8007ce2:	683a      	ldr	r2, [r7, #0]
 8007ce4:	429a      	cmp	r2, r3
 8007ce6:	d001      	beq.n	8007cec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	e14a      	b.n	8007f82 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f003 0302 	and.w	r3, r3, #2
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d008      	beq.n	8007d0a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007cf8:	4b82      	ldr	r3, [pc, #520]	; (8007f04 <HAL_RCC_ClockConfig+0x260>)
 8007cfa:	685b      	ldr	r3, [r3, #4]
 8007cfc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	689b      	ldr	r3, [r3, #8]
 8007d04:	497f      	ldr	r1, [pc, #508]	; (8007f04 <HAL_RCC_ClockConfig+0x260>)
 8007d06:	4313      	orrs	r3, r2
 8007d08:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f003 0301 	and.w	r3, r3, #1
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	f000 80dc 	beq.w	8007ed0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	685b      	ldr	r3, [r3, #4]
 8007d1c:	2b01      	cmp	r3, #1
 8007d1e:	d13c      	bne.n	8007d9a <HAL_RCC_ClockConfig+0xf6>
 8007d20:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007d24:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d26:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007d28:	fa93 f3a3 	rbit	r3, r3
 8007d2c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8007d2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d30:	fab3 f383 	clz	r3, r3
 8007d34:	b2db      	uxtb	r3, r3
 8007d36:	095b      	lsrs	r3, r3, #5
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	f043 0301 	orr.w	r3, r3, #1
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	2b01      	cmp	r3, #1
 8007d42:	d102      	bne.n	8007d4a <HAL_RCC_ClockConfig+0xa6>
 8007d44:	4b6f      	ldr	r3, [pc, #444]	; (8007f04 <HAL_RCC_ClockConfig+0x260>)
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	e00f      	b.n	8007d6a <HAL_RCC_ClockConfig+0xc6>
 8007d4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007d4e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d50:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007d52:	fa93 f3a3 	rbit	r3, r3
 8007d56:	667b      	str	r3, [r7, #100]	; 0x64
 8007d58:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007d5c:	663b      	str	r3, [r7, #96]	; 0x60
 8007d5e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007d60:	fa93 f3a3 	rbit	r3, r3
 8007d64:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007d66:	4b67      	ldr	r3, [pc, #412]	; (8007f04 <HAL_RCC_ClockConfig+0x260>)
 8007d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007d6e:	65ba      	str	r2, [r7, #88]	; 0x58
 8007d70:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007d72:	fa92 f2a2 	rbit	r2, r2
 8007d76:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8007d78:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007d7a:	fab2 f282 	clz	r2, r2
 8007d7e:	b2d2      	uxtb	r2, r2
 8007d80:	f042 0220 	orr.w	r2, r2, #32
 8007d84:	b2d2      	uxtb	r2, r2
 8007d86:	f002 021f 	and.w	r2, r2, #31
 8007d8a:	2101      	movs	r1, #1
 8007d8c:	fa01 f202 	lsl.w	r2, r1, r2
 8007d90:	4013      	ands	r3, r2
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d17b      	bne.n	8007e8e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007d96:	2301      	movs	r3, #1
 8007d98:	e0f3      	b.n	8007f82 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	2b02      	cmp	r3, #2
 8007da0:	d13c      	bne.n	8007e1c <HAL_RCC_ClockConfig+0x178>
 8007da2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007da6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007da8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007daa:	fa93 f3a3 	rbit	r3, r3
 8007dae:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8007db0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007db2:	fab3 f383 	clz	r3, r3
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	095b      	lsrs	r3, r3, #5
 8007dba:	b2db      	uxtb	r3, r3
 8007dbc:	f043 0301 	orr.w	r3, r3, #1
 8007dc0:	b2db      	uxtb	r3, r3
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	d102      	bne.n	8007dcc <HAL_RCC_ClockConfig+0x128>
 8007dc6:	4b4f      	ldr	r3, [pc, #316]	; (8007f04 <HAL_RCC_ClockConfig+0x260>)
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	e00f      	b.n	8007dec <HAL_RCC_ClockConfig+0x148>
 8007dcc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007dd0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007dd2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007dd4:	fa93 f3a3 	rbit	r3, r3
 8007dd8:	647b      	str	r3, [r7, #68]	; 0x44
 8007dda:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007dde:	643b      	str	r3, [r7, #64]	; 0x40
 8007de0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007de2:	fa93 f3a3 	rbit	r3, r3
 8007de6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007de8:	4b46      	ldr	r3, [pc, #280]	; (8007f04 <HAL_RCC_ClockConfig+0x260>)
 8007dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007df0:	63ba      	str	r2, [r7, #56]	; 0x38
 8007df2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007df4:	fa92 f2a2 	rbit	r2, r2
 8007df8:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8007dfa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007dfc:	fab2 f282 	clz	r2, r2
 8007e00:	b2d2      	uxtb	r2, r2
 8007e02:	f042 0220 	orr.w	r2, r2, #32
 8007e06:	b2d2      	uxtb	r2, r2
 8007e08:	f002 021f 	and.w	r2, r2, #31
 8007e0c:	2101      	movs	r1, #1
 8007e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8007e12:	4013      	ands	r3, r2
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d13a      	bne.n	8007e8e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	e0b2      	b.n	8007f82 <HAL_RCC_ClockConfig+0x2de>
 8007e1c:	2302      	movs	r3, #2
 8007e1e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e22:	fa93 f3a3 	rbit	r3, r3
 8007e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8007e28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e2a:	fab3 f383 	clz	r3, r3
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	095b      	lsrs	r3, r3, #5
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	f043 0301 	orr.w	r3, r3, #1
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	d102      	bne.n	8007e44 <HAL_RCC_ClockConfig+0x1a0>
 8007e3e:	4b31      	ldr	r3, [pc, #196]	; (8007f04 <HAL_RCC_ClockConfig+0x260>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	e00d      	b.n	8007e60 <HAL_RCC_ClockConfig+0x1bc>
 8007e44:	2302      	movs	r3, #2
 8007e46:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e4a:	fa93 f3a3 	rbit	r3, r3
 8007e4e:	627b      	str	r3, [r7, #36]	; 0x24
 8007e50:	2302      	movs	r3, #2
 8007e52:	623b      	str	r3, [r7, #32]
 8007e54:	6a3b      	ldr	r3, [r7, #32]
 8007e56:	fa93 f3a3 	rbit	r3, r3
 8007e5a:	61fb      	str	r3, [r7, #28]
 8007e5c:	4b29      	ldr	r3, [pc, #164]	; (8007f04 <HAL_RCC_ClockConfig+0x260>)
 8007e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e60:	2202      	movs	r2, #2
 8007e62:	61ba      	str	r2, [r7, #24]
 8007e64:	69ba      	ldr	r2, [r7, #24]
 8007e66:	fa92 f2a2 	rbit	r2, r2
 8007e6a:	617a      	str	r2, [r7, #20]
  return result;
 8007e6c:	697a      	ldr	r2, [r7, #20]
 8007e6e:	fab2 f282 	clz	r2, r2
 8007e72:	b2d2      	uxtb	r2, r2
 8007e74:	f042 0220 	orr.w	r2, r2, #32
 8007e78:	b2d2      	uxtb	r2, r2
 8007e7a:	f002 021f 	and.w	r2, r2, #31
 8007e7e:	2101      	movs	r1, #1
 8007e80:	fa01 f202 	lsl.w	r2, r1, r2
 8007e84:	4013      	ands	r3, r2
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d101      	bne.n	8007e8e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e079      	b.n	8007f82 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007e8e:	4b1d      	ldr	r3, [pc, #116]	; (8007f04 <HAL_RCC_ClockConfig+0x260>)
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	f023 0203 	bic.w	r2, r3, #3
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	491a      	ldr	r1, [pc, #104]	; (8007f04 <HAL_RCC_ClockConfig+0x260>)
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007ea0:	f7fc faf0 	bl	8004484 <HAL_GetTick>
 8007ea4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ea6:	e00a      	b.n	8007ebe <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ea8:	f7fc faec 	bl	8004484 <HAL_GetTick>
 8007eac:	4602      	mov	r2, r0
 8007eae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007eb0:	1ad3      	subs	r3, r2, r3
 8007eb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d901      	bls.n	8007ebe <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8007eba:	2303      	movs	r3, #3
 8007ebc:	e061      	b.n	8007f82 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ebe:	4b11      	ldr	r3, [pc, #68]	; (8007f04 <HAL_RCC_ClockConfig+0x260>)
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	f003 020c 	and.w	r2, r3, #12
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	429a      	cmp	r2, r3
 8007ece:	d1eb      	bne.n	8007ea8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007ed0:	4b0b      	ldr	r3, [pc, #44]	; (8007f00 <HAL_RCC_ClockConfig+0x25c>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f003 0307 	and.w	r3, r3, #7
 8007ed8:	683a      	ldr	r2, [r7, #0]
 8007eda:	429a      	cmp	r2, r3
 8007edc:	d214      	bcs.n	8007f08 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ede:	4b08      	ldr	r3, [pc, #32]	; (8007f00 <HAL_RCC_ClockConfig+0x25c>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f023 0207 	bic.w	r2, r3, #7
 8007ee6:	4906      	ldr	r1, [pc, #24]	; (8007f00 <HAL_RCC_ClockConfig+0x25c>)
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007eee:	4b04      	ldr	r3, [pc, #16]	; (8007f00 <HAL_RCC_ClockConfig+0x25c>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f003 0307 	and.w	r3, r3, #7
 8007ef6:	683a      	ldr	r2, [r7, #0]
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	d005      	beq.n	8007f08 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	e040      	b.n	8007f82 <HAL_RCC_ClockConfig+0x2de>
 8007f00:	40022000 	.word	0x40022000
 8007f04:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	f003 0304 	and.w	r3, r3, #4
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d008      	beq.n	8007f26 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f14:	4b1d      	ldr	r3, [pc, #116]	; (8007f8c <HAL_RCC_ClockConfig+0x2e8>)
 8007f16:	685b      	ldr	r3, [r3, #4]
 8007f18:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	68db      	ldr	r3, [r3, #12]
 8007f20:	491a      	ldr	r1, [pc, #104]	; (8007f8c <HAL_RCC_ClockConfig+0x2e8>)
 8007f22:	4313      	orrs	r3, r2
 8007f24:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f003 0308 	and.w	r3, r3, #8
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d009      	beq.n	8007f46 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007f32:	4b16      	ldr	r3, [pc, #88]	; (8007f8c <HAL_RCC_ClockConfig+0x2e8>)
 8007f34:	685b      	ldr	r3, [r3, #4]
 8007f36:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	691b      	ldr	r3, [r3, #16]
 8007f3e:	00db      	lsls	r3, r3, #3
 8007f40:	4912      	ldr	r1, [pc, #72]	; (8007f8c <HAL_RCC_ClockConfig+0x2e8>)
 8007f42:	4313      	orrs	r3, r2
 8007f44:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8007f46:	f000 f829 	bl	8007f9c <HAL_RCC_GetSysClockFreq>
 8007f4a:	4601      	mov	r1, r0
 8007f4c:	4b0f      	ldr	r3, [pc, #60]	; (8007f8c <HAL_RCC_ClockConfig+0x2e8>)
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007f54:	22f0      	movs	r2, #240	; 0xf0
 8007f56:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f58:	693a      	ldr	r2, [r7, #16]
 8007f5a:	fa92 f2a2 	rbit	r2, r2
 8007f5e:	60fa      	str	r2, [r7, #12]
  return result;
 8007f60:	68fa      	ldr	r2, [r7, #12]
 8007f62:	fab2 f282 	clz	r2, r2
 8007f66:	b2d2      	uxtb	r2, r2
 8007f68:	40d3      	lsrs	r3, r2
 8007f6a:	4a09      	ldr	r2, [pc, #36]	; (8007f90 <HAL_RCC_ClockConfig+0x2ec>)
 8007f6c:	5cd3      	ldrb	r3, [r2, r3]
 8007f6e:	fa21 f303 	lsr.w	r3, r1, r3
 8007f72:	4a08      	ldr	r2, [pc, #32]	; (8007f94 <HAL_RCC_ClockConfig+0x2f0>)
 8007f74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8007f76:	4b08      	ldr	r3, [pc, #32]	; (8007f98 <HAL_RCC_ClockConfig+0x2f4>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	f7fc fa3e 	bl	80043fc <HAL_InitTick>
  
  return HAL_OK;
 8007f80:	2300      	movs	r3, #0
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3778      	adds	r7, #120	; 0x78
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}
 8007f8a:	bf00      	nop
 8007f8c:	40021000 	.word	0x40021000
 8007f90:	0800e2d8 	.word	0x0800e2d8
 8007f94:	20000004 	.word	0x20000004
 8007f98:	20000008 	.word	0x20000008

08007f9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b08b      	sub	sp, #44	; 0x2c
 8007fa0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	61fb      	str	r3, [r7, #28]
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	61bb      	str	r3, [r7, #24]
 8007faa:	2300      	movs	r3, #0
 8007fac:	627b      	str	r3, [r7, #36]	; 0x24
 8007fae:	2300      	movs	r3, #0
 8007fb0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8007fb6:	4b29      	ldr	r3, [pc, #164]	; (800805c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007fbc:	69fb      	ldr	r3, [r7, #28]
 8007fbe:	f003 030c 	and.w	r3, r3, #12
 8007fc2:	2b04      	cmp	r3, #4
 8007fc4:	d002      	beq.n	8007fcc <HAL_RCC_GetSysClockFreq+0x30>
 8007fc6:	2b08      	cmp	r3, #8
 8007fc8:	d003      	beq.n	8007fd2 <HAL_RCC_GetSysClockFreq+0x36>
 8007fca:	e03c      	b.n	8008046 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007fcc:	4b24      	ldr	r3, [pc, #144]	; (8008060 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007fce:	623b      	str	r3, [r7, #32]
      break;
 8007fd0:	e03c      	b.n	800804c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8007fd2:	69fb      	ldr	r3, [r7, #28]
 8007fd4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8007fd8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8007fdc:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fde:	68ba      	ldr	r2, [r7, #8]
 8007fe0:	fa92 f2a2 	rbit	r2, r2
 8007fe4:	607a      	str	r2, [r7, #4]
  return result;
 8007fe6:	687a      	ldr	r2, [r7, #4]
 8007fe8:	fab2 f282 	clz	r2, r2
 8007fec:	b2d2      	uxtb	r2, r2
 8007fee:	40d3      	lsrs	r3, r2
 8007ff0:	4a1c      	ldr	r2, [pc, #112]	; (8008064 <HAL_RCC_GetSysClockFreq+0xc8>)
 8007ff2:	5cd3      	ldrb	r3, [r2, r3]
 8007ff4:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8007ff6:	4b19      	ldr	r3, [pc, #100]	; (800805c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ffa:	f003 030f 	and.w	r3, r3, #15
 8007ffe:	220f      	movs	r2, #15
 8008000:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008002:	693a      	ldr	r2, [r7, #16]
 8008004:	fa92 f2a2 	rbit	r2, r2
 8008008:	60fa      	str	r2, [r7, #12]
  return result;
 800800a:	68fa      	ldr	r2, [r7, #12]
 800800c:	fab2 f282 	clz	r2, r2
 8008010:	b2d2      	uxtb	r2, r2
 8008012:	40d3      	lsrs	r3, r2
 8008014:	4a14      	ldr	r2, [pc, #80]	; (8008068 <HAL_RCC_GetSysClockFreq+0xcc>)
 8008016:	5cd3      	ldrb	r3, [r2, r3]
 8008018:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800801a:	69fb      	ldr	r3, [r7, #28]
 800801c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008020:	2b00      	cmp	r3, #0
 8008022:	d008      	beq.n	8008036 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8008024:	4a0e      	ldr	r2, [pc, #56]	; (8008060 <HAL_RCC_GetSysClockFreq+0xc4>)
 8008026:	69bb      	ldr	r3, [r7, #24]
 8008028:	fbb2 f2f3 	udiv	r2, r2, r3
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	fb02 f303 	mul.w	r3, r2, r3
 8008032:	627b      	str	r3, [r7, #36]	; 0x24
 8008034:	e004      	b.n	8008040 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8008036:	697b      	ldr	r3, [r7, #20]
 8008038:	4a0c      	ldr	r2, [pc, #48]	; (800806c <HAL_RCC_GetSysClockFreq+0xd0>)
 800803a:	fb02 f303 	mul.w	r3, r2, r3
 800803e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8008040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008042:	623b      	str	r3, [r7, #32]
      break;
 8008044:	e002      	b.n	800804c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008046:	4b06      	ldr	r3, [pc, #24]	; (8008060 <HAL_RCC_GetSysClockFreq+0xc4>)
 8008048:	623b      	str	r3, [r7, #32]
      break;
 800804a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800804c:	6a3b      	ldr	r3, [r7, #32]
}
 800804e:	4618      	mov	r0, r3
 8008050:	372c      	adds	r7, #44	; 0x2c
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	40021000 	.word	0x40021000
 8008060:	007a1200 	.word	0x007a1200
 8008064:	0800e2f0 	.word	0x0800e2f0
 8008068:	0800e300 	.word	0x0800e300
 800806c:	003d0900 	.word	0x003d0900

08008070 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008070:	b480      	push	{r7}
 8008072:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008074:	4b03      	ldr	r3, [pc, #12]	; (8008084 <HAL_RCC_GetHCLKFreq+0x14>)
 8008076:	681b      	ldr	r3, [r3, #0]
}
 8008078:	4618      	mov	r0, r3
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr
 8008082:	bf00      	nop
 8008084:	20000004 	.word	0x20000004

08008088 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b082      	sub	sp, #8
 800808c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800808e:	f7ff ffef 	bl	8008070 <HAL_RCC_GetHCLKFreq>
 8008092:	4601      	mov	r1, r0
 8008094:	4b0b      	ldr	r3, [pc, #44]	; (80080c4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8008096:	685b      	ldr	r3, [r3, #4]
 8008098:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800809c:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80080a0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080a2:	687a      	ldr	r2, [r7, #4]
 80080a4:	fa92 f2a2 	rbit	r2, r2
 80080a8:	603a      	str	r2, [r7, #0]
  return result;
 80080aa:	683a      	ldr	r2, [r7, #0]
 80080ac:	fab2 f282 	clz	r2, r2
 80080b0:	b2d2      	uxtb	r2, r2
 80080b2:	40d3      	lsrs	r3, r2
 80080b4:	4a04      	ldr	r2, [pc, #16]	; (80080c8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80080b6:	5cd3      	ldrb	r3, [r2, r3]
 80080b8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80080bc:	4618      	mov	r0, r3
 80080be:	3708      	adds	r7, #8
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}
 80080c4:	40021000 	.word	0x40021000
 80080c8:	0800e2e8 	.word	0x0800e2e8

080080cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b082      	sub	sp, #8
 80080d0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80080d2:	f7ff ffcd 	bl	8008070 <HAL_RCC_GetHCLKFreq>
 80080d6:	4601      	mov	r1, r0
 80080d8:	4b0b      	ldr	r3, [pc, #44]	; (8008108 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80080e0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80080e4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080e6:	687a      	ldr	r2, [r7, #4]
 80080e8:	fa92 f2a2 	rbit	r2, r2
 80080ec:	603a      	str	r2, [r7, #0]
  return result;
 80080ee:	683a      	ldr	r2, [r7, #0]
 80080f0:	fab2 f282 	clz	r2, r2
 80080f4:	b2d2      	uxtb	r2, r2
 80080f6:	40d3      	lsrs	r3, r2
 80080f8:	4a04      	ldr	r2, [pc, #16]	; (800810c <HAL_RCC_GetPCLK2Freq+0x40>)
 80080fa:	5cd3      	ldrb	r3, [r2, r3]
 80080fc:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8008100:	4618      	mov	r0, r3
 8008102:	3708      	adds	r7, #8
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}
 8008108:	40021000 	.word	0x40021000
 800810c:	0800e2e8 	.word	0x0800e2e8

08008110 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b092      	sub	sp, #72	; 0x48
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008118:	2300      	movs	r3, #0
 800811a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 800811c:	2300      	movs	r3, #0
 800811e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8008120:	2300      	movs	r3, #0
 8008122:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800812e:	2b00      	cmp	r3, #0
 8008130:	f000 80d4 	beq.w	80082dc <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008134:	4b4e      	ldr	r3, [pc, #312]	; (8008270 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008136:	69db      	ldr	r3, [r3, #28]
 8008138:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800813c:	2b00      	cmp	r3, #0
 800813e:	d10e      	bne.n	800815e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008140:	4b4b      	ldr	r3, [pc, #300]	; (8008270 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008142:	69db      	ldr	r3, [r3, #28]
 8008144:	4a4a      	ldr	r2, [pc, #296]	; (8008270 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008146:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800814a:	61d3      	str	r3, [r2, #28]
 800814c:	4b48      	ldr	r3, [pc, #288]	; (8008270 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800814e:	69db      	ldr	r3, [r3, #28]
 8008150:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008154:	60bb      	str	r3, [r7, #8]
 8008156:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008158:	2301      	movs	r3, #1
 800815a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800815e:	4b45      	ldr	r3, [pc, #276]	; (8008274 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008166:	2b00      	cmp	r3, #0
 8008168:	d118      	bne.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800816a:	4b42      	ldr	r3, [pc, #264]	; (8008274 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a41      	ldr	r2, [pc, #260]	; (8008274 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008170:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008174:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008176:	f7fc f985 	bl	8004484 <HAL_GetTick>
 800817a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800817c:	e008      	b.n	8008190 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800817e:	f7fc f981 	bl	8004484 <HAL_GetTick>
 8008182:	4602      	mov	r2, r0
 8008184:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008186:	1ad3      	subs	r3, r2, r3
 8008188:	2b64      	cmp	r3, #100	; 0x64
 800818a:	d901      	bls.n	8008190 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800818c:	2303      	movs	r3, #3
 800818e:	e169      	b.n	8008464 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008190:	4b38      	ldr	r3, [pc, #224]	; (8008274 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008198:	2b00      	cmp	r3, #0
 800819a:	d0f0      	beq.n	800817e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800819c:	4b34      	ldr	r3, [pc, #208]	; (8008270 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800819e:	6a1b      	ldr	r3, [r3, #32]
 80081a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80081a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	f000 8084 	beq.w	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d07c      	beq.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80081bc:	4b2c      	ldr	r3, [pc, #176]	; (8008270 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80081be:	6a1b      	ldr	r3, [r3, #32]
 80081c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80081c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80081ca:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80081ce:	fa93 f3a3 	rbit	r3, r3
 80081d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80081d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80081d6:	fab3 f383 	clz	r3, r3
 80081da:	b2db      	uxtb	r3, r3
 80081dc:	461a      	mov	r2, r3
 80081de:	4b26      	ldr	r3, [pc, #152]	; (8008278 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80081e0:	4413      	add	r3, r2
 80081e2:	009b      	lsls	r3, r3, #2
 80081e4:	461a      	mov	r2, r3
 80081e6:	2301      	movs	r3, #1
 80081e8:	6013      	str	r3, [r2, #0]
 80081ea:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80081ee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081f2:	fa93 f3a3 	rbit	r3, r3
 80081f6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80081f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80081fa:	fab3 f383 	clz	r3, r3
 80081fe:	b2db      	uxtb	r3, r3
 8008200:	461a      	mov	r2, r3
 8008202:	4b1d      	ldr	r3, [pc, #116]	; (8008278 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008204:	4413      	add	r3, r2
 8008206:	009b      	lsls	r3, r3, #2
 8008208:	461a      	mov	r2, r3
 800820a:	2300      	movs	r3, #0
 800820c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800820e:	4a18      	ldr	r2, [pc, #96]	; (8008270 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008210:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008212:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008214:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008216:	f003 0301 	and.w	r3, r3, #1
 800821a:	2b00      	cmp	r3, #0
 800821c:	d04b      	beq.n	80082b6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800821e:	f7fc f931 	bl	8004484 <HAL_GetTick>
 8008222:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008224:	e00a      	b.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008226:	f7fc f92d 	bl	8004484 <HAL_GetTick>
 800822a:	4602      	mov	r2, r0
 800822c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800822e:	1ad3      	subs	r3, r2, r3
 8008230:	f241 3288 	movw	r2, #5000	; 0x1388
 8008234:	4293      	cmp	r3, r2
 8008236:	d901      	bls.n	800823c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8008238:	2303      	movs	r3, #3
 800823a:	e113      	b.n	8008464 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800823c:	2302      	movs	r3, #2
 800823e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008242:	fa93 f3a3 	rbit	r3, r3
 8008246:	627b      	str	r3, [r7, #36]	; 0x24
 8008248:	2302      	movs	r3, #2
 800824a:	623b      	str	r3, [r7, #32]
 800824c:	6a3b      	ldr	r3, [r7, #32]
 800824e:	fa93 f3a3 	rbit	r3, r3
 8008252:	61fb      	str	r3, [r7, #28]
  return result;
 8008254:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008256:	fab3 f383 	clz	r3, r3
 800825a:	b2db      	uxtb	r3, r3
 800825c:	095b      	lsrs	r3, r3, #5
 800825e:	b2db      	uxtb	r3, r3
 8008260:	f043 0302 	orr.w	r3, r3, #2
 8008264:	b2db      	uxtb	r3, r3
 8008266:	2b02      	cmp	r3, #2
 8008268:	d108      	bne.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800826a:	4b01      	ldr	r3, [pc, #4]	; (8008270 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800826c:	6a1b      	ldr	r3, [r3, #32]
 800826e:	e00d      	b.n	800828c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8008270:	40021000 	.word	0x40021000
 8008274:	40007000 	.word	0x40007000
 8008278:	10908100 	.word	0x10908100
 800827c:	2302      	movs	r3, #2
 800827e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008280:	69bb      	ldr	r3, [r7, #24]
 8008282:	fa93 f3a3 	rbit	r3, r3
 8008286:	617b      	str	r3, [r7, #20]
 8008288:	4b78      	ldr	r3, [pc, #480]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800828a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800828c:	2202      	movs	r2, #2
 800828e:	613a      	str	r2, [r7, #16]
 8008290:	693a      	ldr	r2, [r7, #16]
 8008292:	fa92 f2a2 	rbit	r2, r2
 8008296:	60fa      	str	r2, [r7, #12]
  return result;
 8008298:	68fa      	ldr	r2, [r7, #12]
 800829a:	fab2 f282 	clz	r2, r2
 800829e:	b2d2      	uxtb	r2, r2
 80082a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082a4:	b2d2      	uxtb	r2, r2
 80082a6:	f002 021f 	and.w	r2, r2, #31
 80082aa:	2101      	movs	r1, #1
 80082ac:	fa01 f202 	lsl.w	r2, r1, r2
 80082b0:	4013      	ands	r3, r2
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d0b7      	beq.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80082b6:	4b6d      	ldr	r3, [pc, #436]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082b8:	6a1b      	ldr	r3, [r3, #32]
 80082ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	685b      	ldr	r3, [r3, #4]
 80082c2:	496a      	ldr	r1, [pc, #424]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082c4:	4313      	orrs	r3, r2
 80082c6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80082c8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80082cc:	2b01      	cmp	r3, #1
 80082ce:	d105      	bne.n	80082dc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80082d0:	4b66      	ldr	r3, [pc, #408]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082d2:	69db      	ldr	r3, [r3, #28]
 80082d4:	4a65      	ldr	r2, [pc, #404]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80082da:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	f003 0301 	and.w	r3, r3, #1
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d008      	beq.n	80082fa <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80082e8:	4b60      	ldr	r3, [pc, #384]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082ec:	f023 0203 	bic.w	r2, r3, #3
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	689b      	ldr	r3, [r3, #8]
 80082f4:	495d      	ldr	r1, [pc, #372]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082f6:	4313      	orrs	r3, r2
 80082f8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f003 0302 	and.w	r3, r3, #2
 8008302:	2b00      	cmp	r3, #0
 8008304:	d008      	beq.n	8008318 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008306:	4b59      	ldr	r3, [pc, #356]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800830a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	68db      	ldr	r3, [r3, #12]
 8008312:	4956      	ldr	r1, [pc, #344]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008314:	4313      	orrs	r3, r2
 8008316:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f003 0304 	and.w	r3, r3, #4
 8008320:	2b00      	cmp	r3, #0
 8008322:	d008      	beq.n	8008336 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008324:	4b51      	ldr	r3, [pc, #324]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008328:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	691b      	ldr	r3, [r3, #16]
 8008330:	494e      	ldr	r1, [pc, #312]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008332:	4313      	orrs	r3, r2
 8008334:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f003 0320 	and.w	r3, r3, #32
 800833e:	2b00      	cmp	r3, #0
 8008340:	d008      	beq.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008342:	4b4a      	ldr	r3, [pc, #296]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008346:	f023 0210 	bic.w	r2, r3, #16
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	69db      	ldr	r3, [r3, #28]
 800834e:	4947      	ldr	r1, [pc, #284]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008350:	4313      	orrs	r3, r2
 8008352:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800835c:	2b00      	cmp	r3, #0
 800835e:	d008      	beq.n	8008372 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8008360:	4b42      	ldr	r3, [pc, #264]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800836c:	493f      	ldr	r1, [pc, #252]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800836e:	4313      	orrs	r3, r2
 8008370:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800837a:	2b00      	cmp	r3, #0
 800837c:	d008      	beq.n	8008390 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800837e:	4b3b      	ldr	r3, [pc, #236]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008382:	f023 0220 	bic.w	r2, r3, #32
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6a1b      	ldr	r3, [r3, #32]
 800838a:	4938      	ldr	r1, [pc, #224]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800838c:	4313      	orrs	r3, r2
 800838e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f003 0308 	and.w	r3, r3, #8
 8008398:	2b00      	cmp	r3, #0
 800839a:	d008      	beq.n	80083ae <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800839c:	4b33      	ldr	r3, [pc, #204]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800839e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	695b      	ldr	r3, [r3, #20]
 80083a8:	4930      	ldr	r1, [pc, #192]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80083aa:	4313      	orrs	r3, r2
 80083ac:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	f003 0310 	and.w	r3, r3, #16
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d008      	beq.n	80083cc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80083ba:	4b2c      	ldr	r3, [pc, #176]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80083bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083be:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	699b      	ldr	r3, [r3, #24]
 80083c6:	4929      	ldr	r1, [pc, #164]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80083c8:	4313      	orrs	r3, r2
 80083ca:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d008      	beq.n	80083ea <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80083d8:	4b24      	ldr	r3, [pc, #144]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80083da:	685b      	ldr	r3, [r3, #4]
 80083dc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083e4:	4921      	ldr	r1, [pc, #132]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80083e6:	4313      	orrs	r3, r2
 80083e8:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d008      	beq.n	8008408 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80083f6:	4b1d      	ldr	r3, [pc, #116]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80083f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083fa:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008402:	491a      	ldr	r1, [pc, #104]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008404:	4313      	orrs	r3, r2
 8008406:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008410:	2b00      	cmp	r3, #0
 8008412:	d008      	beq.n	8008426 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8008414:	4b15      	ldr	r3, [pc, #84]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008418:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008420:	4912      	ldr	r1, [pc, #72]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008422:	4313      	orrs	r3, r2
 8008424:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800842e:	2b00      	cmp	r3, #0
 8008430:	d008      	beq.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008432:	4b0e      	ldr	r3, [pc, #56]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008436:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800843e:	490b      	ldr	r1, [pc, #44]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008440:	4313      	orrs	r3, r2
 8008442:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800844c:	2b00      	cmp	r3, #0
 800844e:	d008      	beq.n	8008462 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8008450:	4b06      	ldr	r3, [pc, #24]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008454:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800845c:	4903      	ldr	r1, [pc, #12]	; (800846c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800845e:	4313      	orrs	r3, r2
 8008460:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8008462:	2300      	movs	r3, #0
}
 8008464:	4618      	mov	r0, r3
 8008466:	3748      	adds	r7, #72	; 0x48
 8008468:	46bd      	mov	sp, r7
 800846a:	bd80      	pop	{r7, pc}
 800846c:	40021000 	.word	0x40021000

08008470 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d101      	bne.n	8008482 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800847e:	2301      	movs	r3, #1
 8008480:	e09d      	b.n	80085be <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008486:	2b00      	cmp	r3, #0
 8008488:	d108      	bne.n	800849c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008492:	d009      	beq.n	80084a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2200      	movs	r2, #0
 8008498:	61da      	str	r2, [r3, #28]
 800849a:	e005      	b.n	80084a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2200      	movs	r2, #0
 80084a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2200      	movs	r2, #0
 80084a6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2200      	movs	r2, #0
 80084ac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d106      	bne.n	80084c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	2200      	movs	r2, #0
 80084be:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f7fb f9ac 	bl	8003820 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2202      	movs	r2, #2
 80084cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	681a      	ldr	r2, [r3, #0]
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084de:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80084e8:	d902      	bls.n	80084f0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80084ea:	2300      	movs	r3, #0
 80084ec:	60fb      	str	r3, [r7, #12]
 80084ee:	e002      	b.n	80084f6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80084f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80084f4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	68db      	ldr	r3, [r3, #12]
 80084fa:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80084fe:	d007      	beq.n	8008510 <HAL_SPI_Init+0xa0>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	68db      	ldr	r3, [r3, #12]
 8008504:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008508:	d002      	beq.n	8008510 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2200      	movs	r2, #0
 800850e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008520:	431a      	orrs	r2, r3
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	691b      	ldr	r3, [r3, #16]
 8008526:	f003 0302 	and.w	r3, r3, #2
 800852a:	431a      	orrs	r2, r3
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	695b      	ldr	r3, [r3, #20]
 8008530:	f003 0301 	and.w	r3, r3, #1
 8008534:	431a      	orrs	r2, r3
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	699b      	ldr	r3, [r3, #24]
 800853a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800853e:	431a      	orrs	r2, r3
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	69db      	ldr	r3, [r3, #28]
 8008544:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008548:	431a      	orrs	r2, r3
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6a1b      	ldr	r3, [r3, #32]
 800854e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008552:	ea42 0103 	orr.w	r1, r2, r3
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800855a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	430a      	orrs	r2, r1
 8008564:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	699b      	ldr	r3, [r3, #24]
 800856a:	0c1b      	lsrs	r3, r3, #16
 800856c:	f003 0204 	and.w	r2, r3, #4
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008574:	f003 0310 	and.w	r3, r3, #16
 8008578:	431a      	orrs	r2, r3
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800857e:	f003 0308 	and.w	r3, r3, #8
 8008582:	431a      	orrs	r2, r3
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	68db      	ldr	r3, [r3, #12]
 8008588:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800858c:	ea42 0103 	orr.w	r1, r2, r3
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	430a      	orrs	r2, r1
 800859c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	69da      	ldr	r2, [r3, #28]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80085ac:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2200      	movs	r2, #0
 80085b2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2201      	movs	r2, #1
 80085b8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80085bc:	2300      	movs	r3, #0
}
 80085be:	4618      	mov	r0, r3
 80085c0:	3710      	adds	r7, #16
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}

080085c6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80085c6:	b580      	push	{r7, lr}
 80085c8:	b08a      	sub	sp, #40	; 0x28
 80085ca:	af00      	add	r7, sp, #0
 80085cc:	60f8      	str	r0, [r7, #12]
 80085ce:	60b9      	str	r1, [r7, #8]
 80085d0:	607a      	str	r2, [r7, #4]
 80085d2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80085d4:	2301      	movs	r3, #1
 80085d6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80085d8:	2300      	movs	r3, #0
 80085da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d101      	bne.n	80085ec <HAL_SPI_TransmitReceive+0x26>
 80085e8:	2302      	movs	r3, #2
 80085ea:	e20a      	b.n	8008a02 <HAL_SPI_TransmitReceive+0x43c>
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	2201      	movs	r2, #1
 80085f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80085f4:	f7fb ff46 	bl	8004484 <HAL_GetTick>
 80085f8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008600:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	685b      	ldr	r3, [r3, #4]
 8008606:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008608:	887b      	ldrh	r3, [r7, #2]
 800860a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800860c:	887b      	ldrh	r3, [r7, #2]
 800860e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008610:	7efb      	ldrb	r3, [r7, #27]
 8008612:	2b01      	cmp	r3, #1
 8008614:	d00e      	beq.n	8008634 <HAL_SPI_TransmitReceive+0x6e>
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800861c:	d106      	bne.n	800862c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	689b      	ldr	r3, [r3, #8]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d102      	bne.n	800862c <HAL_SPI_TransmitReceive+0x66>
 8008626:	7efb      	ldrb	r3, [r7, #27]
 8008628:	2b04      	cmp	r3, #4
 800862a:	d003      	beq.n	8008634 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800862c:	2302      	movs	r3, #2
 800862e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8008632:	e1e0      	b.n	80089f6 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d005      	beq.n	8008646 <HAL_SPI_TransmitReceive+0x80>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d002      	beq.n	8008646 <HAL_SPI_TransmitReceive+0x80>
 8008640:	887b      	ldrh	r3, [r7, #2]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d103      	bne.n	800864e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008646:	2301      	movs	r3, #1
 8008648:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800864c:	e1d3      	b.n	80089f6 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008654:	b2db      	uxtb	r3, r3
 8008656:	2b04      	cmp	r3, #4
 8008658:	d003      	beq.n	8008662 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2205      	movs	r2, #5
 800865e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2200      	movs	r2, #0
 8008666:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	687a      	ldr	r2, [r7, #4]
 800866c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	887a      	ldrh	r2, [r7, #2]
 8008672:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	887a      	ldrh	r2, [r7, #2]
 800867a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	68ba      	ldr	r2, [r7, #8]
 8008682:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	887a      	ldrh	r2, [r7, #2]
 8008688:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	887a      	ldrh	r2, [r7, #2]
 800868e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2200      	movs	r2, #0
 8008694:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	2200      	movs	r2, #0
 800869a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	68db      	ldr	r3, [r3, #12]
 80086a0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80086a4:	d802      	bhi.n	80086ac <HAL_SPI_TransmitReceive+0xe6>
 80086a6:	8a3b      	ldrh	r3, [r7, #16]
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d908      	bls.n	80086be <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	685a      	ldr	r2, [r3, #4]
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80086ba:	605a      	str	r2, [r3, #4]
 80086bc:	e007      	b.n	80086ce <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	685a      	ldr	r2, [r3, #4]
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80086cc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086d8:	2b40      	cmp	r3, #64	; 0x40
 80086da:	d007      	beq.n	80086ec <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80086ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	68db      	ldr	r3, [r3, #12]
 80086f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80086f4:	f240 8081 	bls.w	80087fa <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d002      	beq.n	8008706 <HAL_SPI_TransmitReceive+0x140>
 8008700:	8a7b      	ldrh	r3, [r7, #18]
 8008702:	2b01      	cmp	r3, #1
 8008704:	d16d      	bne.n	80087e2 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800870a:	881a      	ldrh	r2, [r3, #0]
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008716:	1c9a      	adds	r2, r3, #2
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008720:	b29b      	uxth	r3, r3
 8008722:	3b01      	subs	r3, #1
 8008724:	b29a      	uxth	r2, r3
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800872a:	e05a      	b.n	80087e2 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	689b      	ldr	r3, [r3, #8]
 8008732:	f003 0302 	and.w	r3, r3, #2
 8008736:	2b02      	cmp	r3, #2
 8008738:	d11b      	bne.n	8008772 <HAL_SPI_TransmitReceive+0x1ac>
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800873e:	b29b      	uxth	r3, r3
 8008740:	2b00      	cmp	r3, #0
 8008742:	d016      	beq.n	8008772 <HAL_SPI_TransmitReceive+0x1ac>
 8008744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008746:	2b01      	cmp	r3, #1
 8008748:	d113      	bne.n	8008772 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800874e:	881a      	ldrh	r2, [r3, #0]
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800875a:	1c9a      	adds	r2, r3, #2
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008764:	b29b      	uxth	r3, r3
 8008766:	3b01      	subs	r3, #1
 8008768:	b29a      	uxth	r2, r3
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800876e:	2300      	movs	r3, #0
 8008770:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	689b      	ldr	r3, [r3, #8]
 8008778:	f003 0301 	and.w	r3, r3, #1
 800877c:	2b01      	cmp	r3, #1
 800877e:	d11c      	bne.n	80087ba <HAL_SPI_TransmitReceive+0x1f4>
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008786:	b29b      	uxth	r3, r3
 8008788:	2b00      	cmp	r3, #0
 800878a:	d016      	beq.n	80087ba <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	68da      	ldr	r2, [r3, #12]
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008796:	b292      	uxth	r2, r2
 8008798:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800879e:	1c9a      	adds	r2, r3, #2
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80087aa:	b29b      	uxth	r3, r3
 80087ac:	3b01      	subs	r3, #1
 80087ae:	b29a      	uxth	r2, r3
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80087b6:	2301      	movs	r3, #1
 80087b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80087ba:	f7fb fe63 	bl	8004484 <HAL_GetTick>
 80087be:	4602      	mov	r2, r0
 80087c0:	69fb      	ldr	r3, [r7, #28]
 80087c2:	1ad3      	subs	r3, r2, r3
 80087c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087c6:	429a      	cmp	r2, r3
 80087c8:	d80b      	bhi.n	80087e2 <HAL_SPI_TransmitReceive+0x21c>
 80087ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087d0:	d007      	beq.n	80087e2 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80087d2:	2303      	movs	r3, #3
 80087d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	2201      	movs	r2, #1
 80087dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 80087e0:	e109      	b.n	80089f6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d19f      	bne.n	800872c <HAL_SPI_TransmitReceive+0x166>
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d199      	bne.n	800872c <HAL_SPI_TransmitReceive+0x166>
 80087f8:	e0e3      	b.n	80089c2 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d003      	beq.n	800880a <HAL_SPI_TransmitReceive+0x244>
 8008802:	8a7b      	ldrh	r3, [r7, #18]
 8008804:	2b01      	cmp	r3, #1
 8008806:	f040 80cf 	bne.w	80089a8 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800880e:	b29b      	uxth	r3, r3
 8008810:	2b01      	cmp	r3, #1
 8008812:	d912      	bls.n	800883a <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008818:	881a      	ldrh	r2, [r3, #0]
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008824:	1c9a      	adds	r2, r3, #2
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800882e:	b29b      	uxth	r3, r3
 8008830:	3b02      	subs	r3, #2
 8008832:	b29a      	uxth	r2, r3
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008838:	e0b6      	b.n	80089a8 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	330c      	adds	r3, #12
 8008844:	7812      	ldrb	r2, [r2, #0]
 8008846:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800884c:	1c5a      	adds	r2, r3, #1
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008856:	b29b      	uxth	r3, r3
 8008858:	3b01      	subs	r3, #1
 800885a:	b29a      	uxth	r2, r3
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008860:	e0a2      	b.n	80089a8 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	689b      	ldr	r3, [r3, #8]
 8008868:	f003 0302 	and.w	r3, r3, #2
 800886c:	2b02      	cmp	r3, #2
 800886e:	d134      	bne.n	80088da <HAL_SPI_TransmitReceive+0x314>
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008874:	b29b      	uxth	r3, r3
 8008876:	2b00      	cmp	r3, #0
 8008878:	d02f      	beq.n	80088da <HAL_SPI_TransmitReceive+0x314>
 800887a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800887c:	2b01      	cmp	r3, #1
 800887e:	d12c      	bne.n	80088da <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008884:	b29b      	uxth	r3, r3
 8008886:	2b01      	cmp	r3, #1
 8008888:	d912      	bls.n	80088b0 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800888e:	881a      	ldrh	r2, [r3, #0]
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800889a:	1c9a      	adds	r2, r3, #2
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	3b02      	subs	r3, #2
 80088a8:	b29a      	uxth	r2, r3
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	87da      	strh	r2, [r3, #62]	; 0x3e
 80088ae:	e012      	b.n	80088d6 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	330c      	adds	r3, #12
 80088ba:	7812      	ldrb	r2, [r2, #0]
 80088bc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088c2:	1c5a      	adds	r2, r3, #1
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	3b01      	subs	r3, #1
 80088d0:	b29a      	uxth	r2, r3
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80088d6:	2300      	movs	r3, #0
 80088d8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	689b      	ldr	r3, [r3, #8]
 80088e0:	f003 0301 	and.w	r3, r3, #1
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d148      	bne.n	800897a <HAL_SPI_TransmitReceive+0x3b4>
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80088ee:	b29b      	uxth	r3, r3
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d042      	beq.n	800897a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80088fa:	b29b      	uxth	r3, r3
 80088fc:	2b01      	cmp	r3, #1
 80088fe:	d923      	bls.n	8008948 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	68da      	ldr	r2, [r3, #12]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800890a:	b292      	uxth	r2, r2
 800890c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008912:	1c9a      	adds	r2, r3, #2
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800891e:	b29b      	uxth	r3, r3
 8008920:	3b02      	subs	r3, #2
 8008922:	b29a      	uxth	r2, r3
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008930:	b29b      	uxth	r3, r3
 8008932:	2b01      	cmp	r3, #1
 8008934:	d81f      	bhi.n	8008976 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	685a      	ldr	r2, [r3, #4]
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008944:	605a      	str	r2, [r3, #4]
 8008946:	e016      	b.n	8008976 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f103 020c 	add.w	r2, r3, #12
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008954:	7812      	ldrb	r2, [r2, #0]
 8008956:	b2d2      	uxtb	r2, r2
 8008958:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800895e:	1c5a      	adds	r2, r3, #1
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800896a:	b29b      	uxth	r3, r3
 800896c:	3b01      	subs	r3, #1
 800896e:	b29a      	uxth	r2, r3
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008976:	2301      	movs	r3, #1
 8008978:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800897a:	f7fb fd83 	bl	8004484 <HAL_GetTick>
 800897e:	4602      	mov	r2, r0
 8008980:	69fb      	ldr	r3, [r7, #28]
 8008982:	1ad3      	subs	r3, r2, r3
 8008984:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008986:	429a      	cmp	r2, r3
 8008988:	d803      	bhi.n	8008992 <HAL_SPI_TransmitReceive+0x3cc>
 800898a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800898c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008990:	d102      	bne.n	8008998 <HAL_SPI_TransmitReceive+0x3d2>
 8008992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008994:	2b00      	cmp	r3, #0
 8008996:	d107      	bne.n	80089a8 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8008998:	2303      	movs	r3, #3
 800899a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2201      	movs	r2, #1
 80089a2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 80089a6:	e026      	b.n	80089f6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80089ac:	b29b      	uxth	r3, r3
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	f47f af57 	bne.w	8008862 <HAL_SPI_TransmitReceive+0x29c>
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	2b00      	cmp	r3, #0
 80089be:	f47f af50 	bne.w	8008862 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80089c2:	69fa      	ldr	r2, [r7, #28]
 80089c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80089c6:	68f8      	ldr	r0, [r7, #12]
 80089c8:	f000 f93e 	bl	8008c48 <SPI_EndRxTxTransaction>
 80089cc:	4603      	mov	r3, r0
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d005      	beq.n	80089de <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80089d2:	2301      	movs	r3, #1
 80089d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2220      	movs	r2, #32
 80089dc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d003      	beq.n	80089ee <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80089e6:	2301      	movs	r3, #1
 80089e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80089ec:	e003      	b.n	80089f6 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	2201      	movs	r2, #1
 80089f2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	2200      	movs	r2, #0
 80089fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80089fe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3728      	adds	r7, #40	; 0x28
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}
	...

08008a0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b088      	sub	sp, #32
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	60b9      	str	r1, [r7, #8]
 8008a16:	603b      	str	r3, [r7, #0]
 8008a18:	4613      	mov	r3, r2
 8008a1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008a1c:	f7fb fd32 	bl	8004484 <HAL_GetTick>
 8008a20:	4602      	mov	r2, r0
 8008a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a24:	1a9b      	subs	r3, r3, r2
 8008a26:	683a      	ldr	r2, [r7, #0]
 8008a28:	4413      	add	r3, r2
 8008a2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008a2c:	f7fb fd2a 	bl	8004484 <HAL_GetTick>
 8008a30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008a32:	4b39      	ldr	r3, [pc, #228]	; (8008b18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	015b      	lsls	r3, r3, #5
 8008a38:	0d1b      	lsrs	r3, r3, #20
 8008a3a:	69fa      	ldr	r2, [r7, #28]
 8008a3c:	fb02 f303 	mul.w	r3, r2, r3
 8008a40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008a42:	e054      	b.n	8008aee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a4a:	d050      	beq.n	8008aee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008a4c:	f7fb fd1a 	bl	8004484 <HAL_GetTick>
 8008a50:	4602      	mov	r2, r0
 8008a52:	69bb      	ldr	r3, [r7, #24]
 8008a54:	1ad3      	subs	r3, r2, r3
 8008a56:	69fa      	ldr	r2, [r7, #28]
 8008a58:	429a      	cmp	r2, r3
 8008a5a:	d902      	bls.n	8008a62 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008a5c:	69fb      	ldr	r3, [r7, #28]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d13d      	bne.n	8008ade <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	685a      	ldr	r2, [r3, #4]
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008a70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008a7a:	d111      	bne.n	8008aa0 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	689b      	ldr	r3, [r3, #8]
 8008a80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008a84:	d004      	beq.n	8008a90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a8e:	d107      	bne.n	8008aa0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	681a      	ldr	r2, [r3, #0]
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008aa4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008aa8:	d10f      	bne.n	8008aca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	681a      	ldr	r2, [r3, #0]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008ab8:	601a      	str	r2, [r3, #0]
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	681a      	ldr	r2, [r3, #0]
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008ac8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	2201      	movs	r2, #1
 8008ace:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	2200      	movs	r2, #0
 8008ad6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008ada:	2303      	movs	r3, #3
 8008adc:	e017      	b.n	8008b0e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d101      	bne.n	8008ae8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008ae8:	697b      	ldr	r3, [r7, #20]
 8008aea:	3b01      	subs	r3, #1
 8008aec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	689a      	ldr	r2, [r3, #8]
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	4013      	ands	r3, r2
 8008af8:	68ba      	ldr	r2, [r7, #8]
 8008afa:	429a      	cmp	r2, r3
 8008afc:	bf0c      	ite	eq
 8008afe:	2301      	moveq	r3, #1
 8008b00:	2300      	movne	r3, #0
 8008b02:	b2db      	uxtb	r3, r3
 8008b04:	461a      	mov	r2, r3
 8008b06:	79fb      	ldrb	r3, [r7, #7]
 8008b08:	429a      	cmp	r2, r3
 8008b0a:	d19b      	bne.n	8008a44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008b0c:	2300      	movs	r3, #0
}
 8008b0e:	4618      	mov	r0, r3
 8008b10:	3720      	adds	r7, #32
 8008b12:	46bd      	mov	sp, r7
 8008b14:	bd80      	pop	{r7, pc}
 8008b16:	bf00      	nop
 8008b18:	20000004 	.word	0x20000004

08008b1c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008b1c:	b580      	push	{r7, lr}
 8008b1e:	b08a      	sub	sp, #40	; 0x28
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	607a      	str	r2, [r7, #4]
 8008b28:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008b2e:	f7fb fca9 	bl	8004484 <HAL_GetTick>
 8008b32:	4602      	mov	r2, r0
 8008b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b36:	1a9b      	subs	r3, r3, r2
 8008b38:	683a      	ldr	r2, [r7, #0]
 8008b3a:	4413      	add	r3, r2
 8008b3c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8008b3e:	f7fb fca1 	bl	8004484 <HAL_GetTick>
 8008b42:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	330c      	adds	r3, #12
 8008b4a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008b4c:	4b3d      	ldr	r3, [pc, #244]	; (8008c44 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008b4e:	681a      	ldr	r2, [r3, #0]
 8008b50:	4613      	mov	r3, r2
 8008b52:	009b      	lsls	r3, r3, #2
 8008b54:	4413      	add	r3, r2
 8008b56:	00da      	lsls	r2, r3, #3
 8008b58:	1ad3      	subs	r3, r2, r3
 8008b5a:	0d1b      	lsrs	r3, r3, #20
 8008b5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b5e:	fb02 f303 	mul.w	r3, r2, r3
 8008b62:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008b64:	e060      	b.n	8008c28 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008b6c:	d107      	bne.n	8008b7e <SPI_WaitFifoStateUntilTimeout+0x62>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d104      	bne.n	8008b7e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008b74:	69fb      	ldr	r3, [r7, #28]
 8008b76:	781b      	ldrb	r3, [r3, #0]
 8008b78:	b2db      	uxtb	r3, r3
 8008b7a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008b7c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b84:	d050      	beq.n	8008c28 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008b86:	f7fb fc7d 	bl	8004484 <HAL_GetTick>
 8008b8a:	4602      	mov	r2, r0
 8008b8c:	6a3b      	ldr	r3, [r7, #32]
 8008b8e:	1ad3      	subs	r3, r2, r3
 8008b90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b92:	429a      	cmp	r2, r3
 8008b94:	d902      	bls.n	8008b9c <SPI_WaitFifoStateUntilTimeout+0x80>
 8008b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d13d      	bne.n	8008c18 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	685a      	ldr	r2, [r3, #4]
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008baa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	685b      	ldr	r3, [r3, #4]
 8008bb0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008bb4:	d111      	bne.n	8008bda <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	689b      	ldr	r3, [r3, #8]
 8008bba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008bbe:	d004      	beq.n	8008bca <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bc8:	d107      	bne.n	8008bda <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	681a      	ldr	r2, [r3, #0]
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008bd8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008be2:	d10f      	bne.n	8008c04 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	681a      	ldr	r2, [r3, #0]
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008bf2:	601a      	str	r2, [r3, #0]
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	681a      	ldr	r2, [r3, #0]
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008c02:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	2201      	movs	r2, #1
 8008c08:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	2200      	movs	r2, #0
 8008c10:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008c14:	2303      	movs	r3, #3
 8008c16:	e010      	b.n	8008c3a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008c18:	69bb      	ldr	r3, [r7, #24]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d101      	bne.n	8008c22 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8008c22:	69bb      	ldr	r3, [r7, #24]
 8008c24:	3b01      	subs	r3, #1
 8008c26:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	689a      	ldr	r2, [r3, #8]
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	4013      	ands	r3, r2
 8008c32:	687a      	ldr	r2, [r7, #4]
 8008c34:	429a      	cmp	r2, r3
 8008c36:	d196      	bne.n	8008b66 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008c38:	2300      	movs	r3, #0
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	3728      	adds	r7, #40	; 0x28
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	bd80      	pop	{r7, pc}
 8008c42:	bf00      	nop
 8008c44:	20000004 	.word	0x20000004

08008c48 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b086      	sub	sp, #24
 8008c4c:	af02      	add	r7, sp, #8
 8008c4e:	60f8      	str	r0, [r7, #12]
 8008c50:	60b9      	str	r1, [r7, #8]
 8008c52:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	9300      	str	r3, [sp, #0]
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008c60:	68f8      	ldr	r0, [r7, #12]
 8008c62:	f7ff ff5b 	bl	8008b1c <SPI_WaitFifoStateUntilTimeout>
 8008c66:	4603      	mov	r3, r0
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d007      	beq.n	8008c7c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c70:	f043 0220 	orr.w	r2, r3, #32
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008c78:	2303      	movs	r3, #3
 8008c7a:	e027      	b.n	8008ccc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	9300      	str	r3, [sp, #0]
 8008c80:	68bb      	ldr	r3, [r7, #8]
 8008c82:	2200      	movs	r2, #0
 8008c84:	2180      	movs	r1, #128	; 0x80
 8008c86:	68f8      	ldr	r0, [r7, #12]
 8008c88:	f7ff fec0 	bl	8008a0c <SPI_WaitFlagStateUntilTimeout>
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d007      	beq.n	8008ca2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c96:	f043 0220 	orr.w	r2, r3, #32
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008c9e:	2303      	movs	r3, #3
 8008ca0:	e014      	b.n	8008ccc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	9300      	str	r3, [sp, #0]
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	2200      	movs	r2, #0
 8008caa:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008cae:	68f8      	ldr	r0, [r7, #12]
 8008cb0:	f7ff ff34 	bl	8008b1c <SPI_WaitFifoStateUntilTimeout>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d007      	beq.n	8008cca <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cbe:	f043 0220 	orr.w	r2, r3, #32
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008cc6:	2303      	movs	r3, #3
 8008cc8:	e000      	b.n	8008ccc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008cca:	2300      	movs	r3, #0
}
 8008ccc:	4618      	mov	r0, r3
 8008cce:	3710      	adds	r7, #16
 8008cd0:	46bd      	mov	sp, r7
 8008cd2:	bd80      	pop	{r7, pc}

08008cd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b082      	sub	sp, #8
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d101      	bne.n	8008ce6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	e049      	b.n	8008d7a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cec:	b2db      	uxtb	r3, r3
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d106      	bne.n	8008d00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f7fb f8a4 	bl	8003e48 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2202      	movs	r2, #2
 8008d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681a      	ldr	r2, [r3, #0]
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	3304      	adds	r3, #4
 8008d10:	4619      	mov	r1, r3
 8008d12:	4610      	mov	r0, r2
 8008d14:	f000 fbce 	bl	80094b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2201      	movs	r2, #1
 8008d2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2201      	movs	r2, #1
 8008d34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2201      	movs	r2, #1
 8008d44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2201      	movs	r2, #1
 8008d54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2201      	movs	r2, #1
 8008d5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	2201      	movs	r2, #1
 8008d64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2201      	movs	r2, #1
 8008d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008d78:	2300      	movs	r3, #0
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	3708      	adds	r7, #8
 8008d7e:	46bd      	mov	sp, r7
 8008d80:	bd80      	pop	{r7, pc}
	...

08008d84 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008d84:	b480      	push	{r7}
 8008d86:	b085      	sub	sp, #20
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d92:	b2db      	uxtb	r3, r3
 8008d94:	2b01      	cmp	r3, #1
 8008d96:	d001      	beq.n	8008d9c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008d98:	2301      	movs	r3, #1
 8008d9a:	e042      	b.n	8008e22 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2202      	movs	r2, #2
 8008da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a21      	ldr	r2, [pc, #132]	; (8008e30 <HAL_TIM_Base_Start+0xac>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d018      	beq.n	8008de0 <HAL_TIM_Base_Start+0x5c>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008db6:	d013      	beq.n	8008de0 <HAL_TIM_Base_Start+0x5c>
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	4a1d      	ldr	r2, [pc, #116]	; (8008e34 <HAL_TIM_Base_Start+0xb0>)
 8008dbe:	4293      	cmp	r3, r2
 8008dc0:	d00e      	beq.n	8008de0 <HAL_TIM_Base_Start+0x5c>
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	4a1c      	ldr	r2, [pc, #112]	; (8008e38 <HAL_TIM_Base_Start+0xb4>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d009      	beq.n	8008de0 <HAL_TIM_Base_Start+0x5c>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	4a1a      	ldr	r2, [pc, #104]	; (8008e3c <HAL_TIM_Base_Start+0xb8>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d004      	beq.n	8008de0 <HAL_TIM_Base_Start+0x5c>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	4a19      	ldr	r2, [pc, #100]	; (8008e40 <HAL_TIM_Base_Start+0xbc>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d115      	bne.n	8008e0c <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	689a      	ldr	r2, [r3, #8]
 8008de6:	4b17      	ldr	r3, [pc, #92]	; (8008e44 <HAL_TIM_Base_Start+0xc0>)
 8008de8:	4013      	ands	r3, r2
 8008dea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	2b06      	cmp	r3, #6
 8008df0:	d015      	beq.n	8008e1e <HAL_TIM_Base_Start+0x9a>
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008df8:	d011      	beq.n	8008e1e <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	681a      	ldr	r2, [r3, #0]
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f042 0201 	orr.w	r2, r2, #1
 8008e08:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e0a:	e008      	b.n	8008e1e <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	681a      	ldr	r2, [r3, #0]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f042 0201 	orr.w	r2, r2, #1
 8008e1a:	601a      	str	r2, [r3, #0]
 8008e1c:	e000      	b.n	8008e20 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008e1e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008e20:	2300      	movs	r3, #0
}
 8008e22:	4618      	mov	r0, r3
 8008e24:	3714      	adds	r7, #20
 8008e26:	46bd      	mov	sp, r7
 8008e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2c:	4770      	bx	lr
 8008e2e:	bf00      	nop
 8008e30:	40012c00 	.word	0x40012c00
 8008e34:	40000400 	.word	0x40000400
 8008e38:	40000800 	.word	0x40000800
 8008e3c:	40013400 	.word	0x40013400
 8008e40:	40014000 	.word	0x40014000
 8008e44:	00010007 	.word	0x00010007

08008e48 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b082      	sub	sp, #8
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d101      	bne.n	8008e5a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008e56:	2301      	movs	r3, #1
 8008e58:	e049      	b.n	8008eee <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e60:	b2db      	uxtb	r3, r3
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d106      	bne.n	8008e74 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f7fb f80a 	bl	8003e88 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	2202      	movs	r2, #2
 8008e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681a      	ldr	r2, [r3, #0]
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	3304      	adds	r3, #4
 8008e84:	4619      	mov	r1, r3
 8008e86:	4610      	mov	r0, r2
 8008e88:	f000 fb14 	bl	80094b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2201      	movs	r2, #1
 8008e90:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2201      	movs	r2, #1
 8008e98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2201      	movs	r2, #1
 8008ea0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	2201      	movs	r2, #1
 8008ea8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2201      	movs	r2, #1
 8008eb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2201      	movs	r2, #1
 8008ec8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2201      	movs	r2, #1
 8008ed0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	2201      	movs	r2, #1
 8008ee0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2201      	movs	r2, #1
 8008ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008eec:	2300      	movs	r3, #0
}
 8008eee:	4618      	mov	r0, r3
 8008ef0:	3708      	adds	r7, #8
 8008ef2:	46bd      	mov	sp, r7
 8008ef4:	bd80      	pop	{r7, pc}
	...

08008ef8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b084      	sub	sp, #16
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
 8008f00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d109      	bne.n	8008f1c <HAL_TIM_PWM_Start+0x24>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008f0e:	b2db      	uxtb	r3, r3
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	bf14      	ite	ne
 8008f14:	2301      	movne	r3, #1
 8008f16:	2300      	moveq	r3, #0
 8008f18:	b2db      	uxtb	r3, r3
 8008f1a:	e03c      	b.n	8008f96 <HAL_TIM_PWM_Start+0x9e>
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	2b04      	cmp	r3, #4
 8008f20:	d109      	bne.n	8008f36 <HAL_TIM_PWM_Start+0x3e>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008f28:	b2db      	uxtb	r3, r3
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	bf14      	ite	ne
 8008f2e:	2301      	movne	r3, #1
 8008f30:	2300      	moveq	r3, #0
 8008f32:	b2db      	uxtb	r3, r3
 8008f34:	e02f      	b.n	8008f96 <HAL_TIM_PWM_Start+0x9e>
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	2b08      	cmp	r3, #8
 8008f3a:	d109      	bne.n	8008f50 <HAL_TIM_PWM_Start+0x58>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008f42:	b2db      	uxtb	r3, r3
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	bf14      	ite	ne
 8008f48:	2301      	movne	r3, #1
 8008f4a:	2300      	moveq	r3, #0
 8008f4c:	b2db      	uxtb	r3, r3
 8008f4e:	e022      	b.n	8008f96 <HAL_TIM_PWM_Start+0x9e>
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	2b0c      	cmp	r3, #12
 8008f54:	d109      	bne.n	8008f6a <HAL_TIM_PWM_Start+0x72>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008f5c:	b2db      	uxtb	r3, r3
 8008f5e:	2b01      	cmp	r3, #1
 8008f60:	bf14      	ite	ne
 8008f62:	2301      	movne	r3, #1
 8008f64:	2300      	moveq	r3, #0
 8008f66:	b2db      	uxtb	r3, r3
 8008f68:	e015      	b.n	8008f96 <HAL_TIM_PWM_Start+0x9e>
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	2b10      	cmp	r3, #16
 8008f6e:	d109      	bne.n	8008f84 <HAL_TIM_PWM_Start+0x8c>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008f76:	b2db      	uxtb	r3, r3
 8008f78:	2b01      	cmp	r3, #1
 8008f7a:	bf14      	ite	ne
 8008f7c:	2301      	movne	r3, #1
 8008f7e:	2300      	moveq	r3, #0
 8008f80:	b2db      	uxtb	r3, r3
 8008f82:	e008      	b.n	8008f96 <HAL_TIM_PWM_Start+0x9e>
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008f8a:	b2db      	uxtb	r3, r3
 8008f8c:	2b01      	cmp	r3, #1
 8008f8e:	bf14      	ite	ne
 8008f90:	2301      	movne	r3, #1
 8008f92:	2300      	moveq	r3, #0
 8008f94:	b2db      	uxtb	r3, r3
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d001      	beq.n	8008f9e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	e097      	b.n	80090ce <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f9e:	683b      	ldr	r3, [r7, #0]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d104      	bne.n	8008fae <HAL_TIM_PWM_Start+0xb6>
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	2202      	movs	r2, #2
 8008fa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008fac:	e023      	b.n	8008ff6 <HAL_TIM_PWM_Start+0xfe>
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	2b04      	cmp	r3, #4
 8008fb2:	d104      	bne.n	8008fbe <HAL_TIM_PWM_Start+0xc6>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	2202      	movs	r2, #2
 8008fb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008fbc:	e01b      	b.n	8008ff6 <HAL_TIM_PWM_Start+0xfe>
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	2b08      	cmp	r3, #8
 8008fc2:	d104      	bne.n	8008fce <HAL_TIM_PWM_Start+0xd6>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	2202      	movs	r2, #2
 8008fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008fcc:	e013      	b.n	8008ff6 <HAL_TIM_PWM_Start+0xfe>
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	2b0c      	cmp	r3, #12
 8008fd2:	d104      	bne.n	8008fde <HAL_TIM_PWM_Start+0xe6>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2202      	movs	r2, #2
 8008fd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008fdc:	e00b      	b.n	8008ff6 <HAL_TIM_PWM_Start+0xfe>
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	2b10      	cmp	r3, #16
 8008fe2:	d104      	bne.n	8008fee <HAL_TIM_PWM_Start+0xf6>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2202      	movs	r2, #2
 8008fe8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008fec:	e003      	b.n	8008ff6 <HAL_TIM_PWM_Start+0xfe>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	2202      	movs	r2, #2
 8008ff2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	6839      	ldr	r1, [r7, #0]
 8008ffe:	4618      	mov	r0, r3
 8009000:	f000 fe58 	bl	8009cb4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a33      	ldr	r2, [pc, #204]	; (80090d8 <HAL_TIM_PWM_Start+0x1e0>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d013      	beq.n	8009036 <HAL_TIM_PWM_Start+0x13e>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4a32      	ldr	r2, [pc, #200]	; (80090dc <HAL_TIM_PWM_Start+0x1e4>)
 8009014:	4293      	cmp	r3, r2
 8009016:	d00e      	beq.n	8009036 <HAL_TIM_PWM_Start+0x13e>
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4a30      	ldr	r2, [pc, #192]	; (80090e0 <HAL_TIM_PWM_Start+0x1e8>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d009      	beq.n	8009036 <HAL_TIM_PWM_Start+0x13e>
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a2f      	ldr	r2, [pc, #188]	; (80090e4 <HAL_TIM_PWM_Start+0x1ec>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d004      	beq.n	8009036 <HAL_TIM_PWM_Start+0x13e>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a2d      	ldr	r2, [pc, #180]	; (80090e8 <HAL_TIM_PWM_Start+0x1f0>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d101      	bne.n	800903a <HAL_TIM_PWM_Start+0x142>
 8009036:	2301      	movs	r3, #1
 8009038:	e000      	b.n	800903c <HAL_TIM_PWM_Start+0x144>
 800903a:	2300      	movs	r3, #0
 800903c:	2b00      	cmp	r3, #0
 800903e:	d007      	beq.n	8009050 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800904e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a20      	ldr	r2, [pc, #128]	; (80090d8 <HAL_TIM_PWM_Start+0x1e0>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d018      	beq.n	800908c <HAL_TIM_PWM_Start+0x194>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009062:	d013      	beq.n	800908c <HAL_TIM_PWM_Start+0x194>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	4a20      	ldr	r2, [pc, #128]	; (80090ec <HAL_TIM_PWM_Start+0x1f4>)
 800906a:	4293      	cmp	r3, r2
 800906c:	d00e      	beq.n	800908c <HAL_TIM_PWM_Start+0x194>
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4a1f      	ldr	r2, [pc, #124]	; (80090f0 <HAL_TIM_PWM_Start+0x1f8>)
 8009074:	4293      	cmp	r3, r2
 8009076:	d009      	beq.n	800908c <HAL_TIM_PWM_Start+0x194>
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a17      	ldr	r2, [pc, #92]	; (80090dc <HAL_TIM_PWM_Start+0x1e4>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d004      	beq.n	800908c <HAL_TIM_PWM_Start+0x194>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	4a16      	ldr	r2, [pc, #88]	; (80090e0 <HAL_TIM_PWM_Start+0x1e8>)
 8009088:	4293      	cmp	r3, r2
 800908a:	d115      	bne.n	80090b8 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	689a      	ldr	r2, [r3, #8]
 8009092:	4b18      	ldr	r3, [pc, #96]	; (80090f4 <HAL_TIM_PWM_Start+0x1fc>)
 8009094:	4013      	ands	r3, r2
 8009096:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2b06      	cmp	r3, #6
 800909c:	d015      	beq.n	80090ca <HAL_TIM_PWM_Start+0x1d2>
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80090a4:	d011      	beq.n	80090ca <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	681a      	ldr	r2, [r3, #0]
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	f042 0201 	orr.w	r2, r2, #1
 80090b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090b6:	e008      	b.n	80090ca <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	681a      	ldr	r2, [r3, #0]
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f042 0201 	orr.w	r2, r2, #1
 80090c6:	601a      	str	r2, [r3, #0]
 80090c8:	e000      	b.n	80090cc <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80090ca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80090cc:	2300      	movs	r3, #0
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	3710      	adds	r7, #16
 80090d2:	46bd      	mov	sp, r7
 80090d4:	bd80      	pop	{r7, pc}
 80090d6:	bf00      	nop
 80090d8:	40012c00 	.word	0x40012c00
 80090dc:	40013400 	.word	0x40013400
 80090e0:	40014000 	.word	0x40014000
 80090e4:	40014400 	.word	0x40014400
 80090e8:	40014800 	.word	0x40014800
 80090ec:	40000400 	.word	0x40000400
 80090f0:	40000800 	.word	0x40000800
 80090f4:	00010007 	.word	0x00010007

080090f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b086      	sub	sp, #24
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	60f8      	str	r0, [r7, #12]
 8009100:	60b9      	str	r1, [r7, #8]
 8009102:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009104:	2300      	movs	r3, #0
 8009106:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800910e:	2b01      	cmp	r3, #1
 8009110:	d101      	bne.n	8009116 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009112:	2302      	movs	r3, #2
 8009114:	e0ff      	b.n	8009316 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	2201      	movs	r2, #1
 800911a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2b14      	cmp	r3, #20
 8009122:	f200 80f0 	bhi.w	8009306 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009126:	a201      	add	r2, pc, #4	; (adr r2, 800912c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800912c:	08009181 	.word	0x08009181
 8009130:	08009307 	.word	0x08009307
 8009134:	08009307 	.word	0x08009307
 8009138:	08009307 	.word	0x08009307
 800913c:	080091c1 	.word	0x080091c1
 8009140:	08009307 	.word	0x08009307
 8009144:	08009307 	.word	0x08009307
 8009148:	08009307 	.word	0x08009307
 800914c:	08009203 	.word	0x08009203
 8009150:	08009307 	.word	0x08009307
 8009154:	08009307 	.word	0x08009307
 8009158:	08009307 	.word	0x08009307
 800915c:	08009243 	.word	0x08009243
 8009160:	08009307 	.word	0x08009307
 8009164:	08009307 	.word	0x08009307
 8009168:	08009307 	.word	0x08009307
 800916c:	08009285 	.word	0x08009285
 8009170:	08009307 	.word	0x08009307
 8009174:	08009307 	.word	0x08009307
 8009178:	08009307 	.word	0x08009307
 800917c:	080092c5 	.word	0x080092c5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	68b9      	ldr	r1, [r7, #8]
 8009186:	4618      	mov	r0, r3
 8009188:	f000 fa24 	bl	80095d4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	699a      	ldr	r2, [r3, #24]
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f042 0208 	orr.w	r2, r2, #8
 800919a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	699a      	ldr	r2, [r3, #24]
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	f022 0204 	bic.w	r2, r2, #4
 80091aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	6999      	ldr	r1, [r3, #24]
 80091b2:	68bb      	ldr	r3, [r7, #8]
 80091b4:	691a      	ldr	r2, [r3, #16]
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	430a      	orrs	r2, r1
 80091bc:	619a      	str	r2, [r3, #24]
      break;
 80091be:	e0a5      	b.n	800930c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	68b9      	ldr	r1, [r7, #8]
 80091c6:	4618      	mov	r0, r3
 80091c8:	f000 fa94 	bl	80096f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	699a      	ldr	r2, [r3, #24]
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80091da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	699a      	ldr	r2, [r3, #24]
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80091ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	6999      	ldr	r1, [r3, #24]
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	691b      	ldr	r3, [r3, #16]
 80091f6:	021a      	lsls	r2, r3, #8
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	430a      	orrs	r2, r1
 80091fe:	619a      	str	r2, [r3, #24]
      break;
 8009200:	e084      	b.n	800930c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	68b9      	ldr	r1, [r7, #8]
 8009208:	4618      	mov	r0, r3
 800920a:	f000 fafd 	bl	8009808 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	69da      	ldr	r2, [r3, #28]
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f042 0208 	orr.w	r2, r2, #8
 800921c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	69da      	ldr	r2, [r3, #28]
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	f022 0204 	bic.w	r2, r2, #4
 800922c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	69d9      	ldr	r1, [r3, #28]
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	691a      	ldr	r2, [r3, #16]
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	430a      	orrs	r2, r1
 800923e:	61da      	str	r2, [r3, #28]
      break;
 8009240:	e064      	b.n	800930c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	68b9      	ldr	r1, [r7, #8]
 8009248:	4618      	mov	r0, r3
 800924a:	f000 fb65 	bl	8009918 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	69da      	ldr	r2, [r3, #28]
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800925c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	69da      	ldr	r2, [r3, #28]
 8009264:	68fb      	ldr	r3, [r7, #12]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800926c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	69d9      	ldr	r1, [r3, #28]
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	691b      	ldr	r3, [r3, #16]
 8009278:	021a      	lsls	r2, r3, #8
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	430a      	orrs	r2, r1
 8009280:	61da      	str	r2, [r3, #28]
      break;
 8009282:	e043      	b.n	800930c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	68b9      	ldr	r1, [r7, #8]
 800928a:	4618      	mov	r0, r3
 800928c:	f000 fbae 	bl	80099ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f042 0208 	orr.w	r2, r2, #8
 800929e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f022 0204 	bic.w	r2, r2, #4
 80092ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	691a      	ldr	r2, [r3, #16]
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	430a      	orrs	r2, r1
 80092c0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80092c2:	e023      	b.n	800930c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	68b9      	ldr	r1, [r7, #8]
 80092ca:	4618      	mov	r0, r3
 80092cc:	f000 fbf2 	bl	8009ab4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80092de:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80092ee:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	691b      	ldr	r3, [r3, #16]
 80092fa:	021a      	lsls	r2, r3, #8
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	430a      	orrs	r2, r1
 8009302:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8009304:	e002      	b.n	800930c <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8009306:	2301      	movs	r3, #1
 8009308:	75fb      	strb	r3, [r7, #23]
      break;
 800930a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	2200      	movs	r2, #0
 8009310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009314:	7dfb      	ldrb	r3, [r7, #23]
}
 8009316:	4618      	mov	r0, r3
 8009318:	3718      	adds	r7, #24
 800931a:	46bd      	mov	sp, r7
 800931c:	bd80      	pop	{r7, pc}
 800931e:	bf00      	nop

08009320 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009320:	b580      	push	{r7, lr}
 8009322:	b084      	sub	sp, #16
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
 8009328:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800932a:	2300      	movs	r3, #0
 800932c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009334:	2b01      	cmp	r3, #1
 8009336:	d101      	bne.n	800933c <HAL_TIM_ConfigClockSource+0x1c>
 8009338:	2302      	movs	r3, #2
 800933a:	e0b6      	b.n	80094aa <HAL_TIM_ConfigClockSource+0x18a>
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	2201      	movs	r2, #1
 8009340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	2202      	movs	r2, #2
 8009348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	689b      	ldr	r3, [r3, #8]
 8009352:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800935a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800935e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009366:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	68ba      	ldr	r2, [r7, #8]
 800936e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009378:	d03e      	beq.n	80093f8 <HAL_TIM_ConfigClockSource+0xd8>
 800937a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800937e:	f200 8087 	bhi.w	8009490 <HAL_TIM_ConfigClockSource+0x170>
 8009382:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009386:	f000 8086 	beq.w	8009496 <HAL_TIM_ConfigClockSource+0x176>
 800938a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800938e:	d87f      	bhi.n	8009490 <HAL_TIM_ConfigClockSource+0x170>
 8009390:	2b70      	cmp	r3, #112	; 0x70
 8009392:	d01a      	beq.n	80093ca <HAL_TIM_ConfigClockSource+0xaa>
 8009394:	2b70      	cmp	r3, #112	; 0x70
 8009396:	d87b      	bhi.n	8009490 <HAL_TIM_ConfigClockSource+0x170>
 8009398:	2b60      	cmp	r3, #96	; 0x60
 800939a:	d050      	beq.n	800943e <HAL_TIM_ConfigClockSource+0x11e>
 800939c:	2b60      	cmp	r3, #96	; 0x60
 800939e:	d877      	bhi.n	8009490 <HAL_TIM_ConfigClockSource+0x170>
 80093a0:	2b50      	cmp	r3, #80	; 0x50
 80093a2:	d03c      	beq.n	800941e <HAL_TIM_ConfigClockSource+0xfe>
 80093a4:	2b50      	cmp	r3, #80	; 0x50
 80093a6:	d873      	bhi.n	8009490 <HAL_TIM_ConfigClockSource+0x170>
 80093a8:	2b40      	cmp	r3, #64	; 0x40
 80093aa:	d058      	beq.n	800945e <HAL_TIM_ConfigClockSource+0x13e>
 80093ac:	2b40      	cmp	r3, #64	; 0x40
 80093ae:	d86f      	bhi.n	8009490 <HAL_TIM_ConfigClockSource+0x170>
 80093b0:	2b30      	cmp	r3, #48	; 0x30
 80093b2:	d064      	beq.n	800947e <HAL_TIM_ConfigClockSource+0x15e>
 80093b4:	2b30      	cmp	r3, #48	; 0x30
 80093b6:	d86b      	bhi.n	8009490 <HAL_TIM_ConfigClockSource+0x170>
 80093b8:	2b20      	cmp	r3, #32
 80093ba:	d060      	beq.n	800947e <HAL_TIM_ConfigClockSource+0x15e>
 80093bc:	2b20      	cmp	r3, #32
 80093be:	d867      	bhi.n	8009490 <HAL_TIM_ConfigClockSource+0x170>
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d05c      	beq.n	800947e <HAL_TIM_ConfigClockSource+0x15e>
 80093c4:	2b10      	cmp	r3, #16
 80093c6:	d05a      	beq.n	800947e <HAL_TIM_ConfigClockSource+0x15e>
 80093c8:	e062      	b.n	8009490 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80093da:	f000 fc4b 	bl	8009c74 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	689b      	ldr	r3, [r3, #8]
 80093e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80093ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	68ba      	ldr	r2, [r7, #8]
 80093f4:	609a      	str	r2, [r3, #8]
      break;
 80093f6:	e04f      	b.n	8009498 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009408:	f000 fc34 	bl	8009c74 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	689a      	ldr	r2, [r3, #8]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800941a:	609a      	str	r2, [r3, #8]
      break;
 800941c:	e03c      	b.n	8009498 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800942a:	461a      	mov	r2, r3
 800942c:	f000 fba8 	bl	8009b80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	2150      	movs	r1, #80	; 0x50
 8009436:	4618      	mov	r0, r3
 8009438:	f000 fc01 	bl	8009c3e <TIM_ITRx_SetConfig>
      break;
 800943c:	e02c      	b.n	8009498 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800944a:	461a      	mov	r2, r3
 800944c:	f000 fbc7 	bl	8009bde <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	2160      	movs	r1, #96	; 0x60
 8009456:	4618      	mov	r0, r3
 8009458:	f000 fbf1 	bl	8009c3e <TIM_ITRx_SetConfig>
      break;
 800945c:	e01c      	b.n	8009498 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800946a:	461a      	mov	r2, r3
 800946c:	f000 fb88 	bl	8009b80 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	2140      	movs	r1, #64	; 0x40
 8009476:	4618      	mov	r0, r3
 8009478:	f000 fbe1 	bl	8009c3e <TIM_ITRx_SetConfig>
      break;
 800947c:	e00c      	b.n	8009498 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681a      	ldr	r2, [r3, #0]
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	4619      	mov	r1, r3
 8009488:	4610      	mov	r0, r2
 800948a:	f000 fbd8 	bl	8009c3e <TIM_ITRx_SetConfig>
      break;
 800948e:	e003      	b.n	8009498 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8009490:	2301      	movs	r3, #1
 8009492:	73fb      	strb	r3, [r7, #15]
      break;
 8009494:	e000      	b.n	8009498 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8009496:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2201      	movs	r2, #1
 800949c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2200      	movs	r2, #0
 80094a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80094a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80094aa:	4618      	mov	r0, r3
 80094ac:	3710      	adds	r7, #16
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bd80      	pop	{r7, pc}
	...

080094b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b085      	sub	sp, #20
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
 80094bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	4a3c      	ldr	r2, [pc, #240]	; (80095b8 <TIM_Base_SetConfig+0x104>)
 80094c8:	4293      	cmp	r3, r2
 80094ca:	d00f      	beq.n	80094ec <TIM_Base_SetConfig+0x38>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80094d2:	d00b      	beq.n	80094ec <TIM_Base_SetConfig+0x38>
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	4a39      	ldr	r2, [pc, #228]	; (80095bc <TIM_Base_SetConfig+0x108>)
 80094d8:	4293      	cmp	r3, r2
 80094da:	d007      	beq.n	80094ec <TIM_Base_SetConfig+0x38>
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	4a38      	ldr	r2, [pc, #224]	; (80095c0 <TIM_Base_SetConfig+0x10c>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d003      	beq.n	80094ec <TIM_Base_SetConfig+0x38>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	4a37      	ldr	r2, [pc, #220]	; (80095c4 <TIM_Base_SetConfig+0x110>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d108      	bne.n	80094fe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	685b      	ldr	r3, [r3, #4]
 80094f8:	68fa      	ldr	r2, [r7, #12]
 80094fa:	4313      	orrs	r3, r2
 80094fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	4a2d      	ldr	r2, [pc, #180]	; (80095b8 <TIM_Base_SetConfig+0x104>)
 8009502:	4293      	cmp	r3, r2
 8009504:	d01b      	beq.n	800953e <TIM_Base_SetConfig+0x8a>
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800950c:	d017      	beq.n	800953e <TIM_Base_SetConfig+0x8a>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	4a2a      	ldr	r2, [pc, #168]	; (80095bc <TIM_Base_SetConfig+0x108>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d013      	beq.n	800953e <TIM_Base_SetConfig+0x8a>
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	4a29      	ldr	r2, [pc, #164]	; (80095c0 <TIM_Base_SetConfig+0x10c>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d00f      	beq.n	800953e <TIM_Base_SetConfig+0x8a>
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	4a28      	ldr	r2, [pc, #160]	; (80095c4 <TIM_Base_SetConfig+0x110>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d00b      	beq.n	800953e <TIM_Base_SetConfig+0x8a>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	4a27      	ldr	r2, [pc, #156]	; (80095c8 <TIM_Base_SetConfig+0x114>)
 800952a:	4293      	cmp	r3, r2
 800952c:	d007      	beq.n	800953e <TIM_Base_SetConfig+0x8a>
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	4a26      	ldr	r2, [pc, #152]	; (80095cc <TIM_Base_SetConfig+0x118>)
 8009532:	4293      	cmp	r3, r2
 8009534:	d003      	beq.n	800953e <TIM_Base_SetConfig+0x8a>
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	4a25      	ldr	r2, [pc, #148]	; (80095d0 <TIM_Base_SetConfig+0x11c>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d108      	bne.n	8009550 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009544:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	68db      	ldr	r3, [r3, #12]
 800954a:	68fa      	ldr	r2, [r7, #12]
 800954c:	4313      	orrs	r3, r2
 800954e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	695b      	ldr	r3, [r3, #20]
 800955a:	4313      	orrs	r3, r2
 800955c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	68fa      	ldr	r2, [r7, #12]
 8009562:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	689a      	ldr	r2, [r3, #8]
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	681a      	ldr	r2, [r3, #0]
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	4a10      	ldr	r2, [pc, #64]	; (80095b8 <TIM_Base_SetConfig+0x104>)
 8009578:	4293      	cmp	r3, r2
 800957a:	d00f      	beq.n	800959c <TIM_Base_SetConfig+0xe8>
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	4a11      	ldr	r2, [pc, #68]	; (80095c4 <TIM_Base_SetConfig+0x110>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d00b      	beq.n	800959c <TIM_Base_SetConfig+0xe8>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	4a10      	ldr	r2, [pc, #64]	; (80095c8 <TIM_Base_SetConfig+0x114>)
 8009588:	4293      	cmp	r3, r2
 800958a:	d007      	beq.n	800959c <TIM_Base_SetConfig+0xe8>
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	4a0f      	ldr	r2, [pc, #60]	; (80095cc <TIM_Base_SetConfig+0x118>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d003      	beq.n	800959c <TIM_Base_SetConfig+0xe8>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	4a0e      	ldr	r2, [pc, #56]	; (80095d0 <TIM_Base_SetConfig+0x11c>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d103      	bne.n	80095a4 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	691a      	ldr	r2, [r3, #16]
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2201      	movs	r2, #1
 80095a8:	615a      	str	r2, [r3, #20]
}
 80095aa:	bf00      	nop
 80095ac:	3714      	adds	r7, #20
 80095ae:	46bd      	mov	sp, r7
 80095b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b4:	4770      	bx	lr
 80095b6:	bf00      	nop
 80095b8:	40012c00 	.word	0x40012c00
 80095bc:	40000400 	.word	0x40000400
 80095c0:	40000800 	.word	0x40000800
 80095c4:	40013400 	.word	0x40013400
 80095c8:	40014000 	.word	0x40014000
 80095cc:	40014400 	.word	0x40014400
 80095d0:	40014800 	.word	0x40014800

080095d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80095d4:	b480      	push	{r7}
 80095d6:	b087      	sub	sp, #28
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
 80095dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6a1b      	ldr	r3, [r3, #32]
 80095e2:	f023 0201 	bic.w	r2, r3, #1
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	6a1b      	ldr	r3, [r3, #32]
 80095ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	685b      	ldr	r3, [r3, #4]
 80095f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	699b      	ldr	r3, [r3, #24]
 80095fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f023 0303 	bic.w	r3, r3, #3
 800960e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009610:	683b      	ldr	r3, [r7, #0]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	68fa      	ldr	r2, [r7, #12]
 8009616:	4313      	orrs	r3, r2
 8009618:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800961a:	697b      	ldr	r3, [r7, #20]
 800961c:	f023 0302 	bic.w	r3, r3, #2
 8009620:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	689b      	ldr	r3, [r3, #8]
 8009626:	697a      	ldr	r2, [r7, #20]
 8009628:	4313      	orrs	r3, r2
 800962a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	4a2c      	ldr	r2, [pc, #176]	; (80096e0 <TIM_OC1_SetConfig+0x10c>)
 8009630:	4293      	cmp	r3, r2
 8009632:	d00f      	beq.n	8009654 <TIM_OC1_SetConfig+0x80>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	4a2b      	ldr	r2, [pc, #172]	; (80096e4 <TIM_OC1_SetConfig+0x110>)
 8009638:	4293      	cmp	r3, r2
 800963a:	d00b      	beq.n	8009654 <TIM_OC1_SetConfig+0x80>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	4a2a      	ldr	r2, [pc, #168]	; (80096e8 <TIM_OC1_SetConfig+0x114>)
 8009640:	4293      	cmp	r3, r2
 8009642:	d007      	beq.n	8009654 <TIM_OC1_SetConfig+0x80>
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	4a29      	ldr	r2, [pc, #164]	; (80096ec <TIM_OC1_SetConfig+0x118>)
 8009648:	4293      	cmp	r3, r2
 800964a:	d003      	beq.n	8009654 <TIM_OC1_SetConfig+0x80>
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	4a28      	ldr	r2, [pc, #160]	; (80096f0 <TIM_OC1_SetConfig+0x11c>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d10c      	bne.n	800966e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009654:	697b      	ldr	r3, [r7, #20]
 8009656:	f023 0308 	bic.w	r3, r3, #8
 800965a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800965c:	683b      	ldr	r3, [r7, #0]
 800965e:	68db      	ldr	r3, [r3, #12]
 8009660:	697a      	ldr	r2, [r7, #20]
 8009662:	4313      	orrs	r3, r2
 8009664:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	f023 0304 	bic.w	r3, r3, #4
 800966c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	4a1b      	ldr	r2, [pc, #108]	; (80096e0 <TIM_OC1_SetConfig+0x10c>)
 8009672:	4293      	cmp	r3, r2
 8009674:	d00f      	beq.n	8009696 <TIM_OC1_SetConfig+0xc2>
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	4a1a      	ldr	r2, [pc, #104]	; (80096e4 <TIM_OC1_SetConfig+0x110>)
 800967a:	4293      	cmp	r3, r2
 800967c:	d00b      	beq.n	8009696 <TIM_OC1_SetConfig+0xc2>
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	4a19      	ldr	r2, [pc, #100]	; (80096e8 <TIM_OC1_SetConfig+0x114>)
 8009682:	4293      	cmp	r3, r2
 8009684:	d007      	beq.n	8009696 <TIM_OC1_SetConfig+0xc2>
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	4a18      	ldr	r2, [pc, #96]	; (80096ec <TIM_OC1_SetConfig+0x118>)
 800968a:	4293      	cmp	r3, r2
 800968c:	d003      	beq.n	8009696 <TIM_OC1_SetConfig+0xc2>
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	4a17      	ldr	r2, [pc, #92]	; (80096f0 <TIM_OC1_SetConfig+0x11c>)
 8009692:	4293      	cmp	r3, r2
 8009694:	d111      	bne.n	80096ba <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009696:	693b      	ldr	r3, [r7, #16]
 8009698:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800969c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800969e:	693b      	ldr	r3, [r7, #16]
 80096a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80096a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	695b      	ldr	r3, [r3, #20]
 80096aa:	693a      	ldr	r2, [r7, #16]
 80096ac:	4313      	orrs	r3, r2
 80096ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	699b      	ldr	r3, [r3, #24]
 80096b4:	693a      	ldr	r2, [r7, #16]
 80096b6:	4313      	orrs	r3, r2
 80096b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	693a      	ldr	r2, [r7, #16]
 80096be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	68fa      	ldr	r2, [r7, #12]
 80096c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	685a      	ldr	r2, [r3, #4]
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	697a      	ldr	r2, [r7, #20]
 80096d2:	621a      	str	r2, [r3, #32]
}
 80096d4:	bf00      	nop
 80096d6:	371c      	adds	r7, #28
 80096d8:	46bd      	mov	sp, r7
 80096da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096de:	4770      	bx	lr
 80096e0:	40012c00 	.word	0x40012c00
 80096e4:	40013400 	.word	0x40013400
 80096e8:	40014000 	.word	0x40014000
 80096ec:	40014400 	.word	0x40014400
 80096f0:	40014800 	.word	0x40014800

080096f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096f4:	b480      	push	{r7}
 80096f6:	b087      	sub	sp, #28
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
 80096fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6a1b      	ldr	r3, [r3, #32]
 8009702:	f023 0210 	bic.w	r2, r3, #16
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6a1b      	ldr	r3, [r3, #32]
 800970e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	699b      	ldr	r3, [r3, #24]
 800971a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009722:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009726:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800972e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	021b      	lsls	r3, r3, #8
 8009736:	68fa      	ldr	r2, [r7, #12]
 8009738:	4313      	orrs	r3, r2
 800973a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	f023 0320 	bic.w	r3, r3, #32
 8009742:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	689b      	ldr	r3, [r3, #8]
 8009748:	011b      	lsls	r3, r3, #4
 800974a:	697a      	ldr	r2, [r7, #20]
 800974c:	4313      	orrs	r3, r2
 800974e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	4a28      	ldr	r2, [pc, #160]	; (80097f4 <TIM_OC2_SetConfig+0x100>)
 8009754:	4293      	cmp	r3, r2
 8009756:	d003      	beq.n	8009760 <TIM_OC2_SetConfig+0x6c>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	4a27      	ldr	r2, [pc, #156]	; (80097f8 <TIM_OC2_SetConfig+0x104>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d10d      	bne.n	800977c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009760:	697b      	ldr	r3, [r7, #20]
 8009762:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009766:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	68db      	ldr	r3, [r3, #12]
 800976c:	011b      	lsls	r3, r3, #4
 800976e:	697a      	ldr	r2, [r7, #20]
 8009770:	4313      	orrs	r3, r2
 8009772:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009774:	697b      	ldr	r3, [r7, #20]
 8009776:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800977a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	4a1d      	ldr	r2, [pc, #116]	; (80097f4 <TIM_OC2_SetConfig+0x100>)
 8009780:	4293      	cmp	r3, r2
 8009782:	d00f      	beq.n	80097a4 <TIM_OC2_SetConfig+0xb0>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	4a1c      	ldr	r2, [pc, #112]	; (80097f8 <TIM_OC2_SetConfig+0x104>)
 8009788:	4293      	cmp	r3, r2
 800978a:	d00b      	beq.n	80097a4 <TIM_OC2_SetConfig+0xb0>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	4a1b      	ldr	r2, [pc, #108]	; (80097fc <TIM_OC2_SetConfig+0x108>)
 8009790:	4293      	cmp	r3, r2
 8009792:	d007      	beq.n	80097a4 <TIM_OC2_SetConfig+0xb0>
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	4a1a      	ldr	r2, [pc, #104]	; (8009800 <TIM_OC2_SetConfig+0x10c>)
 8009798:	4293      	cmp	r3, r2
 800979a:	d003      	beq.n	80097a4 <TIM_OC2_SetConfig+0xb0>
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	4a19      	ldr	r2, [pc, #100]	; (8009804 <TIM_OC2_SetConfig+0x110>)
 80097a0:	4293      	cmp	r3, r2
 80097a2:	d113      	bne.n	80097cc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80097a4:	693b      	ldr	r3, [r7, #16]
 80097a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80097aa:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80097b2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80097b4:	683b      	ldr	r3, [r7, #0]
 80097b6:	695b      	ldr	r3, [r3, #20]
 80097b8:	009b      	lsls	r3, r3, #2
 80097ba:	693a      	ldr	r2, [r7, #16]
 80097bc:	4313      	orrs	r3, r2
 80097be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80097c0:	683b      	ldr	r3, [r7, #0]
 80097c2:	699b      	ldr	r3, [r3, #24]
 80097c4:	009b      	lsls	r3, r3, #2
 80097c6:	693a      	ldr	r2, [r7, #16]
 80097c8:	4313      	orrs	r3, r2
 80097ca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	693a      	ldr	r2, [r7, #16]
 80097d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	68fa      	ldr	r2, [r7, #12]
 80097d6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80097d8:	683b      	ldr	r3, [r7, #0]
 80097da:	685a      	ldr	r2, [r3, #4]
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	697a      	ldr	r2, [r7, #20]
 80097e4:	621a      	str	r2, [r3, #32]
}
 80097e6:	bf00      	nop
 80097e8:	371c      	adds	r7, #28
 80097ea:	46bd      	mov	sp, r7
 80097ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f0:	4770      	bx	lr
 80097f2:	bf00      	nop
 80097f4:	40012c00 	.word	0x40012c00
 80097f8:	40013400 	.word	0x40013400
 80097fc:	40014000 	.word	0x40014000
 8009800:	40014400 	.word	0x40014400
 8009804:	40014800 	.word	0x40014800

08009808 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009808:	b480      	push	{r7}
 800980a:	b087      	sub	sp, #28
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
 8009810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6a1b      	ldr	r3, [r3, #32]
 8009816:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6a1b      	ldr	r3, [r3, #32]
 8009822:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	685b      	ldr	r3, [r3, #4]
 8009828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	69db      	ldr	r3, [r3, #28]
 800982e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009836:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800983a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	f023 0303 	bic.w	r3, r3, #3
 8009842:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009844:	683b      	ldr	r3, [r7, #0]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	68fa      	ldr	r2, [r7, #12]
 800984a:	4313      	orrs	r3, r2
 800984c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009854:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	689b      	ldr	r3, [r3, #8]
 800985a:	021b      	lsls	r3, r3, #8
 800985c:	697a      	ldr	r2, [r7, #20]
 800985e:	4313      	orrs	r3, r2
 8009860:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	4a27      	ldr	r2, [pc, #156]	; (8009904 <TIM_OC3_SetConfig+0xfc>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d003      	beq.n	8009872 <TIM_OC3_SetConfig+0x6a>
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	4a26      	ldr	r2, [pc, #152]	; (8009908 <TIM_OC3_SetConfig+0x100>)
 800986e:	4293      	cmp	r3, r2
 8009870:	d10d      	bne.n	800988e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009872:	697b      	ldr	r3, [r7, #20]
 8009874:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009878:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	68db      	ldr	r3, [r3, #12]
 800987e:	021b      	lsls	r3, r3, #8
 8009880:	697a      	ldr	r2, [r7, #20]
 8009882:	4313      	orrs	r3, r2
 8009884:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800988c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	4a1c      	ldr	r2, [pc, #112]	; (8009904 <TIM_OC3_SetConfig+0xfc>)
 8009892:	4293      	cmp	r3, r2
 8009894:	d00f      	beq.n	80098b6 <TIM_OC3_SetConfig+0xae>
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	4a1b      	ldr	r2, [pc, #108]	; (8009908 <TIM_OC3_SetConfig+0x100>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d00b      	beq.n	80098b6 <TIM_OC3_SetConfig+0xae>
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	4a1a      	ldr	r2, [pc, #104]	; (800990c <TIM_OC3_SetConfig+0x104>)
 80098a2:	4293      	cmp	r3, r2
 80098a4:	d007      	beq.n	80098b6 <TIM_OC3_SetConfig+0xae>
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	4a19      	ldr	r2, [pc, #100]	; (8009910 <TIM_OC3_SetConfig+0x108>)
 80098aa:	4293      	cmp	r3, r2
 80098ac:	d003      	beq.n	80098b6 <TIM_OC3_SetConfig+0xae>
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	4a18      	ldr	r2, [pc, #96]	; (8009914 <TIM_OC3_SetConfig+0x10c>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d113      	bne.n	80098de <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80098bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80098be:	693b      	ldr	r3, [r7, #16]
 80098c0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80098c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80098c6:	683b      	ldr	r3, [r7, #0]
 80098c8:	695b      	ldr	r3, [r3, #20]
 80098ca:	011b      	lsls	r3, r3, #4
 80098cc:	693a      	ldr	r2, [r7, #16]
 80098ce:	4313      	orrs	r3, r2
 80098d0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	699b      	ldr	r3, [r3, #24]
 80098d6:	011b      	lsls	r3, r3, #4
 80098d8:	693a      	ldr	r2, [r7, #16]
 80098da:	4313      	orrs	r3, r2
 80098dc:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	693a      	ldr	r2, [r7, #16]
 80098e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	68fa      	ldr	r2, [r7, #12]
 80098e8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	685a      	ldr	r2, [r3, #4]
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	697a      	ldr	r2, [r7, #20]
 80098f6:	621a      	str	r2, [r3, #32]
}
 80098f8:	bf00      	nop
 80098fa:	371c      	adds	r7, #28
 80098fc:	46bd      	mov	sp, r7
 80098fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009902:	4770      	bx	lr
 8009904:	40012c00 	.word	0x40012c00
 8009908:	40013400 	.word	0x40013400
 800990c:	40014000 	.word	0x40014000
 8009910:	40014400 	.word	0x40014400
 8009914:	40014800 	.word	0x40014800

08009918 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009918:	b480      	push	{r7}
 800991a:	b087      	sub	sp, #28
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
 8009920:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6a1b      	ldr	r3, [r3, #32]
 8009926:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6a1b      	ldr	r3, [r3, #32]
 8009932:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	685b      	ldr	r3, [r3, #4]
 8009938:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	69db      	ldr	r3, [r3, #28]
 800993e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009946:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800994a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009952:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	021b      	lsls	r3, r3, #8
 800995a:	68fa      	ldr	r2, [r7, #12]
 800995c:	4313      	orrs	r3, r2
 800995e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009966:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	031b      	lsls	r3, r3, #12
 800996e:	693a      	ldr	r2, [r7, #16]
 8009970:	4313      	orrs	r3, r2
 8009972:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	4a18      	ldr	r2, [pc, #96]	; (80099d8 <TIM_OC4_SetConfig+0xc0>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d00f      	beq.n	800999c <TIM_OC4_SetConfig+0x84>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	4a17      	ldr	r2, [pc, #92]	; (80099dc <TIM_OC4_SetConfig+0xc4>)
 8009980:	4293      	cmp	r3, r2
 8009982:	d00b      	beq.n	800999c <TIM_OC4_SetConfig+0x84>
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	4a16      	ldr	r2, [pc, #88]	; (80099e0 <TIM_OC4_SetConfig+0xc8>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d007      	beq.n	800999c <TIM_OC4_SetConfig+0x84>
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	4a15      	ldr	r2, [pc, #84]	; (80099e4 <TIM_OC4_SetConfig+0xcc>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d003      	beq.n	800999c <TIM_OC4_SetConfig+0x84>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	4a14      	ldr	r2, [pc, #80]	; (80099e8 <TIM_OC4_SetConfig+0xd0>)
 8009998:	4293      	cmp	r3, r2
 800999a:	d109      	bne.n	80099b0 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800999c:	697b      	ldr	r3, [r7, #20]
 800999e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80099a2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	695b      	ldr	r3, [r3, #20]
 80099a8:	019b      	lsls	r3, r3, #6
 80099aa:	697a      	ldr	r2, [r7, #20]
 80099ac:	4313      	orrs	r3, r2
 80099ae:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	697a      	ldr	r2, [r7, #20]
 80099b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	68fa      	ldr	r2, [r7, #12]
 80099ba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	685a      	ldr	r2, [r3, #4]
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	693a      	ldr	r2, [r7, #16]
 80099c8:	621a      	str	r2, [r3, #32]
}
 80099ca:	bf00      	nop
 80099cc:	371c      	adds	r7, #28
 80099ce:	46bd      	mov	sp, r7
 80099d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d4:	4770      	bx	lr
 80099d6:	bf00      	nop
 80099d8:	40012c00 	.word	0x40012c00
 80099dc:	40013400 	.word	0x40013400
 80099e0:	40014000 	.word	0x40014000
 80099e4:	40014400 	.word	0x40014400
 80099e8:	40014800 	.word	0x40014800

080099ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80099ec:	b480      	push	{r7}
 80099ee:	b087      	sub	sp, #28
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6a1b      	ldr	r3, [r3, #32]
 80099fa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	6a1b      	ldr	r3, [r3, #32]
 8009a06:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	685b      	ldr	r3, [r3, #4]
 8009a0c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	68fa      	ldr	r2, [r7, #12]
 8009a26:	4313      	orrs	r3, r2
 8009a28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009a2a:	693b      	ldr	r3, [r7, #16]
 8009a2c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009a30:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8009a32:	683b      	ldr	r3, [r7, #0]
 8009a34:	689b      	ldr	r3, [r3, #8]
 8009a36:	041b      	lsls	r3, r3, #16
 8009a38:	693a      	ldr	r2, [r7, #16]
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	4a17      	ldr	r2, [pc, #92]	; (8009aa0 <TIM_OC5_SetConfig+0xb4>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d00f      	beq.n	8009a66 <TIM_OC5_SetConfig+0x7a>
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	4a16      	ldr	r2, [pc, #88]	; (8009aa4 <TIM_OC5_SetConfig+0xb8>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d00b      	beq.n	8009a66 <TIM_OC5_SetConfig+0x7a>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	4a15      	ldr	r2, [pc, #84]	; (8009aa8 <TIM_OC5_SetConfig+0xbc>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d007      	beq.n	8009a66 <TIM_OC5_SetConfig+0x7a>
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	4a14      	ldr	r2, [pc, #80]	; (8009aac <TIM_OC5_SetConfig+0xc0>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	d003      	beq.n	8009a66 <TIM_OC5_SetConfig+0x7a>
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	4a13      	ldr	r2, [pc, #76]	; (8009ab0 <TIM_OC5_SetConfig+0xc4>)
 8009a62:	4293      	cmp	r3, r2
 8009a64:	d109      	bne.n	8009a7a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009a66:	697b      	ldr	r3, [r7, #20]
 8009a68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a6c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009a6e:	683b      	ldr	r3, [r7, #0]
 8009a70:	695b      	ldr	r3, [r3, #20]
 8009a72:	021b      	lsls	r3, r3, #8
 8009a74:	697a      	ldr	r2, [r7, #20]
 8009a76:	4313      	orrs	r3, r2
 8009a78:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	697a      	ldr	r2, [r7, #20]
 8009a7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	68fa      	ldr	r2, [r7, #12]
 8009a84:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009a86:	683b      	ldr	r3, [r7, #0]
 8009a88:	685a      	ldr	r2, [r3, #4]
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	693a      	ldr	r2, [r7, #16]
 8009a92:	621a      	str	r2, [r3, #32]
}
 8009a94:	bf00      	nop
 8009a96:	371c      	adds	r7, #28
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9e:	4770      	bx	lr
 8009aa0:	40012c00 	.word	0x40012c00
 8009aa4:	40013400 	.word	0x40013400
 8009aa8:	40014000 	.word	0x40014000
 8009aac:	40014400 	.word	0x40014400
 8009ab0:	40014800 	.word	0x40014800

08009ab4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009ab4:	b480      	push	{r7}
 8009ab6:	b087      	sub	sp, #28
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
 8009abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	6a1b      	ldr	r3, [r3, #32]
 8009ac2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	6a1b      	ldr	r3, [r3, #32]
 8009ace:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	685b      	ldr	r3, [r3, #4]
 8009ad4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009ae2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ae6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	021b      	lsls	r3, r3, #8
 8009aee:	68fa      	ldr	r2, [r7, #12]
 8009af0:	4313      	orrs	r3, r2
 8009af2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009af4:	693b      	ldr	r3, [r7, #16]
 8009af6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009afa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	689b      	ldr	r3, [r3, #8]
 8009b00:	051b      	lsls	r3, r3, #20
 8009b02:	693a      	ldr	r2, [r7, #16]
 8009b04:	4313      	orrs	r3, r2
 8009b06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	4a18      	ldr	r2, [pc, #96]	; (8009b6c <TIM_OC6_SetConfig+0xb8>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d00f      	beq.n	8009b30 <TIM_OC6_SetConfig+0x7c>
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	4a17      	ldr	r2, [pc, #92]	; (8009b70 <TIM_OC6_SetConfig+0xbc>)
 8009b14:	4293      	cmp	r3, r2
 8009b16:	d00b      	beq.n	8009b30 <TIM_OC6_SetConfig+0x7c>
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	4a16      	ldr	r2, [pc, #88]	; (8009b74 <TIM_OC6_SetConfig+0xc0>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d007      	beq.n	8009b30 <TIM_OC6_SetConfig+0x7c>
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	4a15      	ldr	r2, [pc, #84]	; (8009b78 <TIM_OC6_SetConfig+0xc4>)
 8009b24:	4293      	cmp	r3, r2
 8009b26:	d003      	beq.n	8009b30 <TIM_OC6_SetConfig+0x7c>
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	4a14      	ldr	r2, [pc, #80]	; (8009b7c <TIM_OC6_SetConfig+0xc8>)
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d109      	bne.n	8009b44 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009b30:	697b      	ldr	r3, [r7, #20]
 8009b32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009b36:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	695b      	ldr	r3, [r3, #20]
 8009b3c:	029b      	lsls	r3, r3, #10
 8009b3e:	697a      	ldr	r2, [r7, #20]
 8009b40:	4313      	orrs	r3, r2
 8009b42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	697a      	ldr	r2, [r7, #20]
 8009b48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	68fa      	ldr	r2, [r7, #12]
 8009b4e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	685a      	ldr	r2, [r3, #4]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	693a      	ldr	r2, [r7, #16]
 8009b5c:	621a      	str	r2, [r3, #32]
}
 8009b5e:	bf00      	nop
 8009b60:	371c      	adds	r7, #28
 8009b62:	46bd      	mov	sp, r7
 8009b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b68:	4770      	bx	lr
 8009b6a:	bf00      	nop
 8009b6c:	40012c00 	.word	0x40012c00
 8009b70:	40013400 	.word	0x40013400
 8009b74:	40014000 	.word	0x40014000
 8009b78:	40014400 	.word	0x40014400
 8009b7c:	40014800 	.word	0x40014800

08009b80 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009b80:	b480      	push	{r7}
 8009b82:	b087      	sub	sp, #28
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	60f8      	str	r0, [r7, #12]
 8009b88:	60b9      	str	r1, [r7, #8]
 8009b8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	6a1b      	ldr	r3, [r3, #32]
 8009b90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	6a1b      	ldr	r3, [r3, #32]
 8009b96:	f023 0201 	bic.w	r2, r3, #1
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	699b      	ldr	r3, [r3, #24]
 8009ba2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009ba4:	693b      	ldr	r3, [r7, #16]
 8009ba6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009baa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	011b      	lsls	r3, r3, #4
 8009bb0:	693a      	ldr	r2, [r7, #16]
 8009bb2:	4313      	orrs	r3, r2
 8009bb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	f023 030a 	bic.w	r3, r3, #10
 8009bbc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009bbe:	697a      	ldr	r2, [r7, #20]
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	4313      	orrs	r3, r2
 8009bc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	693a      	ldr	r2, [r7, #16]
 8009bca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	697a      	ldr	r2, [r7, #20]
 8009bd0:	621a      	str	r2, [r3, #32]
}
 8009bd2:	bf00      	nop
 8009bd4:	371c      	adds	r7, #28
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bdc:	4770      	bx	lr

08009bde <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009bde:	b480      	push	{r7}
 8009be0:	b087      	sub	sp, #28
 8009be2:	af00      	add	r7, sp, #0
 8009be4:	60f8      	str	r0, [r7, #12]
 8009be6:	60b9      	str	r1, [r7, #8]
 8009be8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	6a1b      	ldr	r3, [r3, #32]
 8009bee:	f023 0210 	bic.w	r2, r3, #16
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	699b      	ldr	r3, [r3, #24]
 8009bfa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	6a1b      	ldr	r3, [r3, #32]
 8009c00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009c08:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	031b      	lsls	r3, r3, #12
 8009c0e:	697a      	ldr	r2, [r7, #20]
 8009c10:	4313      	orrs	r3, r2
 8009c12:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009c14:	693b      	ldr	r3, [r7, #16]
 8009c16:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009c1a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	011b      	lsls	r3, r3, #4
 8009c20:	693a      	ldr	r2, [r7, #16]
 8009c22:	4313      	orrs	r3, r2
 8009c24:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	697a      	ldr	r2, [r7, #20]
 8009c2a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	693a      	ldr	r2, [r7, #16]
 8009c30:	621a      	str	r2, [r3, #32]
}
 8009c32:	bf00      	nop
 8009c34:	371c      	adds	r7, #28
 8009c36:	46bd      	mov	sp, r7
 8009c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3c:	4770      	bx	lr

08009c3e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009c3e:	b480      	push	{r7}
 8009c40:	b085      	sub	sp, #20
 8009c42:	af00      	add	r7, sp, #0
 8009c44:	6078      	str	r0, [r7, #4]
 8009c46:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	689b      	ldr	r3, [r3, #8]
 8009c4c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009c56:	683a      	ldr	r2, [r7, #0]
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	4313      	orrs	r3, r2
 8009c5c:	f043 0307 	orr.w	r3, r3, #7
 8009c60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	68fa      	ldr	r2, [r7, #12]
 8009c66:	609a      	str	r2, [r3, #8]
}
 8009c68:	bf00      	nop
 8009c6a:	3714      	adds	r7, #20
 8009c6c:	46bd      	mov	sp, r7
 8009c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c72:	4770      	bx	lr

08009c74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009c74:	b480      	push	{r7}
 8009c76:	b087      	sub	sp, #28
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	60f8      	str	r0, [r7, #12]
 8009c7c:	60b9      	str	r1, [r7, #8]
 8009c7e:	607a      	str	r2, [r7, #4]
 8009c80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009c8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	021a      	lsls	r2, r3, #8
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	431a      	orrs	r2, r3
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	4313      	orrs	r3, r2
 8009c9c:	697a      	ldr	r2, [r7, #20]
 8009c9e:	4313      	orrs	r3, r2
 8009ca0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	697a      	ldr	r2, [r7, #20]
 8009ca6:	609a      	str	r2, [r3, #8]
}
 8009ca8:	bf00      	nop
 8009caa:	371c      	adds	r7, #28
 8009cac:	46bd      	mov	sp, r7
 8009cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb2:	4770      	bx	lr

08009cb4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009cb4:	b480      	push	{r7}
 8009cb6:	b087      	sub	sp, #28
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	60f8      	str	r0, [r7, #12]
 8009cbc:	60b9      	str	r1, [r7, #8]
 8009cbe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	f003 031f 	and.w	r3, r3, #31
 8009cc6:	2201      	movs	r2, #1
 8009cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8009ccc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	6a1a      	ldr	r2, [r3, #32]
 8009cd2:	697b      	ldr	r3, [r7, #20]
 8009cd4:	43db      	mvns	r3, r3
 8009cd6:	401a      	ands	r2, r3
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	6a1a      	ldr	r2, [r3, #32]
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	f003 031f 	and.w	r3, r3, #31
 8009ce6:	6879      	ldr	r1, [r7, #4]
 8009ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8009cec:	431a      	orrs	r2, r3
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	621a      	str	r2, [r3, #32]
}
 8009cf2:	bf00      	nop
 8009cf4:	371c      	adds	r7, #28
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfc:	4770      	bx	lr
	...

08009d00 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d00:	b480      	push	{r7}
 8009d02:	b085      	sub	sp, #20
 8009d04:	af00      	add	r7, sp, #0
 8009d06:	6078      	str	r0, [r7, #4]
 8009d08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009d10:	2b01      	cmp	r3, #1
 8009d12:	d101      	bne.n	8009d18 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009d14:	2302      	movs	r3, #2
 8009d16:	e063      	b.n	8009de0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	2201      	movs	r2, #1
 8009d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2202      	movs	r2, #2
 8009d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	685b      	ldr	r3, [r3, #4]
 8009d2e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	689b      	ldr	r3, [r3, #8]
 8009d36:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	4a2b      	ldr	r2, [pc, #172]	; (8009dec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d004      	beq.n	8009d4c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	4a2a      	ldr	r2, [pc, #168]	; (8009df0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	d108      	bne.n	8009d5e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009d52:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009d54:	683b      	ldr	r3, [r7, #0]
 8009d56:	685b      	ldr	r3, [r3, #4]
 8009d58:	68fa      	ldr	r2, [r7, #12]
 8009d5a:	4313      	orrs	r3, r2
 8009d5c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d64:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	68fa      	ldr	r2, [r7, #12]
 8009d6c:	4313      	orrs	r3, r2
 8009d6e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	68fa      	ldr	r2, [r7, #12]
 8009d76:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4a1b      	ldr	r2, [pc, #108]	; (8009dec <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d018      	beq.n	8009db4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d8a:	d013      	beq.n	8009db4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	4a18      	ldr	r2, [pc, #96]	; (8009df4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009d92:	4293      	cmp	r3, r2
 8009d94:	d00e      	beq.n	8009db4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a17      	ldr	r2, [pc, #92]	; (8009df8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d009      	beq.n	8009db4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	4a12      	ldr	r2, [pc, #72]	; (8009df0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009da6:	4293      	cmp	r3, r2
 8009da8:	d004      	beq.n	8009db4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	4a13      	ldr	r2, [pc, #76]	; (8009dfc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d10c      	bne.n	8009dce <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009dba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	689b      	ldr	r3, [r3, #8]
 8009dc0:	68ba      	ldr	r2, [r7, #8]
 8009dc2:	4313      	orrs	r3, r2
 8009dc4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	68ba      	ldr	r2, [r7, #8]
 8009dcc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009dde:	2300      	movs	r3, #0
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3714      	adds	r7, #20
 8009de4:	46bd      	mov	sp, r7
 8009de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dea:	4770      	bx	lr
 8009dec:	40012c00 	.word	0x40012c00
 8009df0:	40013400 	.word	0x40013400
 8009df4:	40000400 	.word	0x40000400
 8009df8:	40000800 	.word	0x40000800
 8009dfc:	40014000 	.word	0x40014000

08009e00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009e00:	b580      	push	{r7, lr}
 8009e02:	b082      	sub	sp, #8
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d101      	bne.n	8009e12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009e0e:	2301      	movs	r3, #1
 8009e10:	e040      	b.n	8009e94 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d106      	bne.n	8009e28 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f7fa f926 	bl	8004074 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2224      	movs	r2, #36	; 0x24
 8009e2c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	681a      	ldr	r2, [r3, #0]
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f022 0201 	bic.w	r2, r2, #1
 8009e3c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f000 fbae 	bl	800a5a0 <UART_SetConfig>
 8009e44:	4603      	mov	r3, r0
 8009e46:	2b01      	cmp	r3, #1
 8009e48:	d101      	bne.n	8009e4e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	e022      	b.n	8009e94 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d002      	beq.n	8009e5c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f000 fd76 	bl	800a948 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	685a      	ldr	r2, [r3, #4]
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009e6a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	689a      	ldr	r2, [r3, #8]
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009e7a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	681a      	ldr	r2, [r3, #0]
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f042 0201 	orr.w	r2, r2, #1
 8009e8a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f000 fdfd 	bl	800aa8c <UART_CheckIdleState>
 8009e92:	4603      	mov	r3, r0
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3708      	adds	r7, #8
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}

08009e9c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b08a      	sub	sp, #40	; 0x28
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	60f8      	str	r0, [r7, #12]
 8009ea4:	60b9      	str	r1, [r7, #8]
 8009ea6:	4613      	mov	r3, r2
 8009ea8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009eae:	2b20      	cmp	r3, #32
 8009eb0:	d165      	bne.n	8009f7e <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d002      	beq.n	8009ebe <HAL_UART_Transmit_DMA+0x22>
 8009eb8:	88fb      	ldrh	r3, [r7, #6]
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d101      	bne.n	8009ec2 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	e05e      	b.n	8009f80 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	68ba      	ldr	r2, [r7, #8]
 8009ec6:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	88fa      	ldrh	r2, [r7, #6]
 8009ecc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	88fa      	ldrh	r2, [r7, #6]
 8009ed4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	2200      	movs	r2, #0
 8009edc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	2221      	movs	r2, #33	; 0x21
 8009ee4:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d027      	beq.n	8009f3e <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ef2:	4a25      	ldr	r2, [pc, #148]	; (8009f88 <HAL_UART_Transmit_DMA+0xec>)
 8009ef4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009efa:	4a24      	ldr	r2, [pc, #144]	; (8009f8c <HAL_UART_Transmit_DMA+0xf0>)
 8009efc:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f02:	4a23      	ldr	r2, [pc, #140]	; (8009f90 <HAL_UART_Transmit_DMA+0xf4>)
 8009f04:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f16:	4619      	mov	r1, r3
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	3328      	adds	r3, #40	; 0x28
 8009f1e:	461a      	mov	r2, r3
 8009f20:	88fb      	ldrh	r3, [r7, #6]
 8009f22:	f7fc faf3 	bl	800650c <HAL_DMA_Start_IT>
 8009f26:	4603      	mov	r3, r0
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d008      	beq.n	8009f3e <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	2210      	movs	r2, #16
 8009f30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	2220      	movs	r2, #32
 8009f38:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 8009f3a:	2301      	movs	r3, #1
 8009f3c:	e020      	b.n	8009f80 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	2240      	movs	r2, #64	; 0x40
 8009f44:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	3308      	adds	r3, #8
 8009f4c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f4e:	697b      	ldr	r3, [r7, #20]
 8009f50:	e853 3f00 	ldrex	r3, [r3]
 8009f54:	613b      	str	r3, [r7, #16]
   return(result);
 8009f56:	693b      	ldr	r3, [r7, #16]
 8009f58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f5c:	627b      	str	r3, [r7, #36]	; 0x24
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	3308      	adds	r3, #8
 8009f64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f66:	623a      	str	r2, [r7, #32]
 8009f68:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f6a:	69f9      	ldr	r1, [r7, #28]
 8009f6c:	6a3a      	ldr	r2, [r7, #32]
 8009f6e:	e841 2300 	strex	r3, r2, [r1]
 8009f72:	61bb      	str	r3, [r7, #24]
   return(result);
 8009f74:	69bb      	ldr	r3, [r7, #24]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d1e5      	bne.n	8009f46 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	e000      	b.n	8009f80 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8009f7e:	2302      	movs	r3, #2
  }
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3728      	adds	r7, #40	; 0x28
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bd80      	pop	{r7, pc}
 8009f88:	0800adbf 	.word	0x0800adbf
 8009f8c:	0800ae53 	.word	0x0800ae53
 8009f90:	0800ae6f 	.word	0x0800ae6f

08009f94 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	b0ba      	sub	sp, #232	; 0xe8
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	69db      	ldr	r3, [r3, #28]
 8009fa2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	689b      	ldr	r3, [r3, #8]
 8009fb6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8009fba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8009fbe:	f640 030f 	movw	r3, #2063	; 0x80f
 8009fc2:	4013      	ands	r3, r2
 8009fc4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8009fc8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d115      	bne.n	8009ffc <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8009fd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009fd4:	f003 0320 	and.w	r3, r3, #32
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d00f      	beq.n	8009ffc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009fdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009fe0:	f003 0320 	and.w	r3, r3, #32
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d009      	beq.n	8009ffc <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	f000 82ab 	beq.w	800a548 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009ff6:	6878      	ldr	r0, [r7, #4]
 8009ff8:	4798      	blx	r3
      }
      return;
 8009ffa:	e2a5      	b.n	800a548 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009ffc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a000:	2b00      	cmp	r3, #0
 800a002:	f000 8117 	beq.w	800a234 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a006:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a00a:	f003 0301 	and.w	r3, r3, #1
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d106      	bne.n	800a020 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a012:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800a016:	4b85      	ldr	r3, [pc, #532]	; (800a22c <HAL_UART_IRQHandler+0x298>)
 800a018:	4013      	ands	r3, r2
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	f000 810a 	beq.w	800a234 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a020:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a024:	f003 0301 	and.w	r3, r3, #1
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d011      	beq.n	800a050 <HAL_UART_IRQHandler+0xbc>
 800a02c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a030:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a034:	2b00      	cmp	r3, #0
 800a036:	d00b      	beq.n	800a050 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	2201      	movs	r2, #1
 800a03e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a046:	f043 0201 	orr.w	r2, r3, #1
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a054:	f003 0302 	and.w	r3, r3, #2
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d011      	beq.n	800a080 <HAL_UART_IRQHandler+0xec>
 800a05c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a060:	f003 0301 	and.w	r3, r3, #1
 800a064:	2b00      	cmp	r3, #0
 800a066:	d00b      	beq.n	800a080 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	2202      	movs	r2, #2
 800a06e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a076:	f043 0204 	orr.w	r2, r3, #4
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a080:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a084:	f003 0304 	and.w	r3, r3, #4
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d011      	beq.n	800a0b0 <HAL_UART_IRQHandler+0x11c>
 800a08c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a090:	f003 0301 	and.w	r3, r3, #1
 800a094:	2b00      	cmp	r3, #0
 800a096:	d00b      	beq.n	800a0b0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	2204      	movs	r2, #4
 800a09e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a0a6:	f043 0202 	orr.w	r2, r3, #2
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a0b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0b4:	f003 0308 	and.w	r3, r3, #8
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d017      	beq.n	800a0ec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a0bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0c0:	f003 0320 	and.w	r3, r3, #32
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d105      	bne.n	800a0d4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a0c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a0cc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d00b      	beq.n	800a0ec <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	2208      	movs	r2, #8
 800a0da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a0e2:	f043 0208 	orr.w	r2, r3, #8
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a0ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a0f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d012      	beq.n	800a11e <HAL_UART_IRQHandler+0x18a>
 800a0f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a0fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a100:	2b00      	cmp	r3, #0
 800a102:	d00c      	beq.n	800a11e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a10c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a114:	f043 0220 	orr.w	r2, r3, #32
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a124:	2b00      	cmp	r3, #0
 800a126:	f000 8211 	beq.w	800a54c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a12a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a12e:	f003 0320 	and.w	r3, r3, #32
 800a132:	2b00      	cmp	r3, #0
 800a134:	d00d      	beq.n	800a152 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a136:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a13a:	f003 0320 	and.w	r3, r3, #32
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d007      	beq.n	800a152 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a146:	2b00      	cmp	r3, #0
 800a148:	d003      	beq.n	800a152 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a14e:	6878      	ldr	r0, [r7, #4]
 800a150:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a158:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	689b      	ldr	r3, [r3, #8]
 800a162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a166:	2b40      	cmp	r3, #64	; 0x40
 800a168:	d005      	beq.n	800a176 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a16a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a16e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a172:	2b00      	cmp	r3, #0
 800a174:	d04f      	beq.n	800a216 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a176:	6878      	ldr	r0, [r7, #4]
 800a178:	f000 fdbd 	bl	800acf6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	689b      	ldr	r3, [r3, #8]
 800a182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a186:	2b40      	cmp	r3, #64	; 0x40
 800a188:	d141      	bne.n	800a20e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	3308      	adds	r3, #8
 800a190:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a194:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a198:	e853 3f00 	ldrex	r3, [r3]
 800a19c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a1a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a1a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a1a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	3308      	adds	r3, #8
 800a1b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a1b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a1ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a1c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a1c6:	e841 2300 	strex	r3, r2, [r1]
 800a1ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a1ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d1d9      	bne.n	800a18a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d013      	beq.n	800a206 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a1e2:	4a13      	ldr	r2, [pc, #76]	; (800a230 <HAL_UART_IRQHandler+0x29c>)
 800a1e4:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f7fc fa26 	bl	800663c <HAL_DMA_Abort_IT>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d017      	beq.n	800a226 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a1fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800a200:	4610      	mov	r0, r2
 800a202:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a204:	e00f      	b.n	800a226 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a206:	6878      	ldr	r0, [r7, #4]
 800a208:	f000 f9b4 	bl	800a574 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a20c:	e00b      	b.n	800a226 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f000 f9b0 	bl	800a574 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a214:	e007      	b.n	800a226 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f000 f9ac 	bl	800a574 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	2200      	movs	r2, #0
 800a220:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800a224:	e192      	b.n	800a54c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a226:	bf00      	nop
    return;
 800a228:	e190      	b.n	800a54c <HAL_UART_IRQHandler+0x5b8>
 800a22a:	bf00      	nop
 800a22c:	04000120 	.word	0x04000120
 800a230:	0800aeed 	.word	0x0800aeed

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a238:	2b01      	cmp	r3, #1
 800a23a:	f040 814b 	bne.w	800a4d4 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a23e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a242:	f003 0310 	and.w	r3, r3, #16
 800a246:	2b00      	cmp	r3, #0
 800a248:	f000 8144 	beq.w	800a4d4 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a24c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a250:	f003 0310 	and.w	r3, r3, #16
 800a254:	2b00      	cmp	r3, #0
 800a256:	f000 813d 	beq.w	800a4d4 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	2210      	movs	r2, #16
 800a260:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	689b      	ldr	r3, [r3, #8]
 800a268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a26c:	2b40      	cmp	r3, #64	; 0x40
 800a26e:	f040 80b5 	bne.w	800a3dc <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	685b      	ldr	r3, [r3, #4]
 800a27a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a27e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a282:	2b00      	cmp	r3, #0
 800a284:	f000 8164 	beq.w	800a550 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a28e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a292:	429a      	cmp	r2, r3
 800a294:	f080 815c 	bcs.w	800a550 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a29e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a2a6:	699b      	ldr	r3, [r3, #24]
 800a2a8:	2b20      	cmp	r3, #32
 800a2aa:	f000 8086 	beq.w	800a3ba <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2b6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a2ba:	e853 3f00 	ldrex	r3, [r3]
 800a2be:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a2c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a2c6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a2ca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	461a      	mov	r2, r3
 800a2d4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a2d8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a2dc:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2e0:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a2e4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a2e8:	e841 2300 	strex	r3, r2, [r1]
 800a2ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a2f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d1da      	bne.n	800a2ae <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	3308      	adds	r3, #8
 800a2fe:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a300:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a302:	e853 3f00 	ldrex	r3, [r3]
 800a306:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a308:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a30a:	f023 0301 	bic.w	r3, r3, #1
 800a30e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	3308      	adds	r3, #8
 800a318:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a31c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a320:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a322:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a324:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a328:	e841 2300 	strex	r3, r2, [r1]
 800a32c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a32e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a330:	2b00      	cmp	r3, #0
 800a332:	d1e1      	bne.n	800a2f8 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	3308      	adds	r3, #8
 800a33a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a33c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a33e:	e853 3f00 	ldrex	r3, [r3]
 800a342:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a344:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a346:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a34a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	3308      	adds	r3, #8
 800a354:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a358:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a35a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a35c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a35e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a360:	e841 2300 	strex	r3, r2, [r1]
 800a364:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a366:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d1e3      	bne.n	800a334 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2220      	movs	r2, #32
 800a370:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2200      	movs	r2, #0
 800a378:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a380:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a382:	e853 3f00 	ldrex	r3, [r3]
 800a386:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a388:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a38a:	f023 0310 	bic.w	r3, r3, #16
 800a38e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	461a      	mov	r2, r3
 800a398:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a39c:	65bb      	str	r3, [r7, #88]	; 0x58
 800a39e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3a0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a3a2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a3a4:	e841 2300 	strex	r3, r2, [r1]
 800a3a8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a3aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d1e4      	bne.n	800a37a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a3b4:	4618      	mov	r0, r3
 800a3b6:	f7fc f908 	bl	80065ca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	2202      	movs	r2, #2
 800a3be:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a3cc:	b29b      	uxth	r3, r3
 800a3ce:	1ad3      	subs	r3, r2, r3
 800a3d0:	b29b      	uxth	r3, r3
 800a3d2:	4619      	mov	r1, r3
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f000 f8d7 	bl	800a588 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a3da:	e0b9      	b.n	800a550 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a3e8:	b29b      	uxth	r3, r3
 800a3ea:	1ad3      	subs	r3, r2, r3
 800a3ec:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a3f6:	b29b      	uxth	r3, r3
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	f000 80ab 	beq.w	800a554 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800a3fe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a402:	2b00      	cmp	r3, #0
 800a404:	f000 80a6 	beq.w	800a554 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a40e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a410:	e853 3f00 	ldrex	r3, [r3]
 800a414:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a418:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a41c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	461a      	mov	r2, r3
 800a426:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a42a:	647b      	str	r3, [r7, #68]	; 0x44
 800a42c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a42e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a430:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a432:	e841 2300 	strex	r3, r2, [r1]
 800a436:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a438:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d1e4      	bne.n	800a408 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	3308      	adds	r3, #8
 800a444:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a448:	e853 3f00 	ldrex	r3, [r3]
 800a44c:	623b      	str	r3, [r7, #32]
   return(result);
 800a44e:	6a3b      	ldr	r3, [r7, #32]
 800a450:	f023 0301 	bic.w	r3, r3, #1
 800a454:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	3308      	adds	r3, #8
 800a45e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a462:	633a      	str	r2, [r7, #48]	; 0x30
 800a464:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a466:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a468:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a46a:	e841 2300 	strex	r3, r2, [r1]
 800a46e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a470:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a472:	2b00      	cmp	r3, #0
 800a474:	d1e3      	bne.n	800a43e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2220      	movs	r2, #32
 800a47a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	2200      	movs	r2, #0
 800a482:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2200      	movs	r2, #0
 800a488:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a490:	693b      	ldr	r3, [r7, #16]
 800a492:	e853 3f00 	ldrex	r3, [r3]
 800a496:	60fb      	str	r3, [r7, #12]
   return(result);
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	f023 0310 	bic.w	r3, r3, #16
 800a49e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	461a      	mov	r2, r3
 800a4a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a4ac:	61fb      	str	r3, [r7, #28]
 800a4ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4b0:	69b9      	ldr	r1, [r7, #24]
 800a4b2:	69fa      	ldr	r2, [r7, #28]
 800a4b4:	e841 2300 	strex	r3, r2, [r1]
 800a4b8:	617b      	str	r3, [r7, #20]
   return(result);
 800a4ba:	697b      	ldr	r3, [r7, #20]
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d1e4      	bne.n	800a48a <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2202      	movs	r2, #2
 800a4c4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a4c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a4ca:	4619      	mov	r1, r3
 800a4cc:	6878      	ldr	r0, [r7, #4]
 800a4ce:	f000 f85b 	bl	800a588 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a4d2:	e03f      	b.n	800a554 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800a4d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d00e      	beq.n	800a4fe <HAL_UART_IRQHandler+0x56a>
 800a4e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a4e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d008      	beq.n	800a4fe <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a4f4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f000 fd38 	bl	800af6c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800a4fc:	e02d      	b.n	800a55a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a4fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a506:	2b00      	cmp	r3, #0
 800a508:	d00e      	beq.n	800a528 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a50a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a50e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a512:	2b00      	cmp	r3, #0
 800a514:	d008      	beq.n	800a528 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d01c      	beq.n	800a558 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	4798      	blx	r3
    }
    return;
 800a526:	e017      	b.n	800a558 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a528:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a52c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a530:	2b00      	cmp	r3, #0
 800a532:	d012      	beq.n	800a55a <HAL_UART_IRQHandler+0x5c6>
 800a534:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a538:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d00c      	beq.n	800a55a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 800a540:	6878      	ldr	r0, [r7, #4]
 800a542:	f000 fce9 	bl	800af18 <UART_EndTransmit_IT>
    return;
 800a546:	e008      	b.n	800a55a <HAL_UART_IRQHandler+0x5c6>
      return;
 800a548:	bf00      	nop
 800a54a:	e006      	b.n	800a55a <HAL_UART_IRQHandler+0x5c6>
    return;
 800a54c:	bf00      	nop
 800a54e:	e004      	b.n	800a55a <HAL_UART_IRQHandler+0x5c6>
      return;
 800a550:	bf00      	nop
 800a552:	e002      	b.n	800a55a <HAL_UART_IRQHandler+0x5c6>
      return;
 800a554:	bf00      	nop
 800a556:	e000      	b.n	800a55a <HAL_UART_IRQHandler+0x5c6>
    return;
 800a558:	bf00      	nop
  }

}
 800a55a:	37e8      	adds	r7, #232	; 0xe8
 800a55c:	46bd      	mov	sp, r7
 800a55e:	bd80      	pop	{r7, pc}

0800a560 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a560:	b480      	push	{r7}
 800a562:	b083      	sub	sp, #12
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800a568:	bf00      	nop
 800a56a:	370c      	adds	r7, #12
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr

0800a574 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a574:	b480      	push	{r7}
 800a576:	b083      	sub	sp, #12
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a57c:	bf00      	nop
 800a57e:	370c      	adds	r7, #12
 800a580:	46bd      	mov	sp, r7
 800a582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a586:	4770      	bx	lr

0800a588 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a588:	b480      	push	{r7}
 800a58a:	b083      	sub	sp, #12
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
 800a590:	460b      	mov	r3, r1
 800a592:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a594:	bf00      	nop
 800a596:	370c      	adds	r7, #12
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr

0800a5a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b088      	sub	sp, #32
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	689a      	ldr	r2, [r3, #8]
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	691b      	ldr	r3, [r3, #16]
 800a5b4:	431a      	orrs	r2, r3
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	695b      	ldr	r3, [r3, #20]
 800a5ba:	431a      	orrs	r2, r3
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	69db      	ldr	r3, [r3, #28]
 800a5c0:	4313      	orrs	r3, r2
 800a5c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a5ce:	f023 030c 	bic.w	r3, r3, #12
 800a5d2:	687a      	ldr	r2, [r7, #4]
 800a5d4:	6812      	ldr	r2, [r2, #0]
 800a5d6:	6979      	ldr	r1, [r7, #20]
 800a5d8:	430b      	orrs	r3, r1
 800a5da:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	685b      	ldr	r3, [r3, #4]
 800a5e2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	68da      	ldr	r2, [r3, #12]
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	430a      	orrs	r2, r1
 800a5f0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	699b      	ldr	r3, [r3, #24]
 800a5f6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	6a1b      	ldr	r3, [r3, #32]
 800a5fc:	697a      	ldr	r2, [r7, #20]
 800a5fe:	4313      	orrs	r3, r2
 800a600:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	689b      	ldr	r3, [r3, #8]
 800a608:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	697a      	ldr	r2, [r7, #20]
 800a612:	430a      	orrs	r2, r1
 800a614:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	4aa7      	ldr	r2, [pc, #668]	; (800a8b8 <UART_SetConfig+0x318>)
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d120      	bne.n	800a662 <UART_SetConfig+0xc2>
 800a620:	4ba6      	ldr	r3, [pc, #664]	; (800a8bc <UART_SetConfig+0x31c>)
 800a622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a624:	f003 0303 	and.w	r3, r3, #3
 800a628:	2b03      	cmp	r3, #3
 800a62a:	d817      	bhi.n	800a65c <UART_SetConfig+0xbc>
 800a62c:	a201      	add	r2, pc, #4	; (adr r2, 800a634 <UART_SetConfig+0x94>)
 800a62e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a632:	bf00      	nop
 800a634:	0800a645 	.word	0x0800a645
 800a638:	0800a651 	.word	0x0800a651
 800a63c:	0800a657 	.word	0x0800a657
 800a640:	0800a64b 	.word	0x0800a64b
 800a644:	2301      	movs	r3, #1
 800a646:	77fb      	strb	r3, [r7, #31]
 800a648:	e0b5      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a64a:	2302      	movs	r3, #2
 800a64c:	77fb      	strb	r3, [r7, #31]
 800a64e:	e0b2      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a650:	2304      	movs	r3, #4
 800a652:	77fb      	strb	r3, [r7, #31]
 800a654:	e0af      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a656:	2308      	movs	r3, #8
 800a658:	77fb      	strb	r3, [r7, #31]
 800a65a:	e0ac      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a65c:	2310      	movs	r3, #16
 800a65e:	77fb      	strb	r3, [r7, #31]
 800a660:	e0a9      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	4a96      	ldr	r2, [pc, #600]	; (800a8c0 <UART_SetConfig+0x320>)
 800a668:	4293      	cmp	r3, r2
 800a66a:	d124      	bne.n	800a6b6 <UART_SetConfig+0x116>
 800a66c:	4b93      	ldr	r3, [pc, #588]	; (800a8bc <UART_SetConfig+0x31c>)
 800a66e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a670:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a674:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a678:	d011      	beq.n	800a69e <UART_SetConfig+0xfe>
 800a67a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a67e:	d817      	bhi.n	800a6b0 <UART_SetConfig+0x110>
 800a680:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a684:	d011      	beq.n	800a6aa <UART_SetConfig+0x10a>
 800a686:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800a68a:	d811      	bhi.n	800a6b0 <UART_SetConfig+0x110>
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d003      	beq.n	800a698 <UART_SetConfig+0xf8>
 800a690:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a694:	d006      	beq.n	800a6a4 <UART_SetConfig+0x104>
 800a696:	e00b      	b.n	800a6b0 <UART_SetConfig+0x110>
 800a698:	2300      	movs	r3, #0
 800a69a:	77fb      	strb	r3, [r7, #31]
 800a69c:	e08b      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a69e:	2302      	movs	r3, #2
 800a6a0:	77fb      	strb	r3, [r7, #31]
 800a6a2:	e088      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a6a4:	2304      	movs	r3, #4
 800a6a6:	77fb      	strb	r3, [r7, #31]
 800a6a8:	e085      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a6aa:	2308      	movs	r3, #8
 800a6ac:	77fb      	strb	r3, [r7, #31]
 800a6ae:	e082      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a6b0:	2310      	movs	r3, #16
 800a6b2:	77fb      	strb	r3, [r7, #31]
 800a6b4:	e07f      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	4a82      	ldr	r2, [pc, #520]	; (800a8c4 <UART_SetConfig+0x324>)
 800a6bc:	4293      	cmp	r3, r2
 800a6be:	d124      	bne.n	800a70a <UART_SetConfig+0x16a>
 800a6c0:	4b7e      	ldr	r3, [pc, #504]	; (800a8bc <UART_SetConfig+0x31c>)
 800a6c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6c4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 800a6c8:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a6cc:	d011      	beq.n	800a6f2 <UART_SetConfig+0x152>
 800a6ce:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800a6d2:	d817      	bhi.n	800a704 <UART_SetConfig+0x164>
 800a6d4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a6d8:	d011      	beq.n	800a6fe <UART_SetConfig+0x15e>
 800a6da:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800a6de:	d811      	bhi.n	800a704 <UART_SetConfig+0x164>
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d003      	beq.n	800a6ec <UART_SetConfig+0x14c>
 800a6e4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a6e8:	d006      	beq.n	800a6f8 <UART_SetConfig+0x158>
 800a6ea:	e00b      	b.n	800a704 <UART_SetConfig+0x164>
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	77fb      	strb	r3, [r7, #31]
 800a6f0:	e061      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a6f2:	2302      	movs	r3, #2
 800a6f4:	77fb      	strb	r3, [r7, #31]
 800a6f6:	e05e      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a6f8:	2304      	movs	r3, #4
 800a6fa:	77fb      	strb	r3, [r7, #31]
 800a6fc:	e05b      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a6fe:	2308      	movs	r3, #8
 800a700:	77fb      	strb	r3, [r7, #31]
 800a702:	e058      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a704:	2310      	movs	r3, #16
 800a706:	77fb      	strb	r3, [r7, #31]
 800a708:	e055      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4a6e      	ldr	r2, [pc, #440]	; (800a8c8 <UART_SetConfig+0x328>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d124      	bne.n	800a75e <UART_SetConfig+0x1be>
 800a714:	4b69      	ldr	r3, [pc, #420]	; (800a8bc <UART_SetConfig+0x31c>)
 800a716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a718:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800a71c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a720:	d011      	beq.n	800a746 <UART_SetConfig+0x1a6>
 800a722:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a726:	d817      	bhi.n	800a758 <UART_SetConfig+0x1b8>
 800a728:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a72c:	d011      	beq.n	800a752 <UART_SetConfig+0x1b2>
 800a72e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a732:	d811      	bhi.n	800a758 <UART_SetConfig+0x1b8>
 800a734:	2b00      	cmp	r3, #0
 800a736:	d003      	beq.n	800a740 <UART_SetConfig+0x1a0>
 800a738:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a73c:	d006      	beq.n	800a74c <UART_SetConfig+0x1ac>
 800a73e:	e00b      	b.n	800a758 <UART_SetConfig+0x1b8>
 800a740:	2300      	movs	r3, #0
 800a742:	77fb      	strb	r3, [r7, #31]
 800a744:	e037      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a746:	2302      	movs	r3, #2
 800a748:	77fb      	strb	r3, [r7, #31]
 800a74a:	e034      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a74c:	2304      	movs	r3, #4
 800a74e:	77fb      	strb	r3, [r7, #31]
 800a750:	e031      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a752:	2308      	movs	r3, #8
 800a754:	77fb      	strb	r3, [r7, #31]
 800a756:	e02e      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a758:	2310      	movs	r3, #16
 800a75a:	77fb      	strb	r3, [r7, #31]
 800a75c:	e02b      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	4a5a      	ldr	r2, [pc, #360]	; (800a8cc <UART_SetConfig+0x32c>)
 800a764:	4293      	cmp	r3, r2
 800a766:	d124      	bne.n	800a7b2 <UART_SetConfig+0x212>
 800a768:	4b54      	ldr	r3, [pc, #336]	; (800a8bc <UART_SetConfig+0x31c>)
 800a76a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a76c:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800a770:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a774:	d011      	beq.n	800a79a <UART_SetConfig+0x1fa>
 800a776:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a77a:	d817      	bhi.n	800a7ac <UART_SetConfig+0x20c>
 800a77c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a780:	d011      	beq.n	800a7a6 <UART_SetConfig+0x206>
 800a782:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a786:	d811      	bhi.n	800a7ac <UART_SetConfig+0x20c>
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d003      	beq.n	800a794 <UART_SetConfig+0x1f4>
 800a78c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a790:	d006      	beq.n	800a7a0 <UART_SetConfig+0x200>
 800a792:	e00b      	b.n	800a7ac <UART_SetConfig+0x20c>
 800a794:	2300      	movs	r3, #0
 800a796:	77fb      	strb	r3, [r7, #31]
 800a798:	e00d      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a79a:	2302      	movs	r3, #2
 800a79c:	77fb      	strb	r3, [r7, #31]
 800a79e:	e00a      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a7a0:	2304      	movs	r3, #4
 800a7a2:	77fb      	strb	r3, [r7, #31]
 800a7a4:	e007      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a7a6:	2308      	movs	r3, #8
 800a7a8:	77fb      	strb	r3, [r7, #31]
 800a7aa:	e004      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a7ac:	2310      	movs	r3, #16
 800a7ae:	77fb      	strb	r3, [r7, #31]
 800a7b0:	e001      	b.n	800a7b6 <UART_SetConfig+0x216>
 800a7b2:	2310      	movs	r3, #16
 800a7b4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	69db      	ldr	r3, [r3, #28]
 800a7ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7be:	d15b      	bne.n	800a878 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 800a7c0:	7ffb      	ldrb	r3, [r7, #31]
 800a7c2:	2b08      	cmp	r3, #8
 800a7c4:	d827      	bhi.n	800a816 <UART_SetConfig+0x276>
 800a7c6:	a201      	add	r2, pc, #4	; (adr r2, 800a7cc <UART_SetConfig+0x22c>)
 800a7c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7cc:	0800a7f1 	.word	0x0800a7f1
 800a7d0:	0800a7f9 	.word	0x0800a7f9
 800a7d4:	0800a801 	.word	0x0800a801
 800a7d8:	0800a817 	.word	0x0800a817
 800a7dc:	0800a807 	.word	0x0800a807
 800a7e0:	0800a817 	.word	0x0800a817
 800a7e4:	0800a817 	.word	0x0800a817
 800a7e8:	0800a817 	.word	0x0800a817
 800a7ec:	0800a80f 	.word	0x0800a80f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a7f0:	f7fd fc4a 	bl	8008088 <HAL_RCC_GetPCLK1Freq>
 800a7f4:	61b8      	str	r0, [r7, #24]
        break;
 800a7f6:	e013      	b.n	800a820 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a7f8:	f7fd fc68 	bl	80080cc <HAL_RCC_GetPCLK2Freq>
 800a7fc:	61b8      	str	r0, [r7, #24]
        break;
 800a7fe:	e00f      	b.n	800a820 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a800:	4b33      	ldr	r3, [pc, #204]	; (800a8d0 <UART_SetConfig+0x330>)
 800a802:	61bb      	str	r3, [r7, #24]
        break;
 800a804:	e00c      	b.n	800a820 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a806:	f7fd fbc9 	bl	8007f9c <HAL_RCC_GetSysClockFreq>
 800a80a:	61b8      	str	r0, [r7, #24]
        break;
 800a80c:	e008      	b.n	800a820 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a80e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a812:	61bb      	str	r3, [r7, #24]
        break;
 800a814:	e004      	b.n	800a820 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 800a816:	2300      	movs	r3, #0
 800a818:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a81a:	2301      	movs	r3, #1
 800a81c:	77bb      	strb	r3, [r7, #30]
        break;
 800a81e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a820:	69bb      	ldr	r3, [r7, #24]
 800a822:	2b00      	cmp	r3, #0
 800a824:	f000 8082 	beq.w	800a92c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a828:	69bb      	ldr	r3, [r7, #24]
 800a82a:	005a      	lsls	r2, r3, #1
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	685b      	ldr	r3, [r3, #4]
 800a830:	085b      	lsrs	r3, r3, #1
 800a832:	441a      	add	r2, r3
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	685b      	ldr	r3, [r3, #4]
 800a838:	fbb2 f3f3 	udiv	r3, r2, r3
 800a83c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	2b0f      	cmp	r3, #15
 800a842:	d916      	bls.n	800a872 <UART_SetConfig+0x2d2>
 800a844:	693b      	ldr	r3, [r7, #16]
 800a846:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a84a:	d212      	bcs.n	800a872 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a84c:	693b      	ldr	r3, [r7, #16]
 800a84e:	b29b      	uxth	r3, r3
 800a850:	f023 030f 	bic.w	r3, r3, #15
 800a854:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a856:	693b      	ldr	r3, [r7, #16]
 800a858:	085b      	lsrs	r3, r3, #1
 800a85a:	b29b      	uxth	r3, r3
 800a85c:	f003 0307 	and.w	r3, r3, #7
 800a860:	b29a      	uxth	r2, r3
 800a862:	89fb      	ldrh	r3, [r7, #14]
 800a864:	4313      	orrs	r3, r2
 800a866:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	89fa      	ldrh	r2, [r7, #14]
 800a86e:	60da      	str	r2, [r3, #12]
 800a870:	e05c      	b.n	800a92c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800a872:	2301      	movs	r3, #1
 800a874:	77bb      	strb	r3, [r7, #30]
 800a876:	e059      	b.n	800a92c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a878:	7ffb      	ldrb	r3, [r7, #31]
 800a87a:	2b08      	cmp	r3, #8
 800a87c:	d835      	bhi.n	800a8ea <UART_SetConfig+0x34a>
 800a87e:	a201      	add	r2, pc, #4	; (adr r2, 800a884 <UART_SetConfig+0x2e4>)
 800a880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a884:	0800a8a9 	.word	0x0800a8a9
 800a888:	0800a8b1 	.word	0x0800a8b1
 800a88c:	0800a8d5 	.word	0x0800a8d5
 800a890:	0800a8eb 	.word	0x0800a8eb
 800a894:	0800a8db 	.word	0x0800a8db
 800a898:	0800a8eb 	.word	0x0800a8eb
 800a89c:	0800a8eb 	.word	0x0800a8eb
 800a8a0:	0800a8eb 	.word	0x0800a8eb
 800a8a4:	0800a8e3 	.word	0x0800a8e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a8a8:	f7fd fbee 	bl	8008088 <HAL_RCC_GetPCLK1Freq>
 800a8ac:	61b8      	str	r0, [r7, #24]
        break;
 800a8ae:	e021      	b.n	800a8f4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a8b0:	f7fd fc0c 	bl	80080cc <HAL_RCC_GetPCLK2Freq>
 800a8b4:	61b8      	str	r0, [r7, #24]
        break;
 800a8b6:	e01d      	b.n	800a8f4 <UART_SetConfig+0x354>
 800a8b8:	40013800 	.word	0x40013800
 800a8bc:	40021000 	.word	0x40021000
 800a8c0:	40004400 	.word	0x40004400
 800a8c4:	40004800 	.word	0x40004800
 800a8c8:	40004c00 	.word	0x40004c00
 800a8cc:	40005000 	.word	0x40005000
 800a8d0:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a8d4:	4b1b      	ldr	r3, [pc, #108]	; (800a944 <UART_SetConfig+0x3a4>)
 800a8d6:	61bb      	str	r3, [r7, #24]
        break;
 800a8d8:	e00c      	b.n	800a8f4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a8da:	f7fd fb5f 	bl	8007f9c <HAL_RCC_GetSysClockFreq>
 800a8de:	61b8      	str	r0, [r7, #24]
        break;
 800a8e0:	e008      	b.n	800a8f4 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a8e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a8e6:	61bb      	str	r3, [r7, #24]
        break;
 800a8e8:	e004      	b.n	800a8f4 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800a8ea:	2300      	movs	r3, #0
 800a8ec:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	77bb      	strb	r3, [r7, #30]
        break;
 800a8f2:	bf00      	nop
    }

    if (pclk != 0U)
 800a8f4:	69bb      	ldr	r3, [r7, #24]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d018      	beq.n	800a92c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	685b      	ldr	r3, [r3, #4]
 800a8fe:	085a      	lsrs	r2, r3, #1
 800a900:	69bb      	ldr	r3, [r7, #24]
 800a902:	441a      	add	r2, r3
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	685b      	ldr	r3, [r3, #4]
 800a908:	fbb2 f3f3 	udiv	r3, r2, r3
 800a90c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a90e:	693b      	ldr	r3, [r7, #16]
 800a910:	2b0f      	cmp	r3, #15
 800a912:	d909      	bls.n	800a928 <UART_SetConfig+0x388>
 800a914:	693b      	ldr	r3, [r7, #16]
 800a916:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a91a:	d205      	bcs.n	800a928 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a91c:	693b      	ldr	r3, [r7, #16]
 800a91e:	b29a      	uxth	r2, r3
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	60da      	str	r2, [r3, #12]
 800a926:	e001      	b.n	800a92c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800a928:	2301      	movs	r3, #1
 800a92a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	2200      	movs	r2, #0
 800a930:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	2200      	movs	r2, #0
 800a936:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800a938:	7fbb      	ldrb	r3, [r7, #30]
}
 800a93a:	4618      	mov	r0, r3
 800a93c:	3720      	adds	r7, #32
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}
 800a942:	bf00      	nop
 800a944:	007a1200 	.word	0x007a1200

0800a948 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a948:	b480      	push	{r7}
 800a94a:	b083      	sub	sp, #12
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a954:	f003 0301 	and.w	r3, r3, #1
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d00a      	beq.n	800a972 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	685b      	ldr	r3, [r3, #4]
 800a962:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	430a      	orrs	r2, r1
 800a970:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a976:	f003 0302 	and.w	r3, r3, #2
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d00a      	beq.n	800a994 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	685b      	ldr	r3, [r3, #4]
 800a984:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	430a      	orrs	r2, r1
 800a992:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a998:	f003 0304 	and.w	r3, r3, #4
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d00a      	beq.n	800a9b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	685b      	ldr	r3, [r3, #4]
 800a9a6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	430a      	orrs	r2, r1
 800a9b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9ba:	f003 0308 	and.w	r3, r3, #8
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d00a      	beq.n	800a9d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	685b      	ldr	r3, [r3, #4]
 800a9c8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	430a      	orrs	r2, r1
 800a9d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9dc:	f003 0310 	and.w	r3, r3, #16
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d00a      	beq.n	800a9fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	689b      	ldr	r3, [r3, #8]
 800a9ea:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	430a      	orrs	r2, r1
 800a9f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9fe:	f003 0320 	and.w	r3, r3, #32
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d00a      	beq.n	800aa1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	689b      	ldr	r3, [r3, #8]
 800aa0c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	430a      	orrs	r2, r1
 800aa1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa24:	2b00      	cmp	r3, #0
 800aa26:	d01a      	beq.n	800aa5e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	685b      	ldr	r3, [r3, #4]
 800aa2e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	430a      	orrs	r2, r1
 800aa3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800aa46:	d10a      	bne.n	800aa5e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	685b      	ldr	r3, [r3, #4]
 800aa4e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	430a      	orrs	r2, r1
 800aa5c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d00a      	beq.n	800aa80 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	685b      	ldr	r3, [r3, #4]
 800aa70:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	430a      	orrs	r2, r1
 800aa7e:	605a      	str	r2, [r3, #4]
  }
}
 800aa80:	bf00      	nop
 800aa82:	370c      	adds	r7, #12
 800aa84:	46bd      	mov	sp, r7
 800aa86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8a:	4770      	bx	lr

0800aa8c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b098      	sub	sp, #96	; 0x60
 800aa90:	af02      	add	r7, sp, #8
 800aa92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	2200      	movs	r2, #0
 800aa98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800aa9c:	f7f9 fcf2 	bl	8004484 <HAL_GetTick>
 800aaa0:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	f003 0308 	and.w	r3, r3, #8
 800aaac:	2b08      	cmp	r3, #8
 800aaae:	d12e      	bne.n	800ab0e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800aab0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800aab4:	9300      	str	r3, [sp, #0]
 800aab6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aab8:	2200      	movs	r2, #0
 800aaba:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800aabe:	6878      	ldr	r0, [r7, #4]
 800aac0:	f000 f88c 	bl	800abdc <UART_WaitOnFlagUntilTimeout>
 800aac4:	4603      	mov	r3, r0
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d021      	beq.n	800ab0e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aad2:	e853 3f00 	ldrex	r3, [r3]
 800aad6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800aad8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aada:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aade:	653b      	str	r3, [r7, #80]	; 0x50
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	461a      	mov	r2, r3
 800aae6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aae8:	647b      	str	r3, [r7, #68]	; 0x44
 800aaea:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaec:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800aaee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800aaf0:	e841 2300 	strex	r3, r2, [r1]
 800aaf4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800aaf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d1e6      	bne.n	800aaca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	2220      	movs	r2, #32
 800ab00:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	2200      	movs	r2, #0
 800ab06:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ab0a:	2303      	movs	r3, #3
 800ab0c:	e062      	b.n	800abd4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	f003 0304 	and.w	r3, r3, #4
 800ab18:	2b04      	cmp	r3, #4
 800ab1a:	d149      	bne.n	800abb0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ab1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800ab20:	9300      	str	r3, [sp, #0]
 800ab22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ab24:	2200      	movs	r2, #0
 800ab26:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	f000 f856 	bl	800abdc <UART_WaitOnFlagUntilTimeout>
 800ab30:	4603      	mov	r3, r0
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	d03c      	beq.n	800abb0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab3e:	e853 3f00 	ldrex	r3, [r3]
 800ab42:	623b      	str	r3, [r7, #32]
   return(result);
 800ab44:	6a3b      	ldr	r3, [r7, #32]
 800ab46:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ab4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	461a      	mov	r2, r3
 800ab52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ab54:	633b      	str	r3, [r7, #48]	; 0x30
 800ab56:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab58:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ab5a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab5c:	e841 2300 	strex	r3, r2, [r1]
 800ab60:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ab62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d1e6      	bne.n	800ab36 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	3308      	adds	r3, #8
 800ab6e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	e853 3f00 	ldrex	r3, [r3]
 800ab76:	60fb      	str	r3, [r7, #12]
   return(result);
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f023 0301 	bic.w	r3, r3, #1
 800ab7e:	64bb      	str	r3, [r7, #72]	; 0x48
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	3308      	adds	r3, #8
 800ab86:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ab88:	61fa      	str	r2, [r7, #28]
 800ab8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab8c:	69b9      	ldr	r1, [r7, #24]
 800ab8e:	69fa      	ldr	r2, [r7, #28]
 800ab90:	e841 2300 	strex	r3, r2, [r1]
 800ab94:	617b      	str	r3, [r7, #20]
   return(result);
 800ab96:	697b      	ldr	r3, [r7, #20]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d1e5      	bne.n	800ab68 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	2220      	movs	r2, #32
 800aba0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	2200      	movs	r2, #0
 800aba8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800abac:	2303      	movs	r3, #3
 800abae:	e011      	b.n	800abd4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2220      	movs	r2, #32
 800abb4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2220      	movs	r2, #32
 800abba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	2200      	movs	r2, #0
 800abc2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2200      	movs	r2, #0
 800abc8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2200      	movs	r2, #0
 800abce:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800abd2:	2300      	movs	r3, #0
}
 800abd4:	4618      	mov	r0, r3
 800abd6:	3758      	adds	r7, #88	; 0x58
 800abd8:	46bd      	mov	sp, r7
 800abda:	bd80      	pop	{r7, pc}

0800abdc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	b084      	sub	sp, #16
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	60f8      	str	r0, [r7, #12]
 800abe4:	60b9      	str	r1, [r7, #8]
 800abe6:	603b      	str	r3, [r7, #0]
 800abe8:	4613      	mov	r3, r2
 800abea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800abec:	e049      	b.n	800ac82 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800abee:	69bb      	ldr	r3, [r7, #24]
 800abf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abf4:	d045      	beq.n	800ac82 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800abf6:	f7f9 fc45 	bl	8004484 <HAL_GetTick>
 800abfa:	4602      	mov	r2, r0
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	1ad3      	subs	r3, r2, r3
 800ac00:	69ba      	ldr	r2, [r7, #24]
 800ac02:	429a      	cmp	r2, r3
 800ac04:	d302      	bcc.n	800ac0c <UART_WaitOnFlagUntilTimeout+0x30>
 800ac06:	69bb      	ldr	r3, [r7, #24]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d101      	bne.n	800ac10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ac0c:	2303      	movs	r3, #3
 800ac0e:	e048      	b.n	800aca2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	f003 0304 	and.w	r3, r3, #4
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d031      	beq.n	800ac82 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	69db      	ldr	r3, [r3, #28]
 800ac24:	f003 0308 	and.w	r3, r3, #8
 800ac28:	2b08      	cmp	r3, #8
 800ac2a:	d110      	bne.n	800ac4e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	681b      	ldr	r3, [r3, #0]
 800ac30:	2208      	movs	r2, #8
 800ac32:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800ac34:	68f8      	ldr	r0, [r7, #12]
 800ac36:	f000 f85e 	bl	800acf6 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	2208      	movs	r2, #8
 800ac3e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	2200      	movs	r2, #0
 800ac46:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800ac4a:	2301      	movs	r3, #1
 800ac4c:	e029      	b.n	800aca2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	69db      	ldr	r3, [r3, #28]
 800ac54:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ac58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ac5c:	d111      	bne.n	800ac82 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ac66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ac68:	68f8      	ldr	r0, [r7, #12]
 800ac6a:	f000 f844 	bl	800acf6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	2220      	movs	r2, #32
 800ac72:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800ac7e:	2303      	movs	r3, #3
 800ac80:	e00f      	b.n	800aca2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	69da      	ldr	r2, [r3, #28]
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	4013      	ands	r3, r2
 800ac8c:	68ba      	ldr	r2, [r7, #8]
 800ac8e:	429a      	cmp	r2, r3
 800ac90:	bf0c      	ite	eq
 800ac92:	2301      	moveq	r3, #1
 800ac94:	2300      	movne	r3, #0
 800ac96:	b2db      	uxtb	r3, r3
 800ac98:	461a      	mov	r2, r3
 800ac9a:	79fb      	ldrb	r3, [r7, #7]
 800ac9c:	429a      	cmp	r2, r3
 800ac9e:	d0a6      	beq.n	800abee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aca0:	2300      	movs	r3, #0
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3710      	adds	r7, #16
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}

0800acaa <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800acaa:	b480      	push	{r7}
 800acac:	b089      	sub	sp, #36	; 0x24
 800acae:	af00      	add	r7, sp, #0
 800acb0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	e853 3f00 	ldrex	r3, [r3]
 800acbe:	60bb      	str	r3, [r7, #8]
   return(result);
 800acc0:	68bb      	ldr	r3, [r7, #8]
 800acc2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800acc6:	61fb      	str	r3, [r7, #28]
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	461a      	mov	r2, r3
 800acce:	69fb      	ldr	r3, [r7, #28]
 800acd0:	61bb      	str	r3, [r7, #24]
 800acd2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acd4:	6979      	ldr	r1, [r7, #20]
 800acd6:	69ba      	ldr	r2, [r7, #24]
 800acd8:	e841 2300 	strex	r3, r2, [r1]
 800acdc:	613b      	str	r3, [r7, #16]
   return(result);
 800acde:	693b      	ldr	r3, [r7, #16]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d1e6      	bne.n	800acb2 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2220      	movs	r2, #32
 800ace8:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800acea:	bf00      	nop
 800acec:	3724      	adds	r7, #36	; 0x24
 800acee:	46bd      	mov	sp, r7
 800acf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf4:	4770      	bx	lr

0800acf6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800acf6:	b480      	push	{r7}
 800acf8:	b095      	sub	sp, #84	; 0x54
 800acfa:	af00      	add	r7, sp, #0
 800acfc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad06:	e853 3f00 	ldrex	r3, [r3]
 800ad0a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800ad0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad0e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ad12:	64fb      	str	r3, [r7, #76]	; 0x4c
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	461a      	mov	r2, r3
 800ad1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ad1c:	643b      	str	r3, [r7, #64]	; 0x40
 800ad1e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad20:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ad22:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800ad24:	e841 2300 	strex	r3, r2, [r1]
 800ad28:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ad2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d1e6      	bne.n	800acfe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	3308      	adds	r3, #8
 800ad36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad38:	6a3b      	ldr	r3, [r7, #32]
 800ad3a:	e853 3f00 	ldrex	r3, [r3]
 800ad3e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ad40:	69fb      	ldr	r3, [r7, #28]
 800ad42:	f023 0301 	bic.w	r3, r3, #1
 800ad46:	64bb      	str	r3, [r7, #72]	; 0x48
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	3308      	adds	r3, #8
 800ad4e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ad50:	62fa      	str	r2, [r7, #44]	; 0x2c
 800ad52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ad56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ad58:	e841 2300 	strex	r3, r2, [r1]
 800ad5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ad5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d1e5      	bne.n	800ad30 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad68:	2b01      	cmp	r3, #1
 800ad6a:	d118      	bne.n	800ad9e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	e853 3f00 	ldrex	r3, [r3]
 800ad78:	60bb      	str	r3, [r7, #8]
   return(result);
 800ad7a:	68bb      	ldr	r3, [r7, #8]
 800ad7c:	f023 0310 	bic.w	r3, r3, #16
 800ad80:	647b      	str	r3, [r7, #68]	; 0x44
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	461a      	mov	r2, r3
 800ad88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ad8a:	61bb      	str	r3, [r7, #24]
 800ad8c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad8e:	6979      	ldr	r1, [r7, #20]
 800ad90:	69ba      	ldr	r2, [r7, #24]
 800ad92:	e841 2300 	strex	r3, r2, [r1]
 800ad96:	613b      	str	r3, [r7, #16]
   return(result);
 800ad98:	693b      	ldr	r3, [r7, #16]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d1e6      	bne.n	800ad6c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	2220      	movs	r2, #32
 800ada2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	2200      	movs	r2, #0
 800adaa:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	2200      	movs	r2, #0
 800adb0:	669a      	str	r2, [r3, #104]	; 0x68
}
 800adb2:	bf00      	nop
 800adb4:	3754      	adds	r7, #84	; 0x54
 800adb6:	46bd      	mov	sp, r7
 800adb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adbc:	4770      	bx	lr

0800adbe <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800adbe:	b580      	push	{r7, lr}
 800adc0:	b090      	sub	sp, #64	; 0x40
 800adc2:	af00      	add	r7, sp, #0
 800adc4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adca:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	699b      	ldr	r3, [r3, #24]
 800add0:	2b20      	cmp	r3, #32
 800add2:	d037      	beq.n	800ae44 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 800add4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800add6:	2200      	movs	r2, #0
 800add8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800addc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	3308      	adds	r3, #8
 800ade2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ade4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ade6:	e853 3f00 	ldrex	r3, [r3]
 800adea:	623b      	str	r3, [r7, #32]
   return(result);
 800adec:	6a3b      	ldr	r3, [r7, #32]
 800adee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800adf2:	63bb      	str	r3, [r7, #56]	; 0x38
 800adf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	3308      	adds	r3, #8
 800adfa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800adfc:	633a      	str	r2, [r7, #48]	; 0x30
 800adfe:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae00:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ae02:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae04:	e841 2300 	strex	r3, r2, [r1]
 800ae08:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ae0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d1e5      	bne.n	800addc <UART_DMATransmitCplt+0x1e>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ae10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae16:	693b      	ldr	r3, [r7, #16]
 800ae18:	e853 3f00 	ldrex	r3, [r3]
 800ae1c:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae24:	637b      	str	r3, [r7, #52]	; 0x34
 800ae26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	461a      	mov	r2, r3
 800ae2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ae2e:	61fb      	str	r3, [r7, #28]
 800ae30:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae32:	69b9      	ldr	r1, [r7, #24]
 800ae34:	69fa      	ldr	r2, [r7, #28]
 800ae36:	e841 2300 	strex	r3, r2, [r1]
 800ae3a:	617b      	str	r3, [r7, #20]
   return(result);
 800ae3c:	697b      	ldr	r3, [r7, #20]
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	d1e6      	bne.n	800ae10 <UART_DMATransmitCplt+0x52>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ae42:	e002      	b.n	800ae4a <UART_DMATransmitCplt+0x8c>
    HAL_UART_TxCpltCallback(huart);
 800ae44:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800ae46:	f7f9 f98b 	bl	8004160 <HAL_UART_TxCpltCallback>
}
 800ae4a:	bf00      	nop
 800ae4c:	3740      	adds	r7, #64	; 0x40
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bd80      	pop	{r7, pc}

0800ae52 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ae52:	b580      	push	{r7, lr}
 800ae54:	b084      	sub	sp, #16
 800ae56:	af00      	add	r7, sp, #0
 800ae58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae5e:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800ae60:	68f8      	ldr	r0, [r7, #12]
 800ae62:	f7ff fb7d 	bl	800a560 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ae66:	bf00      	nop
 800ae68:	3710      	adds	r7, #16
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}

0800ae6e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ae6e:	b580      	push	{r7, lr}
 800ae70:	b086      	sub	sp, #24
 800ae72:	af00      	add	r7, sp, #0
 800ae74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae7a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ae80:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ae88:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ae8a:	697b      	ldr	r3, [r7, #20]
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	689b      	ldr	r3, [r3, #8]
 800ae90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ae94:	2b80      	cmp	r3, #128	; 0x80
 800ae96:	d109      	bne.n	800aeac <UART_DMAError+0x3e>
 800ae98:	693b      	ldr	r3, [r7, #16]
 800ae9a:	2b21      	cmp	r3, #33	; 0x21
 800ae9c:	d106      	bne.n	800aeac <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ae9e:	697b      	ldr	r3, [r7, #20]
 800aea0:	2200      	movs	r2, #0
 800aea2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800aea6:	6978      	ldr	r0, [r7, #20]
 800aea8:	f7ff feff 	bl	800acaa <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800aeac:	697b      	ldr	r3, [r7, #20]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	689b      	ldr	r3, [r3, #8]
 800aeb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aeb6:	2b40      	cmp	r3, #64	; 0x40
 800aeb8:	d109      	bne.n	800aece <UART_DMAError+0x60>
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	2b22      	cmp	r3, #34	; 0x22
 800aebe:	d106      	bne.n	800aece <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800aec0:	697b      	ldr	r3, [r7, #20]
 800aec2:	2200      	movs	r2, #0
 800aec4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800aec8:	6978      	ldr	r0, [r7, #20]
 800aeca:	f7ff ff14 	bl	800acf6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800aece:	697b      	ldr	r3, [r7, #20]
 800aed0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800aed4:	f043 0210 	orr.w	r2, r3, #16
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aede:	6978      	ldr	r0, [r7, #20]
 800aee0:	f7ff fb48 	bl	800a574 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aee4:	bf00      	nop
 800aee6:	3718      	adds	r7, #24
 800aee8:	46bd      	mov	sp, r7
 800aeea:	bd80      	pop	{r7, pc}

0800aeec <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aeec:	b580      	push	{r7, lr}
 800aeee:	b084      	sub	sp, #16
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aef8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	2200      	movs	r2, #0
 800aefe:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	2200      	movs	r2, #0
 800af06:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800af0a:	68f8      	ldr	r0, [r7, #12]
 800af0c:	f7ff fb32 	bl	800a574 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af10:	bf00      	nop
 800af12:	3710      	adds	r7, #16
 800af14:	46bd      	mov	sp, r7
 800af16:	bd80      	pop	{r7, pc}

0800af18 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b088      	sub	sp, #32
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	e853 3f00 	ldrex	r3, [r3]
 800af2c:	60bb      	str	r3, [r7, #8]
   return(result);
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800af34:	61fb      	str	r3, [r7, #28]
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	461a      	mov	r2, r3
 800af3c:	69fb      	ldr	r3, [r7, #28]
 800af3e:	61bb      	str	r3, [r7, #24]
 800af40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af42:	6979      	ldr	r1, [r7, #20]
 800af44:	69ba      	ldr	r2, [r7, #24]
 800af46:	e841 2300 	strex	r3, r2, [r1]
 800af4a:	613b      	str	r3, [r7, #16]
   return(result);
 800af4c:	693b      	ldr	r3, [r7, #16]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d1e6      	bne.n	800af20 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2220      	movs	r2, #32
 800af56:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2200      	movs	r2, #0
 800af5c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800af5e:	6878      	ldr	r0, [r7, #4]
 800af60:	f7f9 f8fe 	bl	8004160 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af64:	bf00      	nop
 800af66:	3720      	adds	r7, #32
 800af68:	46bd      	mov	sp, r7
 800af6a:	bd80      	pop	{r7, pc}

0800af6c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800af6c:	b480      	push	{r7}
 800af6e:	b083      	sub	sp, #12
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800af74:	bf00      	nop
 800af76:	370c      	adds	r7, #12
 800af78:	46bd      	mov	sp, r7
 800af7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af7e:	4770      	bx	lr

0800af80 <__cvt>:
 800af80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af84:	ec55 4b10 	vmov	r4, r5, d0
 800af88:	2d00      	cmp	r5, #0
 800af8a:	460e      	mov	r6, r1
 800af8c:	4619      	mov	r1, r3
 800af8e:	462b      	mov	r3, r5
 800af90:	bfbb      	ittet	lt
 800af92:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800af96:	461d      	movlt	r5, r3
 800af98:	2300      	movge	r3, #0
 800af9a:	232d      	movlt	r3, #45	; 0x2d
 800af9c:	700b      	strb	r3, [r1, #0]
 800af9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800afa0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800afa4:	4691      	mov	r9, r2
 800afa6:	f023 0820 	bic.w	r8, r3, #32
 800afaa:	bfbc      	itt	lt
 800afac:	4622      	movlt	r2, r4
 800afae:	4614      	movlt	r4, r2
 800afb0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800afb4:	d005      	beq.n	800afc2 <__cvt+0x42>
 800afb6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800afba:	d100      	bne.n	800afbe <__cvt+0x3e>
 800afbc:	3601      	adds	r6, #1
 800afbe:	2102      	movs	r1, #2
 800afc0:	e000      	b.n	800afc4 <__cvt+0x44>
 800afc2:	2103      	movs	r1, #3
 800afc4:	ab03      	add	r3, sp, #12
 800afc6:	9301      	str	r3, [sp, #4]
 800afc8:	ab02      	add	r3, sp, #8
 800afca:	9300      	str	r3, [sp, #0]
 800afcc:	ec45 4b10 	vmov	d0, r4, r5
 800afd0:	4653      	mov	r3, sl
 800afd2:	4632      	mov	r2, r6
 800afd4:	f000 ff0c 	bl	800bdf0 <_dtoa_r>
 800afd8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800afdc:	4607      	mov	r7, r0
 800afde:	d102      	bne.n	800afe6 <__cvt+0x66>
 800afe0:	f019 0f01 	tst.w	r9, #1
 800afe4:	d022      	beq.n	800b02c <__cvt+0xac>
 800afe6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800afea:	eb07 0906 	add.w	r9, r7, r6
 800afee:	d110      	bne.n	800b012 <__cvt+0x92>
 800aff0:	783b      	ldrb	r3, [r7, #0]
 800aff2:	2b30      	cmp	r3, #48	; 0x30
 800aff4:	d10a      	bne.n	800b00c <__cvt+0x8c>
 800aff6:	2200      	movs	r2, #0
 800aff8:	2300      	movs	r3, #0
 800affa:	4620      	mov	r0, r4
 800affc:	4629      	mov	r1, r5
 800affe:	f7f5 fd63 	bl	8000ac8 <__aeabi_dcmpeq>
 800b002:	b918      	cbnz	r0, 800b00c <__cvt+0x8c>
 800b004:	f1c6 0601 	rsb	r6, r6, #1
 800b008:	f8ca 6000 	str.w	r6, [sl]
 800b00c:	f8da 3000 	ldr.w	r3, [sl]
 800b010:	4499      	add	r9, r3
 800b012:	2200      	movs	r2, #0
 800b014:	2300      	movs	r3, #0
 800b016:	4620      	mov	r0, r4
 800b018:	4629      	mov	r1, r5
 800b01a:	f7f5 fd55 	bl	8000ac8 <__aeabi_dcmpeq>
 800b01e:	b108      	cbz	r0, 800b024 <__cvt+0xa4>
 800b020:	f8cd 900c 	str.w	r9, [sp, #12]
 800b024:	2230      	movs	r2, #48	; 0x30
 800b026:	9b03      	ldr	r3, [sp, #12]
 800b028:	454b      	cmp	r3, r9
 800b02a:	d307      	bcc.n	800b03c <__cvt+0xbc>
 800b02c:	9b03      	ldr	r3, [sp, #12]
 800b02e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b030:	1bdb      	subs	r3, r3, r7
 800b032:	4638      	mov	r0, r7
 800b034:	6013      	str	r3, [r2, #0]
 800b036:	b004      	add	sp, #16
 800b038:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b03c:	1c59      	adds	r1, r3, #1
 800b03e:	9103      	str	r1, [sp, #12]
 800b040:	701a      	strb	r2, [r3, #0]
 800b042:	e7f0      	b.n	800b026 <__cvt+0xa6>

0800b044 <__exponent>:
 800b044:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b046:	4603      	mov	r3, r0
 800b048:	2900      	cmp	r1, #0
 800b04a:	bfb8      	it	lt
 800b04c:	4249      	neglt	r1, r1
 800b04e:	f803 2b02 	strb.w	r2, [r3], #2
 800b052:	bfb4      	ite	lt
 800b054:	222d      	movlt	r2, #45	; 0x2d
 800b056:	222b      	movge	r2, #43	; 0x2b
 800b058:	2909      	cmp	r1, #9
 800b05a:	7042      	strb	r2, [r0, #1]
 800b05c:	dd2a      	ble.n	800b0b4 <__exponent+0x70>
 800b05e:	f10d 0207 	add.w	r2, sp, #7
 800b062:	4617      	mov	r7, r2
 800b064:	260a      	movs	r6, #10
 800b066:	4694      	mov	ip, r2
 800b068:	fb91 f5f6 	sdiv	r5, r1, r6
 800b06c:	fb06 1415 	mls	r4, r6, r5, r1
 800b070:	3430      	adds	r4, #48	; 0x30
 800b072:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b076:	460c      	mov	r4, r1
 800b078:	2c63      	cmp	r4, #99	; 0x63
 800b07a:	f102 32ff 	add.w	r2, r2, #4294967295
 800b07e:	4629      	mov	r1, r5
 800b080:	dcf1      	bgt.n	800b066 <__exponent+0x22>
 800b082:	3130      	adds	r1, #48	; 0x30
 800b084:	f1ac 0402 	sub.w	r4, ip, #2
 800b088:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b08c:	1c41      	adds	r1, r0, #1
 800b08e:	4622      	mov	r2, r4
 800b090:	42ba      	cmp	r2, r7
 800b092:	d30a      	bcc.n	800b0aa <__exponent+0x66>
 800b094:	f10d 0209 	add.w	r2, sp, #9
 800b098:	eba2 020c 	sub.w	r2, r2, ip
 800b09c:	42bc      	cmp	r4, r7
 800b09e:	bf88      	it	hi
 800b0a0:	2200      	movhi	r2, #0
 800b0a2:	4413      	add	r3, r2
 800b0a4:	1a18      	subs	r0, r3, r0
 800b0a6:	b003      	add	sp, #12
 800b0a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0aa:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b0ae:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b0b2:	e7ed      	b.n	800b090 <__exponent+0x4c>
 800b0b4:	2330      	movs	r3, #48	; 0x30
 800b0b6:	3130      	adds	r1, #48	; 0x30
 800b0b8:	7083      	strb	r3, [r0, #2]
 800b0ba:	70c1      	strb	r1, [r0, #3]
 800b0bc:	1d03      	adds	r3, r0, #4
 800b0be:	e7f1      	b.n	800b0a4 <__exponent+0x60>

0800b0c0 <_printf_float>:
 800b0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0c4:	ed2d 8b02 	vpush	{d8}
 800b0c8:	b08d      	sub	sp, #52	; 0x34
 800b0ca:	460c      	mov	r4, r1
 800b0cc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b0d0:	4616      	mov	r6, r2
 800b0d2:	461f      	mov	r7, r3
 800b0d4:	4605      	mov	r5, r0
 800b0d6:	f000 fd8b 	bl	800bbf0 <_localeconv_r>
 800b0da:	f8d0 a000 	ldr.w	sl, [r0]
 800b0de:	4650      	mov	r0, sl
 800b0e0:	f7f5 f8c6 	bl	8000270 <strlen>
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	930a      	str	r3, [sp, #40]	; 0x28
 800b0e8:	6823      	ldr	r3, [r4, #0]
 800b0ea:	9305      	str	r3, [sp, #20]
 800b0ec:	f8d8 3000 	ldr.w	r3, [r8]
 800b0f0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b0f4:	3307      	adds	r3, #7
 800b0f6:	f023 0307 	bic.w	r3, r3, #7
 800b0fa:	f103 0208 	add.w	r2, r3, #8
 800b0fe:	f8c8 2000 	str.w	r2, [r8]
 800b102:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b106:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b10a:	9307      	str	r3, [sp, #28]
 800b10c:	f8cd 8018 	str.w	r8, [sp, #24]
 800b110:	ee08 0a10 	vmov	s16, r0
 800b114:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b118:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b11c:	4b9e      	ldr	r3, [pc, #632]	; (800b398 <_printf_float+0x2d8>)
 800b11e:	f04f 32ff 	mov.w	r2, #4294967295
 800b122:	f7f5 fd03 	bl	8000b2c <__aeabi_dcmpun>
 800b126:	bb88      	cbnz	r0, 800b18c <_printf_float+0xcc>
 800b128:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b12c:	4b9a      	ldr	r3, [pc, #616]	; (800b398 <_printf_float+0x2d8>)
 800b12e:	f04f 32ff 	mov.w	r2, #4294967295
 800b132:	f7f5 fcdd 	bl	8000af0 <__aeabi_dcmple>
 800b136:	bb48      	cbnz	r0, 800b18c <_printf_float+0xcc>
 800b138:	2200      	movs	r2, #0
 800b13a:	2300      	movs	r3, #0
 800b13c:	4640      	mov	r0, r8
 800b13e:	4649      	mov	r1, r9
 800b140:	f7f5 fccc 	bl	8000adc <__aeabi_dcmplt>
 800b144:	b110      	cbz	r0, 800b14c <_printf_float+0x8c>
 800b146:	232d      	movs	r3, #45	; 0x2d
 800b148:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b14c:	4a93      	ldr	r2, [pc, #588]	; (800b39c <_printf_float+0x2dc>)
 800b14e:	4b94      	ldr	r3, [pc, #592]	; (800b3a0 <_printf_float+0x2e0>)
 800b150:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b154:	bf94      	ite	ls
 800b156:	4690      	movls	r8, r2
 800b158:	4698      	movhi	r8, r3
 800b15a:	2303      	movs	r3, #3
 800b15c:	6123      	str	r3, [r4, #16]
 800b15e:	9b05      	ldr	r3, [sp, #20]
 800b160:	f023 0304 	bic.w	r3, r3, #4
 800b164:	6023      	str	r3, [r4, #0]
 800b166:	f04f 0900 	mov.w	r9, #0
 800b16a:	9700      	str	r7, [sp, #0]
 800b16c:	4633      	mov	r3, r6
 800b16e:	aa0b      	add	r2, sp, #44	; 0x2c
 800b170:	4621      	mov	r1, r4
 800b172:	4628      	mov	r0, r5
 800b174:	f000 f9da 	bl	800b52c <_printf_common>
 800b178:	3001      	adds	r0, #1
 800b17a:	f040 8090 	bne.w	800b29e <_printf_float+0x1de>
 800b17e:	f04f 30ff 	mov.w	r0, #4294967295
 800b182:	b00d      	add	sp, #52	; 0x34
 800b184:	ecbd 8b02 	vpop	{d8}
 800b188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b18c:	4642      	mov	r2, r8
 800b18e:	464b      	mov	r3, r9
 800b190:	4640      	mov	r0, r8
 800b192:	4649      	mov	r1, r9
 800b194:	f7f5 fcca 	bl	8000b2c <__aeabi_dcmpun>
 800b198:	b140      	cbz	r0, 800b1ac <_printf_float+0xec>
 800b19a:	464b      	mov	r3, r9
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	bfbc      	itt	lt
 800b1a0:	232d      	movlt	r3, #45	; 0x2d
 800b1a2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b1a6:	4a7f      	ldr	r2, [pc, #508]	; (800b3a4 <_printf_float+0x2e4>)
 800b1a8:	4b7f      	ldr	r3, [pc, #508]	; (800b3a8 <_printf_float+0x2e8>)
 800b1aa:	e7d1      	b.n	800b150 <_printf_float+0x90>
 800b1ac:	6863      	ldr	r3, [r4, #4]
 800b1ae:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b1b2:	9206      	str	r2, [sp, #24]
 800b1b4:	1c5a      	adds	r2, r3, #1
 800b1b6:	d13f      	bne.n	800b238 <_printf_float+0x178>
 800b1b8:	2306      	movs	r3, #6
 800b1ba:	6063      	str	r3, [r4, #4]
 800b1bc:	9b05      	ldr	r3, [sp, #20]
 800b1be:	6861      	ldr	r1, [r4, #4]
 800b1c0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b1c4:	2300      	movs	r3, #0
 800b1c6:	9303      	str	r3, [sp, #12]
 800b1c8:	ab0a      	add	r3, sp, #40	; 0x28
 800b1ca:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b1ce:	ab09      	add	r3, sp, #36	; 0x24
 800b1d0:	ec49 8b10 	vmov	d0, r8, r9
 800b1d4:	9300      	str	r3, [sp, #0]
 800b1d6:	6022      	str	r2, [r4, #0]
 800b1d8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b1dc:	4628      	mov	r0, r5
 800b1de:	f7ff fecf 	bl	800af80 <__cvt>
 800b1e2:	9b06      	ldr	r3, [sp, #24]
 800b1e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b1e6:	2b47      	cmp	r3, #71	; 0x47
 800b1e8:	4680      	mov	r8, r0
 800b1ea:	d108      	bne.n	800b1fe <_printf_float+0x13e>
 800b1ec:	1cc8      	adds	r0, r1, #3
 800b1ee:	db02      	blt.n	800b1f6 <_printf_float+0x136>
 800b1f0:	6863      	ldr	r3, [r4, #4]
 800b1f2:	4299      	cmp	r1, r3
 800b1f4:	dd41      	ble.n	800b27a <_printf_float+0x1ba>
 800b1f6:	f1ab 0302 	sub.w	r3, fp, #2
 800b1fa:	fa5f fb83 	uxtb.w	fp, r3
 800b1fe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b202:	d820      	bhi.n	800b246 <_printf_float+0x186>
 800b204:	3901      	subs	r1, #1
 800b206:	465a      	mov	r2, fp
 800b208:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b20c:	9109      	str	r1, [sp, #36]	; 0x24
 800b20e:	f7ff ff19 	bl	800b044 <__exponent>
 800b212:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b214:	1813      	adds	r3, r2, r0
 800b216:	2a01      	cmp	r2, #1
 800b218:	4681      	mov	r9, r0
 800b21a:	6123      	str	r3, [r4, #16]
 800b21c:	dc02      	bgt.n	800b224 <_printf_float+0x164>
 800b21e:	6822      	ldr	r2, [r4, #0]
 800b220:	07d2      	lsls	r2, r2, #31
 800b222:	d501      	bpl.n	800b228 <_printf_float+0x168>
 800b224:	3301      	adds	r3, #1
 800b226:	6123      	str	r3, [r4, #16]
 800b228:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d09c      	beq.n	800b16a <_printf_float+0xaa>
 800b230:	232d      	movs	r3, #45	; 0x2d
 800b232:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b236:	e798      	b.n	800b16a <_printf_float+0xaa>
 800b238:	9a06      	ldr	r2, [sp, #24]
 800b23a:	2a47      	cmp	r2, #71	; 0x47
 800b23c:	d1be      	bne.n	800b1bc <_printf_float+0xfc>
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d1bc      	bne.n	800b1bc <_printf_float+0xfc>
 800b242:	2301      	movs	r3, #1
 800b244:	e7b9      	b.n	800b1ba <_printf_float+0xfa>
 800b246:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b24a:	d118      	bne.n	800b27e <_printf_float+0x1be>
 800b24c:	2900      	cmp	r1, #0
 800b24e:	6863      	ldr	r3, [r4, #4]
 800b250:	dd0b      	ble.n	800b26a <_printf_float+0x1aa>
 800b252:	6121      	str	r1, [r4, #16]
 800b254:	b913      	cbnz	r3, 800b25c <_printf_float+0x19c>
 800b256:	6822      	ldr	r2, [r4, #0]
 800b258:	07d0      	lsls	r0, r2, #31
 800b25a:	d502      	bpl.n	800b262 <_printf_float+0x1a2>
 800b25c:	3301      	adds	r3, #1
 800b25e:	440b      	add	r3, r1
 800b260:	6123      	str	r3, [r4, #16]
 800b262:	65a1      	str	r1, [r4, #88]	; 0x58
 800b264:	f04f 0900 	mov.w	r9, #0
 800b268:	e7de      	b.n	800b228 <_printf_float+0x168>
 800b26a:	b913      	cbnz	r3, 800b272 <_printf_float+0x1b2>
 800b26c:	6822      	ldr	r2, [r4, #0]
 800b26e:	07d2      	lsls	r2, r2, #31
 800b270:	d501      	bpl.n	800b276 <_printf_float+0x1b6>
 800b272:	3302      	adds	r3, #2
 800b274:	e7f4      	b.n	800b260 <_printf_float+0x1a0>
 800b276:	2301      	movs	r3, #1
 800b278:	e7f2      	b.n	800b260 <_printf_float+0x1a0>
 800b27a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b27e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b280:	4299      	cmp	r1, r3
 800b282:	db05      	blt.n	800b290 <_printf_float+0x1d0>
 800b284:	6823      	ldr	r3, [r4, #0]
 800b286:	6121      	str	r1, [r4, #16]
 800b288:	07d8      	lsls	r0, r3, #31
 800b28a:	d5ea      	bpl.n	800b262 <_printf_float+0x1a2>
 800b28c:	1c4b      	adds	r3, r1, #1
 800b28e:	e7e7      	b.n	800b260 <_printf_float+0x1a0>
 800b290:	2900      	cmp	r1, #0
 800b292:	bfd4      	ite	le
 800b294:	f1c1 0202 	rsble	r2, r1, #2
 800b298:	2201      	movgt	r2, #1
 800b29a:	4413      	add	r3, r2
 800b29c:	e7e0      	b.n	800b260 <_printf_float+0x1a0>
 800b29e:	6823      	ldr	r3, [r4, #0]
 800b2a0:	055a      	lsls	r2, r3, #21
 800b2a2:	d407      	bmi.n	800b2b4 <_printf_float+0x1f4>
 800b2a4:	6923      	ldr	r3, [r4, #16]
 800b2a6:	4642      	mov	r2, r8
 800b2a8:	4631      	mov	r1, r6
 800b2aa:	4628      	mov	r0, r5
 800b2ac:	47b8      	blx	r7
 800b2ae:	3001      	adds	r0, #1
 800b2b0:	d12c      	bne.n	800b30c <_printf_float+0x24c>
 800b2b2:	e764      	b.n	800b17e <_printf_float+0xbe>
 800b2b4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b2b8:	f240 80e0 	bls.w	800b47c <_printf_float+0x3bc>
 800b2bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	2300      	movs	r3, #0
 800b2c4:	f7f5 fc00 	bl	8000ac8 <__aeabi_dcmpeq>
 800b2c8:	2800      	cmp	r0, #0
 800b2ca:	d034      	beq.n	800b336 <_printf_float+0x276>
 800b2cc:	4a37      	ldr	r2, [pc, #220]	; (800b3ac <_printf_float+0x2ec>)
 800b2ce:	2301      	movs	r3, #1
 800b2d0:	4631      	mov	r1, r6
 800b2d2:	4628      	mov	r0, r5
 800b2d4:	47b8      	blx	r7
 800b2d6:	3001      	adds	r0, #1
 800b2d8:	f43f af51 	beq.w	800b17e <_printf_float+0xbe>
 800b2dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b2e0:	429a      	cmp	r2, r3
 800b2e2:	db02      	blt.n	800b2ea <_printf_float+0x22a>
 800b2e4:	6823      	ldr	r3, [r4, #0]
 800b2e6:	07d8      	lsls	r0, r3, #31
 800b2e8:	d510      	bpl.n	800b30c <_printf_float+0x24c>
 800b2ea:	ee18 3a10 	vmov	r3, s16
 800b2ee:	4652      	mov	r2, sl
 800b2f0:	4631      	mov	r1, r6
 800b2f2:	4628      	mov	r0, r5
 800b2f4:	47b8      	blx	r7
 800b2f6:	3001      	adds	r0, #1
 800b2f8:	f43f af41 	beq.w	800b17e <_printf_float+0xbe>
 800b2fc:	f04f 0800 	mov.w	r8, #0
 800b300:	f104 091a 	add.w	r9, r4, #26
 800b304:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b306:	3b01      	subs	r3, #1
 800b308:	4543      	cmp	r3, r8
 800b30a:	dc09      	bgt.n	800b320 <_printf_float+0x260>
 800b30c:	6823      	ldr	r3, [r4, #0]
 800b30e:	079b      	lsls	r3, r3, #30
 800b310:	f100 8107 	bmi.w	800b522 <_printf_float+0x462>
 800b314:	68e0      	ldr	r0, [r4, #12]
 800b316:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b318:	4298      	cmp	r0, r3
 800b31a:	bfb8      	it	lt
 800b31c:	4618      	movlt	r0, r3
 800b31e:	e730      	b.n	800b182 <_printf_float+0xc2>
 800b320:	2301      	movs	r3, #1
 800b322:	464a      	mov	r2, r9
 800b324:	4631      	mov	r1, r6
 800b326:	4628      	mov	r0, r5
 800b328:	47b8      	blx	r7
 800b32a:	3001      	adds	r0, #1
 800b32c:	f43f af27 	beq.w	800b17e <_printf_float+0xbe>
 800b330:	f108 0801 	add.w	r8, r8, #1
 800b334:	e7e6      	b.n	800b304 <_printf_float+0x244>
 800b336:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b338:	2b00      	cmp	r3, #0
 800b33a:	dc39      	bgt.n	800b3b0 <_printf_float+0x2f0>
 800b33c:	4a1b      	ldr	r2, [pc, #108]	; (800b3ac <_printf_float+0x2ec>)
 800b33e:	2301      	movs	r3, #1
 800b340:	4631      	mov	r1, r6
 800b342:	4628      	mov	r0, r5
 800b344:	47b8      	blx	r7
 800b346:	3001      	adds	r0, #1
 800b348:	f43f af19 	beq.w	800b17e <_printf_float+0xbe>
 800b34c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b350:	4313      	orrs	r3, r2
 800b352:	d102      	bne.n	800b35a <_printf_float+0x29a>
 800b354:	6823      	ldr	r3, [r4, #0]
 800b356:	07d9      	lsls	r1, r3, #31
 800b358:	d5d8      	bpl.n	800b30c <_printf_float+0x24c>
 800b35a:	ee18 3a10 	vmov	r3, s16
 800b35e:	4652      	mov	r2, sl
 800b360:	4631      	mov	r1, r6
 800b362:	4628      	mov	r0, r5
 800b364:	47b8      	blx	r7
 800b366:	3001      	adds	r0, #1
 800b368:	f43f af09 	beq.w	800b17e <_printf_float+0xbe>
 800b36c:	f04f 0900 	mov.w	r9, #0
 800b370:	f104 0a1a 	add.w	sl, r4, #26
 800b374:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b376:	425b      	negs	r3, r3
 800b378:	454b      	cmp	r3, r9
 800b37a:	dc01      	bgt.n	800b380 <_printf_float+0x2c0>
 800b37c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b37e:	e792      	b.n	800b2a6 <_printf_float+0x1e6>
 800b380:	2301      	movs	r3, #1
 800b382:	4652      	mov	r2, sl
 800b384:	4631      	mov	r1, r6
 800b386:	4628      	mov	r0, r5
 800b388:	47b8      	blx	r7
 800b38a:	3001      	adds	r0, #1
 800b38c:	f43f aef7 	beq.w	800b17e <_printf_float+0xbe>
 800b390:	f109 0901 	add.w	r9, r9, #1
 800b394:	e7ee      	b.n	800b374 <_printf_float+0x2b4>
 800b396:	bf00      	nop
 800b398:	7fefffff 	.word	0x7fefffff
 800b39c:	0800e310 	.word	0x0800e310
 800b3a0:	0800e314 	.word	0x0800e314
 800b3a4:	0800e318 	.word	0x0800e318
 800b3a8:	0800e31c 	.word	0x0800e31c
 800b3ac:	0800e320 	.word	0x0800e320
 800b3b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b3b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b3b4:	429a      	cmp	r2, r3
 800b3b6:	bfa8      	it	ge
 800b3b8:	461a      	movge	r2, r3
 800b3ba:	2a00      	cmp	r2, #0
 800b3bc:	4691      	mov	r9, r2
 800b3be:	dc37      	bgt.n	800b430 <_printf_float+0x370>
 800b3c0:	f04f 0b00 	mov.w	fp, #0
 800b3c4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b3c8:	f104 021a 	add.w	r2, r4, #26
 800b3cc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b3ce:	9305      	str	r3, [sp, #20]
 800b3d0:	eba3 0309 	sub.w	r3, r3, r9
 800b3d4:	455b      	cmp	r3, fp
 800b3d6:	dc33      	bgt.n	800b440 <_printf_float+0x380>
 800b3d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b3dc:	429a      	cmp	r2, r3
 800b3de:	db3b      	blt.n	800b458 <_printf_float+0x398>
 800b3e0:	6823      	ldr	r3, [r4, #0]
 800b3e2:	07da      	lsls	r2, r3, #31
 800b3e4:	d438      	bmi.n	800b458 <_printf_float+0x398>
 800b3e6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b3ea:	eba2 0903 	sub.w	r9, r2, r3
 800b3ee:	9b05      	ldr	r3, [sp, #20]
 800b3f0:	1ad2      	subs	r2, r2, r3
 800b3f2:	4591      	cmp	r9, r2
 800b3f4:	bfa8      	it	ge
 800b3f6:	4691      	movge	r9, r2
 800b3f8:	f1b9 0f00 	cmp.w	r9, #0
 800b3fc:	dc35      	bgt.n	800b46a <_printf_float+0x3aa>
 800b3fe:	f04f 0800 	mov.w	r8, #0
 800b402:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b406:	f104 0a1a 	add.w	sl, r4, #26
 800b40a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b40e:	1a9b      	subs	r3, r3, r2
 800b410:	eba3 0309 	sub.w	r3, r3, r9
 800b414:	4543      	cmp	r3, r8
 800b416:	f77f af79 	ble.w	800b30c <_printf_float+0x24c>
 800b41a:	2301      	movs	r3, #1
 800b41c:	4652      	mov	r2, sl
 800b41e:	4631      	mov	r1, r6
 800b420:	4628      	mov	r0, r5
 800b422:	47b8      	blx	r7
 800b424:	3001      	adds	r0, #1
 800b426:	f43f aeaa 	beq.w	800b17e <_printf_float+0xbe>
 800b42a:	f108 0801 	add.w	r8, r8, #1
 800b42e:	e7ec      	b.n	800b40a <_printf_float+0x34a>
 800b430:	4613      	mov	r3, r2
 800b432:	4631      	mov	r1, r6
 800b434:	4642      	mov	r2, r8
 800b436:	4628      	mov	r0, r5
 800b438:	47b8      	blx	r7
 800b43a:	3001      	adds	r0, #1
 800b43c:	d1c0      	bne.n	800b3c0 <_printf_float+0x300>
 800b43e:	e69e      	b.n	800b17e <_printf_float+0xbe>
 800b440:	2301      	movs	r3, #1
 800b442:	4631      	mov	r1, r6
 800b444:	4628      	mov	r0, r5
 800b446:	9205      	str	r2, [sp, #20]
 800b448:	47b8      	blx	r7
 800b44a:	3001      	adds	r0, #1
 800b44c:	f43f ae97 	beq.w	800b17e <_printf_float+0xbe>
 800b450:	9a05      	ldr	r2, [sp, #20]
 800b452:	f10b 0b01 	add.w	fp, fp, #1
 800b456:	e7b9      	b.n	800b3cc <_printf_float+0x30c>
 800b458:	ee18 3a10 	vmov	r3, s16
 800b45c:	4652      	mov	r2, sl
 800b45e:	4631      	mov	r1, r6
 800b460:	4628      	mov	r0, r5
 800b462:	47b8      	blx	r7
 800b464:	3001      	adds	r0, #1
 800b466:	d1be      	bne.n	800b3e6 <_printf_float+0x326>
 800b468:	e689      	b.n	800b17e <_printf_float+0xbe>
 800b46a:	9a05      	ldr	r2, [sp, #20]
 800b46c:	464b      	mov	r3, r9
 800b46e:	4442      	add	r2, r8
 800b470:	4631      	mov	r1, r6
 800b472:	4628      	mov	r0, r5
 800b474:	47b8      	blx	r7
 800b476:	3001      	adds	r0, #1
 800b478:	d1c1      	bne.n	800b3fe <_printf_float+0x33e>
 800b47a:	e680      	b.n	800b17e <_printf_float+0xbe>
 800b47c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b47e:	2a01      	cmp	r2, #1
 800b480:	dc01      	bgt.n	800b486 <_printf_float+0x3c6>
 800b482:	07db      	lsls	r3, r3, #31
 800b484:	d53a      	bpl.n	800b4fc <_printf_float+0x43c>
 800b486:	2301      	movs	r3, #1
 800b488:	4642      	mov	r2, r8
 800b48a:	4631      	mov	r1, r6
 800b48c:	4628      	mov	r0, r5
 800b48e:	47b8      	blx	r7
 800b490:	3001      	adds	r0, #1
 800b492:	f43f ae74 	beq.w	800b17e <_printf_float+0xbe>
 800b496:	ee18 3a10 	vmov	r3, s16
 800b49a:	4652      	mov	r2, sl
 800b49c:	4631      	mov	r1, r6
 800b49e:	4628      	mov	r0, r5
 800b4a0:	47b8      	blx	r7
 800b4a2:	3001      	adds	r0, #1
 800b4a4:	f43f ae6b 	beq.w	800b17e <_printf_float+0xbe>
 800b4a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b4b4:	f7f5 fb08 	bl	8000ac8 <__aeabi_dcmpeq>
 800b4b8:	b9d8      	cbnz	r0, 800b4f2 <_printf_float+0x432>
 800b4ba:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b4be:	f108 0201 	add.w	r2, r8, #1
 800b4c2:	4631      	mov	r1, r6
 800b4c4:	4628      	mov	r0, r5
 800b4c6:	47b8      	blx	r7
 800b4c8:	3001      	adds	r0, #1
 800b4ca:	d10e      	bne.n	800b4ea <_printf_float+0x42a>
 800b4cc:	e657      	b.n	800b17e <_printf_float+0xbe>
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	4652      	mov	r2, sl
 800b4d2:	4631      	mov	r1, r6
 800b4d4:	4628      	mov	r0, r5
 800b4d6:	47b8      	blx	r7
 800b4d8:	3001      	adds	r0, #1
 800b4da:	f43f ae50 	beq.w	800b17e <_printf_float+0xbe>
 800b4de:	f108 0801 	add.w	r8, r8, #1
 800b4e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4e4:	3b01      	subs	r3, #1
 800b4e6:	4543      	cmp	r3, r8
 800b4e8:	dcf1      	bgt.n	800b4ce <_printf_float+0x40e>
 800b4ea:	464b      	mov	r3, r9
 800b4ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b4f0:	e6da      	b.n	800b2a8 <_printf_float+0x1e8>
 800b4f2:	f04f 0800 	mov.w	r8, #0
 800b4f6:	f104 0a1a 	add.w	sl, r4, #26
 800b4fa:	e7f2      	b.n	800b4e2 <_printf_float+0x422>
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	4642      	mov	r2, r8
 800b500:	e7df      	b.n	800b4c2 <_printf_float+0x402>
 800b502:	2301      	movs	r3, #1
 800b504:	464a      	mov	r2, r9
 800b506:	4631      	mov	r1, r6
 800b508:	4628      	mov	r0, r5
 800b50a:	47b8      	blx	r7
 800b50c:	3001      	adds	r0, #1
 800b50e:	f43f ae36 	beq.w	800b17e <_printf_float+0xbe>
 800b512:	f108 0801 	add.w	r8, r8, #1
 800b516:	68e3      	ldr	r3, [r4, #12]
 800b518:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b51a:	1a5b      	subs	r3, r3, r1
 800b51c:	4543      	cmp	r3, r8
 800b51e:	dcf0      	bgt.n	800b502 <_printf_float+0x442>
 800b520:	e6f8      	b.n	800b314 <_printf_float+0x254>
 800b522:	f04f 0800 	mov.w	r8, #0
 800b526:	f104 0919 	add.w	r9, r4, #25
 800b52a:	e7f4      	b.n	800b516 <_printf_float+0x456>

0800b52c <_printf_common>:
 800b52c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b530:	4616      	mov	r6, r2
 800b532:	4699      	mov	r9, r3
 800b534:	688a      	ldr	r2, [r1, #8]
 800b536:	690b      	ldr	r3, [r1, #16]
 800b538:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b53c:	4293      	cmp	r3, r2
 800b53e:	bfb8      	it	lt
 800b540:	4613      	movlt	r3, r2
 800b542:	6033      	str	r3, [r6, #0]
 800b544:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b548:	4607      	mov	r7, r0
 800b54a:	460c      	mov	r4, r1
 800b54c:	b10a      	cbz	r2, 800b552 <_printf_common+0x26>
 800b54e:	3301      	adds	r3, #1
 800b550:	6033      	str	r3, [r6, #0]
 800b552:	6823      	ldr	r3, [r4, #0]
 800b554:	0699      	lsls	r1, r3, #26
 800b556:	bf42      	ittt	mi
 800b558:	6833      	ldrmi	r3, [r6, #0]
 800b55a:	3302      	addmi	r3, #2
 800b55c:	6033      	strmi	r3, [r6, #0]
 800b55e:	6825      	ldr	r5, [r4, #0]
 800b560:	f015 0506 	ands.w	r5, r5, #6
 800b564:	d106      	bne.n	800b574 <_printf_common+0x48>
 800b566:	f104 0a19 	add.w	sl, r4, #25
 800b56a:	68e3      	ldr	r3, [r4, #12]
 800b56c:	6832      	ldr	r2, [r6, #0]
 800b56e:	1a9b      	subs	r3, r3, r2
 800b570:	42ab      	cmp	r3, r5
 800b572:	dc26      	bgt.n	800b5c2 <_printf_common+0x96>
 800b574:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b578:	1e13      	subs	r3, r2, #0
 800b57a:	6822      	ldr	r2, [r4, #0]
 800b57c:	bf18      	it	ne
 800b57e:	2301      	movne	r3, #1
 800b580:	0692      	lsls	r2, r2, #26
 800b582:	d42b      	bmi.n	800b5dc <_printf_common+0xb0>
 800b584:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b588:	4649      	mov	r1, r9
 800b58a:	4638      	mov	r0, r7
 800b58c:	47c0      	blx	r8
 800b58e:	3001      	adds	r0, #1
 800b590:	d01e      	beq.n	800b5d0 <_printf_common+0xa4>
 800b592:	6823      	ldr	r3, [r4, #0]
 800b594:	6922      	ldr	r2, [r4, #16]
 800b596:	f003 0306 	and.w	r3, r3, #6
 800b59a:	2b04      	cmp	r3, #4
 800b59c:	bf02      	ittt	eq
 800b59e:	68e5      	ldreq	r5, [r4, #12]
 800b5a0:	6833      	ldreq	r3, [r6, #0]
 800b5a2:	1aed      	subeq	r5, r5, r3
 800b5a4:	68a3      	ldr	r3, [r4, #8]
 800b5a6:	bf0c      	ite	eq
 800b5a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b5ac:	2500      	movne	r5, #0
 800b5ae:	4293      	cmp	r3, r2
 800b5b0:	bfc4      	itt	gt
 800b5b2:	1a9b      	subgt	r3, r3, r2
 800b5b4:	18ed      	addgt	r5, r5, r3
 800b5b6:	2600      	movs	r6, #0
 800b5b8:	341a      	adds	r4, #26
 800b5ba:	42b5      	cmp	r5, r6
 800b5bc:	d11a      	bne.n	800b5f4 <_printf_common+0xc8>
 800b5be:	2000      	movs	r0, #0
 800b5c0:	e008      	b.n	800b5d4 <_printf_common+0xa8>
 800b5c2:	2301      	movs	r3, #1
 800b5c4:	4652      	mov	r2, sl
 800b5c6:	4649      	mov	r1, r9
 800b5c8:	4638      	mov	r0, r7
 800b5ca:	47c0      	blx	r8
 800b5cc:	3001      	adds	r0, #1
 800b5ce:	d103      	bne.n	800b5d8 <_printf_common+0xac>
 800b5d0:	f04f 30ff 	mov.w	r0, #4294967295
 800b5d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5d8:	3501      	adds	r5, #1
 800b5da:	e7c6      	b.n	800b56a <_printf_common+0x3e>
 800b5dc:	18e1      	adds	r1, r4, r3
 800b5de:	1c5a      	adds	r2, r3, #1
 800b5e0:	2030      	movs	r0, #48	; 0x30
 800b5e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b5e6:	4422      	add	r2, r4
 800b5e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b5ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b5f0:	3302      	adds	r3, #2
 800b5f2:	e7c7      	b.n	800b584 <_printf_common+0x58>
 800b5f4:	2301      	movs	r3, #1
 800b5f6:	4622      	mov	r2, r4
 800b5f8:	4649      	mov	r1, r9
 800b5fa:	4638      	mov	r0, r7
 800b5fc:	47c0      	blx	r8
 800b5fe:	3001      	adds	r0, #1
 800b600:	d0e6      	beq.n	800b5d0 <_printf_common+0xa4>
 800b602:	3601      	adds	r6, #1
 800b604:	e7d9      	b.n	800b5ba <_printf_common+0x8e>
	...

0800b608 <_printf_i>:
 800b608:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b60c:	7e0f      	ldrb	r7, [r1, #24]
 800b60e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b610:	2f78      	cmp	r7, #120	; 0x78
 800b612:	4691      	mov	r9, r2
 800b614:	4680      	mov	r8, r0
 800b616:	460c      	mov	r4, r1
 800b618:	469a      	mov	sl, r3
 800b61a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b61e:	d807      	bhi.n	800b630 <_printf_i+0x28>
 800b620:	2f62      	cmp	r7, #98	; 0x62
 800b622:	d80a      	bhi.n	800b63a <_printf_i+0x32>
 800b624:	2f00      	cmp	r7, #0
 800b626:	f000 80d4 	beq.w	800b7d2 <_printf_i+0x1ca>
 800b62a:	2f58      	cmp	r7, #88	; 0x58
 800b62c:	f000 80c0 	beq.w	800b7b0 <_printf_i+0x1a8>
 800b630:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b634:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b638:	e03a      	b.n	800b6b0 <_printf_i+0xa8>
 800b63a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b63e:	2b15      	cmp	r3, #21
 800b640:	d8f6      	bhi.n	800b630 <_printf_i+0x28>
 800b642:	a101      	add	r1, pc, #4	; (adr r1, 800b648 <_printf_i+0x40>)
 800b644:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b648:	0800b6a1 	.word	0x0800b6a1
 800b64c:	0800b6b5 	.word	0x0800b6b5
 800b650:	0800b631 	.word	0x0800b631
 800b654:	0800b631 	.word	0x0800b631
 800b658:	0800b631 	.word	0x0800b631
 800b65c:	0800b631 	.word	0x0800b631
 800b660:	0800b6b5 	.word	0x0800b6b5
 800b664:	0800b631 	.word	0x0800b631
 800b668:	0800b631 	.word	0x0800b631
 800b66c:	0800b631 	.word	0x0800b631
 800b670:	0800b631 	.word	0x0800b631
 800b674:	0800b7b9 	.word	0x0800b7b9
 800b678:	0800b6e1 	.word	0x0800b6e1
 800b67c:	0800b773 	.word	0x0800b773
 800b680:	0800b631 	.word	0x0800b631
 800b684:	0800b631 	.word	0x0800b631
 800b688:	0800b7db 	.word	0x0800b7db
 800b68c:	0800b631 	.word	0x0800b631
 800b690:	0800b6e1 	.word	0x0800b6e1
 800b694:	0800b631 	.word	0x0800b631
 800b698:	0800b631 	.word	0x0800b631
 800b69c:	0800b77b 	.word	0x0800b77b
 800b6a0:	682b      	ldr	r3, [r5, #0]
 800b6a2:	1d1a      	adds	r2, r3, #4
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	602a      	str	r2, [r5, #0]
 800b6a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b6ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b6b0:	2301      	movs	r3, #1
 800b6b2:	e09f      	b.n	800b7f4 <_printf_i+0x1ec>
 800b6b4:	6820      	ldr	r0, [r4, #0]
 800b6b6:	682b      	ldr	r3, [r5, #0]
 800b6b8:	0607      	lsls	r7, r0, #24
 800b6ba:	f103 0104 	add.w	r1, r3, #4
 800b6be:	6029      	str	r1, [r5, #0]
 800b6c0:	d501      	bpl.n	800b6c6 <_printf_i+0xbe>
 800b6c2:	681e      	ldr	r6, [r3, #0]
 800b6c4:	e003      	b.n	800b6ce <_printf_i+0xc6>
 800b6c6:	0646      	lsls	r6, r0, #25
 800b6c8:	d5fb      	bpl.n	800b6c2 <_printf_i+0xba>
 800b6ca:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b6ce:	2e00      	cmp	r6, #0
 800b6d0:	da03      	bge.n	800b6da <_printf_i+0xd2>
 800b6d2:	232d      	movs	r3, #45	; 0x2d
 800b6d4:	4276      	negs	r6, r6
 800b6d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b6da:	485a      	ldr	r0, [pc, #360]	; (800b844 <_printf_i+0x23c>)
 800b6dc:	230a      	movs	r3, #10
 800b6de:	e012      	b.n	800b706 <_printf_i+0xfe>
 800b6e0:	682b      	ldr	r3, [r5, #0]
 800b6e2:	6820      	ldr	r0, [r4, #0]
 800b6e4:	1d19      	adds	r1, r3, #4
 800b6e6:	6029      	str	r1, [r5, #0]
 800b6e8:	0605      	lsls	r5, r0, #24
 800b6ea:	d501      	bpl.n	800b6f0 <_printf_i+0xe8>
 800b6ec:	681e      	ldr	r6, [r3, #0]
 800b6ee:	e002      	b.n	800b6f6 <_printf_i+0xee>
 800b6f0:	0641      	lsls	r1, r0, #25
 800b6f2:	d5fb      	bpl.n	800b6ec <_printf_i+0xe4>
 800b6f4:	881e      	ldrh	r6, [r3, #0]
 800b6f6:	4853      	ldr	r0, [pc, #332]	; (800b844 <_printf_i+0x23c>)
 800b6f8:	2f6f      	cmp	r7, #111	; 0x6f
 800b6fa:	bf0c      	ite	eq
 800b6fc:	2308      	moveq	r3, #8
 800b6fe:	230a      	movne	r3, #10
 800b700:	2100      	movs	r1, #0
 800b702:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b706:	6865      	ldr	r5, [r4, #4]
 800b708:	60a5      	str	r5, [r4, #8]
 800b70a:	2d00      	cmp	r5, #0
 800b70c:	bfa2      	ittt	ge
 800b70e:	6821      	ldrge	r1, [r4, #0]
 800b710:	f021 0104 	bicge.w	r1, r1, #4
 800b714:	6021      	strge	r1, [r4, #0]
 800b716:	b90e      	cbnz	r6, 800b71c <_printf_i+0x114>
 800b718:	2d00      	cmp	r5, #0
 800b71a:	d04b      	beq.n	800b7b4 <_printf_i+0x1ac>
 800b71c:	4615      	mov	r5, r2
 800b71e:	fbb6 f1f3 	udiv	r1, r6, r3
 800b722:	fb03 6711 	mls	r7, r3, r1, r6
 800b726:	5dc7      	ldrb	r7, [r0, r7]
 800b728:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b72c:	4637      	mov	r7, r6
 800b72e:	42bb      	cmp	r3, r7
 800b730:	460e      	mov	r6, r1
 800b732:	d9f4      	bls.n	800b71e <_printf_i+0x116>
 800b734:	2b08      	cmp	r3, #8
 800b736:	d10b      	bne.n	800b750 <_printf_i+0x148>
 800b738:	6823      	ldr	r3, [r4, #0]
 800b73a:	07de      	lsls	r6, r3, #31
 800b73c:	d508      	bpl.n	800b750 <_printf_i+0x148>
 800b73e:	6923      	ldr	r3, [r4, #16]
 800b740:	6861      	ldr	r1, [r4, #4]
 800b742:	4299      	cmp	r1, r3
 800b744:	bfde      	ittt	le
 800b746:	2330      	movle	r3, #48	; 0x30
 800b748:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b74c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b750:	1b52      	subs	r2, r2, r5
 800b752:	6122      	str	r2, [r4, #16]
 800b754:	f8cd a000 	str.w	sl, [sp]
 800b758:	464b      	mov	r3, r9
 800b75a:	aa03      	add	r2, sp, #12
 800b75c:	4621      	mov	r1, r4
 800b75e:	4640      	mov	r0, r8
 800b760:	f7ff fee4 	bl	800b52c <_printf_common>
 800b764:	3001      	adds	r0, #1
 800b766:	d14a      	bne.n	800b7fe <_printf_i+0x1f6>
 800b768:	f04f 30ff 	mov.w	r0, #4294967295
 800b76c:	b004      	add	sp, #16
 800b76e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b772:	6823      	ldr	r3, [r4, #0]
 800b774:	f043 0320 	orr.w	r3, r3, #32
 800b778:	6023      	str	r3, [r4, #0]
 800b77a:	4833      	ldr	r0, [pc, #204]	; (800b848 <_printf_i+0x240>)
 800b77c:	2778      	movs	r7, #120	; 0x78
 800b77e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b782:	6823      	ldr	r3, [r4, #0]
 800b784:	6829      	ldr	r1, [r5, #0]
 800b786:	061f      	lsls	r7, r3, #24
 800b788:	f851 6b04 	ldr.w	r6, [r1], #4
 800b78c:	d402      	bmi.n	800b794 <_printf_i+0x18c>
 800b78e:	065f      	lsls	r7, r3, #25
 800b790:	bf48      	it	mi
 800b792:	b2b6      	uxthmi	r6, r6
 800b794:	07df      	lsls	r7, r3, #31
 800b796:	bf48      	it	mi
 800b798:	f043 0320 	orrmi.w	r3, r3, #32
 800b79c:	6029      	str	r1, [r5, #0]
 800b79e:	bf48      	it	mi
 800b7a0:	6023      	strmi	r3, [r4, #0]
 800b7a2:	b91e      	cbnz	r6, 800b7ac <_printf_i+0x1a4>
 800b7a4:	6823      	ldr	r3, [r4, #0]
 800b7a6:	f023 0320 	bic.w	r3, r3, #32
 800b7aa:	6023      	str	r3, [r4, #0]
 800b7ac:	2310      	movs	r3, #16
 800b7ae:	e7a7      	b.n	800b700 <_printf_i+0xf8>
 800b7b0:	4824      	ldr	r0, [pc, #144]	; (800b844 <_printf_i+0x23c>)
 800b7b2:	e7e4      	b.n	800b77e <_printf_i+0x176>
 800b7b4:	4615      	mov	r5, r2
 800b7b6:	e7bd      	b.n	800b734 <_printf_i+0x12c>
 800b7b8:	682b      	ldr	r3, [r5, #0]
 800b7ba:	6826      	ldr	r6, [r4, #0]
 800b7bc:	6961      	ldr	r1, [r4, #20]
 800b7be:	1d18      	adds	r0, r3, #4
 800b7c0:	6028      	str	r0, [r5, #0]
 800b7c2:	0635      	lsls	r5, r6, #24
 800b7c4:	681b      	ldr	r3, [r3, #0]
 800b7c6:	d501      	bpl.n	800b7cc <_printf_i+0x1c4>
 800b7c8:	6019      	str	r1, [r3, #0]
 800b7ca:	e002      	b.n	800b7d2 <_printf_i+0x1ca>
 800b7cc:	0670      	lsls	r0, r6, #25
 800b7ce:	d5fb      	bpl.n	800b7c8 <_printf_i+0x1c0>
 800b7d0:	8019      	strh	r1, [r3, #0]
 800b7d2:	2300      	movs	r3, #0
 800b7d4:	6123      	str	r3, [r4, #16]
 800b7d6:	4615      	mov	r5, r2
 800b7d8:	e7bc      	b.n	800b754 <_printf_i+0x14c>
 800b7da:	682b      	ldr	r3, [r5, #0]
 800b7dc:	1d1a      	adds	r2, r3, #4
 800b7de:	602a      	str	r2, [r5, #0]
 800b7e0:	681d      	ldr	r5, [r3, #0]
 800b7e2:	6862      	ldr	r2, [r4, #4]
 800b7e4:	2100      	movs	r1, #0
 800b7e6:	4628      	mov	r0, r5
 800b7e8:	f7f4 fcf2 	bl	80001d0 <memchr>
 800b7ec:	b108      	cbz	r0, 800b7f2 <_printf_i+0x1ea>
 800b7ee:	1b40      	subs	r0, r0, r5
 800b7f0:	6060      	str	r0, [r4, #4]
 800b7f2:	6863      	ldr	r3, [r4, #4]
 800b7f4:	6123      	str	r3, [r4, #16]
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7fc:	e7aa      	b.n	800b754 <_printf_i+0x14c>
 800b7fe:	6923      	ldr	r3, [r4, #16]
 800b800:	462a      	mov	r2, r5
 800b802:	4649      	mov	r1, r9
 800b804:	4640      	mov	r0, r8
 800b806:	47d0      	blx	sl
 800b808:	3001      	adds	r0, #1
 800b80a:	d0ad      	beq.n	800b768 <_printf_i+0x160>
 800b80c:	6823      	ldr	r3, [r4, #0]
 800b80e:	079b      	lsls	r3, r3, #30
 800b810:	d413      	bmi.n	800b83a <_printf_i+0x232>
 800b812:	68e0      	ldr	r0, [r4, #12]
 800b814:	9b03      	ldr	r3, [sp, #12]
 800b816:	4298      	cmp	r0, r3
 800b818:	bfb8      	it	lt
 800b81a:	4618      	movlt	r0, r3
 800b81c:	e7a6      	b.n	800b76c <_printf_i+0x164>
 800b81e:	2301      	movs	r3, #1
 800b820:	4632      	mov	r2, r6
 800b822:	4649      	mov	r1, r9
 800b824:	4640      	mov	r0, r8
 800b826:	47d0      	blx	sl
 800b828:	3001      	adds	r0, #1
 800b82a:	d09d      	beq.n	800b768 <_printf_i+0x160>
 800b82c:	3501      	adds	r5, #1
 800b82e:	68e3      	ldr	r3, [r4, #12]
 800b830:	9903      	ldr	r1, [sp, #12]
 800b832:	1a5b      	subs	r3, r3, r1
 800b834:	42ab      	cmp	r3, r5
 800b836:	dcf2      	bgt.n	800b81e <_printf_i+0x216>
 800b838:	e7eb      	b.n	800b812 <_printf_i+0x20a>
 800b83a:	2500      	movs	r5, #0
 800b83c:	f104 0619 	add.w	r6, r4, #25
 800b840:	e7f5      	b.n	800b82e <_printf_i+0x226>
 800b842:	bf00      	nop
 800b844:	0800e322 	.word	0x0800e322
 800b848:	0800e333 	.word	0x0800e333

0800b84c <std>:
 800b84c:	2300      	movs	r3, #0
 800b84e:	b510      	push	{r4, lr}
 800b850:	4604      	mov	r4, r0
 800b852:	e9c0 3300 	strd	r3, r3, [r0]
 800b856:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b85a:	6083      	str	r3, [r0, #8]
 800b85c:	8181      	strh	r1, [r0, #12]
 800b85e:	6643      	str	r3, [r0, #100]	; 0x64
 800b860:	81c2      	strh	r2, [r0, #14]
 800b862:	6183      	str	r3, [r0, #24]
 800b864:	4619      	mov	r1, r3
 800b866:	2208      	movs	r2, #8
 800b868:	305c      	adds	r0, #92	; 0x5c
 800b86a:	f000 f9b9 	bl	800bbe0 <memset>
 800b86e:	4b05      	ldr	r3, [pc, #20]	; (800b884 <std+0x38>)
 800b870:	6263      	str	r3, [r4, #36]	; 0x24
 800b872:	4b05      	ldr	r3, [pc, #20]	; (800b888 <std+0x3c>)
 800b874:	62a3      	str	r3, [r4, #40]	; 0x28
 800b876:	4b05      	ldr	r3, [pc, #20]	; (800b88c <std+0x40>)
 800b878:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b87a:	4b05      	ldr	r3, [pc, #20]	; (800b890 <std+0x44>)
 800b87c:	6224      	str	r4, [r4, #32]
 800b87e:	6323      	str	r3, [r4, #48]	; 0x30
 800b880:	bd10      	pop	{r4, pc}
 800b882:	bf00      	nop
 800b884:	0800bb19 	.word	0x0800bb19
 800b888:	0800bb3b 	.word	0x0800bb3b
 800b88c:	0800bb73 	.word	0x0800bb73
 800b890:	0800bb97 	.word	0x0800bb97

0800b894 <stdio_exit_handler>:
 800b894:	4a02      	ldr	r2, [pc, #8]	; (800b8a0 <stdio_exit_handler+0xc>)
 800b896:	4903      	ldr	r1, [pc, #12]	; (800b8a4 <stdio_exit_handler+0x10>)
 800b898:	4803      	ldr	r0, [pc, #12]	; (800b8a8 <stdio_exit_handler+0x14>)
 800b89a:	f000 b869 	b.w	800b970 <_fwalk_sglue>
 800b89e:	bf00      	nop
 800b8a0:	20000010 	.word	0x20000010
 800b8a4:	0800d689 	.word	0x0800d689
 800b8a8:	2000001c 	.word	0x2000001c

0800b8ac <cleanup_stdio>:
 800b8ac:	6841      	ldr	r1, [r0, #4]
 800b8ae:	4b0c      	ldr	r3, [pc, #48]	; (800b8e0 <cleanup_stdio+0x34>)
 800b8b0:	4299      	cmp	r1, r3
 800b8b2:	b510      	push	{r4, lr}
 800b8b4:	4604      	mov	r4, r0
 800b8b6:	d001      	beq.n	800b8bc <cleanup_stdio+0x10>
 800b8b8:	f001 fee6 	bl	800d688 <_fflush_r>
 800b8bc:	68a1      	ldr	r1, [r4, #8]
 800b8be:	4b09      	ldr	r3, [pc, #36]	; (800b8e4 <cleanup_stdio+0x38>)
 800b8c0:	4299      	cmp	r1, r3
 800b8c2:	d002      	beq.n	800b8ca <cleanup_stdio+0x1e>
 800b8c4:	4620      	mov	r0, r4
 800b8c6:	f001 fedf 	bl	800d688 <_fflush_r>
 800b8ca:	68e1      	ldr	r1, [r4, #12]
 800b8cc:	4b06      	ldr	r3, [pc, #24]	; (800b8e8 <cleanup_stdio+0x3c>)
 800b8ce:	4299      	cmp	r1, r3
 800b8d0:	d004      	beq.n	800b8dc <cleanup_stdio+0x30>
 800b8d2:	4620      	mov	r0, r4
 800b8d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8d8:	f001 bed6 	b.w	800d688 <_fflush_r>
 800b8dc:	bd10      	pop	{r4, pc}
 800b8de:	bf00      	nop
 800b8e0:	20000d70 	.word	0x20000d70
 800b8e4:	20000dd8 	.word	0x20000dd8
 800b8e8:	20000e40 	.word	0x20000e40

0800b8ec <global_stdio_init.part.0>:
 800b8ec:	b510      	push	{r4, lr}
 800b8ee:	4b0b      	ldr	r3, [pc, #44]	; (800b91c <global_stdio_init.part.0+0x30>)
 800b8f0:	4c0b      	ldr	r4, [pc, #44]	; (800b920 <global_stdio_init.part.0+0x34>)
 800b8f2:	4a0c      	ldr	r2, [pc, #48]	; (800b924 <global_stdio_init.part.0+0x38>)
 800b8f4:	601a      	str	r2, [r3, #0]
 800b8f6:	4620      	mov	r0, r4
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	2104      	movs	r1, #4
 800b8fc:	f7ff ffa6 	bl	800b84c <std>
 800b900:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b904:	2201      	movs	r2, #1
 800b906:	2109      	movs	r1, #9
 800b908:	f7ff ffa0 	bl	800b84c <std>
 800b90c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b910:	2202      	movs	r2, #2
 800b912:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b916:	2112      	movs	r1, #18
 800b918:	f7ff bf98 	b.w	800b84c <std>
 800b91c:	20000ea8 	.word	0x20000ea8
 800b920:	20000d70 	.word	0x20000d70
 800b924:	0800b895 	.word	0x0800b895

0800b928 <__sfp_lock_acquire>:
 800b928:	4801      	ldr	r0, [pc, #4]	; (800b930 <__sfp_lock_acquire+0x8>)
 800b92a:	f000 b9d5 	b.w	800bcd8 <__retarget_lock_acquire_recursive>
 800b92e:	bf00      	nop
 800b930:	20000eb1 	.word	0x20000eb1

0800b934 <__sfp_lock_release>:
 800b934:	4801      	ldr	r0, [pc, #4]	; (800b93c <__sfp_lock_release+0x8>)
 800b936:	f000 b9d0 	b.w	800bcda <__retarget_lock_release_recursive>
 800b93a:	bf00      	nop
 800b93c:	20000eb1 	.word	0x20000eb1

0800b940 <__sinit>:
 800b940:	b510      	push	{r4, lr}
 800b942:	4604      	mov	r4, r0
 800b944:	f7ff fff0 	bl	800b928 <__sfp_lock_acquire>
 800b948:	6a23      	ldr	r3, [r4, #32]
 800b94a:	b11b      	cbz	r3, 800b954 <__sinit+0x14>
 800b94c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b950:	f7ff bff0 	b.w	800b934 <__sfp_lock_release>
 800b954:	4b04      	ldr	r3, [pc, #16]	; (800b968 <__sinit+0x28>)
 800b956:	6223      	str	r3, [r4, #32]
 800b958:	4b04      	ldr	r3, [pc, #16]	; (800b96c <__sinit+0x2c>)
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d1f5      	bne.n	800b94c <__sinit+0xc>
 800b960:	f7ff ffc4 	bl	800b8ec <global_stdio_init.part.0>
 800b964:	e7f2      	b.n	800b94c <__sinit+0xc>
 800b966:	bf00      	nop
 800b968:	0800b8ad 	.word	0x0800b8ad
 800b96c:	20000ea8 	.word	0x20000ea8

0800b970 <_fwalk_sglue>:
 800b970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b974:	4607      	mov	r7, r0
 800b976:	4688      	mov	r8, r1
 800b978:	4614      	mov	r4, r2
 800b97a:	2600      	movs	r6, #0
 800b97c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b980:	f1b9 0901 	subs.w	r9, r9, #1
 800b984:	d505      	bpl.n	800b992 <_fwalk_sglue+0x22>
 800b986:	6824      	ldr	r4, [r4, #0]
 800b988:	2c00      	cmp	r4, #0
 800b98a:	d1f7      	bne.n	800b97c <_fwalk_sglue+0xc>
 800b98c:	4630      	mov	r0, r6
 800b98e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b992:	89ab      	ldrh	r3, [r5, #12]
 800b994:	2b01      	cmp	r3, #1
 800b996:	d907      	bls.n	800b9a8 <_fwalk_sglue+0x38>
 800b998:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b99c:	3301      	adds	r3, #1
 800b99e:	d003      	beq.n	800b9a8 <_fwalk_sglue+0x38>
 800b9a0:	4629      	mov	r1, r5
 800b9a2:	4638      	mov	r0, r7
 800b9a4:	47c0      	blx	r8
 800b9a6:	4306      	orrs	r6, r0
 800b9a8:	3568      	adds	r5, #104	; 0x68
 800b9aa:	e7e9      	b.n	800b980 <_fwalk_sglue+0x10>

0800b9ac <setbuf>:
 800b9ac:	fab1 f281 	clz	r2, r1
 800b9b0:	0952      	lsrs	r2, r2, #5
 800b9b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b9b6:	0052      	lsls	r2, r2, #1
 800b9b8:	f000 b800 	b.w	800b9bc <setvbuf>

0800b9bc <setvbuf>:
 800b9bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b9c0:	461d      	mov	r5, r3
 800b9c2:	4b54      	ldr	r3, [pc, #336]	; (800bb14 <setvbuf+0x158>)
 800b9c4:	681f      	ldr	r7, [r3, #0]
 800b9c6:	4604      	mov	r4, r0
 800b9c8:	460e      	mov	r6, r1
 800b9ca:	4690      	mov	r8, r2
 800b9cc:	b127      	cbz	r7, 800b9d8 <setvbuf+0x1c>
 800b9ce:	6a3b      	ldr	r3, [r7, #32]
 800b9d0:	b913      	cbnz	r3, 800b9d8 <setvbuf+0x1c>
 800b9d2:	4638      	mov	r0, r7
 800b9d4:	f7ff ffb4 	bl	800b940 <__sinit>
 800b9d8:	f1b8 0f02 	cmp.w	r8, #2
 800b9dc:	d006      	beq.n	800b9ec <setvbuf+0x30>
 800b9de:	f1b8 0f01 	cmp.w	r8, #1
 800b9e2:	f200 8094 	bhi.w	800bb0e <setvbuf+0x152>
 800b9e6:	2d00      	cmp	r5, #0
 800b9e8:	f2c0 8091 	blt.w	800bb0e <setvbuf+0x152>
 800b9ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b9ee:	07da      	lsls	r2, r3, #31
 800b9f0:	d405      	bmi.n	800b9fe <setvbuf+0x42>
 800b9f2:	89a3      	ldrh	r3, [r4, #12]
 800b9f4:	059b      	lsls	r3, r3, #22
 800b9f6:	d402      	bmi.n	800b9fe <setvbuf+0x42>
 800b9f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9fa:	f000 f96d 	bl	800bcd8 <__retarget_lock_acquire_recursive>
 800b9fe:	4621      	mov	r1, r4
 800ba00:	4638      	mov	r0, r7
 800ba02:	f001 fe41 	bl	800d688 <_fflush_r>
 800ba06:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba08:	b141      	cbz	r1, 800ba1c <setvbuf+0x60>
 800ba0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba0e:	4299      	cmp	r1, r3
 800ba10:	d002      	beq.n	800ba18 <setvbuf+0x5c>
 800ba12:	4638      	mov	r0, r7
 800ba14:	f000 ffde 	bl	800c9d4 <_free_r>
 800ba18:	2300      	movs	r3, #0
 800ba1a:	6363      	str	r3, [r4, #52]	; 0x34
 800ba1c:	2300      	movs	r3, #0
 800ba1e:	61a3      	str	r3, [r4, #24]
 800ba20:	6063      	str	r3, [r4, #4]
 800ba22:	89a3      	ldrh	r3, [r4, #12]
 800ba24:	0618      	lsls	r0, r3, #24
 800ba26:	d503      	bpl.n	800ba30 <setvbuf+0x74>
 800ba28:	6921      	ldr	r1, [r4, #16]
 800ba2a:	4638      	mov	r0, r7
 800ba2c:	f000 ffd2 	bl	800c9d4 <_free_r>
 800ba30:	89a3      	ldrh	r3, [r4, #12]
 800ba32:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800ba36:	f023 0303 	bic.w	r3, r3, #3
 800ba3a:	f1b8 0f02 	cmp.w	r8, #2
 800ba3e:	81a3      	strh	r3, [r4, #12]
 800ba40:	d05f      	beq.n	800bb02 <setvbuf+0x146>
 800ba42:	ab01      	add	r3, sp, #4
 800ba44:	466a      	mov	r2, sp
 800ba46:	4621      	mov	r1, r4
 800ba48:	4638      	mov	r0, r7
 800ba4a:	f001 fe45 	bl	800d6d8 <__swhatbuf_r>
 800ba4e:	89a3      	ldrh	r3, [r4, #12]
 800ba50:	4318      	orrs	r0, r3
 800ba52:	81a0      	strh	r0, [r4, #12]
 800ba54:	bb2d      	cbnz	r5, 800baa2 <setvbuf+0xe6>
 800ba56:	9d00      	ldr	r5, [sp, #0]
 800ba58:	4628      	mov	r0, r5
 800ba5a:	f001 f807 	bl	800ca6c <malloc>
 800ba5e:	4606      	mov	r6, r0
 800ba60:	2800      	cmp	r0, #0
 800ba62:	d150      	bne.n	800bb06 <setvbuf+0x14a>
 800ba64:	f8dd 9000 	ldr.w	r9, [sp]
 800ba68:	45a9      	cmp	r9, r5
 800ba6a:	d13e      	bne.n	800baea <setvbuf+0x12e>
 800ba6c:	f04f 35ff 	mov.w	r5, #4294967295
 800ba70:	2200      	movs	r2, #0
 800ba72:	60a2      	str	r2, [r4, #8]
 800ba74:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800ba78:	6022      	str	r2, [r4, #0]
 800ba7a:	6122      	str	r2, [r4, #16]
 800ba7c:	2201      	movs	r2, #1
 800ba7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ba82:	6162      	str	r2, [r4, #20]
 800ba84:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ba86:	f043 0302 	orr.w	r3, r3, #2
 800ba8a:	07d1      	lsls	r1, r2, #31
 800ba8c:	81a3      	strh	r3, [r4, #12]
 800ba8e:	d404      	bmi.n	800ba9a <setvbuf+0xde>
 800ba90:	059b      	lsls	r3, r3, #22
 800ba92:	d402      	bmi.n	800ba9a <setvbuf+0xde>
 800ba94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba96:	f000 f920 	bl	800bcda <__retarget_lock_release_recursive>
 800ba9a:	4628      	mov	r0, r5
 800ba9c:	b003      	add	sp, #12
 800ba9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800baa2:	2e00      	cmp	r6, #0
 800baa4:	d0d8      	beq.n	800ba58 <setvbuf+0x9c>
 800baa6:	6a3b      	ldr	r3, [r7, #32]
 800baa8:	b913      	cbnz	r3, 800bab0 <setvbuf+0xf4>
 800baaa:	4638      	mov	r0, r7
 800baac:	f7ff ff48 	bl	800b940 <__sinit>
 800bab0:	f1b8 0f01 	cmp.w	r8, #1
 800bab4:	bf08      	it	eq
 800bab6:	89a3      	ldrheq	r3, [r4, #12]
 800bab8:	6026      	str	r6, [r4, #0]
 800baba:	bf04      	itt	eq
 800babc:	f043 0301 	orreq.w	r3, r3, #1
 800bac0:	81a3      	strheq	r3, [r4, #12]
 800bac2:	89a3      	ldrh	r3, [r4, #12]
 800bac4:	f013 0208 	ands.w	r2, r3, #8
 800bac8:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800bacc:	d01d      	beq.n	800bb0a <setvbuf+0x14e>
 800bace:	07da      	lsls	r2, r3, #31
 800bad0:	bf41      	itttt	mi
 800bad2:	2200      	movmi	r2, #0
 800bad4:	426d      	negmi	r5, r5
 800bad6:	60a2      	strmi	r2, [r4, #8]
 800bad8:	61a5      	strmi	r5, [r4, #24]
 800bada:	bf58      	it	pl
 800badc:	60a5      	strpl	r5, [r4, #8]
 800bade:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800bae0:	f015 0501 	ands.w	r5, r5, #1
 800bae4:	d0d4      	beq.n	800ba90 <setvbuf+0xd4>
 800bae6:	2500      	movs	r5, #0
 800bae8:	e7d7      	b.n	800ba9a <setvbuf+0xde>
 800baea:	4648      	mov	r0, r9
 800baec:	f000 ffbe 	bl	800ca6c <malloc>
 800baf0:	4606      	mov	r6, r0
 800baf2:	2800      	cmp	r0, #0
 800baf4:	d0ba      	beq.n	800ba6c <setvbuf+0xb0>
 800baf6:	89a3      	ldrh	r3, [r4, #12]
 800baf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bafc:	81a3      	strh	r3, [r4, #12]
 800bafe:	464d      	mov	r5, r9
 800bb00:	e7d1      	b.n	800baa6 <setvbuf+0xea>
 800bb02:	2500      	movs	r5, #0
 800bb04:	e7b4      	b.n	800ba70 <setvbuf+0xb4>
 800bb06:	46a9      	mov	r9, r5
 800bb08:	e7f5      	b.n	800baf6 <setvbuf+0x13a>
 800bb0a:	60a2      	str	r2, [r4, #8]
 800bb0c:	e7e7      	b.n	800bade <setvbuf+0x122>
 800bb0e:	f04f 35ff 	mov.w	r5, #4294967295
 800bb12:	e7c2      	b.n	800ba9a <setvbuf+0xde>
 800bb14:	20000068 	.word	0x20000068

0800bb18 <__sread>:
 800bb18:	b510      	push	{r4, lr}
 800bb1a:	460c      	mov	r4, r1
 800bb1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb20:	f000 f88c 	bl	800bc3c <_read_r>
 800bb24:	2800      	cmp	r0, #0
 800bb26:	bfab      	itete	ge
 800bb28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bb2a:	89a3      	ldrhlt	r3, [r4, #12]
 800bb2c:	181b      	addge	r3, r3, r0
 800bb2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bb32:	bfac      	ite	ge
 800bb34:	6563      	strge	r3, [r4, #84]	; 0x54
 800bb36:	81a3      	strhlt	r3, [r4, #12]
 800bb38:	bd10      	pop	{r4, pc}

0800bb3a <__swrite>:
 800bb3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb3e:	461f      	mov	r7, r3
 800bb40:	898b      	ldrh	r3, [r1, #12]
 800bb42:	05db      	lsls	r3, r3, #23
 800bb44:	4605      	mov	r5, r0
 800bb46:	460c      	mov	r4, r1
 800bb48:	4616      	mov	r6, r2
 800bb4a:	d505      	bpl.n	800bb58 <__swrite+0x1e>
 800bb4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb50:	2302      	movs	r3, #2
 800bb52:	2200      	movs	r2, #0
 800bb54:	f000 f860 	bl	800bc18 <_lseek_r>
 800bb58:	89a3      	ldrh	r3, [r4, #12]
 800bb5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bb62:	81a3      	strh	r3, [r4, #12]
 800bb64:	4632      	mov	r2, r6
 800bb66:	463b      	mov	r3, r7
 800bb68:	4628      	mov	r0, r5
 800bb6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb6e:	f000 b877 	b.w	800bc60 <_write_r>

0800bb72 <__sseek>:
 800bb72:	b510      	push	{r4, lr}
 800bb74:	460c      	mov	r4, r1
 800bb76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb7a:	f000 f84d 	bl	800bc18 <_lseek_r>
 800bb7e:	1c43      	adds	r3, r0, #1
 800bb80:	89a3      	ldrh	r3, [r4, #12]
 800bb82:	bf15      	itete	ne
 800bb84:	6560      	strne	r0, [r4, #84]	; 0x54
 800bb86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bb8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bb8e:	81a3      	strheq	r3, [r4, #12]
 800bb90:	bf18      	it	ne
 800bb92:	81a3      	strhne	r3, [r4, #12]
 800bb94:	bd10      	pop	{r4, pc}

0800bb96 <__sclose>:
 800bb96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb9a:	f000 b82d 	b.w	800bbf8 <_close_r>
	...

0800bba0 <_vsiprintf_r>:
 800bba0:	b500      	push	{lr}
 800bba2:	b09b      	sub	sp, #108	; 0x6c
 800bba4:	9100      	str	r1, [sp, #0]
 800bba6:	9104      	str	r1, [sp, #16]
 800bba8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bbac:	9105      	str	r1, [sp, #20]
 800bbae:	9102      	str	r1, [sp, #8]
 800bbb0:	4905      	ldr	r1, [pc, #20]	; (800bbc8 <_vsiprintf_r+0x28>)
 800bbb2:	9103      	str	r1, [sp, #12]
 800bbb4:	4669      	mov	r1, sp
 800bbb6:	f001 fbe3 	bl	800d380 <_svfiprintf_r>
 800bbba:	9b00      	ldr	r3, [sp, #0]
 800bbbc:	2200      	movs	r2, #0
 800bbbe:	701a      	strb	r2, [r3, #0]
 800bbc0:	b01b      	add	sp, #108	; 0x6c
 800bbc2:	f85d fb04 	ldr.w	pc, [sp], #4
 800bbc6:	bf00      	nop
 800bbc8:	ffff0208 	.word	0xffff0208

0800bbcc <vsiprintf>:
 800bbcc:	4613      	mov	r3, r2
 800bbce:	460a      	mov	r2, r1
 800bbd0:	4601      	mov	r1, r0
 800bbd2:	4802      	ldr	r0, [pc, #8]	; (800bbdc <vsiprintf+0x10>)
 800bbd4:	6800      	ldr	r0, [r0, #0]
 800bbd6:	f7ff bfe3 	b.w	800bba0 <_vsiprintf_r>
 800bbda:	bf00      	nop
 800bbdc:	20000068 	.word	0x20000068

0800bbe0 <memset>:
 800bbe0:	4402      	add	r2, r0
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	4293      	cmp	r3, r2
 800bbe6:	d100      	bne.n	800bbea <memset+0xa>
 800bbe8:	4770      	bx	lr
 800bbea:	f803 1b01 	strb.w	r1, [r3], #1
 800bbee:	e7f9      	b.n	800bbe4 <memset+0x4>

0800bbf0 <_localeconv_r>:
 800bbf0:	4800      	ldr	r0, [pc, #0]	; (800bbf4 <_localeconv_r+0x4>)
 800bbf2:	4770      	bx	lr
 800bbf4:	2000015c 	.word	0x2000015c

0800bbf8 <_close_r>:
 800bbf8:	b538      	push	{r3, r4, r5, lr}
 800bbfa:	4d06      	ldr	r5, [pc, #24]	; (800bc14 <_close_r+0x1c>)
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	4604      	mov	r4, r0
 800bc00:	4608      	mov	r0, r1
 800bc02:	602b      	str	r3, [r5, #0]
 800bc04:	f7f7 ff35 	bl	8003a72 <_close>
 800bc08:	1c43      	adds	r3, r0, #1
 800bc0a:	d102      	bne.n	800bc12 <_close_r+0x1a>
 800bc0c:	682b      	ldr	r3, [r5, #0]
 800bc0e:	b103      	cbz	r3, 800bc12 <_close_r+0x1a>
 800bc10:	6023      	str	r3, [r4, #0]
 800bc12:	bd38      	pop	{r3, r4, r5, pc}
 800bc14:	20000eac 	.word	0x20000eac

0800bc18 <_lseek_r>:
 800bc18:	b538      	push	{r3, r4, r5, lr}
 800bc1a:	4d07      	ldr	r5, [pc, #28]	; (800bc38 <_lseek_r+0x20>)
 800bc1c:	4604      	mov	r4, r0
 800bc1e:	4608      	mov	r0, r1
 800bc20:	4611      	mov	r1, r2
 800bc22:	2200      	movs	r2, #0
 800bc24:	602a      	str	r2, [r5, #0]
 800bc26:	461a      	mov	r2, r3
 800bc28:	f7f7 ff4a 	bl	8003ac0 <_lseek>
 800bc2c:	1c43      	adds	r3, r0, #1
 800bc2e:	d102      	bne.n	800bc36 <_lseek_r+0x1e>
 800bc30:	682b      	ldr	r3, [r5, #0]
 800bc32:	b103      	cbz	r3, 800bc36 <_lseek_r+0x1e>
 800bc34:	6023      	str	r3, [r4, #0]
 800bc36:	bd38      	pop	{r3, r4, r5, pc}
 800bc38:	20000eac 	.word	0x20000eac

0800bc3c <_read_r>:
 800bc3c:	b538      	push	{r3, r4, r5, lr}
 800bc3e:	4d07      	ldr	r5, [pc, #28]	; (800bc5c <_read_r+0x20>)
 800bc40:	4604      	mov	r4, r0
 800bc42:	4608      	mov	r0, r1
 800bc44:	4611      	mov	r1, r2
 800bc46:	2200      	movs	r2, #0
 800bc48:	602a      	str	r2, [r5, #0]
 800bc4a:	461a      	mov	r2, r3
 800bc4c:	f7f7 fed8 	bl	8003a00 <_read>
 800bc50:	1c43      	adds	r3, r0, #1
 800bc52:	d102      	bne.n	800bc5a <_read_r+0x1e>
 800bc54:	682b      	ldr	r3, [r5, #0]
 800bc56:	b103      	cbz	r3, 800bc5a <_read_r+0x1e>
 800bc58:	6023      	str	r3, [r4, #0]
 800bc5a:	bd38      	pop	{r3, r4, r5, pc}
 800bc5c:	20000eac 	.word	0x20000eac

0800bc60 <_write_r>:
 800bc60:	b538      	push	{r3, r4, r5, lr}
 800bc62:	4d07      	ldr	r5, [pc, #28]	; (800bc80 <_write_r+0x20>)
 800bc64:	4604      	mov	r4, r0
 800bc66:	4608      	mov	r0, r1
 800bc68:	4611      	mov	r1, r2
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	602a      	str	r2, [r5, #0]
 800bc6e:	461a      	mov	r2, r3
 800bc70:	f7f7 fee3 	bl	8003a3a <_write>
 800bc74:	1c43      	adds	r3, r0, #1
 800bc76:	d102      	bne.n	800bc7e <_write_r+0x1e>
 800bc78:	682b      	ldr	r3, [r5, #0]
 800bc7a:	b103      	cbz	r3, 800bc7e <_write_r+0x1e>
 800bc7c:	6023      	str	r3, [r4, #0]
 800bc7e:	bd38      	pop	{r3, r4, r5, pc}
 800bc80:	20000eac 	.word	0x20000eac

0800bc84 <__errno>:
 800bc84:	4b01      	ldr	r3, [pc, #4]	; (800bc8c <__errno+0x8>)
 800bc86:	6818      	ldr	r0, [r3, #0]
 800bc88:	4770      	bx	lr
 800bc8a:	bf00      	nop
 800bc8c:	20000068 	.word	0x20000068

0800bc90 <__libc_init_array>:
 800bc90:	b570      	push	{r4, r5, r6, lr}
 800bc92:	4d0d      	ldr	r5, [pc, #52]	; (800bcc8 <__libc_init_array+0x38>)
 800bc94:	4c0d      	ldr	r4, [pc, #52]	; (800bccc <__libc_init_array+0x3c>)
 800bc96:	1b64      	subs	r4, r4, r5
 800bc98:	10a4      	asrs	r4, r4, #2
 800bc9a:	2600      	movs	r6, #0
 800bc9c:	42a6      	cmp	r6, r4
 800bc9e:	d109      	bne.n	800bcb4 <__libc_init_array+0x24>
 800bca0:	4d0b      	ldr	r5, [pc, #44]	; (800bcd0 <__libc_init_array+0x40>)
 800bca2:	4c0c      	ldr	r4, [pc, #48]	; (800bcd4 <__libc_init_array+0x44>)
 800bca4:	f002 f894 	bl	800ddd0 <_init>
 800bca8:	1b64      	subs	r4, r4, r5
 800bcaa:	10a4      	asrs	r4, r4, #2
 800bcac:	2600      	movs	r6, #0
 800bcae:	42a6      	cmp	r6, r4
 800bcb0:	d105      	bne.n	800bcbe <__libc_init_array+0x2e>
 800bcb2:	bd70      	pop	{r4, r5, r6, pc}
 800bcb4:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcb8:	4798      	blx	r3
 800bcba:	3601      	adds	r6, #1
 800bcbc:	e7ee      	b.n	800bc9c <__libc_init_array+0xc>
 800bcbe:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcc2:	4798      	blx	r3
 800bcc4:	3601      	adds	r6, #1
 800bcc6:	e7f2      	b.n	800bcae <__libc_init_array+0x1e>
 800bcc8:	0800e684 	.word	0x0800e684
 800bccc:	0800e684 	.word	0x0800e684
 800bcd0:	0800e684 	.word	0x0800e684
 800bcd4:	0800e688 	.word	0x0800e688

0800bcd8 <__retarget_lock_acquire_recursive>:
 800bcd8:	4770      	bx	lr

0800bcda <__retarget_lock_release_recursive>:
 800bcda:	4770      	bx	lr

0800bcdc <quorem>:
 800bcdc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bce0:	6903      	ldr	r3, [r0, #16]
 800bce2:	690c      	ldr	r4, [r1, #16]
 800bce4:	42a3      	cmp	r3, r4
 800bce6:	4607      	mov	r7, r0
 800bce8:	db7e      	blt.n	800bde8 <quorem+0x10c>
 800bcea:	3c01      	subs	r4, #1
 800bcec:	f101 0814 	add.w	r8, r1, #20
 800bcf0:	f100 0514 	add.w	r5, r0, #20
 800bcf4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bcf8:	9301      	str	r3, [sp, #4]
 800bcfa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bcfe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bd02:	3301      	adds	r3, #1
 800bd04:	429a      	cmp	r2, r3
 800bd06:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bd0a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bd0e:	fbb2 f6f3 	udiv	r6, r2, r3
 800bd12:	d331      	bcc.n	800bd78 <quorem+0x9c>
 800bd14:	f04f 0e00 	mov.w	lr, #0
 800bd18:	4640      	mov	r0, r8
 800bd1a:	46ac      	mov	ip, r5
 800bd1c:	46f2      	mov	sl, lr
 800bd1e:	f850 2b04 	ldr.w	r2, [r0], #4
 800bd22:	b293      	uxth	r3, r2
 800bd24:	fb06 e303 	mla	r3, r6, r3, lr
 800bd28:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bd2c:	0c1a      	lsrs	r2, r3, #16
 800bd2e:	b29b      	uxth	r3, r3
 800bd30:	ebaa 0303 	sub.w	r3, sl, r3
 800bd34:	f8dc a000 	ldr.w	sl, [ip]
 800bd38:	fa13 f38a 	uxtah	r3, r3, sl
 800bd3c:	fb06 220e 	mla	r2, r6, lr, r2
 800bd40:	9300      	str	r3, [sp, #0]
 800bd42:	9b00      	ldr	r3, [sp, #0]
 800bd44:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bd48:	b292      	uxth	r2, r2
 800bd4a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bd4e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bd52:	f8bd 3000 	ldrh.w	r3, [sp]
 800bd56:	4581      	cmp	r9, r0
 800bd58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd5c:	f84c 3b04 	str.w	r3, [ip], #4
 800bd60:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bd64:	d2db      	bcs.n	800bd1e <quorem+0x42>
 800bd66:	f855 300b 	ldr.w	r3, [r5, fp]
 800bd6a:	b92b      	cbnz	r3, 800bd78 <quorem+0x9c>
 800bd6c:	9b01      	ldr	r3, [sp, #4]
 800bd6e:	3b04      	subs	r3, #4
 800bd70:	429d      	cmp	r5, r3
 800bd72:	461a      	mov	r2, r3
 800bd74:	d32c      	bcc.n	800bdd0 <quorem+0xf4>
 800bd76:	613c      	str	r4, [r7, #16]
 800bd78:	4638      	mov	r0, r7
 800bd7a:	f001 f9a7 	bl	800d0cc <__mcmp>
 800bd7e:	2800      	cmp	r0, #0
 800bd80:	db22      	blt.n	800bdc8 <quorem+0xec>
 800bd82:	3601      	adds	r6, #1
 800bd84:	4629      	mov	r1, r5
 800bd86:	2000      	movs	r0, #0
 800bd88:	f858 2b04 	ldr.w	r2, [r8], #4
 800bd8c:	f8d1 c000 	ldr.w	ip, [r1]
 800bd90:	b293      	uxth	r3, r2
 800bd92:	1ac3      	subs	r3, r0, r3
 800bd94:	0c12      	lsrs	r2, r2, #16
 800bd96:	fa13 f38c 	uxtah	r3, r3, ip
 800bd9a:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800bd9e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bda2:	b29b      	uxth	r3, r3
 800bda4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bda8:	45c1      	cmp	r9, r8
 800bdaa:	f841 3b04 	str.w	r3, [r1], #4
 800bdae:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bdb2:	d2e9      	bcs.n	800bd88 <quorem+0xac>
 800bdb4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bdb8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bdbc:	b922      	cbnz	r2, 800bdc8 <quorem+0xec>
 800bdbe:	3b04      	subs	r3, #4
 800bdc0:	429d      	cmp	r5, r3
 800bdc2:	461a      	mov	r2, r3
 800bdc4:	d30a      	bcc.n	800bddc <quorem+0x100>
 800bdc6:	613c      	str	r4, [r7, #16]
 800bdc8:	4630      	mov	r0, r6
 800bdca:	b003      	add	sp, #12
 800bdcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdd0:	6812      	ldr	r2, [r2, #0]
 800bdd2:	3b04      	subs	r3, #4
 800bdd4:	2a00      	cmp	r2, #0
 800bdd6:	d1ce      	bne.n	800bd76 <quorem+0x9a>
 800bdd8:	3c01      	subs	r4, #1
 800bdda:	e7c9      	b.n	800bd70 <quorem+0x94>
 800bddc:	6812      	ldr	r2, [r2, #0]
 800bdde:	3b04      	subs	r3, #4
 800bde0:	2a00      	cmp	r2, #0
 800bde2:	d1f0      	bne.n	800bdc6 <quorem+0xea>
 800bde4:	3c01      	subs	r4, #1
 800bde6:	e7eb      	b.n	800bdc0 <quorem+0xe4>
 800bde8:	2000      	movs	r0, #0
 800bdea:	e7ee      	b.n	800bdca <quorem+0xee>
 800bdec:	0000      	movs	r0, r0
	...

0800bdf0 <_dtoa_r>:
 800bdf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdf4:	ed2d 8b04 	vpush	{d8-d9}
 800bdf8:	69c5      	ldr	r5, [r0, #28]
 800bdfa:	b093      	sub	sp, #76	; 0x4c
 800bdfc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800be00:	ec57 6b10 	vmov	r6, r7, d0
 800be04:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800be08:	9107      	str	r1, [sp, #28]
 800be0a:	4604      	mov	r4, r0
 800be0c:	920a      	str	r2, [sp, #40]	; 0x28
 800be0e:	930d      	str	r3, [sp, #52]	; 0x34
 800be10:	b975      	cbnz	r5, 800be30 <_dtoa_r+0x40>
 800be12:	2010      	movs	r0, #16
 800be14:	f000 fe2a 	bl	800ca6c <malloc>
 800be18:	4602      	mov	r2, r0
 800be1a:	61e0      	str	r0, [r4, #28]
 800be1c:	b920      	cbnz	r0, 800be28 <_dtoa_r+0x38>
 800be1e:	4bae      	ldr	r3, [pc, #696]	; (800c0d8 <_dtoa_r+0x2e8>)
 800be20:	21ef      	movs	r1, #239	; 0xef
 800be22:	48ae      	ldr	r0, [pc, #696]	; (800c0dc <_dtoa_r+0x2ec>)
 800be24:	f001 fd14 	bl	800d850 <__assert_func>
 800be28:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800be2c:	6005      	str	r5, [r0, #0]
 800be2e:	60c5      	str	r5, [r0, #12]
 800be30:	69e3      	ldr	r3, [r4, #28]
 800be32:	6819      	ldr	r1, [r3, #0]
 800be34:	b151      	cbz	r1, 800be4c <_dtoa_r+0x5c>
 800be36:	685a      	ldr	r2, [r3, #4]
 800be38:	604a      	str	r2, [r1, #4]
 800be3a:	2301      	movs	r3, #1
 800be3c:	4093      	lsls	r3, r2
 800be3e:	608b      	str	r3, [r1, #8]
 800be40:	4620      	mov	r0, r4
 800be42:	f000 ff07 	bl	800cc54 <_Bfree>
 800be46:	69e3      	ldr	r3, [r4, #28]
 800be48:	2200      	movs	r2, #0
 800be4a:	601a      	str	r2, [r3, #0]
 800be4c:	1e3b      	subs	r3, r7, #0
 800be4e:	bfbb      	ittet	lt
 800be50:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800be54:	9303      	strlt	r3, [sp, #12]
 800be56:	2300      	movge	r3, #0
 800be58:	2201      	movlt	r2, #1
 800be5a:	bfac      	ite	ge
 800be5c:	f8c8 3000 	strge.w	r3, [r8]
 800be60:	f8c8 2000 	strlt.w	r2, [r8]
 800be64:	4b9e      	ldr	r3, [pc, #632]	; (800c0e0 <_dtoa_r+0x2f0>)
 800be66:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800be6a:	ea33 0308 	bics.w	r3, r3, r8
 800be6e:	d11b      	bne.n	800bea8 <_dtoa_r+0xb8>
 800be70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800be72:	f242 730f 	movw	r3, #9999	; 0x270f
 800be76:	6013      	str	r3, [r2, #0]
 800be78:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800be7c:	4333      	orrs	r3, r6
 800be7e:	f000 8593 	beq.w	800c9a8 <_dtoa_r+0xbb8>
 800be82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800be84:	b963      	cbnz	r3, 800bea0 <_dtoa_r+0xb0>
 800be86:	4b97      	ldr	r3, [pc, #604]	; (800c0e4 <_dtoa_r+0x2f4>)
 800be88:	e027      	b.n	800beda <_dtoa_r+0xea>
 800be8a:	4b97      	ldr	r3, [pc, #604]	; (800c0e8 <_dtoa_r+0x2f8>)
 800be8c:	9300      	str	r3, [sp, #0]
 800be8e:	3308      	adds	r3, #8
 800be90:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800be92:	6013      	str	r3, [r2, #0]
 800be94:	9800      	ldr	r0, [sp, #0]
 800be96:	b013      	add	sp, #76	; 0x4c
 800be98:	ecbd 8b04 	vpop	{d8-d9}
 800be9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bea0:	4b90      	ldr	r3, [pc, #576]	; (800c0e4 <_dtoa_r+0x2f4>)
 800bea2:	9300      	str	r3, [sp, #0]
 800bea4:	3303      	adds	r3, #3
 800bea6:	e7f3      	b.n	800be90 <_dtoa_r+0xa0>
 800bea8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800beac:	2200      	movs	r2, #0
 800beae:	ec51 0b17 	vmov	r0, r1, d7
 800beb2:	eeb0 8a47 	vmov.f32	s16, s14
 800beb6:	eef0 8a67 	vmov.f32	s17, s15
 800beba:	2300      	movs	r3, #0
 800bebc:	f7f4 fe04 	bl	8000ac8 <__aeabi_dcmpeq>
 800bec0:	4681      	mov	r9, r0
 800bec2:	b160      	cbz	r0, 800bede <_dtoa_r+0xee>
 800bec4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bec6:	2301      	movs	r3, #1
 800bec8:	6013      	str	r3, [r2, #0]
 800beca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800becc:	2b00      	cmp	r3, #0
 800bece:	f000 8568 	beq.w	800c9a2 <_dtoa_r+0xbb2>
 800bed2:	4b86      	ldr	r3, [pc, #536]	; (800c0ec <_dtoa_r+0x2fc>)
 800bed4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bed6:	6013      	str	r3, [r2, #0]
 800bed8:	3b01      	subs	r3, #1
 800beda:	9300      	str	r3, [sp, #0]
 800bedc:	e7da      	b.n	800be94 <_dtoa_r+0xa4>
 800bede:	aa10      	add	r2, sp, #64	; 0x40
 800bee0:	a911      	add	r1, sp, #68	; 0x44
 800bee2:	4620      	mov	r0, r4
 800bee4:	eeb0 0a48 	vmov.f32	s0, s16
 800bee8:	eef0 0a68 	vmov.f32	s1, s17
 800beec:	f001 f994 	bl	800d218 <__d2b>
 800bef0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800bef4:	4682      	mov	sl, r0
 800bef6:	2d00      	cmp	r5, #0
 800bef8:	d07f      	beq.n	800bffa <_dtoa_r+0x20a>
 800befa:	ee18 3a90 	vmov	r3, s17
 800befe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bf02:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800bf06:	ec51 0b18 	vmov	r0, r1, d8
 800bf0a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bf0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bf12:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800bf16:	4619      	mov	r1, r3
 800bf18:	2200      	movs	r2, #0
 800bf1a:	4b75      	ldr	r3, [pc, #468]	; (800c0f0 <_dtoa_r+0x300>)
 800bf1c:	f7f4 f9b4 	bl	8000288 <__aeabi_dsub>
 800bf20:	a367      	add	r3, pc, #412	; (adr r3, 800c0c0 <_dtoa_r+0x2d0>)
 800bf22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf26:	f7f4 fb67 	bl	80005f8 <__aeabi_dmul>
 800bf2a:	a367      	add	r3, pc, #412	; (adr r3, 800c0c8 <_dtoa_r+0x2d8>)
 800bf2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf30:	f7f4 f9ac 	bl	800028c <__adddf3>
 800bf34:	4606      	mov	r6, r0
 800bf36:	4628      	mov	r0, r5
 800bf38:	460f      	mov	r7, r1
 800bf3a:	f7f4 faf3 	bl	8000524 <__aeabi_i2d>
 800bf3e:	a364      	add	r3, pc, #400	; (adr r3, 800c0d0 <_dtoa_r+0x2e0>)
 800bf40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf44:	f7f4 fb58 	bl	80005f8 <__aeabi_dmul>
 800bf48:	4602      	mov	r2, r0
 800bf4a:	460b      	mov	r3, r1
 800bf4c:	4630      	mov	r0, r6
 800bf4e:	4639      	mov	r1, r7
 800bf50:	f7f4 f99c 	bl	800028c <__adddf3>
 800bf54:	4606      	mov	r6, r0
 800bf56:	460f      	mov	r7, r1
 800bf58:	f7f4 fdfe 	bl	8000b58 <__aeabi_d2iz>
 800bf5c:	2200      	movs	r2, #0
 800bf5e:	4683      	mov	fp, r0
 800bf60:	2300      	movs	r3, #0
 800bf62:	4630      	mov	r0, r6
 800bf64:	4639      	mov	r1, r7
 800bf66:	f7f4 fdb9 	bl	8000adc <__aeabi_dcmplt>
 800bf6a:	b148      	cbz	r0, 800bf80 <_dtoa_r+0x190>
 800bf6c:	4658      	mov	r0, fp
 800bf6e:	f7f4 fad9 	bl	8000524 <__aeabi_i2d>
 800bf72:	4632      	mov	r2, r6
 800bf74:	463b      	mov	r3, r7
 800bf76:	f7f4 fda7 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf7a:	b908      	cbnz	r0, 800bf80 <_dtoa_r+0x190>
 800bf7c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bf80:	f1bb 0f16 	cmp.w	fp, #22
 800bf84:	d857      	bhi.n	800c036 <_dtoa_r+0x246>
 800bf86:	4b5b      	ldr	r3, [pc, #364]	; (800c0f4 <_dtoa_r+0x304>)
 800bf88:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800bf8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf90:	ec51 0b18 	vmov	r0, r1, d8
 800bf94:	f7f4 fda2 	bl	8000adc <__aeabi_dcmplt>
 800bf98:	2800      	cmp	r0, #0
 800bf9a:	d04e      	beq.n	800c03a <_dtoa_r+0x24a>
 800bf9c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	930c      	str	r3, [sp, #48]	; 0x30
 800bfa4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bfa6:	1b5b      	subs	r3, r3, r5
 800bfa8:	1e5a      	subs	r2, r3, #1
 800bfaa:	bf45      	ittet	mi
 800bfac:	f1c3 0301 	rsbmi	r3, r3, #1
 800bfb0:	9305      	strmi	r3, [sp, #20]
 800bfb2:	2300      	movpl	r3, #0
 800bfb4:	2300      	movmi	r3, #0
 800bfb6:	9206      	str	r2, [sp, #24]
 800bfb8:	bf54      	ite	pl
 800bfba:	9305      	strpl	r3, [sp, #20]
 800bfbc:	9306      	strmi	r3, [sp, #24]
 800bfbe:	f1bb 0f00 	cmp.w	fp, #0
 800bfc2:	db3c      	blt.n	800c03e <_dtoa_r+0x24e>
 800bfc4:	9b06      	ldr	r3, [sp, #24]
 800bfc6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800bfca:	445b      	add	r3, fp
 800bfcc:	9306      	str	r3, [sp, #24]
 800bfce:	2300      	movs	r3, #0
 800bfd0:	9308      	str	r3, [sp, #32]
 800bfd2:	9b07      	ldr	r3, [sp, #28]
 800bfd4:	2b09      	cmp	r3, #9
 800bfd6:	d868      	bhi.n	800c0aa <_dtoa_r+0x2ba>
 800bfd8:	2b05      	cmp	r3, #5
 800bfda:	bfc4      	itt	gt
 800bfdc:	3b04      	subgt	r3, #4
 800bfde:	9307      	strgt	r3, [sp, #28]
 800bfe0:	9b07      	ldr	r3, [sp, #28]
 800bfe2:	f1a3 0302 	sub.w	r3, r3, #2
 800bfe6:	bfcc      	ite	gt
 800bfe8:	2500      	movgt	r5, #0
 800bfea:	2501      	movle	r5, #1
 800bfec:	2b03      	cmp	r3, #3
 800bfee:	f200 8085 	bhi.w	800c0fc <_dtoa_r+0x30c>
 800bff2:	e8df f003 	tbb	[pc, r3]
 800bff6:	3b2e      	.short	0x3b2e
 800bff8:	5839      	.short	0x5839
 800bffa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bffe:	441d      	add	r5, r3
 800c000:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c004:	2b20      	cmp	r3, #32
 800c006:	bfc1      	itttt	gt
 800c008:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c00c:	fa08 f803 	lslgt.w	r8, r8, r3
 800c010:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c014:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c018:	bfd6      	itet	le
 800c01a:	f1c3 0320 	rsble	r3, r3, #32
 800c01e:	ea48 0003 	orrgt.w	r0, r8, r3
 800c022:	fa06 f003 	lslle.w	r0, r6, r3
 800c026:	f7f4 fa6d 	bl	8000504 <__aeabi_ui2d>
 800c02a:	2201      	movs	r2, #1
 800c02c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c030:	3d01      	subs	r5, #1
 800c032:	920e      	str	r2, [sp, #56]	; 0x38
 800c034:	e76f      	b.n	800bf16 <_dtoa_r+0x126>
 800c036:	2301      	movs	r3, #1
 800c038:	e7b3      	b.n	800bfa2 <_dtoa_r+0x1b2>
 800c03a:	900c      	str	r0, [sp, #48]	; 0x30
 800c03c:	e7b2      	b.n	800bfa4 <_dtoa_r+0x1b4>
 800c03e:	9b05      	ldr	r3, [sp, #20]
 800c040:	eba3 030b 	sub.w	r3, r3, fp
 800c044:	9305      	str	r3, [sp, #20]
 800c046:	f1cb 0300 	rsb	r3, fp, #0
 800c04a:	9308      	str	r3, [sp, #32]
 800c04c:	2300      	movs	r3, #0
 800c04e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c050:	e7bf      	b.n	800bfd2 <_dtoa_r+0x1e2>
 800c052:	2300      	movs	r3, #0
 800c054:	9309      	str	r3, [sp, #36]	; 0x24
 800c056:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c058:	2b00      	cmp	r3, #0
 800c05a:	dc52      	bgt.n	800c102 <_dtoa_r+0x312>
 800c05c:	2301      	movs	r3, #1
 800c05e:	9301      	str	r3, [sp, #4]
 800c060:	9304      	str	r3, [sp, #16]
 800c062:	461a      	mov	r2, r3
 800c064:	920a      	str	r2, [sp, #40]	; 0x28
 800c066:	e00b      	b.n	800c080 <_dtoa_r+0x290>
 800c068:	2301      	movs	r3, #1
 800c06a:	e7f3      	b.n	800c054 <_dtoa_r+0x264>
 800c06c:	2300      	movs	r3, #0
 800c06e:	9309      	str	r3, [sp, #36]	; 0x24
 800c070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c072:	445b      	add	r3, fp
 800c074:	9301      	str	r3, [sp, #4]
 800c076:	3301      	adds	r3, #1
 800c078:	2b01      	cmp	r3, #1
 800c07a:	9304      	str	r3, [sp, #16]
 800c07c:	bfb8      	it	lt
 800c07e:	2301      	movlt	r3, #1
 800c080:	69e0      	ldr	r0, [r4, #28]
 800c082:	2100      	movs	r1, #0
 800c084:	2204      	movs	r2, #4
 800c086:	f102 0614 	add.w	r6, r2, #20
 800c08a:	429e      	cmp	r6, r3
 800c08c:	d93d      	bls.n	800c10a <_dtoa_r+0x31a>
 800c08e:	6041      	str	r1, [r0, #4]
 800c090:	4620      	mov	r0, r4
 800c092:	f000 fd9f 	bl	800cbd4 <_Balloc>
 800c096:	9000      	str	r0, [sp, #0]
 800c098:	2800      	cmp	r0, #0
 800c09a:	d139      	bne.n	800c110 <_dtoa_r+0x320>
 800c09c:	4b16      	ldr	r3, [pc, #88]	; (800c0f8 <_dtoa_r+0x308>)
 800c09e:	4602      	mov	r2, r0
 800c0a0:	f240 11af 	movw	r1, #431	; 0x1af
 800c0a4:	e6bd      	b.n	800be22 <_dtoa_r+0x32>
 800c0a6:	2301      	movs	r3, #1
 800c0a8:	e7e1      	b.n	800c06e <_dtoa_r+0x27e>
 800c0aa:	2501      	movs	r5, #1
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	9307      	str	r3, [sp, #28]
 800c0b0:	9509      	str	r5, [sp, #36]	; 0x24
 800c0b2:	f04f 33ff 	mov.w	r3, #4294967295
 800c0b6:	9301      	str	r3, [sp, #4]
 800c0b8:	9304      	str	r3, [sp, #16]
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	2312      	movs	r3, #18
 800c0be:	e7d1      	b.n	800c064 <_dtoa_r+0x274>
 800c0c0:	636f4361 	.word	0x636f4361
 800c0c4:	3fd287a7 	.word	0x3fd287a7
 800c0c8:	8b60c8b3 	.word	0x8b60c8b3
 800c0cc:	3fc68a28 	.word	0x3fc68a28
 800c0d0:	509f79fb 	.word	0x509f79fb
 800c0d4:	3fd34413 	.word	0x3fd34413
 800c0d8:	0800e351 	.word	0x0800e351
 800c0dc:	0800e368 	.word	0x0800e368
 800c0e0:	7ff00000 	.word	0x7ff00000
 800c0e4:	0800e34d 	.word	0x0800e34d
 800c0e8:	0800e344 	.word	0x0800e344
 800c0ec:	0800e321 	.word	0x0800e321
 800c0f0:	3ff80000 	.word	0x3ff80000
 800c0f4:	0800e458 	.word	0x0800e458
 800c0f8:	0800e3c0 	.word	0x0800e3c0
 800c0fc:	2301      	movs	r3, #1
 800c0fe:	9309      	str	r3, [sp, #36]	; 0x24
 800c100:	e7d7      	b.n	800c0b2 <_dtoa_r+0x2c2>
 800c102:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c104:	9301      	str	r3, [sp, #4]
 800c106:	9304      	str	r3, [sp, #16]
 800c108:	e7ba      	b.n	800c080 <_dtoa_r+0x290>
 800c10a:	3101      	adds	r1, #1
 800c10c:	0052      	lsls	r2, r2, #1
 800c10e:	e7ba      	b.n	800c086 <_dtoa_r+0x296>
 800c110:	69e3      	ldr	r3, [r4, #28]
 800c112:	9a00      	ldr	r2, [sp, #0]
 800c114:	601a      	str	r2, [r3, #0]
 800c116:	9b04      	ldr	r3, [sp, #16]
 800c118:	2b0e      	cmp	r3, #14
 800c11a:	f200 80a8 	bhi.w	800c26e <_dtoa_r+0x47e>
 800c11e:	2d00      	cmp	r5, #0
 800c120:	f000 80a5 	beq.w	800c26e <_dtoa_r+0x47e>
 800c124:	f1bb 0f00 	cmp.w	fp, #0
 800c128:	dd38      	ble.n	800c19c <_dtoa_r+0x3ac>
 800c12a:	4bc0      	ldr	r3, [pc, #768]	; (800c42c <_dtoa_r+0x63c>)
 800c12c:	f00b 020f 	and.w	r2, fp, #15
 800c130:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c134:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c138:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c13c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c140:	d019      	beq.n	800c176 <_dtoa_r+0x386>
 800c142:	4bbb      	ldr	r3, [pc, #748]	; (800c430 <_dtoa_r+0x640>)
 800c144:	ec51 0b18 	vmov	r0, r1, d8
 800c148:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c14c:	f7f4 fb7e 	bl	800084c <__aeabi_ddiv>
 800c150:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c154:	f008 080f 	and.w	r8, r8, #15
 800c158:	2503      	movs	r5, #3
 800c15a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c430 <_dtoa_r+0x640>
 800c15e:	f1b8 0f00 	cmp.w	r8, #0
 800c162:	d10a      	bne.n	800c17a <_dtoa_r+0x38a>
 800c164:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c168:	4632      	mov	r2, r6
 800c16a:	463b      	mov	r3, r7
 800c16c:	f7f4 fb6e 	bl	800084c <__aeabi_ddiv>
 800c170:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c174:	e02b      	b.n	800c1ce <_dtoa_r+0x3de>
 800c176:	2502      	movs	r5, #2
 800c178:	e7ef      	b.n	800c15a <_dtoa_r+0x36a>
 800c17a:	f018 0f01 	tst.w	r8, #1
 800c17e:	d008      	beq.n	800c192 <_dtoa_r+0x3a2>
 800c180:	4630      	mov	r0, r6
 800c182:	4639      	mov	r1, r7
 800c184:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c188:	f7f4 fa36 	bl	80005f8 <__aeabi_dmul>
 800c18c:	3501      	adds	r5, #1
 800c18e:	4606      	mov	r6, r0
 800c190:	460f      	mov	r7, r1
 800c192:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c196:	f109 0908 	add.w	r9, r9, #8
 800c19a:	e7e0      	b.n	800c15e <_dtoa_r+0x36e>
 800c19c:	f000 809f 	beq.w	800c2de <_dtoa_r+0x4ee>
 800c1a0:	f1cb 0600 	rsb	r6, fp, #0
 800c1a4:	4ba1      	ldr	r3, [pc, #644]	; (800c42c <_dtoa_r+0x63c>)
 800c1a6:	4fa2      	ldr	r7, [pc, #648]	; (800c430 <_dtoa_r+0x640>)
 800c1a8:	f006 020f 	and.w	r2, r6, #15
 800c1ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1b4:	ec51 0b18 	vmov	r0, r1, d8
 800c1b8:	f7f4 fa1e 	bl	80005f8 <__aeabi_dmul>
 800c1bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c1c0:	1136      	asrs	r6, r6, #4
 800c1c2:	2300      	movs	r3, #0
 800c1c4:	2502      	movs	r5, #2
 800c1c6:	2e00      	cmp	r6, #0
 800c1c8:	d17e      	bne.n	800c2c8 <_dtoa_r+0x4d8>
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d1d0      	bne.n	800c170 <_dtoa_r+0x380>
 800c1ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c1d0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	f000 8084 	beq.w	800c2e2 <_dtoa_r+0x4f2>
 800c1da:	4b96      	ldr	r3, [pc, #600]	; (800c434 <_dtoa_r+0x644>)
 800c1dc:	2200      	movs	r2, #0
 800c1de:	4640      	mov	r0, r8
 800c1e0:	4649      	mov	r1, r9
 800c1e2:	f7f4 fc7b 	bl	8000adc <__aeabi_dcmplt>
 800c1e6:	2800      	cmp	r0, #0
 800c1e8:	d07b      	beq.n	800c2e2 <_dtoa_r+0x4f2>
 800c1ea:	9b04      	ldr	r3, [sp, #16]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d078      	beq.n	800c2e2 <_dtoa_r+0x4f2>
 800c1f0:	9b01      	ldr	r3, [sp, #4]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	dd39      	ble.n	800c26a <_dtoa_r+0x47a>
 800c1f6:	4b90      	ldr	r3, [pc, #576]	; (800c438 <_dtoa_r+0x648>)
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	4640      	mov	r0, r8
 800c1fc:	4649      	mov	r1, r9
 800c1fe:	f7f4 f9fb 	bl	80005f8 <__aeabi_dmul>
 800c202:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c206:	9e01      	ldr	r6, [sp, #4]
 800c208:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c20c:	3501      	adds	r5, #1
 800c20e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c212:	4628      	mov	r0, r5
 800c214:	f7f4 f986 	bl	8000524 <__aeabi_i2d>
 800c218:	4642      	mov	r2, r8
 800c21a:	464b      	mov	r3, r9
 800c21c:	f7f4 f9ec 	bl	80005f8 <__aeabi_dmul>
 800c220:	4b86      	ldr	r3, [pc, #536]	; (800c43c <_dtoa_r+0x64c>)
 800c222:	2200      	movs	r2, #0
 800c224:	f7f4 f832 	bl	800028c <__adddf3>
 800c228:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c22c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c230:	9303      	str	r3, [sp, #12]
 800c232:	2e00      	cmp	r6, #0
 800c234:	d158      	bne.n	800c2e8 <_dtoa_r+0x4f8>
 800c236:	4b82      	ldr	r3, [pc, #520]	; (800c440 <_dtoa_r+0x650>)
 800c238:	2200      	movs	r2, #0
 800c23a:	4640      	mov	r0, r8
 800c23c:	4649      	mov	r1, r9
 800c23e:	f7f4 f823 	bl	8000288 <__aeabi_dsub>
 800c242:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c246:	4680      	mov	r8, r0
 800c248:	4689      	mov	r9, r1
 800c24a:	f7f4 fc65 	bl	8000b18 <__aeabi_dcmpgt>
 800c24e:	2800      	cmp	r0, #0
 800c250:	f040 8296 	bne.w	800c780 <_dtoa_r+0x990>
 800c254:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c258:	4640      	mov	r0, r8
 800c25a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c25e:	4649      	mov	r1, r9
 800c260:	f7f4 fc3c 	bl	8000adc <__aeabi_dcmplt>
 800c264:	2800      	cmp	r0, #0
 800c266:	f040 8289 	bne.w	800c77c <_dtoa_r+0x98c>
 800c26a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c26e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c270:	2b00      	cmp	r3, #0
 800c272:	f2c0 814e 	blt.w	800c512 <_dtoa_r+0x722>
 800c276:	f1bb 0f0e 	cmp.w	fp, #14
 800c27a:	f300 814a 	bgt.w	800c512 <_dtoa_r+0x722>
 800c27e:	4b6b      	ldr	r3, [pc, #428]	; (800c42c <_dtoa_r+0x63c>)
 800c280:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c284:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	f280 80dc 	bge.w	800c448 <_dtoa_r+0x658>
 800c290:	9b04      	ldr	r3, [sp, #16]
 800c292:	2b00      	cmp	r3, #0
 800c294:	f300 80d8 	bgt.w	800c448 <_dtoa_r+0x658>
 800c298:	f040 826f 	bne.w	800c77a <_dtoa_r+0x98a>
 800c29c:	4b68      	ldr	r3, [pc, #416]	; (800c440 <_dtoa_r+0x650>)
 800c29e:	2200      	movs	r2, #0
 800c2a0:	4640      	mov	r0, r8
 800c2a2:	4649      	mov	r1, r9
 800c2a4:	f7f4 f9a8 	bl	80005f8 <__aeabi_dmul>
 800c2a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c2ac:	f7f4 fc2a 	bl	8000b04 <__aeabi_dcmpge>
 800c2b0:	9e04      	ldr	r6, [sp, #16]
 800c2b2:	4637      	mov	r7, r6
 800c2b4:	2800      	cmp	r0, #0
 800c2b6:	f040 8245 	bne.w	800c744 <_dtoa_r+0x954>
 800c2ba:	9d00      	ldr	r5, [sp, #0]
 800c2bc:	2331      	movs	r3, #49	; 0x31
 800c2be:	f805 3b01 	strb.w	r3, [r5], #1
 800c2c2:	f10b 0b01 	add.w	fp, fp, #1
 800c2c6:	e241      	b.n	800c74c <_dtoa_r+0x95c>
 800c2c8:	07f2      	lsls	r2, r6, #31
 800c2ca:	d505      	bpl.n	800c2d8 <_dtoa_r+0x4e8>
 800c2cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c2d0:	f7f4 f992 	bl	80005f8 <__aeabi_dmul>
 800c2d4:	3501      	adds	r5, #1
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	1076      	asrs	r6, r6, #1
 800c2da:	3708      	adds	r7, #8
 800c2dc:	e773      	b.n	800c1c6 <_dtoa_r+0x3d6>
 800c2de:	2502      	movs	r5, #2
 800c2e0:	e775      	b.n	800c1ce <_dtoa_r+0x3de>
 800c2e2:	9e04      	ldr	r6, [sp, #16]
 800c2e4:	465f      	mov	r7, fp
 800c2e6:	e792      	b.n	800c20e <_dtoa_r+0x41e>
 800c2e8:	9900      	ldr	r1, [sp, #0]
 800c2ea:	4b50      	ldr	r3, [pc, #320]	; (800c42c <_dtoa_r+0x63c>)
 800c2ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c2f0:	4431      	add	r1, r6
 800c2f2:	9102      	str	r1, [sp, #8]
 800c2f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c2f6:	eeb0 9a47 	vmov.f32	s18, s14
 800c2fa:	eef0 9a67 	vmov.f32	s19, s15
 800c2fe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c302:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c306:	2900      	cmp	r1, #0
 800c308:	d044      	beq.n	800c394 <_dtoa_r+0x5a4>
 800c30a:	494e      	ldr	r1, [pc, #312]	; (800c444 <_dtoa_r+0x654>)
 800c30c:	2000      	movs	r0, #0
 800c30e:	f7f4 fa9d 	bl	800084c <__aeabi_ddiv>
 800c312:	ec53 2b19 	vmov	r2, r3, d9
 800c316:	f7f3 ffb7 	bl	8000288 <__aeabi_dsub>
 800c31a:	9d00      	ldr	r5, [sp, #0]
 800c31c:	ec41 0b19 	vmov	d9, r0, r1
 800c320:	4649      	mov	r1, r9
 800c322:	4640      	mov	r0, r8
 800c324:	f7f4 fc18 	bl	8000b58 <__aeabi_d2iz>
 800c328:	4606      	mov	r6, r0
 800c32a:	f7f4 f8fb 	bl	8000524 <__aeabi_i2d>
 800c32e:	4602      	mov	r2, r0
 800c330:	460b      	mov	r3, r1
 800c332:	4640      	mov	r0, r8
 800c334:	4649      	mov	r1, r9
 800c336:	f7f3 ffa7 	bl	8000288 <__aeabi_dsub>
 800c33a:	3630      	adds	r6, #48	; 0x30
 800c33c:	f805 6b01 	strb.w	r6, [r5], #1
 800c340:	ec53 2b19 	vmov	r2, r3, d9
 800c344:	4680      	mov	r8, r0
 800c346:	4689      	mov	r9, r1
 800c348:	f7f4 fbc8 	bl	8000adc <__aeabi_dcmplt>
 800c34c:	2800      	cmp	r0, #0
 800c34e:	d164      	bne.n	800c41a <_dtoa_r+0x62a>
 800c350:	4642      	mov	r2, r8
 800c352:	464b      	mov	r3, r9
 800c354:	4937      	ldr	r1, [pc, #220]	; (800c434 <_dtoa_r+0x644>)
 800c356:	2000      	movs	r0, #0
 800c358:	f7f3 ff96 	bl	8000288 <__aeabi_dsub>
 800c35c:	ec53 2b19 	vmov	r2, r3, d9
 800c360:	f7f4 fbbc 	bl	8000adc <__aeabi_dcmplt>
 800c364:	2800      	cmp	r0, #0
 800c366:	f040 80b6 	bne.w	800c4d6 <_dtoa_r+0x6e6>
 800c36a:	9b02      	ldr	r3, [sp, #8]
 800c36c:	429d      	cmp	r5, r3
 800c36e:	f43f af7c 	beq.w	800c26a <_dtoa_r+0x47a>
 800c372:	4b31      	ldr	r3, [pc, #196]	; (800c438 <_dtoa_r+0x648>)
 800c374:	ec51 0b19 	vmov	r0, r1, d9
 800c378:	2200      	movs	r2, #0
 800c37a:	f7f4 f93d 	bl	80005f8 <__aeabi_dmul>
 800c37e:	4b2e      	ldr	r3, [pc, #184]	; (800c438 <_dtoa_r+0x648>)
 800c380:	ec41 0b19 	vmov	d9, r0, r1
 800c384:	2200      	movs	r2, #0
 800c386:	4640      	mov	r0, r8
 800c388:	4649      	mov	r1, r9
 800c38a:	f7f4 f935 	bl	80005f8 <__aeabi_dmul>
 800c38e:	4680      	mov	r8, r0
 800c390:	4689      	mov	r9, r1
 800c392:	e7c5      	b.n	800c320 <_dtoa_r+0x530>
 800c394:	ec51 0b17 	vmov	r0, r1, d7
 800c398:	f7f4 f92e 	bl	80005f8 <__aeabi_dmul>
 800c39c:	9b02      	ldr	r3, [sp, #8]
 800c39e:	9d00      	ldr	r5, [sp, #0]
 800c3a0:	930f      	str	r3, [sp, #60]	; 0x3c
 800c3a2:	ec41 0b19 	vmov	d9, r0, r1
 800c3a6:	4649      	mov	r1, r9
 800c3a8:	4640      	mov	r0, r8
 800c3aa:	f7f4 fbd5 	bl	8000b58 <__aeabi_d2iz>
 800c3ae:	4606      	mov	r6, r0
 800c3b0:	f7f4 f8b8 	bl	8000524 <__aeabi_i2d>
 800c3b4:	3630      	adds	r6, #48	; 0x30
 800c3b6:	4602      	mov	r2, r0
 800c3b8:	460b      	mov	r3, r1
 800c3ba:	4640      	mov	r0, r8
 800c3bc:	4649      	mov	r1, r9
 800c3be:	f7f3 ff63 	bl	8000288 <__aeabi_dsub>
 800c3c2:	f805 6b01 	strb.w	r6, [r5], #1
 800c3c6:	9b02      	ldr	r3, [sp, #8]
 800c3c8:	429d      	cmp	r5, r3
 800c3ca:	4680      	mov	r8, r0
 800c3cc:	4689      	mov	r9, r1
 800c3ce:	f04f 0200 	mov.w	r2, #0
 800c3d2:	d124      	bne.n	800c41e <_dtoa_r+0x62e>
 800c3d4:	4b1b      	ldr	r3, [pc, #108]	; (800c444 <_dtoa_r+0x654>)
 800c3d6:	ec51 0b19 	vmov	r0, r1, d9
 800c3da:	f7f3 ff57 	bl	800028c <__adddf3>
 800c3de:	4602      	mov	r2, r0
 800c3e0:	460b      	mov	r3, r1
 800c3e2:	4640      	mov	r0, r8
 800c3e4:	4649      	mov	r1, r9
 800c3e6:	f7f4 fb97 	bl	8000b18 <__aeabi_dcmpgt>
 800c3ea:	2800      	cmp	r0, #0
 800c3ec:	d173      	bne.n	800c4d6 <_dtoa_r+0x6e6>
 800c3ee:	ec53 2b19 	vmov	r2, r3, d9
 800c3f2:	4914      	ldr	r1, [pc, #80]	; (800c444 <_dtoa_r+0x654>)
 800c3f4:	2000      	movs	r0, #0
 800c3f6:	f7f3 ff47 	bl	8000288 <__aeabi_dsub>
 800c3fa:	4602      	mov	r2, r0
 800c3fc:	460b      	mov	r3, r1
 800c3fe:	4640      	mov	r0, r8
 800c400:	4649      	mov	r1, r9
 800c402:	f7f4 fb6b 	bl	8000adc <__aeabi_dcmplt>
 800c406:	2800      	cmp	r0, #0
 800c408:	f43f af2f 	beq.w	800c26a <_dtoa_r+0x47a>
 800c40c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c40e:	1e6b      	subs	r3, r5, #1
 800c410:	930f      	str	r3, [sp, #60]	; 0x3c
 800c412:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c416:	2b30      	cmp	r3, #48	; 0x30
 800c418:	d0f8      	beq.n	800c40c <_dtoa_r+0x61c>
 800c41a:	46bb      	mov	fp, r7
 800c41c:	e04a      	b.n	800c4b4 <_dtoa_r+0x6c4>
 800c41e:	4b06      	ldr	r3, [pc, #24]	; (800c438 <_dtoa_r+0x648>)
 800c420:	f7f4 f8ea 	bl	80005f8 <__aeabi_dmul>
 800c424:	4680      	mov	r8, r0
 800c426:	4689      	mov	r9, r1
 800c428:	e7bd      	b.n	800c3a6 <_dtoa_r+0x5b6>
 800c42a:	bf00      	nop
 800c42c:	0800e458 	.word	0x0800e458
 800c430:	0800e430 	.word	0x0800e430
 800c434:	3ff00000 	.word	0x3ff00000
 800c438:	40240000 	.word	0x40240000
 800c43c:	401c0000 	.word	0x401c0000
 800c440:	40140000 	.word	0x40140000
 800c444:	3fe00000 	.word	0x3fe00000
 800c448:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c44c:	9d00      	ldr	r5, [sp, #0]
 800c44e:	4642      	mov	r2, r8
 800c450:	464b      	mov	r3, r9
 800c452:	4630      	mov	r0, r6
 800c454:	4639      	mov	r1, r7
 800c456:	f7f4 f9f9 	bl	800084c <__aeabi_ddiv>
 800c45a:	f7f4 fb7d 	bl	8000b58 <__aeabi_d2iz>
 800c45e:	9001      	str	r0, [sp, #4]
 800c460:	f7f4 f860 	bl	8000524 <__aeabi_i2d>
 800c464:	4642      	mov	r2, r8
 800c466:	464b      	mov	r3, r9
 800c468:	f7f4 f8c6 	bl	80005f8 <__aeabi_dmul>
 800c46c:	4602      	mov	r2, r0
 800c46e:	460b      	mov	r3, r1
 800c470:	4630      	mov	r0, r6
 800c472:	4639      	mov	r1, r7
 800c474:	f7f3 ff08 	bl	8000288 <__aeabi_dsub>
 800c478:	9e01      	ldr	r6, [sp, #4]
 800c47a:	9f04      	ldr	r7, [sp, #16]
 800c47c:	3630      	adds	r6, #48	; 0x30
 800c47e:	f805 6b01 	strb.w	r6, [r5], #1
 800c482:	9e00      	ldr	r6, [sp, #0]
 800c484:	1bae      	subs	r6, r5, r6
 800c486:	42b7      	cmp	r7, r6
 800c488:	4602      	mov	r2, r0
 800c48a:	460b      	mov	r3, r1
 800c48c:	d134      	bne.n	800c4f8 <_dtoa_r+0x708>
 800c48e:	f7f3 fefd 	bl	800028c <__adddf3>
 800c492:	4642      	mov	r2, r8
 800c494:	464b      	mov	r3, r9
 800c496:	4606      	mov	r6, r0
 800c498:	460f      	mov	r7, r1
 800c49a:	f7f4 fb3d 	bl	8000b18 <__aeabi_dcmpgt>
 800c49e:	b9c8      	cbnz	r0, 800c4d4 <_dtoa_r+0x6e4>
 800c4a0:	4642      	mov	r2, r8
 800c4a2:	464b      	mov	r3, r9
 800c4a4:	4630      	mov	r0, r6
 800c4a6:	4639      	mov	r1, r7
 800c4a8:	f7f4 fb0e 	bl	8000ac8 <__aeabi_dcmpeq>
 800c4ac:	b110      	cbz	r0, 800c4b4 <_dtoa_r+0x6c4>
 800c4ae:	9b01      	ldr	r3, [sp, #4]
 800c4b0:	07db      	lsls	r3, r3, #31
 800c4b2:	d40f      	bmi.n	800c4d4 <_dtoa_r+0x6e4>
 800c4b4:	4651      	mov	r1, sl
 800c4b6:	4620      	mov	r0, r4
 800c4b8:	f000 fbcc 	bl	800cc54 <_Bfree>
 800c4bc:	2300      	movs	r3, #0
 800c4be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c4c0:	702b      	strb	r3, [r5, #0]
 800c4c2:	f10b 0301 	add.w	r3, fp, #1
 800c4c6:	6013      	str	r3, [r2, #0]
 800c4c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	f43f ace2 	beq.w	800be94 <_dtoa_r+0xa4>
 800c4d0:	601d      	str	r5, [r3, #0]
 800c4d2:	e4df      	b.n	800be94 <_dtoa_r+0xa4>
 800c4d4:	465f      	mov	r7, fp
 800c4d6:	462b      	mov	r3, r5
 800c4d8:	461d      	mov	r5, r3
 800c4da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c4de:	2a39      	cmp	r2, #57	; 0x39
 800c4e0:	d106      	bne.n	800c4f0 <_dtoa_r+0x700>
 800c4e2:	9a00      	ldr	r2, [sp, #0]
 800c4e4:	429a      	cmp	r2, r3
 800c4e6:	d1f7      	bne.n	800c4d8 <_dtoa_r+0x6e8>
 800c4e8:	9900      	ldr	r1, [sp, #0]
 800c4ea:	2230      	movs	r2, #48	; 0x30
 800c4ec:	3701      	adds	r7, #1
 800c4ee:	700a      	strb	r2, [r1, #0]
 800c4f0:	781a      	ldrb	r2, [r3, #0]
 800c4f2:	3201      	adds	r2, #1
 800c4f4:	701a      	strb	r2, [r3, #0]
 800c4f6:	e790      	b.n	800c41a <_dtoa_r+0x62a>
 800c4f8:	4ba3      	ldr	r3, [pc, #652]	; (800c788 <_dtoa_r+0x998>)
 800c4fa:	2200      	movs	r2, #0
 800c4fc:	f7f4 f87c 	bl	80005f8 <__aeabi_dmul>
 800c500:	2200      	movs	r2, #0
 800c502:	2300      	movs	r3, #0
 800c504:	4606      	mov	r6, r0
 800c506:	460f      	mov	r7, r1
 800c508:	f7f4 fade 	bl	8000ac8 <__aeabi_dcmpeq>
 800c50c:	2800      	cmp	r0, #0
 800c50e:	d09e      	beq.n	800c44e <_dtoa_r+0x65e>
 800c510:	e7d0      	b.n	800c4b4 <_dtoa_r+0x6c4>
 800c512:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c514:	2a00      	cmp	r2, #0
 800c516:	f000 80ca 	beq.w	800c6ae <_dtoa_r+0x8be>
 800c51a:	9a07      	ldr	r2, [sp, #28]
 800c51c:	2a01      	cmp	r2, #1
 800c51e:	f300 80ad 	bgt.w	800c67c <_dtoa_r+0x88c>
 800c522:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c524:	2a00      	cmp	r2, #0
 800c526:	f000 80a5 	beq.w	800c674 <_dtoa_r+0x884>
 800c52a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c52e:	9e08      	ldr	r6, [sp, #32]
 800c530:	9d05      	ldr	r5, [sp, #20]
 800c532:	9a05      	ldr	r2, [sp, #20]
 800c534:	441a      	add	r2, r3
 800c536:	9205      	str	r2, [sp, #20]
 800c538:	9a06      	ldr	r2, [sp, #24]
 800c53a:	2101      	movs	r1, #1
 800c53c:	441a      	add	r2, r3
 800c53e:	4620      	mov	r0, r4
 800c540:	9206      	str	r2, [sp, #24]
 800c542:	f000 fc3d 	bl	800cdc0 <__i2b>
 800c546:	4607      	mov	r7, r0
 800c548:	b165      	cbz	r5, 800c564 <_dtoa_r+0x774>
 800c54a:	9b06      	ldr	r3, [sp, #24]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	dd09      	ble.n	800c564 <_dtoa_r+0x774>
 800c550:	42ab      	cmp	r3, r5
 800c552:	9a05      	ldr	r2, [sp, #20]
 800c554:	bfa8      	it	ge
 800c556:	462b      	movge	r3, r5
 800c558:	1ad2      	subs	r2, r2, r3
 800c55a:	9205      	str	r2, [sp, #20]
 800c55c:	9a06      	ldr	r2, [sp, #24]
 800c55e:	1aed      	subs	r5, r5, r3
 800c560:	1ad3      	subs	r3, r2, r3
 800c562:	9306      	str	r3, [sp, #24]
 800c564:	9b08      	ldr	r3, [sp, #32]
 800c566:	b1f3      	cbz	r3, 800c5a6 <_dtoa_r+0x7b6>
 800c568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	f000 80a3 	beq.w	800c6b6 <_dtoa_r+0x8c6>
 800c570:	2e00      	cmp	r6, #0
 800c572:	dd10      	ble.n	800c596 <_dtoa_r+0x7a6>
 800c574:	4639      	mov	r1, r7
 800c576:	4632      	mov	r2, r6
 800c578:	4620      	mov	r0, r4
 800c57a:	f000 fce1 	bl	800cf40 <__pow5mult>
 800c57e:	4652      	mov	r2, sl
 800c580:	4601      	mov	r1, r0
 800c582:	4607      	mov	r7, r0
 800c584:	4620      	mov	r0, r4
 800c586:	f000 fc31 	bl	800cdec <__multiply>
 800c58a:	4651      	mov	r1, sl
 800c58c:	4680      	mov	r8, r0
 800c58e:	4620      	mov	r0, r4
 800c590:	f000 fb60 	bl	800cc54 <_Bfree>
 800c594:	46c2      	mov	sl, r8
 800c596:	9b08      	ldr	r3, [sp, #32]
 800c598:	1b9a      	subs	r2, r3, r6
 800c59a:	d004      	beq.n	800c5a6 <_dtoa_r+0x7b6>
 800c59c:	4651      	mov	r1, sl
 800c59e:	4620      	mov	r0, r4
 800c5a0:	f000 fcce 	bl	800cf40 <__pow5mult>
 800c5a4:	4682      	mov	sl, r0
 800c5a6:	2101      	movs	r1, #1
 800c5a8:	4620      	mov	r0, r4
 800c5aa:	f000 fc09 	bl	800cdc0 <__i2b>
 800c5ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	4606      	mov	r6, r0
 800c5b4:	f340 8081 	ble.w	800c6ba <_dtoa_r+0x8ca>
 800c5b8:	461a      	mov	r2, r3
 800c5ba:	4601      	mov	r1, r0
 800c5bc:	4620      	mov	r0, r4
 800c5be:	f000 fcbf 	bl	800cf40 <__pow5mult>
 800c5c2:	9b07      	ldr	r3, [sp, #28]
 800c5c4:	2b01      	cmp	r3, #1
 800c5c6:	4606      	mov	r6, r0
 800c5c8:	dd7a      	ble.n	800c6c0 <_dtoa_r+0x8d0>
 800c5ca:	f04f 0800 	mov.w	r8, #0
 800c5ce:	6933      	ldr	r3, [r6, #16]
 800c5d0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c5d4:	6918      	ldr	r0, [r3, #16]
 800c5d6:	f000 fba5 	bl	800cd24 <__hi0bits>
 800c5da:	f1c0 0020 	rsb	r0, r0, #32
 800c5de:	9b06      	ldr	r3, [sp, #24]
 800c5e0:	4418      	add	r0, r3
 800c5e2:	f010 001f 	ands.w	r0, r0, #31
 800c5e6:	f000 8094 	beq.w	800c712 <_dtoa_r+0x922>
 800c5ea:	f1c0 0320 	rsb	r3, r0, #32
 800c5ee:	2b04      	cmp	r3, #4
 800c5f0:	f340 8085 	ble.w	800c6fe <_dtoa_r+0x90e>
 800c5f4:	9b05      	ldr	r3, [sp, #20]
 800c5f6:	f1c0 001c 	rsb	r0, r0, #28
 800c5fa:	4403      	add	r3, r0
 800c5fc:	9305      	str	r3, [sp, #20]
 800c5fe:	9b06      	ldr	r3, [sp, #24]
 800c600:	4403      	add	r3, r0
 800c602:	4405      	add	r5, r0
 800c604:	9306      	str	r3, [sp, #24]
 800c606:	9b05      	ldr	r3, [sp, #20]
 800c608:	2b00      	cmp	r3, #0
 800c60a:	dd05      	ble.n	800c618 <_dtoa_r+0x828>
 800c60c:	4651      	mov	r1, sl
 800c60e:	461a      	mov	r2, r3
 800c610:	4620      	mov	r0, r4
 800c612:	f000 fcef 	bl	800cff4 <__lshift>
 800c616:	4682      	mov	sl, r0
 800c618:	9b06      	ldr	r3, [sp, #24]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	dd05      	ble.n	800c62a <_dtoa_r+0x83a>
 800c61e:	4631      	mov	r1, r6
 800c620:	461a      	mov	r2, r3
 800c622:	4620      	mov	r0, r4
 800c624:	f000 fce6 	bl	800cff4 <__lshift>
 800c628:	4606      	mov	r6, r0
 800c62a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d072      	beq.n	800c716 <_dtoa_r+0x926>
 800c630:	4631      	mov	r1, r6
 800c632:	4650      	mov	r0, sl
 800c634:	f000 fd4a 	bl	800d0cc <__mcmp>
 800c638:	2800      	cmp	r0, #0
 800c63a:	da6c      	bge.n	800c716 <_dtoa_r+0x926>
 800c63c:	2300      	movs	r3, #0
 800c63e:	4651      	mov	r1, sl
 800c640:	220a      	movs	r2, #10
 800c642:	4620      	mov	r0, r4
 800c644:	f000 fb28 	bl	800cc98 <__multadd>
 800c648:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c64a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c64e:	4682      	mov	sl, r0
 800c650:	2b00      	cmp	r3, #0
 800c652:	f000 81b0 	beq.w	800c9b6 <_dtoa_r+0xbc6>
 800c656:	2300      	movs	r3, #0
 800c658:	4639      	mov	r1, r7
 800c65a:	220a      	movs	r2, #10
 800c65c:	4620      	mov	r0, r4
 800c65e:	f000 fb1b 	bl	800cc98 <__multadd>
 800c662:	9b01      	ldr	r3, [sp, #4]
 800c664:	2b00      	cmp	r3, #0
 800c666:	4607      	mov	r7, r0
 800c668:	f300 8096 	bgt.w	800c798 <_dtoa_r+0x9a8>
 800c66c:	9b07      	ldr	r3, [sp, #28]
 800c66e:	2b02      	cmp	r3, #2
 800c670:	dc59      	bgt.n	800c726 <_dtoa_r+0x936>
 800c672:	e091      	b.n	800c798 <_dtoa_r+0x9a8>
 800c674:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c676:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c67a:	e758      	b.n	800c52e <_dtoa_r+0x73e>
 800c67c:	9b04      	ldr	r3, [sp, #16]
 800c67e:	1e5e      	subs	r6, r3, #1
 800c680:	9b08      	ldr	r3, [sp, #32]
 800c682:	42b3      	cmp	r3, r6
 800c684:	bfbf      	itttt	lt
 800c686:	9b08      	ldrlt	r3, [sp, #32]
 800c688:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c68a:	9608      	strlt	r6, [sp, #32]
 800c68c:	1af3      	sublt	r3, r6, r3
 800c68e:	bfb4      	ite	lt
 800c690:	18d2      	addlt	r2, r2, r3
 800c692:	1b9e      	subge	r6, r3, r6
 800c694:	9b04      	ldr	r3, [sp, #16]
 800c696:	bfbc      	itt	lt
 800c698:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c69a:	2600      	movlt	r6, #0
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	bfb7      	itett	lt
 800c6a0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c6a4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c6a8:	1a9d      	sublt	r5, r3, r2
 800c6aa:	2300      	movlt	r3, #0
 800c6ac:	e741      	b.n	800c532 <_dtoa_r+0x742>
 800c6ae:	9e08      	ldr	r6, [sp, #32]
 800c6b0:	9d05      	ldr	r5, [sp, #20]
 800c6b2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c6b4:	e748      	b.n	800c548 <_dtoa_r+0x758>
 800c6b6:	9a08      	ldr	r2, [sp, #32]
 800c6b8:	e770      	b.n	800c59c <_dtoa_r+0x7ac>
 800c6ba:	9b07      	ldr	r3, [sp, #28]
 800c6bc:	2b01      	cmp	r3, #1
 800c6be:	dc19      	bgt.n	800c6f4 <_dtoa_r+0x904>
 800c6c0:	9b02      	ldr	r3, [sp, #8]
 800c6c2:	b9bb      	cbnz	r3, 800c6f4 <_dtoa_r+0x904>
 800c6c4:	9b03      	ldr	r3, [sp, #12]
 800c6c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c6ca:	b99b      	cbnz	r3, 800c6f4 <_dtoa_r+0x904>
 800c6cc:	9b03      	ldr	r3, [sp, #12]
 800c6ce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c6d2:	0d1b      	lsrs	r3, r3, #20
 800c6d4:	051b      	lsls	r3, r3, #20
 800c6d6:	b183      	cbz	r3, 800c6fa <_dtoa_r+0x90a>
 800c6d8:	9b05      	ldr	r3, [sp, #20]
 800c6da:	3301      	adds	r3, #1
 800c6dc:	9305      	str	r3, [sp, #20]
 800c6de:	9b06      	ldr	r3, [sp, #24]
 800c6e0:	3301      	adds	r3, #1
 800c6e2:	9306      	str	r3, [sp, #24]
 800c6e4:	f04f 0801 	mov.w	r8, #1
 800c6e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	f47f af6f 	bne.w	800c5ce <_dtoa_r+0x7de>
 800c6f0:	2001      	movs	r0, #1
 800c6f2:	e774      	b.n	800c5de <_dtoa_r+0x7ee>
 800c6f4:	f04f 0800 	mov.w	r8, #0
 800c6f8:	e7f6      	b.n	800c6e8 <_dtoa_r+0x8f8>
 800c6fa:	4698      	mov	r8, r3
 800c6fc:	e7f4      	b.n	800c6e8 <_dtoa_r+0x8f8>
 800c6fe:	d082      	beq.n	800c606 <_dtoa_r+0x816>
 800c700:	9a05      	ldr	r2, [sp, #20]
 800c702:	331c      	adds	r3, #28
 800c704:	441a      	add	r2, r3
 800c706:	9205      	str	r2, [sp, #20]
 800c708:	9a06      	ldr	r2, [sp, #24]
 800c70a:	441a      	add	r2, r3
 800c70c:	441d      	add	r5, r3
 800c70e:	9206      	str	r2, [sp, #24]
 800c710:	e779      	b.n	800c606 <_dtoa_r+0x816>
 800c712:	4603      	mov	r3, r0
 800c714:	e7f4      	b.n	800c700 <_dtoa_r+0x910>
 800c716:	9b04      	ldr	r3, [sp, #16]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	dc37      	bgt.n	800c78c <_dtoa_r+0x99c>
 800c71c:	9b07      	ldr	r3, [sp, #28]
 800c71e:	2b02      	cmp	r3, #2
 800c720:	dd34      	ble.n	800c78c <_dtoa_r+0x99c>
 800c722:	9b04      	ldr	r3, [sp, #16]
 800c724:	9301      	str	r3, [sp, #4]
 800c726:	9b01      	ldr	r3, [sp, #4]
 800c728:	b963      	cbnz	r3, 800c744 <_dtoa_r+0x954>
 800c72a:	4631      	mov	r1, r6
 800c72c:	2205      	movs	r2, #5
 800c72e:	4620      	mov	r0, r4
 800c730:	f000 fab2 	bl	800cc98 <__multadd>
 800c734:	4601      	mov	r1, r0
 800c736:	4606      	mov	r6, r0
 800c738:	4650      	mov	r0, sl
 800c73a:	f000 fcc7 	bl	800d0cc <__mcmp>
 800c73e:	2800      	cmp	r0, #0
 800c740:	f73f adbb 	bgt.w	800c2ba <_dtoa_r+0x4ca>
 800c744:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c746:	9d00      	ldr	r5, [sp, #0]
 800c748:	ea6f 0b03 	mvn.w	fp, r3
 800c74c:	f04f 0800 	mov.w	r8, #0
 800c750:	4631      	mov	r1, r6
 800c752:	4620      	mov	r0, r4
 800c754:	f000 fa7e 	bl	800cc54 <_Bfree>
 800c758:	2f00      	cmp	r7, #0
 800c75a:	f43f aeab 	beq.w	800c4b4 <_dtoa_r+0x6c4>
 800c75e:	f1b8 0f00 	cmp.w	r8, #0
 800c762:	d005      	beq.n	800c770 <_dtoa_r+0x980>
 800c764:	45b8      	cmp	r8, r7
 800c766:	d003      	beq.n	800c770 <_dtoa_r+0x980>
 800c768:	4641      	mov	r1, r8
 800c76a:	4620      	mov	r0, r4
 800c76c:	f000 fa72 	bl	800cc54 <_Bfree>
 800c770:	4639      	mov	r1, r7
 800c772:	4620      	mov	r0, r4
 800c774:	f000 fa6e 	bl	800cc54 <_Bfree>
 800c778:	e69c      	b.n	800c4b4 <_dtoa_r+0x6c4>
 800c77a:	2600      	movs	r6, #0
 800c77c:	4637      	mov	r7, r6
 800c77e:	e7e1      	b.n	800c744 <_dtoa_r+0x954>
 800c780:	46bb      	mov	fp, r7
 800c782:	4637      	mov	r7, r6
 800c784:	e599      	b.n	800c2ba <_dtoa_r+0x4ca>
 800c786:	bf00      	nop
 800c788:	40240000 	.word	0x40240000
 800c78c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c78e:	2b00      	cmp	r3, #0
 800c790:	f000 80c8 	beq.w	800c924 <_dtoa_r+0xb34>
 800c794:	9b04      	ldr	r3, [sp, #16]
 800c796:	9301      	str	r3, [sp, #4]
 800c798:	2d00      	cmp	r5, #0
 800c79a:	dd05      	ble.n	800c7a8 <_dtoa_r+0x9b8>
 800c79c:	4639      	mov	r1, r7
 800c79e:	462a      	mov	r2, r5
 800c7a0:	4620      	mov	r0, r4
 800c7a2:	f000 fc27 	bl	800cff4 <__lshift>
 800c7a6:	4607      	mov	r7, r0
 800c7a8:	f1b8 0f00 	cmp.w	r8, #0
 800c7ac:	d05b      	beq.n	800c866 <_dtoa_r+0xa76>
 800c7ae:	6879      	ldr	r1, [r7, #4]
 800c7b0:	4620      	mov	r0, r4
 800c7b2:	f000 fa0f 	bl	800cbd4 <_Balloc>
 800c7b6:	4605      	mov	r5, r0
 800c7b8:	b928      	cbnz	r0, 800c7c6 <_dtoa_r+0x9d6>
 800c7ba:	4b83      	ldr	r3, [pc, #524]	; (800c9c8 <_dtoa_r+0xbd8>)
 800c7bc:	4602      	mov	r2, r0
 800c7be:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c7c2:	f7ff bb2e 	b.w	800be22 <_dtoa_r+0x32>
 800c7c6:	693a      	ldr	r2, [r7, #16]
 800c7c8:	3202      	adds	r2, #2
 800c7ca:	0092      	lsls	r2, r2, #2
 800c7cc:	f107 010c 	add.w	r1, r7, #12
 800c7d0:	300c      	adds	r0, #12
 800c7d2:	f001 f82f 	bl	800d834 <memcpy>
 800c7d6:	2201      	movs	r2, #1
 800c7d8:	4629      	mov	r1, r5
 800c7da:	4620      	mov	r0, r4
 800c7dc:	f000 fc0a 	bl	800cff4 <__lshift>
 800c7e0:	9b00      	ldr	r3, [sp, #0]
 800c7e2:	3301      	adds	r3, #1
 800c7e4:	9304      	str	r3, [sp, #16]
 800c7e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7ea:	4413      	add	r3, r2
 800c7ec:	9308      	str	r3, [sp, #32]
 800c7ee:	9b02      	ldr	r3, [sp, #8]
 800c7f0:	f003 0301 	and.w	r3, r3, #1
 800c7f4:	46b8      	mov	r8, r7
 800c7f6:	9306      	str	r3, [sp, #24]
 800c7f8:	4607      	mov	r7, r0
 800c7fa:	9b04      	ldr	r3, [sp, #16]
 800c7fc:	4631      	mov	r1, r6
 800c7fe:	3b01      	subs	r3, #1
 800c800:	4650      	mov	r0, sl
 800c802:	9301      	str	r3, [sp, #4]
 800c804:	f7ff fa6a 	bl	800bcdc <quorem>
 800c808:	4641      	mov	r1, r8
 800c80a:	9002      	str	r0, [sp, #8]
 800c80c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c810:	4650      	mov	r0, sl
 800c812:	f000 fc5b 	bl	800d0cc <__mcmp>
 800c816:	463a      	mov	r2, r7
 800c818:	9005      	str	r0, [sp, #20]
 800c81a:	4631      	mov	r1, r6
 800c81c:	4620      	mov	r0, r4
 800c81e:	f000 fc71 	bl	800d104 <__mdiff>
 800c822:	68c2      	ldr	r2, [r0, #12]
 800c824:	4605      	mov	r5, r0
 800c826:	bb02      	cbnz	r2, 800c86a <_dtoa_r+0xa7a>
 800c828:	4601      	mov	r1, r0
 800c82a:	4650      	mov	r0, sl
 800c82c:	f000 fc4e 	bl	800d0cc <__mcmp>
 800c830:	4602      	mov	r2, r0
 800c832:	4629      	mov	r1, r5
 800c834:	4620      	mov	r0, r4
 800c836:	9209      	str	r2, [sp, #36]	; 0x24
 800c838:	f000 fa0c 	bl	800cc54 <_Bfree>
 800c83c:	9b07      	ldr	r3, [sp, #28]
 800c83e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c840:	9d04      	ldr	r5, [sp, #16]
 800c842:	ea43 0102 	orr.w	r1, r3, r2
 800c846:	9b06      	ldr	r3, [sp, #24]
 800c848:	4319      	orrs	r1, r3
 800c84a:	d110      	bne.n	800c86e <_dtoa_r+0xa7e>
 800c84c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c850:	d029      	beq.n	800c8a6 <_dtoa_r+0xab6>
 800c852:	9b05      	ldr	r3, [sp, #20]
 800c854:	2b00      	cmp	r3, #0
 800c856:	dd02      	ble.n	800c85e <_dtoa_r+0xa6e>
 800c858:	9b02      	ldr	r3, [sp, #8]
 800c85a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c85e:	9b01      	ldr	r3, [sp, #4]
 800c860:	f883 9000 	strb.w	r9, [r3]
 800c864:	e774      	b.n	800c750 <_dtoa_r+0x960>
 800c866:	4638      	mov	r0, r7
 800c868:	e7ba      	b.n	800c7e0 <_dtoa_r+0x9f0>
 800c86a:	2201      	movs	r2, #1
 800c86c:	e7e1      	b.n	800c832 <_dtoa_r+0xa42>
 800c86e:	9b05      	ldr	r3, [sp, #20]
 800c870:	2b00      	cmp	r3, #0
 800c872:	db04      	blt.n	800c87e <_dtoa_r+0xa8e>
 800c874:	9907      	ldr	r1, [sp, #28]
 800c876:	430b      	orrs	r3, r1
 800c878:	9906      	ldr	r1, [sp, #24]
 800c87a:	430b      	orrs	r3, r1
 800c87c:	d120      	bne.n	800c8c0 <_dtoa_r+0xad0>
 800c87e:	2a00      	cmp	r2, #0
 800c880:	dded      	ble.n	800c85e <_dtoa_r+0xa6e>
 800c882:	4651      	mov	r1, sl
 800c884:	2201      	movs	r2, #1
 800c886:	4620      	mov	r0, r4
 800c888:	f000 fbb4 	bl	800cff4 <__lshift>
 800c88c:	4631      	mov	r1, r6
 800c88e:	4682      	mov	sl, r0
 800c890:	f000 fc1c 	bl	800d0cc <__mcmp>
 800c894:	2800      	cmp	r0, #0
 800c896:	dc03      	bgt.n	800c8a0 <_dtoa_r+0xab0>
 800c898:	d1e1      	bne.n	800c85e <_dtoa_r+0xa6e>
 800c89a:	f019 0f01 	tst.w	r9, #1
 800c89e:	d0de      	beq.n	800c85e <_dtoa_r+0xa6e>
 800c8a0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c8a4:	d1d8      	bne.n	800c858 <_dtoa_r+0xa68>
 800c8a6:	9a01      	ldr	r2, [sp, #4]
 800c8a8:	2339      	movs	r3, #57	; 0x39
 800c8aa:	7013      	strb	r3, [r2, #0]
 800c8ac:	462b      	mov	r3, r5
 800c8ae:	461d      	mov	r5, r3
 800c8b0:	3b01      	subs	r3, #1
 800c8b2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c8b6:	2a39      	cmp	r2, #57	; 0x39
 800c8b8:	d06c      	beq.n	800c994 <_dtoa_r+0xba4>
 800c8ba:	3201      	adds	r2, #1
 800c8bc:	701a      	strb	r2, [r3, #0]
 800c8be:	e747      	b.n	800c750 <_dtoa_r+0x960>
 800c8c0:	2a00      	cmp	r2, #0
 800c8c2:	dd07      	ble.n	800c8d4 <_dtoa_r+0xae4>
 800c8c4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c8c8:	d0ed      	beq.n	800c8a6 <_dtoa_r+0xab6>
 800c8ca:	9a01      	ldr	r2, [sp, #4]
 800c8cc:	f109 0301 	add.w	r3, r9, #1
 800c8d0:	7013      	strb	r3, [r2, #0]
 800c8d2:	e73d      	b.n	800c750 <_dtoa_r+0x960>
 800c8d4:	9b04      	ldr	r3, [sp, #16]
 800c8d6:	9a08      	ldr	r2, [sp, #32]
 800c8d8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c8dc:	4293      	cmp	r3, r2
 800c8de:	d043      	beq.n	800c968 <_dtoa_r+0xb78>
 800c8e0:	4651      	mov	r1, sl
 800c8e2:	2300      	movs	r3, #0
 800c8e4:	220a      	movs	r2, #10
 800c8e6:	4620      	mov	r0, r4
 800c8e8:	f000 f9d6 	bl	800cc98 <__multadd>
 800c8ec:	45b8      	cmp	r8, r7
 800c8ee:	4682      	mov	sl, r0
 800c8f0:	f04f 0300 	mov.w	r3, #0
 800c8f4:	f04f 020a 	mov.w	r2, #10
 800c8f8:	4641      	mov	r1, r8
 800c8fa:	4620      	mov	r0, r4
 800c8fc:	d107      	bne.n	800c90e <_dtoa_r+0xb1e>
 800c8fe:	f000 f9cb 	bl	800cc98 <__multadd>
 800c902:	4680      	mov	r8, r0
 800c904:	4607      	mov	r7, r0
 800c906:	9b04      	ldr	r3, [sp, #16]
 800c908:	3301      	adds	r3, #1
 800c90a:	9304      	str	r3, [sp, #16]
 800c90c:	e775      	b.n	800c7fa <_dtoa_r+0xa0a>
 800c90e:	f000 f9c3 	bl	800cc98 <__multadd>
 800c912:	4639      	mov	r1, r7
 800c914:	4680      	mov	r8, r0
 800c916:	2300      	movs	r3, #0
 800c918:	220a      	movs	r2, #10
 800c91a:	4620      	mov	r0, r4
 800c91c:	f000 f9bc 	bl	800cc98 <__multadd>
 800c920:	4607      	mov	r7, r0
 800c922:	e7f0      	b.n	800c906 <_dtoa_r+0xb16>
 800c924:	9b04      	ldr	r3, [sp, #16]
 800c926:	9301      	str	r3, [sp, #4]
 800c928:	9d00      	ldr	r5, [sp, #0]
 800c92a:	4631      	mov	r1, r6
 800c92c:	4650      	mov	r0, sl
 800c92e:	f7ff f9d5 	bl	800bcdc <quorem>
 800c932:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c936:	9b00      	ldr	r3, [sp, #0]
 800c938:	f805 9b01 	strb.w	r9, [r5], #1
 800c93c:	1aea      	subs	r2, r5, r3
 800c93e:	9b01      	ldr	r3, [sp, #4]
 800c940:	4293      	cmp	r3, r2
 800c942:	dd07      	ble.n	800c954 <_dtoa_r+0xb64>
 800c944:	4651      	mov	r1, sl
 800c946:	2300      	movs	r3, #0
 800c948:	220a      	movs	r2, #10
 800c94a:	4620      	mov	r0, r4
 800c94c:	f000 f9a4 	bl	800cc98 <__multadd>
 800c950:	4682      	mov	sl, r0
 800c952:	e7ea      	b.n	800c92a <_dtoa_r+0xb3a>
 800c954:	9b01      	ldr	r3, [sp, #4]
 800c956:	2b00      	cmp	r3, #0
 800c958:	bfc8      	it	gt
 800c95a:	461d      	movgt	r5, r3
 800c95c:	9b00      	ldr	r3, [sp, #0]
 800c95e:	bfd8      	it	le
 800c960:	2501      	movle	r5, #1
 800c962:	441d      	add	r5, r3
 800c964:	f04f 0800 	mov.w	r8, #0
 800c968:	4651      	mov	r1, sl
 800c96a:	2201      	movs	r2, #1
 800c96c:	4620      	mov	r0, r4
 800c96e:	f000 fb41 	bl	800cff4 <__lshift>
 800c972:	4631      	mov	r1, r6
 800c974:	4682      	mov	sl, r0
 800c976:	f000 fba9 	bl	800d0cc <__mcmp>
 800c97a:	2800      	cmp	r0, #0
 800c97c:	dc96      	bgt.n	800c8ac <_dtoa_r+0xabc>
 800c97e:	d102      	bne.n	800c986 <_dtoa_r+0xb96>
 800c980:	f019 0f01 	tst.w	r9, #1
 800c984:	d192      	bne.n	800c8ac <_dtoa_r+0xabc>
 800c986:	462b      	mov	r3, r5
 800c988:	461d      	mov	r5, r3
 800c98a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c98e:	2a30      	cmp	r2, #48	; 0x30
 800c990:	d0fa      	beq.n	800c988 <_dtoa_r+0xb98>
 800c992:	e6dd      	b.n	800c750 <_dtoa_r+0x960>
 800c994:	9a00      	ldr	r2, [sp, #0]
 800c996:	429a      	cmp	r2, r3
 800c998:	d189      	bne.n	800c8ae <_dtoa_r+0xabe>
 800c99a:	f10b 0b01 	add.w	fp, fp, #1
 800c99e:	2331      	movs	r3, #49	; 0x31
 800c9a0:	e796      	b.n	800c8d0 <_dtoa_r+0xae0>
 800c9a2:	4b0a      	ldr	r3, [pc, #40]	; (800c9cc <_dtoa_r+0xbdc>)
 800c9a4:	f7ff ba99 	b.w	800beda <_dtoa_r+0xea>
 800c9a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	f47f aa6d 	bne.w	800be8a <_dtoa_r+0x9a>
 800c9b0:	4b07      	ldr	r3, [pc, #28]	; (800c9d0 <_dtoa_r+0xbe0>)
 800c9b2:	f7ff ba92 	b.w	800beda <_dtoa_r+0xea>
 800c9b6:	9b01      	ldr	r3, [sp, #4]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	dcb5      	bgt.n	800c928 <_dtoa_r+0xb38>
 800c9bc:	9b07      	ldr	r3, [sp, #28]
 800c9be:	2b02      	cmp	r3, #2
 800c9c0:	f73f aeb1 	bgt.w	800c726 <_dtoa_r+0x936>
 800c9c4:	e7b0      	b.n	800c928 <_dtoa_r+0xb38>
 800c9c6:	bf00      	nop
 800c9c8:	0800e3c0 	.word	0x0800e3c0
 800c9cc:	0800e320 	.word	0x0800e320
 800c9d0:	0800e344 	.word	0x0800e344

0800c9d4 <_free_r>:
 800c9d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c9d6:	2900      	cmp	r1, #0
 800c9d8:	d044      	beq.n	800ca64 <_free_r+0x90>
 800c9da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c9de:	9001      	str	r0, [sp, #4]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	f1a1 0404 	sub.w	r4, r1, #4
 800c9e6:	bfb8      	it	lt
 800c9e8:	18e4      	addlt	r4, r4, r3
 800c9ea:	f000 f8e7 	bl	800cbbc <__malloc_lock>
 800c9ee:	4a1e      	ldr	r2, [pc, #120]	; (800ca68 <_free_r+0x94>)
 800c9f0:	9801      	ldr	r0, [sp, #4]
 800c9f2:	6813      	ldr	r3, [r2, #0]
 800c9f4:	b933      	cbnz	r3, 800ca04 <_free_r+0x30>
 800c9f6:	6063      	str	r3, [r4, #4]
 800c9f8:	6014      	str	r4, [r2, #0]
 800c9fa:	b003      	add	sp, #12
 800c9fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ca00:	f000 b8e2 	b.w	800cbc8 <__malloc_unlock>
 800ca04:	42a3      	cmp	r3, r4
 800ca06:	d908      	bls.n	800ca1a <_free_r+0x46>
 800ca08:	6825      	ldr	r5, [r4, #0]
 800ca0a:	1961      	adds	r1, r4, r5
 800ca0c:	428b      	cmp	r3, r1
 800ca0e:	bf01      	itttt	eq
 800ca10:	6819      	ldreq	r1, [r3, #0]
 800ca12:	685b      	ldreq	r3, [r3, #4]
 800ca14:	1949      	addeq	r1, r1, r5
 800ca16:	6021      	streq	r1, [r4, #0]
 800ca18:	e7ed      	b.n	800c9f6 <_free_r+0x22>
 800ca1a:	461a      	mov	r2, r3
 800ca1c:	685b      	ldr	r3, [r3, #4]
 800ca1e:	b10b      	cbz	r3, 800ca24 <_free_r+0x50>
 800ca20:	42a3      	cmp	r3, r4
 800ca22:	d9fa      	bls.n	800ca1a <_free_r+0x46>
 800ca24:	6811      	ldr	r1, [r2, #0]
 800ca26:	1855      	adds	r5, r2, r1
 800ca28:	42a5      	cmp	r5, r4
 800ca2a:	d10b      	bne.n	800ca44 <_free_r+0x70>
 800ca2c:	6824      	ldr	r4, [r4, #0]
 800ca2e:	4421      	add	r1, r4
 800ca30:	1854      	adds	r4, r2, r1
 800ca32:	42a3      	cmp	r3, r4
 800ca34:	6011      	str	r1, [r2, #0]
 800ca36:	d1e0      	bne.n	800c9fa <_free_r+0x26>
 800ca38:	681c      	ldr	r4, [r3, #0]
 800ca3a:	685b      	ldr	r3, [r3, #4]
 800ca3c:	6053      	str	r3, [r2, #4]
 800ca3e:	440c      	add	r4, r1
 800ca40:	6014      	str	r4, [r2, #0]
 800ca42:	e7da      	b.n	800c9fa <_free_r+0x26>
 800ca44:	d902      	bls.n	800ca4c <_free_r+0x78>
 800ca46:	230c      	movs	r3, #12
 800ca48:	6003      	str	r3, [r0, #0]
 800ca4a:	e7d6      	b.n	800c9fa <_free_r+0x26>
 800ca4c:	6825      	ldr	r5, [r4, #0]
 800ca4e:	1961      	adds	r1, r4, r5
 800ca50:	428b      	cmp	r3, r1
 800ca52:	bf04      	itt	eq
 800ca54:	6819      	ldreq	r1, [r3, #0]
 800ca56:	685b      	ldreq	r3, [r3, #4]
 800ca58:	6063      	str	r3, [r4, #4]
 800ca5a:	bf04      	itt	eq
 800ca5c:	1949      	addeq	r1, r1, r5
 800ca5e:	6021      	streq	r1, [r4, #0]
 800ca60:	6054      	str	r4, [r2, #4]
 800ca62:	e7ca      	b.n	800c9fa <_free_r+0x26>
 800ca64:	b003      	add	sp, #12
 800ca66:	bd30      	pop	{r4, r5, pc}
 800ca68:	20000eb4 	.word	0x20000eb4

0800ca6c <malloc>:
 800ca6c:	4b02      	ldr	r3, [pc, #8]	; (800ca78 <malloc+0xc>)
 800ca6e:	4601      	mov	r1, r0
 800ca70:	6818      	ldr	r0, [r3, #0]
 800ca72:	f000 b823 	b.w	800cabc <_malloc_r>
 800ca76:	bf00      	nop
 800ca78:	20000068 	.word	0x20000068

0800ca7c <sbrk_aligned>:
 800ca7c:	b570      	push	{r4, r5, r6, lr}
 800ca7e:	4e0e      	ldr	r6, [pc, #56]	; (800cab8 <sbrk_aligned+0x3c>)
 800ca80:	460c      	mov	r4, r1
 800ca82:	6831      	ldr	r1, [r6, #0]
 800ca84:	4605      	mov	r5, r0
 800ca86:	b911      	cbnz	r1, 800ca8e <sbrk_aligned+0x12>
 800ca88:	f000 fec4 	bl	800d814 <_sbrk_r>
 800ca8c:	6030      	str	r0, [r6, #0]
 800ca8e:	4621      	mov	r1, r4
 800ca90:	4628      	mov	r0, r5
 800ca92:	f000 febf 	bl	800d814 <_sbrk_r>
 800ca96:	1c43      	adds	r3, r0, #1
 800ca98:	d00a      	beq.n	800cab0 <sbrk_aligned+0x34>
 800ca9a:	1cc4      	adds	r4, r0, #3
 800ca9c:	f024 0403 	bic.w	r4, r4, #3
 800caa0:	42a0      	cmp	r0, r4
 800caa2:	d007      	beq.n	800cab4 <sbrk_aligned+0x38>
 800caa4:	1a21      	subs	r1, r4, r0
 800caa6:	4628      	mov	r0, r5
 800caa8:	f000 feb4 	bl	800d814 <_sbrk_r>
 800caac:	3001      	adds	r0, #1
 800caae:	d101      	bne.n	800cab4 <sbrk_aligned+0x38>
 800cab0:	f04f 34ff 	mov.w	r4, #4294967295
 800cab4:	4620      	mov	r0, r4
 800cab6:	bd70      	pop	{r4, r5, r6, pc}
 800cab8:	20000eb8 	.word	0x20000eb8

0800cabc <_malloc_r>:
 800cabc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cac0:	1ccd      	adds	r5, r1, #3
 800cac2:	f025 0503 	bic.w	r5, r5, #3
 800cac6:	3508      	adds	r5, #8
 800cac8:	2d0c      	cmp	r5, #12
 800caca:	bf38      	it	cc
 800cacc:	250c      	movcc	r5, #12
 800cace:	2d00      	cmp	r5, #0
 800cad0:	4607      	mov	r7, r0
 800cad2:	db01      	blt.n	800cad8 <_malloc_r+0x1c>
 800cad4:	42a9      	cmp	r1, r5
 800cad6:	d905      	bls.n	800cae4 <_malloc_r+0x28>
 800cad8:	230c      	movs	r3, #12
 800cada:	603b      	str	r3, [r7, #0]
 800cadc:	2600      	movs	r6, #0
 800cade:	4630      	mov	r0, r6
 800cae0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cae4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800cbb8 <_malloc_r+0xfc>
 800cae8:	f000 f868 	bl	800cbbc <__malloc_lock>
 800caec:	f8d8 3000 	ldr.w	r3, [r8]
 800caf0:	461c      	mov	r4, r3
 800caf2:	bb5c      	cbnz	r4, 800cb4c <_malloc_r+0x90>
 800caf4:	4629      	mov	r1, r5
 800caf6:	4638      	mov	r0, r7
 800caf8:	f7ff ffc0 	bl	800ca7c <sbrk_aligned>
 800cafc:	1c43      	adds	r3, r0, #1
 800cafe:	4604      	mov	r4, r0
 800cb00:	d155      	bne.n	800cbae <_malloc_r+0xf2>
 800cb02:	f8d8 4000 	ldr.w	r4, [r8]
 800cb06:	4626      	mov	r6, r4
 800cb08:	2e00      	cmp	r6, #0
 800cb0a:	d145      	bne.n	800cb98 <_malloc_r+0xdc>
 800cb0c:	2c00      	cmp	r4, #0
 800cb0e:	d048      	beq.n	800cba2 <_malloc_r+0xe6>
 800cb10:	6823      	ldr	r3, [r4, #0]
 800cb12:	4631      	mov	r1, r6
 800cb14:	4638      	mov	r0, r7
 800cb16:	eb04 0903 	add.w	r9, r4, r3
 800cb1a:	f000 fe7b 	bl	800d814 <_sbrk_r>
 800cb1e:	4581      	cmp	r9, r0
 800cb20:	d13f      	bne.n	800cba2 <_malloc_r+0xe6>
 800cb22:	6821      	ldr	r1, [r4, #0]
 800cb24:	1a6d      	subs	r5, r5, r1
 800cb26:	4629      	mov	r1, r5
 800cb28:	4638      	mov	r0, r7
 800cb2a:	f7ff ffa7 	bl	800ca7c <sbrk_aligned>
 800cb2e:	3001      	adds	r0, #1
 800cb30:	d037      	beq.n	800cba2 <_malloc_r+0xe6>
 800cb32:	6823      	ldr	r3, [r4, #0]
 800cb34:	442b      	add	r3, r5
 800cb36:	6023      	str	r3, [r4, #0]
 800cb38:	f8d8 3000 	ldr.w	r3, [r8]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d038      	beq.n	800cbb2 <_malloc_r+0xf6>
 800cb40:	685a      	ldr	r2, [r3, #4]
 800cb42:	42a2      	cmp	r2, r4
 800cb44:	d12b      	bne.n	800cb9e <_malloc_r+0xe2>
 800cb46:	2200      	movs	r2, #0
 800cb48:	605a      	str	r2, [r3, #4]
 800cb4a:	e00f      	b.n	800cb6c <_malloc_r+0xb0>
 800cb4c:	6822      	ldr	r2, [r4, #0]
 800cb4e:	1b52      	subs	r2, r2, r5
 800cb50:	d41f      	bmi.n	800cb92 <_malloc_r+0xd6>
 800cb52:	2a0b      	cmp	r2, #11
 800cb54:	d917      	bls.n	800cb86 <_malloc_r+0xca>
 800cb56:	1961      	adds	r1, r4, r5
 800cb58:	42a3      	cmp	r3, r4
 800cb5a:	6025      	str	r5, [r4, #0]
 800cb5c:	bf18      	it	ne
 800cb5e:	6059      	strne	r1, [r3, #4]
 800cb60:	6863      	ldr	r3, [r4, #4]
 800cb62:	bf08      	it	eq
 800cb64:	f8c8 1000 	streq.w	r1, [r8]
 800cb68:	5162      	str	r2, [r4, r5]
 800cb6a:	604b      	str	r3, [r1, #4]
 800cb6c:	4638      	mov	r0, r7
 800cb6e:	f104 060b 	add.w	r6, r4, #11
 800cb72:	f000 f829 	bl	800cbc8 <__malloc_unlock>
 800cb76:	f026 0607 	bic.w	r6, r6, #7
 800cb7a:	1d23      	adds	r3, r4, #4
 800cb7c:	1af2      	subs	r2, r6, r3
 800cb7e:	d0ae      	beq.n	800cade <_malloc_r+0x22>
 800cb80:	1b9b      	subs	r3, r3, r6
 800cb82:	50a3      	str	r3, [r4, r2]
 800cb84:	e7ab      	b.n	800cade <_malloc_r+0x22>
 800cb86:	42a3      	cmp	r3, r4
 800cb88:	6862      	ldr	r2, [r4, #4]
 800cb8a:	d1dd      	bne.n	800cb48 <_malloc_r+0x8c>
 800cb8c:	f8c8 2000 	str.w	r2, [r8]
 800cb90:	e7ec      	b.n	800cb6c <_malloc_r+0xb0>
 800cb92:	4623      	mov	r3, r4
 800cb94:	6864      	ldr	r4, [r4, #4]
 800cb96:	e7ac      	b.n	800caf2 <_malloc_r+0x36>
 800cb98:	4634      	mov	r4, r6
 800cb9a:	6876      	ldr	r6, [r6, #4]
 800cb9c:	e7b4      	b.n	800cb08 <_malloc_r+0x4c>
 800cb9e:	4613      	mov	r3, r2
 800cba0:	e7cc      	b.n	800cb3c <_malloc_r+0x80>
 800cba2:	230c      	movs	r3, #12
 800cba4:	603b      	str	r3, [r7, #0]
 800cba6:	4638      	mov	r0, r7
 800cba8:	f000 f80e 	bl	800cbc8 <__malloc_unlock>
 800cbac:	e797      	b.n	800cade <_malloc_r+0x22>
 800cbae:	6025      	str	r5, [r4, #0]
 800cbb0:	e7dc      	b.n	800cb6c <_malloc_r+0xb0>
 800cbb2:	605b      	str	r3, [r3, #4]
 800cbb4:	deff      	udf	#255	; 0xff
 800cbb6:	bf00      	nop
 800cbb8:	20000eb4 	.word	0x20000eb4

0800cbbc <__malloc_lock>:
 800cbbc:	4801      	ldr	r0, [pc, #4]	; (800cbc4 <__malloc_lock+0x8>)
 800cbbe:	f7ff b88b 	b.w	800bcd8 <__retarget_lock_acquire_recursive>
 800cbc2:	bf00      	nop
 800cbc4:	20000eb0 	.word	0x20000eb0

0800cbc8 <__malloc_unlock>:
 800cbc8:	4801      	ldr	r0, [pc, #4]	; (800cbd0 <__malloc_unlock+0x8>)
 800cbca:	f7ff b886 	b.w	800bcda <__retarget_lock_release_recursive>
 800cbce:	bf00      	nop
 800cbd0:	20000eb0 	.word	0x20000eb0

0800cbd4 <_Balloc>:
 800cbd4:	b570      	push	{r4, r5, r6, lr}
 800cbd6:	69c6      	ldr	r6, [r0, #28]
 800cbd8:	4604      	mov	r4, r0
 800cbda:	460d      	mov	r5, r1
 800cbdc:	b976      	cbnz	r6, 800cbfc <_Balloc+0x28>
 800cbde:	2010      	movs	r0, #16
 800cbe0:	f7ff ff44 	bl	800ca6c <malloc>
 800cbe4:	4602      	mov	r2, r0
 800cbe6:	61e0      	str	r0, [r4, #28]
 800cbe8:	b920      	cbnz	r0, 800cbf4 <_Balloc+0x20>
 800cbea:	4b18      	ldr	r3, [pc, #96]	; (800cc4c <_Balloc+0x78>)
 800cbec:	4818      	ldr	r0, [pc, #96]	; (800cc50 <_Balloc+0x7c>)
 800cbee:	216b      	movs	r1, #107	; 0x6b
 800cbf0:	f000 fe2e 	bl	800d850 <__assert_func>
 800cbf4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cbf8:	6006      	str	r6, [r0, #0]
 800cbfa:	60c6      	str	r6, [r0, #12]
 800cbfc:	69e6      	ldr	r6, [r4, #28]
 800cbfe:	68f3      	ldr	r3, [r6, #12]
 800cc00:	b183      	cbz	r3, 800cc24 <_Balloc+0x50>
 800cc02:	69e3      	ldr	r3, [r4, #28]
 800cc04:	68db      	ldr	r3, [r3, #12]
 800cc06:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cc0a:	b9b8      	cbnz	r0, 800cc3c <_Balloc+0x68>
 800cc0c:	2101      	movs	r1, #1
 800cc0e:	fa01 f605 	lsl.w	r6, r1, r5
 800cc12:	1d72      	adds	r2, r6, #5
 800cc14:	0092      	lsls	r2, r2, #2
 800cc16:	4620      	mov	r0, r4
 800cc18:	f000 fe38 	bl	800d88c <_calloc_r>
 800cc1c:	b160      	cbz	r0, 800cc38 <_Balloc+0x64>
 800cc1e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cc22:	e00e      	b.n	800cc42 <_Balloc+0x6e>
 800cc24:	2221      	movs	r2, #33	; 0x21
 800cc26:	2104      	movs	r1, #4
 800cc28:	4620      	mov	r0, r4
 800cc2a:	f000 fe2f 	bl	800d88c <_calloc_r>
 800cc2e:	69e3      	ldr	r3, [r4, #28]
 800cc30:	60f0      	str	r0, [r6, #12]
 800cc32:	68db      	ldr	r3, [r3, #12]
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d1e4      	bne.n	800cc02 <_Balloc+0x2e>
 800cc38:	2000      	movs	r0, #0
 800cc3a:	bd70      	pop	{r4, r5, r6, pc}
 800cc3c:	6802      	ldr	r2, [r0, #0]
 800cc3e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cc42:	2300      	movs	r3, #0
 800cc44:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cc48:	e7f7      	b.n	800cc3a <_Balloc+0x66>
 800cc4a:	bf00      	nop
 800cc4c:	0800e351 	.word	0x0800e351
 800cc50:	0800e3d1 	.word	0x0800e3d1

0800cc54 <_Bfree>:
 800cc54:	b570      	push	{r4, r5, r6, lr}
 800cc56:	69c6      	ldr	r6, [r0, #28]
 800cc58:	4605      	mov	r5, r0
 800cc5a:	460c      	mov	r4, r1
 800cc5c:	b976      	cbnz	r6, 800cc7c <_Bfree+0x28>
 800cc5e:	2010      	movs	r0, #16
 800cc60:	f7ff ff04 	bl	800ca6c <malloc>
 800cc64:	4602      	mov	r2, r0
 800cc66:	61e8      	str	r0, [r5, #28]
 800cc68:	b920      	cbnz	r0, 800cc74 <_Bfree+0x20>
 800cc6a:	4b09      	ldr	r3, [pc, #36]	; (800cc90 <_Bfree+0x3c>)
 800cc6c:	4809      	ldr	r0, [pc, #36]	; (800cc94 <_Bfree+0x40>)
 800cc6e:	218f      	movs	r1, #143	; 0x8f
 800cc70:	f000 fdee 	bl	800d850 <__assert_func>
 800cc74:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cc78:	6006      	str	r6, [r0, #0]
 800cc7a:	60c6      	str	r6, [r0, #12]
 800cc7c:	b13c      	cbz	r4, 800cc8e <_Bfree+0x3a>
 800cc7e:	69eb      	ldr	r3, [r5, #28]
 800cc80:	6862      	ldr	r2, [r4, #4]
 800cc82:	68db      	ldr	r3, [r3, #12]
 800cc84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cc88:	6021      	str	r1, [r4, #0]
 800cc8a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cc8e:	bd70      	pop	{r4, r5, r6, pc}
 800cc90:	0800e351 	.word	0x0800e351
 800cc94:	0800e3d1 	.word	0x0800e3d1

0800cc98 <__multadd>:
 800cc98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc9c:	690d      	ldr	r5, [r1, #16]
 800cc9e:	4607      	mov	r7, r0
 800cca0:	460c      	mov	r4, r1
 800cca2:	461e      	mov	r6, r3
 800cca4:	f101 0c14 	add.w	ip, r1, #20
 800cca8:	2000      	movs	r0, #0
 800ccaa:	f8dc 3000 	ldr.w	r3, [ip]
 800ccae:	b299      	uxth	r1, r3
 800ccb0:	fb02 6101 	mla	r1, r2, r1, r6
 800ccb4:	0c1e      	lsrs	r6, r3, #16
 800ccb6:	0c0b      	lsrs	r3, r1, #16
 800ccb8:	fb02 3306 	mla	r3, r2, r6, r3
 800ccbc:	b289      	uxth	r1, r1
 800ccbe:	3001      	adds	r0, #1
 800ccc0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ccc4:	4285      	cmp	r5, r0
 800ccc6:	f84c 1b04 	str.w	r1, [ip], #4
 800ccca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ccce:	dcec      	bgt.n	800ccaa <__multadd+0x12>
 800ccd0:	b30e      	cbz	r6, 800cd16 <__multadd+0x7e>
 800ccd2:	68a3      	ldr	r3, [r4, #8]
 800ccd4:	42ab      	cmp	r3, r5
 800ccd6:	dc19      	bgt.n	800cd0c <__multadd+0x74>
 800ccd8:	6861      	ldr	r1, [r4, #4]
 800ccda:	4638      	mov	r0, r7
 800ccdc:	3101      	adds	r1, #1
 800ccde:	f7ff ff79 	bl	800cbd4 <_Balloc>
 800cce2:	4680      	mov	r8, r0
 800cce4:	b928      	cbnz	r0, 800ccf2 <__multadd+0x5a>
 800cce6:	4602      	mov	r2, r0
 800cce8:	4b0c      	ldr	r3, [pc, #48]	; (800cd1c <__multadd+0x84>)
 800ccea:	480d      	ldr	r0, [pc, #52]	; (800cd20 <__multadd+0x88>)
 800ccec:	21ba      	movs	r1, #186	; 0xba
 800ccee:	f000 fdaf 	bl	800d850 <__assert_func>
 800ccf2:	6922      	ldr	r2, [r4, #16]
 800ccf4:	3202      	adds	r2, #2
 800ccf6:	f104 010c 	add.w	r1, r4, #12
 800ccfa:	0092      	lsls	r2, r2, #2
 800ccfc:	300c      	adds	r0, #12
 800ccfe:	f000 fd99 	bl	800d834 <memcpy>
 800cd02:	4621      	mov	r1, r4
 800cd04:	4638      	mov	r0, r7
 800cd06:	f7ff ffa5 	bl	800cc54 <_Bfree>
 800cd0a:	4644      	mov	r4, r8
 800cd0c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cd10:	3501      	adds	r5, #1
 800cd12:	615e      	str	r6, [r3, #20]
 800cd14:	6125      	str	r5, [r4, #16]
 800cd16:	4620      	mov	r0, r4
 800cd18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd1c:	0800e3c0 	.word	0x0800e3c0
 800cd20:	0800e3d1 	.word	0x0800e3d1

0800cd24 <__hi0bits>:
 800cd24:	0c03      	lsrs	r3, r0, #16
 800cd26:	041b      	lsls	r3, r3, #16
 800cd28:	b9d3      	cbnz	r3, 800cd60 <__hi0bits+0x3c>
 800cd2a:	0400      	lsls	r0, r0, #16
 800cd2c:	2310      	movs	r3, #16
 800cd2e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800cd32:	bf04      	itt	eq
 800cd34:	0200      	lsleq	r0, r0, #8
 800cd36:	3308      	addeq	r3, #8
 800cd38:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cd3c:	bf04      	itt	eq
 800cd3e:	0100      	lsleq	r0, r0, #4
 800cd40:	3304      	addeq	r3, #4
 800cd42:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cd46:	bf04      	itt	eq
 800cd48:	0080      	lsleq	r0, r0, #2
 800cd4a:	3302      	addeq	r3, #2
 800cd4c:	2800      	cmp	r0, #0
 800cd4e:	db05      	blt.n	800cd5c <__hi0bits+0x38>
 800cd50:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cd54:	f103 0301 	add.w	r3, r3, #1
 800cd58:	bf08      	it	eq
 800cd5a:	2320      	moveq	r3, #32
 800cd5c:	4618      	mov	r0, r3
 800cd5e:	4770      	bx	lr
 800cd60:	2300      	movs	r3, #0
 800cd62:	e7e4      	b.n	800cd2e <__hi0bits+0xa>

0800cd64 <__lo0bits>:
 800cd64:	6803      	ldr	r3, [r0, #0]
 800cd66:	f013 0207 	ands.w	r2, r3, #7
 800cd6a:	d00c      	beq.n	800cd86 <__lo0bits+0x22>
 800cd6c:	07d9      	lsls	r1, r3, #31
 800cd6e:	d422      	bmi.n	800cdb6 <__lo0bits+0x52>
 800cd70:	079a      	lsls	r2, r3, #30
 800cd72:	bf49      	itett	mi
 800cd74:	085b      	lsrmi	r3, r3, #1
 800cd76:	089b      	lsrpl	r3, r3, #2
 800cd78:	6003      	strmi	r3, [r0, #0]
 800cd7a:	2201      	movmi	r2, #1
 800cd7c:	bf5c      	itt	pl
 800cd7e:	6003      	strpl	r3, [r0, #0]
 800cd80:	2202      	movpl	r2, #2
 800cd82:	4610      	mov	r0, r2
 800cd84:	4770      	bx	lr
 800cd86:	b299      	uxth	r1, r3
 800cd88:	b909      	cbnz	r1, 800cd8e <__lo0bits+0x2a>
 800cd8a:	0c1b      	lsrs	r3, r3, #16
 800cd8c:	2210      	movs	r2, #16
 800cd8e:	b2d9      	uxtb	r1, r3
 800cd90:	b909      	cbnz	r1, 800cd96 <__lo0bits+0x32>
 800cd92:	3208      	adds	r2, #8
 800cd94:	0a1b      	lsrs	r3, r3, #8
 800cd96:	0719      	lsls	r1, r3, #28
 800cd98:	bf04      	itt	eq
 800cd9a:	091b      	lsreq	r3, r3, #4
 800cd9c:	3204      	addeq	r2, #4
 800cd9e:	0799      	lsls	r1, r3, #30
 800cda0:	bf04      	itt	eq
 800cda2:	089b      	lsreq	r3, r3, #2
 800cda4:	3202      	addeq	r2, #2
 800cda6:	07d9      	lsls	r1, r3, #31
 800cda8:	d403      	bmi.n	800cdb2 <__lo0bits+0x4e>
 800cdaa:	085b      	lsrs	r3, r3, #1
 800cdac:	f102 0201 	add.w	r2, r2, #1
 800cdb0:	d003      	beq.n	800cdba <__lo0bits+0x56>
 800cdb2:	6003      	str	r3, [r0, #0]
 800cdb4:	e7e5      	b.n	800cd82 <__lo0bits+0x1e>
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	e7e3      	b.n	800cd82 <__lo0bits+0x1e>
 800cdba:	2220      	movs	r2, #32
 800cdbc:	e7e1      	b.n	800cd82 <__lo0bits+0x1e>
	...

0800cdc0 <__i2b>:
 800cdc0:	b510      	push	{r4, lr}
 800cdc2:	460c      	mov	r4, r1
 800cdc4:	2101      	movs	r1, #1
 800cdc6:	f7ff ff05 	bl	800cbd4 <_Balloc>
 800cdca:	4602      	mov	r2, r0
 800cdcc:	b928      	cbnz	r0, 800cdda <__i2b+0x1a>
 800cdce:	4b05      	ldr	r3, [pc, #20]	; (800cde4 <__i2b+0x24>)
 800cdd0:	4805      	ldr	r0, [pc, #20]	; (800cde8 <__i2b+0x28>)
 800cdd2:	f240 1145 	movw	r1, #325	; 0x145
 800cdd6:	f000 fd3b 	bl	800d850 <__assert_func>
 800cdda:	2301      	movs	r3, #1
 800cddc:	6144      	str	r4, [r0, #20]
 800cdde:	6103      	str	r3, [r0, #16]
 800cde0:	bd10      	pop	{r4, pc}
 800cde2:	bf00      	nop
 800cde4:	0800e3c0 	.word	0x0800e3c0
 800cde8:	0800e3d1 	.word	0x0800e3d1

0800cdec <__multiply>:
 800cdec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdf0:	4691      	mov	r9, r2
 800cdf2:	690a      	ldr	r2, [r1, #16]
 800cdf4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cdf8:	429a      	cmp	r2, r3
 800cdfa:	bfb8      	it	lt
 800cdfc:	460b      	movlt	r3, r1
 800cdfe:	460c      	mov	r4, r1
 800ce00:	bfbc      	itt	lt
 800ce02:	464c      	movlt	r4, r9
 800ce04:	4699      	movlt	r9, r3
 800ce06:	6927      	ldr	r7, [r4, #16]
 800ce08:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ce0c:	68a3      	ldr	r3, [r4, #8]
 800ce0e:	6861      	ldr	r1, [r4, #4]
 800ce10:	eb07 060a 	add.w	r6, r7, sl
 800ce14:	42b3      	cmp	r3, r6
 800ce16:	b085      	sub	sp, #20
 800ce18:	bfb8      	it	lt
 800ce1a:	3101      	addlt	r1, #1
 800ce1c:	f7ff feda 	bl	800cbd4 <_Balloc>
 800ce20:	b930      	cbnz	r0, 800ce30 <__multiply+0x44>
 800ce22:	4602      	mov	r2, r0
 800ce24:	4b44      	ldr	r3, [pc, #272]	; (800cf38 <__multiply+0x14c>)
 800ce26:	4845      	ldr	r0, [pc, #276]	; (800cf3c <__multiply+0x150>)
 800ce28:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800ce2c:	f000 fd10 	bl	800d850 <__assert_func>
 800ce30:	f100 0514 	add.w	r5, r0, #20
 800ce34:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ce38:	462b      	mov	r3, r5
 800ce3a:	2200      	movs	r2, #0
 800ce3c:	4543      	cmp	r3, r8
 800ce3e:	d321      	bcc.n	800ce84 <__multiply+0x98>
 800ce40:	f104 0314 	add.w	r3, r4, #20
 800ce44:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ce48:	f109 0314 	add.w	r3, r9, #20
 800ce4c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ce50:	9202      	str	r2, [sp, #8]
 800ce52:	1b3a      	subs	r2, r7, r4
 800ce54:	3a15      	subs	r2, #21
 800ce56:	f022 0203 	bic.w	r2, r2, #3
 800ce5a:	3204      	adds	r2, #4
 800ce5c:	f104 0115 	add.w	r1, r4, #21
 800ce60:	428f      	cmp	r7, r1
 800ce62:	bf38      	it	cc
 800ce64:	2204      	movcc	r2, #4
 800ce66:	9201      	str	r2, [sp, #4]
 800ce68:	9a02      	ldr	r2, [sp, #8]
 800ce6a:	9303      	str	r3, [sp, #12]
 800ce6c:	429a      	cmp	r2, r3
 800ce6e:	d80c      	bhi.n	800ce8a <__multiply+0x9e>
 800ce70:	2e00      	cmp	r6, #0
 800ce72:	dd03      	ble.n	800ce7c <__multiply+0x90>
 800ce74:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d05b      	beq.n	800cf34 <__multiply+0x148>
 800ce7c:	6106      	str	r6, [r0, #16]
 800ce7e:	b005      	add	sp, #20
 800ce80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce84:	f843 2b04 	str.w	r2, [r3], #4
 800ce88:	e7d8      	b.n	800ce3c <__multiply+0x50>
 800ce8a:	f8b3 a000 	ldrh.w	sl, [r3]
 800ce8e:	f1ba 0f00 	cmp.w	sl, #0
 800ce92:	d024      	beq.n	800cede <__multiply+0xf2>
 800ce94:	f104 0e14 	add.w	lr, r4, #20
 800ce98:	46a9      	mov	r9, r5
 800ce9a:	f04f 0c00 	mov.w	ip, #0
 800ce9e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800cea2:	f8d9 1000 	ldr.w	r1, [r9]
 800cea6:	fa1f fb82 	uxth.w	fp, r2
 800ceaa:	b289      	uxth	r1, r1
 800ceac:	fb0a 110b 	mla	r1, sl, fp, r1
 800ceb0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ceb4:	f8d9 2000 	ldr.w	r2, [r9]
 800ceb8:	4461      	add	r1, ip
 800ceba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800cebe:	fb0a c20b 	mla	r2, sl, fp, ip
 800cec2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cec6:	b289      	uxth	r1, r1
 800cec8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800cecc:	4577      	cmp	r7, lr
 800cece:	f849 1b04 	str.w	r1, [r9], #4
 800ced2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ced6:	d8e2      	bhi.n	800ce9e <__multiply+0xb2>
 800ced8:	9a01      	ldr	r2, [sp, #4]
 800ceda:	f845 c002 	str.w	ip, [r5, r2]
 800cede:	9a03      	ldr	r2, [sp, #12]
 800cee0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cee4:	3304      	adds	r3, #4
 800cee6:	f1b9 0f00 	cmp.w	r9, #0
 800ceea:	d021      	beq.n	800cf30 <__multiply+0x144>
 800ceec:	6829      	ldr	r1, [r5, #0]
 800ceee:	f104 0c14 	add.w	ip, r4, #20
 800cef2:	46ae      	mov	lr, r5
 800cef4:	f04f 0a00 	mov.w	sl, #0
 800cef8:	f8bc b000 	ldrh.w	fp, [ip]
 800cefc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800cf00:	fb09 220b 	mla	r2, r9, fp, r2
 800cf04:	4452      	add	r2, sl
 800cf06:	b289      	uxth	r1, r1
 800cf08:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800cf0c:	f84e 1b04 	str.w	r1, [lr], #4
 800cf10:	f85c 1b04 	ldr.w	r1, [ip], #4
 800cf14:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cf18:	f8be 1000 	ldrh.w	r1, [lr]
 800cf1c:	fb09 110a 	mla	r1, r9, sl, r1
 800cf20:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800cf24:	4567      	cmp	r7, ip
 800cf26:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800cf2a:	d8e5      	bhi.n	800cef8 <__multiply+0x10c>
 800cf2c:	9a01      	ldr	r2, [sp, #4]
 800cf2e:	50a9      	str	r1, [r5, r2]
 800cf30:	3504      	adds	r5, #4
 800cf32:	e799      	b.n	800ce68 <__multiply+0x7c>
 800cf34:	3e01      	subs	r6, #1
 800cf36:	e79b      	b.n	800ce70 <__multiply+0x84>
 800cf38:	0800e3c0 	.word	0x0800e3c0
 800cf3c:	0800e3d1 	.word	0x0800e3d1

0800cf40 <__pow5mult>:
 800cf40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf44:	4615      	mov	r5, r2
 800cf46:	f012 0203 	ands.w	r2, r2, #3
 800cf4a:	4606      	mov	r6, r0
 800cf4c:	460f      	mov	r7, r1
 800cf4e:	d007      	beq.n	800cf60 <__pow5mult+0x20>
 800cf50:	4c25      	ldr	r4, [pc, #148]	; (800cfe8 <__pow5mult+0xa8>)
 800cf52:	3a01      	subs	r2, #1
 800cf54:	2300      	movs	r3, #0
 800cf56:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cf5a:	f7ff fe9d 	bl	800cc98 <__multadd>
 800cf5e:	4607      	mov	r7, r0
 800cf60:	10ad      	asrs	r5, r5, #2
 800cf62:	d03d      	beq.n	800cfe0 <__pow5mult+0xa0>
 800cf64:	69f4      	ldr	r4, [r6, #28]
 800cf66:	b97c      	cbnz	r4, 800cf88 <__pow5mult+0x48>
 800cf68:	2010      	movs	r0, #16
 800cf6a:	f7ff fd7f 	bl	800ca6c <malloc>
 800cf6e:	4602      	mov	r2, r0
 800cf70:	61f0      	str	r0, [r6, #28]
 800cf72:	b928      	cbnz	r0, 800cf80 <__pow5mult+0x40>
 800cf74:	4b1d      	ldr	r3, [pc, #116]	; (800cfec <__pow5mult+0xac>)
 800cf76:	481e      	ldr	r0, [pc, #120]	; (800cff0 <__pow5mult+0xb0>)
 800cf78:	f240 11b3 	movw	r1, #435	; 0x1b3
 800cf7c:	f000 fc68 	bl	800d850 <__assert_func>
 800cf80:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cf84:	6004      	str	r4, [r0, #0]
 800cf86:	60c4      	str	r4, [r0, #12]
 800cf88:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800cf8c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cf90:	b94c      	cbnz	r4, 800cfa6 <__pow5mult+0x66>
 800cf92:	f240 2171 	movw	r1, #625	; 0x271
 800cf96:	4630      	mov	r0, r6
 800cf98:	f7ff ff12 	bl	800cdc0 <__i2b>
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	f8c8 0008 	str.w	r0, [r8, #8]
 800cfa2:	4604      	mov	r4, r0
 800cfa4:	6003      	str	r3, [r0, #0]
 800cfa6:	f04f 0900 	mov.w	r9, #0
 800cfaa:	07eb      	lsls	r3, r5, #31
 800cfac:	d50a      	bpl.n	800cfc4 <__pow5mult+0x84>
 800cfae:	4639      	mov	r1, r7
 800cfb0:	4622      	mov	r2, r4
 800cfb2:	4630      	mov	r0, r6
 800cfb4:	f7ff ff1a 	bl	800cdec <__multiply>
 800cfb8:	4639      	mov	r1, r7
 800cfba:	4680      	mov	r8, r0
 800cfbc:	4630      	mov	r0, r6
 800cfbe:	f7ff fe49 	bl	800cc54 <_Bfree>
 800cfc2:	4647      	mov	r7, r8
 800cfc4:	106d      	asrs	r5, r5, #1
 800cfc6:	d00b      	beq.n	800cfe0 <__pow5mult+0xa0>
 800cfc8:	6820      	ldr	r0, [r4, #0]
 800cfca:	b938      	cbnz	r0, 800cfdc <__pow5mult+0x9c>
 800cfcc:	4622      	mov	r2, r4
 800cfce:	4621      	mov	r1, r4
 800cfd0:	4630      	mov	r0, r6
 800cfd2:	f7ff ff0b 	bl	800cdec <__multiply>
 800cfd6:	6020      	str	r0, [r4, #0]
 800cfd8:	f8c0 9000 	str.w	r9, [r0]
 800cfdc:	4604      	mov	r4, r0
 800cfde:	e7e4      	b.n	800cfaa <__pow5mult+0x6a>
 800cfe0:	4638      	mov	r0, r7
 800cfe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfe6:	bf00      	nop
 800cfe8:	0800e520 	.word	0x0800e520
 800cfec:	0800e351 	.word	0x0800e351
 800cff0:	0800e3d1 	.word	0x0800e3d1

0800cff4 <__lshift>:
 800cff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cff8:	460c      	mov	r4, r1
 800cffa:	6849      	ldr	r1, [r1, #4]
 800cffc:	6923      	ldr	r3, [r4, #16]
 800cffe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d002:	68a3      	ldr	r3, [r4, #8]
 800d004:	4607      	mov	r7, r0
 800d006:	4691      	mov	r9, r2
 800d008:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d00c:	f108 0601 	add.w	r6, r8, #1
 800d010:	42b3      	cmp	r3, r6
 800d012:	db0b      	blt.n	800d02c <__lshift+0x38>
 800d014:	4638      	mov	r0, r7
 800d016:	f7ff fddd 	bl	800cbd4 <_Balloc>
 800d01a:	4605      	mov	r5, r0
 800d01c:	b948      	cbnz	r0, 800d032 <__lshift+0x3e>
 800d01e:	4602      	mov	r2, r0
 800d020:	4b28      	ldr	r3, [pc, #160]	; (800d0c4 <__lshift+0xd0>)
 800d022:	4829      	ldr	r0, [pc, #164]	; (800d0c8 <__lshift+0xd4>)
 800d024:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d028:	f000 fc12 	bl	800d850 <__assert_func>
 800d02c:	3101      	adds	r1, #1
 800d02e:	005b      	lsls	r3, r3, #1
 800d030:	e7ee      	b.n	800d010 <__lshift+0x1c>
 800d032:	2300      	movs	r3, #0
 800d034:	f100 0114 	add.w	r1, r0, #20
 800d038:	f100 0210 	add.w	r2, r0, #16
 800d03c:	4618      	mov	r0, r3
 800d03e:	4553      	cmp	r3, sl
 800d040:	db33      	blt.n	800d0aa <__lshift+0xb6>
 800d042:	6920      	ldr	r0, [r4, #16]
 800d044:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d048:	f104 0314 	add.w	r3, r4, #20
 800d04c:	f019 091f 	ands.w	r9, r9, #31
 800d050:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d054:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d058:	d02b      	beq.n	800d0b2 <__lshift+0xbe>
 800d05a:	f1c9 0e20 	rsb	lr, r9, #32
 800d05e:	468a      	mov	sl, r1
 800d060:	2200      	movs	r2, #0
 800d062:	6818      	ldr	r0, [r3, #0]
 800d064:	fa00 f009 	lsl.w	r0, r0, r9
 800d068:	4310      	orrs	r0, r2
 800d06a:	f84a 0b04 	str.w	r0, [sl], #4
 800d06e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d072:	459c      	cmp	ip, r3
 800d074:	fa22 f20e 	lsr.w	r2, r2, lr
 800d078:	d8f3      	bhi.n	800d062 <__lshift+0x6e>
 800d07a:	ebac 0304 	sub.w	r3, ip, r4
 800d07e:	3b15      	subs	r3, #21
 800d080:	f023 0303 	bic.w	r3, r3, #3
 800d084:	3304      	adds	r3, #4
 800d086:	f104 0015 	add.w	r0, r4, #21
 800d08a:	4584      	cmp	ip, r0
 800d08c:	bf38      	it	cc
 800d08e:	2304      	movcc	r3, #4
 800d090:	50ca      	str	r2, [r1, r3]
 800d092:	b10a      	cbz	r2, 800d098 <__lshift+0xa4>
 800d094:	f108 0602 	add.w	r6, r8, #2
 800d098:	3e01      	subs	r6, #1
 800d09a:	4638      	mov	r0, r7
 800d09c:	612e      	str	r6, [r5, #16]
 800d09e:	4621      	mov	r1, r4
 800d0a0:	f7ff fdd8 	bl	800cc54 <_Bfree>
 800d0a4:	4628      	mov	r0, r5
 800d0a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d0aa:	f842 0f04 	str.w	r0, [r2, #4]!
 800d0ae:	3301      	adds	r3, #1
 800d0b0:	e7c5      	b.n	800d03e <__lshift+0x4a>
 800d0b2:	3904      	subs	r1, #4
 800d0b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0b8:	f841 2f04 	str.w	r2, [r1, #4]!
 800d0bc:	459c      	cmp	ip, r3
 800d0be:	d8f9      	bhi.n	800d0b4 <__lshift+0xc0>
 800d0c0:	e7ea      	b.n	800d098 <__lshift+0xa4>
 800d0c2:	bf00      	nop
 800d0c4:	0800e3c0 	.word	0x0800e3c0
 800d0c8:	0800e3d1 	.word	0x0800e3d1

0800d0cc <__mcmp>:
 800d0cc:	b530      	push	{r4, r5, lr}
 800d0ce:	6902      	ldr	r2, [r0, #16]
 800d0d0:	690c      	ldr	r4, [r1, #16]
 800d0d2:	1b12      	subs	r2, r2, r4
 800d0d4:	d10e      	bne.n	800d0f4 <__mcmp+0x28>
 800d0d6:	f100 0314 	add.w	r3, r0, #20
 800d0da:	3114      	adds	r1, #20
 800d0dc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d0e0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d0e4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d0e8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d0ec:	42a5      	cmp	r5, r4
 800d0ee:	d003      	beq.n	800d0f8 <__mcmp+0x2c>
 800d0f0:	d305      	bcc.n	800d0fe <__mcmp+0x32>
 800d0f2:	2201      	movs	r2, #1
 800d0f4:	4610      	mov	r0, r2
 800d0f6:	bd30      	pop	{r4, r5, pc}
 800d0f8:	4283      	cmp	r3, r0
 800d0fa:	d3f3      	bcc.n	800d0e4 <__mcmp+0x18>
 800d0fc:	e7fa      	b.n	800d0f4 <__mcmp+0x28>
 800d0fe:	f04f 32ff 	mov.w	r2, #4294967295
 800d102:	e7f7      	b.n	800d0f4 <__mcmp+0x28>

0800d104 <__mdiff>:
 800d104:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d108:	460c      	mov	r4, r1
 800d10a:	4606      	mov	r6, r0
 800d10c:	4611      	mov	r1, r2
 800d10e:	4620      	mov	r0, r4
 800d110:	4690      	mov	r8, r2
 800d112:	f7ff ffdb 	bl	800d0cc <__mcmp>
 800d116:	1e05      	subs	r5, r0, #0
 800d118:	d110      	bne.n	800d13c <__mdiff+0x38>
 800d11a:	4629      	mov	r1, r5
 800d11c:	4630      	mov	r0, r6
 800d11e:	f7ff fd59 	bl	800cbd4 <_Balloc>
 800d122:	b930      	cbnz	r0, 800d132 <__mdiff+0x2e>
 800d124:	4b3a      	ldr	r3, [pc, #232]	; (800d210 <__mdiff+0x10c>)
 800d126:	4602      	mov	r2, r0
 800d128:	f240 2137 	movw	r1, #567	; 0x237
 800d12c:	4839      	ldr	r0, [pc, #228]	; (800d214 <__mdiff+0x110>)
 800d12e:	f000 fb8f 	bl	800d850 <__assert_func>
 800d132:	2301      	movs	r3, #1
 800d134:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d138:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d13c:	bfa4      	itt	ge
 800d13e:	4643      	movge	r3, r8
 800d140:	46a0      	movge	r8, r4
 800d142:	4630      	mov	r0, r6
 800d144:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d148:	bfa6      	itte	ge
 800d14a:	461c      	movge	r4, r3
 800d14c:	2500      	movge	r5, #0
 800d14e:	2501      	movlt	r5, #1
 800d150:	f7ff fd40 	bl	800cbd4 <_Balloc>
 800d154:	b920      	cbnz	r0, 800d160 <__mdiff+0x5c>
 800d156:	4b2e      	ldr	r3, [pc, #184]	; (800d210 <__mdiff+0x10c>)
 800d158:	4602      	mov	r2, r0
 800d15a:	f240 2145 	movw	r1, #581	; 0x245
 800d15e:	e7e5      	b.n	800d12c <__mdiff+0x28>
 800d160:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d164:	6926      	ldr	r6, [r4, #16]
 800d166:	60c5      	str	r5, [r0, #12]
 800d168:	f104 0914 	add.w	r9, r4, #20
 800d16c:	f108 0514 	add.w	r5, r8, #20
 800d170:	f100 0e14 	add.w	lr, r0, #20
 800d174:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d178:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d17c:	f108 0210 	add.w	r2, r8, #16
 800d180:	46f2      	mov	sl, lr
 800d182:	2100      	movs	r1, #0
 800d184:	f859 3b04 	ldr.w	r3, [r9], #4
 800d188:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d18c:	fa11 f88b 	uxtah	r8, r1, fp
 800d190:	b299      	uxth	r1, r3
 800d192:	0c1b      	lsrs	r3, r3, #16
 800d194:	eba8 0801 	sub.w	r8, r8, r1
 800d198:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d19c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d1a0:	fa1f f888 	uxth.w	r8, r8
 800d1a4:	1419      	asrs	r1, r3, #16
 800d1a6:	454e      	cmp	r6, r9
 800d1a8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d1ac:	f84a 3b04 	str.w	r3, [sl], #4
 800d1b0:	d8e8      	bhi.n	800d184 <__mdiff+0x80>
 800d1b2:	1b33      	subs	r3, r6, r4
 800d1b4:	3b15      	subs	r3, #21
 800d1b6:	f023 0303 	bic.w	r3, r3, #3
 800d1ba:	3304      	adds	r3, #4
 800d1bc:	3415      	adds	r4, #21
 800d1be:	42a6      	cmp	r6, r4
 800d1c0:	bf38      	it	cc
 800d1c2:	2304      	movcc	r3, #4
 800d1c4:	441d      	add	r5, r3
 800d1c6:	4473      	add	r3, lr
 800d1c8:	469e      	mov	lr, r3
 800d1ca:	462e      	mov	r6, r5
 800d1cc:	4566      	cmp	r6, ip
 800d1ce:	d30e      	bcc.n	800d1ee <__mdiff+0xea>
 800d1d0:	f10c 0203 	add.w	r2, ip, #3
 800d1d4:	1b52      	subs	r2, r2, r5
 800d1d6:	f022 0203 	bic.w	r2, r2, #3
 800d1da:	3d03      	subs	r5, #3
 800d1dc:	45ac      	cmp	ip, r5
 800d1de:	bf38      	it	cc
 800d1e0:	2200      	movcc	r2, #0
 800d1e2:	4413      	add	r3, r2
 800d1e4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d1e8:	b17a      	cbz	r2, 800d20a <__mdiff+0x106>
 800d1ea:	6107      	str	r7, [r0, #16]
 800d1ec:	e7a4      	b.n	800d138 <__mdiff+0x34>
 800d1ee:	f856 8b04 	ldr.w	r8, [r6], #4
 800d1f2:	fa11 f288 	uxtah	r2, r1, r8
 800d1f6:	1414      	asrs	r4, r2, #16
 800d1f8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d1fc:	b292      	uxth	r2, r2
 800d1fe:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d202:	f84e 2b04 	str.w	r2, [lr], #4
 800d206:	1421      	asrs	r1, r4, #16
 800d208:	e7e0      	b.n	800d1cc <__mdiff+0xc8>
 800d20a:	3f01      	subs	r7, #1
 800d20c:	e7ea      	b.n	800d1e4 <__mdiff+0xe0>
 800d20e:	bf00      	nop
 800d210:	0800e3c0 	.word	0x0800e3c0
 800d214:	0800e3d1 	.word	0x0800e3d1

0800d218 <__d2b>:
 800d218:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d21c:	460f      	mov	r7, r1
 800d21e:	2101      	movs	r1, #1
 800d220:	ec59 8b10 	vmov	r8, r9, d0
 800d224:	4616      	mov	r6, r2
 800d226:	f7ff fcd5 	bl	800cbd4 <_Balloc>
 800d22a:	4604      	mov	r4, r0
 800d22c:	b930      	cbnz	r0, 800d23c <__d2b+0x24>
 800d22e:	4602      	mov	r2, r0
 800d230:	4b24      	ldr	r3, [pc, #144]	; (800d2c4 <__d2b+0xac>)
 800d232:	4825      	ldr	r0, [pc, #148]	; (800d2c8 <__d2b+0xb0>)
 800d234:	f240 310f 	movw	r1, #783	; 0x30f
 800d238:	f000 fb0a 	bl	800d850 <__assert_func>
 800d23c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d240:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d244:	bb2d      	cbnz	r5, 800d292 <__d2b+0x7a>
 800d246:	9301      	str	r3, [sp, #4]
 800d248:	f1b8 0300 	subs.w	r3, r8, #0
 800d24c:	d026      	beq.n	800d29c <__d2b+0x84>
 800d24e:	4668      	mov	r0, sp
 800d250:	9300      	str	r3, [sp, #0]
 800d252:	f7ff fd87 	bl	800cd64 <__lo0bits>
 800d256:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d25a:	b1e8      	cbz	r0, 800d298 <__d2b+0x80>
 800d25c:	f1c0 0320 	rsb	r3, r0, #32
 800d260:	fa02 f303 	lsl.w	r3, r2, r3
 800d264:	430b      	orrs	r3, r1
 800d266:	40c2      	lsrs	r2, r0
 800d268:	6163      	str	r3, [r4, #20]
 800d26a:	9201      	str	r2, [sp, #4]
 800d26c:	9b01      	ldr	r3, [sp, #4]
 800d26e:	61a3      	str	r3, [r4, #24]
 800d270:	2b00      	cmp	r3, #0
 800d272:	bf14      	ite	ne
 800d274:	2202      	movne	r2, #2
 800d276:	2201      	moveq	r2, #1
 800d278:	6122      	str	r2, [r4, #16]
 800d27a:	b1bd      	cbz	r5, 800d2ac <__d2b+0x94>
 800d27c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d280:	4405      	add	r5, r0
 800d282:	603d      	str	r5, [r7, #0]
 800d284:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d288:	6030      	str	r0, [r6, #0]
 800d28a:	4620      	mov	r0, r4
 800d28c:	b003      	add	sp, #12
 800d28e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d292:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d296:	e7d6      	b.n	800d246 <__d2b+0x2e>
 800d298:	6161      	str	r1, [r4, #20]
 800d29a:	e7e7      	b.n	800d26c <__d2b+0x54>
 800d29c:	a801      	add	r0, sp, #4
 800d29e:	f7ff fd61 	bl	800cd64 <__lo0bits>
 800d2a2:	9b01      	ldr	r3, [sp, #4]
 800d2a4:	6163      	str	r3, [r4, #20]
 800d2a6:	3020      	adds	r0, #32
 800d2a8:	2201      	movs	r2, #1
 800d2aa:	e7e5      	b.n	800d278 <__d2b+0x60>
 800d2ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d2b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d2b4:	6038      	str	r0, [r7, #0]
 800d2b6:	6918      	ldr	r0, [r3, #16]
 800d2b8:	f7ff fd34 	bl	800cd24 <__hi0bits>
 800d2bc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d2c0:	e7e2      	b.n	800d288 <__d2b+0x70>
 800d2c2:	bf00      	nop
 800d2c4:	0800e3c0 	.word	0x0800e3c0
 800d2c8:	0800e3d1 	.word	0x0800e3d1

0800d2cc <__ssputs_r>:
 800d2cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2d0:	688e      	ldr	r6, [r1, #8]
 800d2d2:	461f      	mov	r7, r3
 800d2d4:	42be      	cmp	r6, r7
 800d2d6:	680b      	ldr	r3, [r1, #0]
 800d2d8:	4682      	mov	sl, r0
 800d2da:	460c      	mov	r4, r1
 800d2dc:	4690      	mov	r8, r2
 800d2de:	d82c      	bhi.n	800d33a <__ssputs_r+0x6e>
 800d2e0:	898a      	ldrh	r2, [r1, #12]
 800d2e2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d2e6:	d026      	beq.n	800d336 <__ssputs_r+0x6a>
 800d2e8:	6965      	ldr	r5, [r4, #20]
 800d2ea:	6909      	ldr	r1, [r1, #16]
 800d2ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d2f0:	eba3 0901 	sub.w	r9, r3, r1
 800d2f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d2f8:	1c7b      	adds	r3, r7, #1
 800d2fa:	444b      	add	r3, r9
 800d2fc:	106d      	asrs	r5, r5, #1
 800d2fe:	429d      	cmp	r5, r3
 800d300:	bf38      	it	cc
 800d302:	461d      	movcc	r5, r3
 800d304:	0553      	lsls	r3, r2, #21
 800d306:	d527      	bpl.n	800d358 <__ssputs_r+0x8c>
 800d308:	4629      	mov	r1, r5
 800d30a:	f7ff fbd7 	bl	800cabc <_malloc_r>
 800d30e:	4606      	mov	r6, r0
 800d310:	b360      	cbz	r0, 800d36c <__ssputs_r+0xa0>
 800d312:	6921      	ldr	r1, [r4, #16]
 800d314:	464a      	mov	r2, r9
 800d316:	f000 fa8d 	bl	800d834 <memcpy>
 800d31a:	89a3      	ldrh	r3, [r4, #12]
 800d31c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d320:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d324:	81a3      	strh	r3, [r4, #12]
 800d326:	6126      	str	r6, [r4, #16]
 800d328:	6165      	str	r5, [r4, #20]
 800d32a:	444e      	add	r6, r9
 800d32c:	eba5 0509 	sub.w	r5, r5, r9
 800d330:	6026      	str	r6, [r4, #0]
 800d332:	60a5      	str	r5, [r4, #8]
 800d334:	463e      	mov	r6, r7
 800d336:	42be      	cmp	r6, r7
 800d338:	d900      	bls.n	800d33c <__ssputs_r+0x70>
 800d33a:	463e      	mov	r6, r7
 800d33c:	6820      	ldr	r0, [r4, #0]
 800d33e:	4632      	mov	r2, r6
 800d340:	4641      	mov	r1, r8
 800d342:	f000 fa2b 	bl	800d79c <memmove>
 800d346:	68a3      	ldr	r3, [r4, #8]
 800d348:	1b9b      	subs	r3, r3, r6
 800d34a:	60a3      	str	r3, [r4, #8]
 800d34c:	6823      	ldr	r3, [r4, #0]
 800d34e:	4433      	add	r3, r6
 800d350:	6023      	str	r3, [r4, #0]
 800d352:	2000      	movs	r0, #0
 800d354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d358:	462a      	mov	r2, r5
 800d35a:	f000 fabf 	bl	800d8dc <_realloc_r>
 800d35e:	4606      	mov	r6, r0
 800d360:	2800      	cmp	r0, #0
 800d362:	d1e0      	bne.n	800d326 <__ssputs_r+0x5a>
 800d364:	6921      	ldr	r1, [r4, #16]
 800d366:	4650      	mov	r0, sl
 800d368:	f7ff fb34 	bl	800c9d4 <_free_r>
 800d36c:	230c      	movs	r3, #12
 800d36e:	f8ca 3000 	str.w	r3, [sl]
 800d372:	89a3      	ldrh	r3, [r4, #12]
 800d374:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d378:	81a3      	strh	r3, [r4, #12]
 800d37a:	f04f 30ff 	mov.w	r0, #4294967295
 800d37e:	e7e9      	b.n	800d354 <__ssputs_r+0x88>

0800d380 <_svfiprintf_r>:
 800d380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d384:	4698      	mov	r8, r3
 800d386:	898b      	ldrh	r3, [r1, #12]
 800d388:	061b      	lsls	r3, r3, #24
 800d38a:	b09d      	sub	sp, #116	; 0x74
 800d38c:	4607      	mov	r7, r0
 800d38e:	460d      	mov	r5, r1
 800d390:	4614      	mov	r4, r2
 800d392:	d50e      	bpl.n	800d3b2 <_svfiprintf_r+0x32>
 800d394:	690b      	ldr	r3, [r1, #16]
 800d396:	b963      	cbnz	r3, 800d3b2 <_svfiprintf_r+0x32>
 800d398:	2140      	movs	r1, #64	; 0x40
 800d39a:	f7ff fb8f 	bl	800cabc <_malloc_r>
 800d39e:	6028      	str	r0, [r5, #0]
 800d3a0:	6128      	str	r0, [r5, #16]
 800d3a2:	b920      	cbnz	r0, 800d3ae <_svfiprintf_r+0x2e>
 800d3a4:	230c      	movs	r3, #12
 800d3a6:	603b      	str	r3, [r7, #0]
 800d3a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d3ac:	e0d0      	b.n	800d550 <_svfiprintf_r+0x1d0>
 800d3ae:	2340      	movs	r3, #64	; 0x40
 800d3b0:	616b      	str	r3, [r5, #20]
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	9309      	str	r3, [sp, #36]	; 0x24
 800d3b6:	2320      	movs	r3, #32
 800d3b8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d3bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d3c0:	2330      	movs	r3, #48	; 0x30
 800d3c2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d568 <_svfiprintf_r+0x1e8>
 800d3c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d3ca:	f04f 0901 	mov.w	r9, #1
 800d3ce:	4623      	mov	r3, r4
 800d3d0:	469a      	mov	sl, r3
 800d3d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3d6:	b10a      	cbz	r2, 800d3dc <_svfiprintf_r+0x5c>
 800d3d8:	2a25      	cmp	r2, #37	; 0x25
 800d3da:	d1f9      	bne.n	800d3d0 <_svfiprintf_r+0x50>
 800d3dc:	ebba 0b04 	subs.w	fp, sl, r4
 800d3e0:	d00b      	beq.n	800d3fa <_svfiprintf_r+0x7a>
 800d3e2:	465b      	mov	r3, fp
 800d3e4:	4622      	mov	r2, r4
 800d3e6:	4629      	mov	r1, r5
 800d3e8:	4638      	mov	r0, r7
 800d3ea:	f7ff ff6f 	bl	800d2cc <__ssputs_r>
 800d3ee:	3001      	adds	r0, #1
 800d3f0:	f000 80a9 	beq.w	800d546 <_svfiprintf_r+0x1c6>
 800d3f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d3f6:	445a      	add	r2, fp
 800d3f8:	9209      	str	r2, [sp, #36]	; 0x24
 800d3fa:	f89a 3000 	ldrb.w	r3, [sl]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	f000 80a1 	beq.w	800d546 <_svfiprintf_r+0x1c6>
 800d404:	2300      	movs	r3, #0
 800d406:	f04f 32ff 	mov.w	r2, #4294967295
 800d40a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d40e:	f10a 0a01 	add.w	sl, sl, #1
 800d412:	9304      	str	r3, [sp, #16]
 800d414:	9307      	str	r3, [sp, #28]
 800d416:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d41a:	931a      	str	r3, [sp, #104]	; 0x68
 800d41c:	4654      	mov	r4, sl
 800d41e:	2205      	movs	r2, #5
 800d420:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d424:	4850      	ldr	r0, [pc, #320]	; (800d568 <_svfiprintf_r+0x1e8>)
 800d426:	f7f2 fed3 	bl	80001d0 <memchr>
 800d42a:	9a04      	ldr	r2, [sp, #16]
 800d42c:	b9d8      	cbnz	r0, 800d466 <_svfiprintf_r+0xe6>
 800d42e:	06d0      	lsls	r0, r2, #27
 800d430:	bf44      	itt	mi
 800d432:	2320      	movmi	r3, #32
 800d434:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d438:	0711      	lsls	r1, r2, #28
 800d43a:	bf44      	itt	mi
 800d43c:	232b      	movmi	r3, #43	; 0x2b
 800d43e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d442:	f89a 3000 	ldrb.w	r3, [sl]
 800d446:	2b2a      	cmp	r3, #42	; 0x2a
 800d448:	d015      	beq.n	800d476 <_svfiprintf_r+0xf6>
 800d44a:	9a07      	ldr	r2, [sp, #28]
 800d44c:	4654      	mov	r4, sl
 800d44e:	2000      	movs	r0, #0
 800d450:	f04f 0c0a 	mov.w	ip, #10
 800d454:	4621      	mov	r1, r4
 800d456:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d45a:	3b30      	subs	r3, #48	; 0x30
 800d45c:	2b09      	cmp	r3, #9
 800d45e:	d94d      	bls.n	800d4fc <_svfiprintf_r+0x17c>
 800d460:	b1b0      	cbz	r0, 800d490 <_svfiprintf_r+0x110>
 800d462:	9207      	str	r2, [sp, #28]
 800d464:	e014      	b.n	800d490 <_svfiprintf_r+0x110>
 800d466:	eba0 0308 	sub.w	r3, r0, r8
 800d46a:	fa09 f303 	lsl.w	r3, r9, r3
 800d46e:	4313      	orrs	r3, r2
 800d470:	9304      	str	r3, [sp, #16]
 800d472:	46a2      	mov	sl, r4
 800d474:	e7d2      	b.n	800d41c <_svfiprintf_r+0x9c>
 800d476:	9b03      	ldr	r3, [sp, #12]
 800d478:	1d19      	adds	r1, r3, #4
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	9103      	str	r1, [sp, #12]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	bfbb      	ittet	lt
 800d482:	425b      	neglt	r3, r3
 800d484:	f042 0202 	orrlt.w	r2, r2, #2
 800d488:	9307      	strge	r3, [sp, #28]
 800d48a:	9307      	strlt	r3, [sp, #28]
 800d48c:	bfb8      	it	lt
 800d48e:	9204      	strlt	r2, [sp, #16]
 800d490:	7823      	ldrb	r3, [r4, #0]
 800d492:	2b2e      	cmp	r3, #46	; 0x2e
 800d494:	d10c      	bne.n	800d4b0 <_svfiprintf_r+0x130>
 800d496:	7863      	ldrb	r3, [r4, #1]
 800d498:	2b2a      	cmp	r3, #42	; 0x2a
 800d49a:	d134      	bne.n	800d506 <_svfiprintf_r+0x186>
 800d49c:	9b03      	ldr	r3, [sp, #12]
 800d49e:	1d1a      	adds	r2, r3, #4
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	9203      	str	r2, [sp, #12]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	bfb8      	it	lt
 800d4a8:	f04f 33ff 	movlt.w	r3, #4294967295
 800d4ac:	3402      	adds	r4, #2
 800d4ae:	9305      	str	r3, [sp, #20]
 800d4b0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d578 <_svfiprintf_r+0x1f8>
 800d4b4:	7821      	ldrb	r1, [r4, #0]
 800d4b6:	2203      	movs	r2, #3
 800d4b8:	4650      	mov	r0, sl
 800d4ba:	f7f2 fe89 	bl	80001d0 <memchr>
 800d4be:	b138      	cbz	r0, 800d4d0 <_svfiprintf_r+0x150>
 800d4c0:	9b04      	ldr	r3, [sp, #16]
 800d4c2:	eba0 000a 	sub.w	r0, r0, sl
 800d4c6:	2240      	movs	r2, #64	; 0x40
 800d4c8:	4082      	lsls	r2, r0
 800d4ca:	4313      	orrs	r3, r2
 800d4cc:	3401      	adds	r4, #1
 800d4ce:	9304      	str	r3, [sp, #16]
 800d4d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4d4:	4825      	ldr	r0, [pc, #148]	; (800d56c <_svfiprintf_r+0x1ec>)
 800d4d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d4da:	2206      	movs	r2, #6
 800d4dc:	f7f2 fe78 	bl	80001d0 <memchr>
 800d4e0:	2800      	cmp	r0, #0
 800d4e2:	d038      	beq.n	800d556 <_svfiprintf_r+0x1d6>
 800d4e4:	4b22      	ldr	r3, [pc, #136]	; (800d570 <_svfiprintf_r+0x1f0>)
 800d4e6:	bb1b      	cbnz	r3, 800d530 <_svfiprintf_r+0x1b0>
 800d4e8:	9b03      	ldr	r3, [sp, #12]
 800d4ea:	3307      	adds	r3, #7
 800d4ec:	f023 0307 	bic.w	r3, r3, #7
 800d4f0:	3308      	adds	r3, #8
 800d4f2:	9303      	str	r3, [sp, #12]
 800d4f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4f6:	4433      	add	r3, r6
 800d4f8:	9309      	str	r3, [sp, #36]	; 0x24
 800d4fa:	e768      	b.n	800d3ce <_svfiprintf_r+0x4e>
 800d4fc:	fb0c 3202 	mla	r2, ip, r2, r3
 800d500:	460c      	mov	r4, r1
 800d502:	2001      	movs	r0, #1
 800d504:	e7a6      	b.n	800d454 <_svfiprintf_r+0xd4>
 800d506:	2300      	movs	r3, #0
 800d508:	3401      	adds	r4, #1
 800d50a:	9305      	str	r3, [sp, #20]
 800d50c:	4619      	mov	r1, r3
 800d50e:	f04f 0c0a 	mov.w	ip, #10
 800d512:	4620      	mov	r0, r4
 800d514:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d518:	3a30      	subs	r2, #48	; 0x30
 800d51a:	2a09      	cmp	r2, #9
 800d51c:	d903      	bls.n	800d526 <_svfiprintf_r+0x1a6>
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d0c6      	beq.n	800d4b0 <_svfiprintf_r+0x130>
 800d522:	9105      	str	r1, [sp, #20]
 800d524:	e7c4      	b.n	800d4b0 <_svfiprintf_r+0x130>
 800d526:	fb0c 2101 	mla	r1, ip, r1, r2
 800d52a:	4604      	mov	r4, r0
 800d52c:	2301      	movs	r3, #1
 800d52e:	e7f0      	b.n	800d512 <_svfiprintf_r+0x192>
 800d530:	ab03      	add	r3, sp, #12
 800d532:	9300      	str	r3, [sp, #0]
 800d534:	462a      	mov	r2, r5
 800d536:	4b0f      	ldr	r3, [pc, #60]	; (800d574 <_svfiprintf_r+0x1f4>)
 800d538:	a904      	add	r1, sp, #16
 800d53a:	4638      	mov	r0, r7
 800d53c:	f7fd fdc0 	bl	800b0c0 <_printf_float>
 800d540:	1c42      	adds	r2, r0, #1
 800d542:	4606      	mov	r6, r0
 800d544:	d1d6      	bne.n	800d4f4 <_svfiprintf_r+0x174>
 800d546:	89ab      	ldrh	r3, [r5, #12]
 800d548:	065b      	lsls	r3, r3, #25
 800d54a:	f53f af2d 	bmi.w	800d3a8 <_svfiprintf_r+0x28>
 800d54e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d550:	b01d      	add	sp, #116	; 0x74
 800d552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d556:	ab03      	add	r3, sp, #12
 800d558:	9300      	str	r3, [sp, #0]
 800d55a:	462a      	mov	r2, r5
 800d55c:	4b05      	ldr	r3, [pc, #20]	; (800d574 <_svfiprintf_r+0x1f4>)
 800d55e:	a904      	add	r1, sp, #16
 800d560:	4638      	mov	r0, r7
 800d562:	f7fe f851 	bl	800b608 <_printf_i>
 800d566:	e7eb      	b.n	800d540 <_svfiprintf_r+0x1c0>
 800d568:	0800e52c 	.word	0x0800e52c
 800d56c:	0800e536 	.word	0x0800e536
 800d570:	0800b0c1 	.word	0x0800b0c1
 800d574:	0800d2cd 	.word	0x0800d2cd
 800d578:	0800e532 	.word	0x0800e532

0800d57c <__sflush_r>:
 800d57c:	898a      	ldrh	r2, [r1, #12]
 800d57e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d582:	4605      	mov	r5, r0
 800d584:	0710      	lsls	r0, r2, #28
 800d586:	460c      	mov	r4, r1
 800d588:	d458      	bmi.n	800d63c <__sflush_r+0xc0>
 800d58a:	684b      	ldr	r3, [r1, #4]
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	dc05      	bgt.n	800d59c <__sflush_r+0x20>
 800d590:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d592:	2b00      	cmp	r3, #0
 800d594:	dc02      	bgt.n	800d59c <__sflush_r+0x20>
 800d596:	2000      	movs	r0, #0
 800d598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d59c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d59e:	2e00      	cmp	r6, #0
 800d5a0:	d0f9      	beq.n	800d596 <__sflush_r+0x1a>
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d5a8:	682f      	ldr	r7, [r5, #0]
 800d5aa:	6a21      	ldr	r1, [r4, #32]
 800d5ac:	602b      	str	r3, [r5, #0]
 800d5ae:	d032      	beq.n	800d616 <__sflush_r+0x9a>
 800d5b0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d5b2:	89a3      	ldrh	r3, [r4, #12]
 800d5b4:	075a      	lsls	r2, r3, #29
 800d5b6:	d505      	bpl.n	800d5c4 <__sflush_r+0x48>
 800d5b8:	6863      	ldr	r3, [r4, #4]
 800d5ba:	1ac0      	subs	r0, r0, r3
 800d5bc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d5be:	b10b      	cbz	r3, 800d5c4 <__sflush_r+0x48>
 800d5c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d5c2:	1ac0      	subs	r0, r0, r3
 800d5c4:	2300      	movs	r3, #0
 800d5c6:	4602      	mov	r2, r0
 800d5c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d5ca:	6a21      	ldr	r1, [r4, #32]
 800d5cc:	4628      	mov	r0, r5
 800d5ce:	47b0      	blx	r6
 800d5d0:	1c43      	adds	r3, r0, #1
 800d5d2:	89a3      	ldrh	r3, [r4, #12]
 800d5d4:	d106      	bne.n	800d5e4 <__sflush_r+0x68>
 800d5d6:	6829      	ldr	r1, [r5, #0]
 800d5d8:	291d      	cmp	r1, #29
 800d5da:	d82b      	bhi.n	800d634 <__sflush_r+0xb8>
 800d5dc:	4a29      	ldr	r2, [pc, #164]	; (800d684 <__sflush_r+0x108>)
 800d5de:	410a      	asrs	r2, r1
 800d5e0:	07d6      	lsls	r6, r2, #31
 800d5e2:	d427      	bmi.n	800d634 <__sflush_r+0xb8>
 800d5e4:	2200      	movs	r2, #0
 800d5e6:	6062      	str	r2, [r4, #4]
 800d5e8:	04d9      	lsls	r1, r3, #19
 800d5ea:	6922      	ldr	r2, [r4, #16]
 800d5ec:	6022      	str	r2, [r4, #0]
 800d5ee:	d504      	bpl.n	800d5fa <__sflush_r+0x7e>
 800d5f0:	1c42      	adds	r2, r0, #1
 800d5f2:	d101      	bne.n	800d5f8 <__sflush_r+0x7c>
 800d5f4:	682b      	ldr	r3, [r5, #0]
 800d5f6:	b903      	cbnz	r3, 800d5fa <__sflush_r+0x7e>
 800d5f8:	6560      	str	r0, [r4, #84]	; 0x54
 800d5fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d5fc:	602f      	str	r7, [r5, #0]
 800d5fe:	2900      	cmp	r1, #0
 800d600:	d0c9      	beq.n	800d596 <__sflush_r+0x1a>
 800d602:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d606:	4299      	cmp	r1, r3
 800d608:	d002      	beq.n	800d610 <__sflush_r+0x94>
 800d60a:	4628      	mov	r0, r5
 800d60c:	f7ff f9e2 	bl	800c9d4 <_free_r>
 800d610:	2000      	movs	r0, #0
 800d612:	6360      	str	r0, [r4, #52]	; 0x34
 800d614:	e7c0      	b.n	800d598 <__sflush_r+0x1c>
 800d616:	2301      	movs	r3, #1
 800d618:	4628      	mov	r0, r5
 800d61a:	47b0      	blx	r6
 800d61c:	1c41      	adds	r1, r0, #1
 800d61e:	d1c8      	bne.n	800d5b2 <__sflush_r+0x36>
 800d620:	682b      	ldr	r3, [r5, #0]
 800d622:	2b00      	cmp	r3, #0
 800d624:	d0c5      	beq.n	800d5b2 <__sflush_r+0x36>
 800d626:	2b1d      	cmp	r3, #29
 800d628:	d001      	beq.n	800d62e <__sflush_r+0xb2>
 800d62a:	2b16      	cmp	r3, #22
 800d62c:	d101      	bne.n	800d632 <__sflush_r+0xb6>
 800d62e:	602f      	str	r7, [r5, #0]
 800d630:	e7b1      	b.n	800d596 <__sflush_r+0x1a>
 800d632:	89a3      	ldrh	r3, [r4, #12]
 800d634:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d638:	81a3      	strh	r3, [r4, #12]
 800d63a:	e7ad      	b.n	800d598 <__sflush_r+0x1c>
 800d63c:	690f      	ldr	r7, [r1, #16]
 800d63e:	2f00      	cmp	r7, #0
 800d640:	d0a9      	beq.n	800d596 <__sflush_r+0x1a>
 800d642:	0793      	lsls	r3, r2, #30
 800d644:	680e      	ldr	r6, [r1, #0]
 800d646:	bf08      	it	eq
 800d648:	694b      	ldreq	r3, [r1, #20]
 800d64a:	600f      	str	r7, [r1, #0]
 800d64c:	bf18      	it	ne
 800d64e:	2300      	movne	r3, #0
 800d650:	eba6 0807 	sub.w	r8, r6, r7
 800d654:	608b      	str	r3, [r1, #8]
 800d656:	f1b8 0f00 	cmp.w	r8, #0
 800d65a:	dd9c      	ble.n	800d596 <__sflush_r+0x1a>
 800d65c:	6a21      	ldr	r1, [r4, #32]
 800d65e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d660:	4643      	mov	r3, r8
 800d662:	463a      	mov	r2, r7
 800d664:	4628      	mov	r0, r5
 800d666:	47b0      	blx	r6
 800d668:	2800      	cmp	r0, #0
 800d66a:	dc06      	bgt.n	800d67a <__sflush_r+0xfe>
 800d66c:	89a3      	ldrh	r3, [r4, #12]
 800d66e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d672:	81a3      	strh	r3, [r4, #12]
 800d674:	f04f 30ff 	mov.w	r0, #4294967295
 800d678:	e78e      	b.n	800d598 <__sflush_r+0x1c>
 800d67a:	4407      	add	r7, r0
 800d67c:	eba8 0800 	sub.w	r8, r8, r0
 800d680:	e7e9      	b.n	800d656 <__sflush_r+0xda>
 800d682:	bf00      	nop
 800d684:	dfbffffe 	.word	0xdfbffffe

0800d688 <_fflush_r>:
 800d688:	b538      	push	{r3, r4, r5, lr}
 800d68a:	690b      	ldr	r3, [r1, #16]
 800d68c:	4605      	mov	r5, r0
 800d68e:	460c      	mov	r4, r1
 800d690:	b913      	cbnz	r3, 800d698 <_fflush_r+0x10>
 800d692:	2500      	movs	r5, #0
 800d694:	4628      	mov	r0, r5
 800d696:	bd38      	pop	{r3, r4, r5, pc}
 800d698:	b118      	cbz	r0, 800d6a2 <_fflush_r+0x1a>
 800d69a:	6a03      	ldr	r3, [r0, #32]
 800d69c:	b90b      	cbnz	r3, 800d6a2 <_fflush_r+0x1a>
 800d69e:	f7fe f94f 	bl	800b940 <__sinit>
 800d6a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d0f3      	beq.n	800d692 <_fflush_r+0xa>
 800d6aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d6ac:	07d0      	lsls	r0, r2, #31
 800d6ae:	d404      	bmi.n	800d6ba <_fflush_r+0x32>
 800d6b0:	0599      	lsls	r1, r3, #22
 800d6b2:	d402      	bmi.n	800d6ba <_fflush_r+0x32>
 800d6b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6b6:	f7fe fb0f 	bl	800bcd8 <__retarget_lock_acquire_recursive>
 800d6ba:	4628      	mov	r0, r5
 800d6bc:	4621      	mov	r1, r4
 800d6be:	f7ff ff5d 	bl	800d57c <__sflush_r>
 800d6c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d6c4:	07da      	lsls	r2, r3, #31
 800d6c6:	4605      	mov	r5, r0
 800d6c8:	d4e4      	bmi.n	800d694 <_fflush_r+0xc>
 800d6ca:	89a3      	ldrh	r3, [r4, #12]
 800d6cc:	059b      	lsls	r3, r3, #22
 800d6ce:	d4e1      	bmi.n	800d694 <_fflush_r+0xc>
 800d6d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d6d2:	f7fe fb02 	bl	800bcda <__retarget_lock_release_recursive>
 800d6d6:	e7dd      	b.n	800d694 <_fflush_r+0xc>

0800d6d8 <__swhatbuf_r>:
 800d6d8:	b570      	push	{r4, r5, r6, lr}
 800d6da:	460c      	mov	r4, r1
 800d6dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6e0:	2900      	cmp	r1, #0
 800d6e2:	b096      	sub	sp, #88	; 0x58
 800d6e4:	4615      	mov	r5, r2
 800d6e6:	461e      	mov	r6, r3
 800d6e8:	da0d      	bge.n	800d706 <__swhatbuf_r+0x2e>
 800d6ea:	89a3      	ldrh	r3, [r4, #12]
 800d6ec:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d6f0:	f04f 0100 	mov.w	r1, #0
 800d6f4:	bf0c      	ite	eq
 800d6f6:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d6fa:	2340      	movne	r3, #64	; 0x40
 800d6fc:	2000      	movs	r0, #0
 800d6fe:	6031      	str	r1, [r6, #0]
 800d700:	602b      	str	r3, [r5, #0]
 800d702:	b016      	add	sp, #88	; 0x58
 800d704:	bd70      	pop	{r4, r5, r6, pc}
 800d706:	466a      	mov	r2, sp
 800d708:	f000 f862 	bl	800d7d0 <_fstat_r>
 800d70c:	2800      	cmp	r0, #0
 800d70e:	dbec      	blt.n	800d6ea <__swhatbuf_r+0x12>
 800d710:	9901      	ldr	r1, [sp, #4]
 800d712:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d716:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d71a:	4259      	negs	r1, r3
 800d71c:	4159      	adcs	r1, r3
 800d71e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d722:	e7eb      	b.n	800d6fc <__swhatbuf_r+0x24>

0800d724 <__smakebuf_r>:
 800d724:	898b      	ldrh	r3, [r1, #12]
 800d726:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d728:	079d      	lsls	r5, r3, #30
 800d72a:	4606      	mov	r6, r0
 800d72c:	460c      	mov	r4, r1
 800d72e:	d507      	bpl.n	800d740 <__smakebuf_r+0x1c>
 800d730:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d734:	6023      	str	r3, [r4, #0]
 800d736:	6123      	str	r3, [r4, #16]
 800d738:	2301      	movs	r3, #1
 800d73a:	6163      	str	r3, [r4, #20]
 800d73c:	b002      	add	sp, #8
 800d73e:	bd70      	pop	{r4, r5, r6, pc}
 800d740:	ab01      	add	r3, sp, #4
 800d742:	466a      	mov	r2, sp
 800d744:	f7ff ffc8 	bl	800d6d8 <__swhatbuf_r>
 800d748:	9900      	ldr	r1, [sp, #0]
 800d74a:	4605      	mov	r5, r0
 800d74c:	4630      	mov	r0, r6
 800d74e:	f7ff f9b5 	bl	800cabc <_malloc_r>
 800d752:	b948      	cbnz	r0, 800d768 <__smakebuf_r+0x44>
 800d754:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d758:	059a      	lsls	r2, r3, #22
 800d75a:	d4ef      	bmi.n	800d73c <__smakebuf_r+0x18>
 800d75c:	f023 0303 	bic.w	r3, r3, #3
 800d760:	f043 0302 	orr.w	r3, r3, #2
 800d764:	81a3      	strh	r3, [r4, #12]
 800d766:	e7e3      	b.n	800d730 <__smakebuf_r+0xc>
 800d768:	89a3      	ldrh	r3, [r4, #12]
 800d76a:	6020      	str	r0, [r4, #0]
 800d76c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d770:	81a3      	strh	r3, [r4, #12]
 800d772:	9b00      	ldr	r3, [sp, #0]
 800d774:	6163      	str	r3, [r4, #20]
 800d776:	9b01      	ldr	r3, [sp, #4]
 800d778:	6120      	str	r0, [r4, #16]
 800d77a:	b15b      	cbz	r3, 800d794 <__smakebuf_r+0x70>
 800d77c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d780:	4630      	mov	r0, r6
 800d782:	f000 f837 	bl	800d7f4 <_isatty_r>
 800d786:	b128      	cbz	r0, 800d794 <__smakebuf_r+0x70>
 800d788:	89a3      	ldrh	r3, [r4, #12]
 800d78a:	f023 0303 	bic.w	r3, r3, #3
 800d78e:	f043 0301 	orr.w	r3, r3, #1
 800d792:	81a3      	strh	r3, [r4, #12]
 800d794:	89a3      	ldrh	r3, [r4, #12]
 800d796:	431d      	orrs	r5, r3
 800d798:	81a5      	strh	r5, [r4, #12]
 800d79a:	e7cf      	b.n	800d73c <__smakebuf_r+0x18>

0800d79c <memmove>:
 800d79c:	4288      	cmp	r0, r1
 800d79e:	b510      	push	{r4, lr}
 800d7a0:	eb01 0402 	add.w	r4, r1, r2
 800d7a4:	d902      	bls.n	800d7ac <memmove+0x10>
 800d7a6:	4284      	cmp	r4, r0
 800d7a8:	4623      	mov	r3, r4
 800d7aa:	d807      	bhi.n	800d7bc <memmove+0x20>
 800d7ac:	1e43      	subs	r3, r0, #1
 800d7ae:	42a1      	cmp	r1, r4
 800d7b0:	d008      	beq.n	800d7c4 <memmove+0x28>
 800d7b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d7b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d7ba:	e7f8      	b.n	800d7ae <memmove+0x12>
 800d7bc:	4402      	add	r2, r0
 800d7be:	4601      	mov	r1, r0
 800d7c0:	428a      	cmp	r2, r1
 800d7c2:	d100      	bne.n	800d7c6 <memmove+0x2a>
 800d7c4:	bd10      	pop	{r4, pc}
 800d7c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d7ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d7ce:	e7f7      	b.n	800d7c0 <memmove+0x24>

0800d7d0 <_fstat_r>:
 800d7d0:	b538      	push	{r3, r4, r5, lr}
 800d7d2:	4d07      	ldr	r5, [pc, #28]	; (800d7f0 <_fstat_r+0x20>)
 800d7d4:	2300      	movs	r3, #0
 800d7d6:	4604      	mov	r4, r0
 800d7d8:	4608      	mov	r0, r1
 800d7da:	4611      	mov	r1, r2
 800d7dc:	602b      	str	r3, [r5, #0]
 800d7de:	f7f6 f954 	bl	8003a8a <_fstat>
 800d7e2:	1c43      	adds	r3, r0, #1
 800d7e4:	d102      	bne.n	800d7ec <_fstat_r+0x1c>
 800d7e6:	682b      	ldr	r3, [r5, #0]
 800d7e8:	b103      	cbz	r3, 800d7ec <_fstat_r+0x1c>
 800d7ea:	6023      	str	r3, [r4, #0]
 800d7ec:	bd38      	pop	{r3, r4, r5, pc}
 800d7ee:	bf00      	nop
 800d7f0:	20000eac 	.word	0x20000eac

0800d7f4 <_isatty_r>:
 800d7f4:	b538      	push	{r3, r4, r5, lr}
 800d7f6:	4d06      	ldr	r5, [pc, #24]	; (800d810 <_isatty_r+0x1c>)
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	4604      	mov	r4, r0
 800d7fc:	4608      	mov	r0, r1
 800d7fe:	602b      	str	r3, [r5, #0]
 800d800:	f7f6 f953 	bl	8003aaa <_isatty>
 800d804:	1c43      	adds	r3, r0, #1
 800d806:	d102      	bne.n	800d80e <_isatty_r+0x1a>
 800d808:	682b      	ldr	r3, [r5, #0]
 800d80a:	b103      	cbz	r3, 800d80e <_isatty_r+0x1a>
 800d80c:	6023      	str	r3, [r4, #0]
 800d80e:	bd38      	pop	{r3, r4, r5, pc}
 800d810:	20000eac 	.word	0x20000eac

0800d814 <_sbrk_r>:
 800d814:	b538      	push	{r3, r4, r5, lr}
 800d816:	4d06      	ldr	r5, [pc, #24]	; (800d830 <_sbrk_r+0x1c>)
 800d818:	2300      	movs	r3, #0
 800d81a:	4604      	mov	r4, r0
 800d81c:	4608      	mov	r0, r1
 800d81e:	602b      	str	r3, [r5, #0]
 800d820:	f7f6 f95c 	bl	8003adc <_sbrk>
 800d824:	1c43      	adds	r3, r0, #1
 800d826:	d102      	bne.n	800d82e <_sbrk_r+0x1a>
 800d828:	682b      	ldr	r3, [r5, #0]
 800d82a:	b103      	cbz	r3, 800d82e <_sbrk_r+0x1a>
 800d82c:	6023      	str	r3, [r4, #0]
 800d82e:	bd38      	pop	{r3, r4, r5, pc}
 800d830:	20000eac 	.word	0x20000eac

0800d834 <memcpy>:
 800d834:	440a      	add	r2, r1
 800d836:	4291      	cmp	r1, r2
 800d838:	f100 33ff 	add.w	r3, r0, #4294967295
 800d83c:	d100      	bne.n	800d840 <memcpy+0xc>
 800d83e:	4770      	bx	lr
 800d840:	b510      	push	{r4, lr}
 800d842:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d846:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d84a:	4291      	cmp	r1, r2
 800d84c:	d1f9      	bne.n	800d842 <memcpy+0xe>
 800d84e:	bd10      	pop	{r4, pc}

0800d850 <__assert_func>:
 800d850:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d852:	4614      	mov	r4, r2
 800d854:	461a      	mov	r2, r3
 800d856:	4b09      	ldr	r3, [pc, #36]	; (800d87c <__assert_func+0x2c>)
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	4605      	mov	r5, r0
 800d85c:	68d8      	ldr	r0, [r3, #12]
 800d85e:	b14c      	cbz	r4, 800d874 <__assert_func+0x24>
 800d860:	4b07      	ldr	r3, [pc, #28]	; (800d880 <__assert_func+0x30>)
 800d862:	9100      	str	r1, [sp, #0]
 800d864:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d868:	4906      	ldr	r1, [pc, #24]	; (800d884 <__assert_func+0x34>)
 800d86a:	462b      	mov	r3, r5
 800d86c:	f000 f872 	bl	800d954 <fiprintf>
 800d870:	f000 f882 	bl	800d978 <abort>
 800d874:	4b04      	ldr	r3, [pc, #16]	; (800d888 <__assert_func+0x38>)
 800d876:	461c      	mov	r4, r3
 800d878:	e7f3      	b.n	800d862 <__assert_func+0x12>
 800d87a:	bf00      	nop
 800d87c:	20000068 	.word	0x20000068
 800d880:	0800e547 	.word	0x0800e547
 800d884:	0800e554 	.word	0x0800e554
 800d888:	0800e582 	.word	0x0800e582

0800d88c <_calloc_r>:
 800d88c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d88e:	fba1 2402 	umull	r2, r4, r1, r2
 800d892:	b94c      	cbnz	r4, 800d8a8 <_calloc_r+0x1c>
 800d894:	4611      	mov	r1, r2
 800d896:	9201      	str	r2, [sp, #4]
 800d898:	f7ff f910 	bl	800cabc <_malloc_r>
 800d89c:	9a01      	ldr	r2, [sp, #4]
 800d89e:	4605      	mov	r5, r0
 800d8a0:	b930      	cbnz	r0, 800d8b0 <_calloc_r+0x24>
 800d8a2:	4628      	mov	r0, r5
 800d8a4:	b003      	add	sp, #12
 800d8a6:	bd30      	pop	{r4, r5, pc}
 800d8a8:	220c      	movs	r2, #12
 800d8aa:	6002      	str	r2, [r0, #0]
 800d8ac:	2500      	movs	r5, #0
 800d8ae:	e7f8      	b.n	800d8a2 <_calloc_r+0x16>
 800d8b0:	4621      	mov	r1, r4
 800d8b2:	f7fe f995 	bl	800bbe0 <memset>
 800d8b6:	e7f4      	b.n	800d8a2 <_calloc_r+0x16>

0800d8b8 <__ascii_mbtowc>:
 800d8b8:	b082      	sub	sp, #8
 800d8ba:	b901      	cbnz	r1, 800d8be <__ascii_mbtowc+0x6>
 800d8bc:	a901      	add	r1, sp, #4
 800d8be:	b142      	cbz	r2, 800d8d2 <__ascii_mbtowc+0x1a>
 800d8c0:	b14b      	cbz	r3, 800d8d6 <__ascii_mbtowc+0x1e>
 800d8c2:	7813      	ldrb	r3, [r2, #0]
 800d8c4:	600b      	str	r3, [r1, #0]
 800d8c6:	7812      	ldrb	r2, [r2, #0]
 800d8c8:	1e10      	subs	r0, r2, #0
 800d8ca:	bf18      	it	ne
 800d8cc:	2001      	movne	r0, #1
 800d8ce:	b002      	add	sp, #8
 800d8d0:	4770      	bx	lr
 800d8d2:	4610      	mov	r0, r2
 800d8d4:	e7fb      	b.n	800d8ce <__ascii_mbtowc+0x16>
 800d8d6:	f06f 0001 	mvn.w	r0, #1
 800d8da:	e7f8      	b.n	800d8ce <__ascii_mbtowc+0x16>

0800d8dc <_realloc_r>:
 800d8dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8e0:	4680      	mov	r8, r0
 800d8e2:	4614      	mov	r4, r2
 800d8e4:	460e      	mov	r6, r1
 800d8e6:	b921      	cbnz	r1, 800d8f2 <_realloc_r+0x16>
 800d8e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d8ec:	4611      	mov	r1, r2
 800d8ee:	f7ff b8e5 	b.w	800cabc <_malloc_r>
 800d8f2:	b92a      	cbnz	r2, 800d900 <_realloc_r+0x24>
 800d8f4:	f7ff f86e 	bl	800c9d4 <_free_r>
 800d8f8:	4625      	mov	r5, r4
 800d8fa:	4628      	mov	r0, r5
 800d8fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d900:	f000 f841 	bl	800d986 <_malloc_usable_size_r>
 800d904:	4284      	cmp	r4, r0
 800d906:	4607      	mov	r7, r0
 800d908:	d802      	bhi.n	800d910 <_realloc_r+0x34>
 800d90a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d90e:	d812      	bhi.n	800d936 <_realloc_r+0x5a>
 800d910:	4621      	mov	r1, r4
 800d912:	4640      	mov	r0, r8
 800d914:	f7ff f8d2 	bl	800cabc <_malloc_r>
 800d918:	4605      	mov	r5, r0
 800d91a:	2800      	cmp	r0, #0
 800d91c:	d0ed      	beq.n	800d8fa <_realloc_r+0x1e>
 800d91e:	42bc      	cmp	r4, r7
 800d920:	4622      	mov	r2, r4
 800d922:	4631      	mov	r1, r6
 800d924:	bf28      	it	cs
 800d926:	463a      	movcs	r2, r7
 800d928:	f7ff ff84 	bl	800d834 <memcpy>
 800d92c:	4631      	mov	r1, r6
 800d92e:	4640      	mov	r0, r8
 800d930:	f7ff f850 	bl	800c9d4 <_free_r>
 800d934:	e7e1      	b.n	800d8fa <_realloc_r+0x1e>
 800d936:	4635      	mov	r5, r6
 800d938:	e7df      	b.n	800d8fa <_realloc_r+0x1e>

0800d93a <__ascii_wctomb>:
 800d93a:	b149      	cbz	r1, 800d950 <__ascii_wctomb+0x16>
 800d93c:	2aff      	cmp	r2, #255	; 0xff
 800d93e:	bf85      	ittet	hi
 800d940:	238a      	movhi	r3, #138	; 0x8a
 800d942:	6003      	strhi	r3, [r0, #0]
 800d944:	700a      	strbls	r2, [r1, #0]
 800d946:	f04f 30ff 	movhi.w	r0, #4294967295
 800d94a:	bf98      	it	ls
 800d94c:	2001      	movls	r0, #1
 800d94e:	4770      	bx	lr
 800d950:	4608      	mov	r0, r1
 800d952:	4770      	bx	lr

0800d954 <fiprintf>:
 800d954:	b40e      	push	{r1, r2, r3}
 800d956:	b503      	push	{r0, r1, lr}
 800d958:	4601      	mov	r1, r0
 800d95a:	ab03      	add	r3, sp, #12
 800d95c:	4805      	ldr	r0, [pc, #20]	; (800d974 <fiprintf+0x20>)
 800d95e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d962:	6800      	ldr	r0, [r0, #0]
 800d964:	9301      	str	r3, [sp, #4]
 800d966:	f000 f83f 	bl	800d9e8 <_vfiprintf_r>
 800d96a:	b002      	add	sp, #8
 800d96c:	f85d eb04 	ldr.w	lr, [sp], #4
 800d970:	b003      	add	sp, #12
 800d972:	4770      	bx	lr
 800d974:	20000068 	.word	0x20000068

0800d978 <abort>:
 800d978:	b508      	push	{r3, lr}
 800d97a:	2006      	movs	r0, #6
 800d97c:	f000 fa0c 	bl	800dd98 <raise>
 800d980:	2001      	movs	r0, #1
 800d982:	f7f6 f833 	bl	80039ec <_exit>

0800d986 <_malloc_usable_size_r>:
 800d986:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d98a:	1f18      	subs	r0, r3, #4
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	bfbc      	itt	lt
 800d990:	580b      	ldrlt	r3, [r1, r0]
 800d992:	18c0      	addlt	r0, r0, r3
 800d994:	4770      	bx	lr

0800d996 <__sfputc_r>:
 800d996:	6893      	ldr	r3, [r2, #8]
 800d998:	3b01      	subs	r3, #1
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	b410      	push	{r4}
 800d99e:	6093      	str	r3, [r2, #8]
 800d9a0:	da08      	bge.n	800d9b4 <__sfputc_r+0x1e>
 800d9a2:	6994      	ldr	r4, [r2, #24]
 800d9a4:	42a3      	cmp	r3, r4
 800d9a6:	db01      	blt.n	800d9ac <__sfputc_r+0x16>
 800d9a8:	290a      	cmp	r1, #10
 800d9aa:	d103      	bne.n	800d9b4 <__sfputc_r+0x1e>
 800d9ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d9b0:	f000 b934 	b.w	800dc1c <__swbuf_r>
 800d9b4:	6813      	ldr	r3, [r2, #0]
 800d9b6:	1c58      	adds	r0, r3, #1
 800d9b8:	6010      	str	r0, [r2, #0]
 800d9ba:	7019      	strb	r1, [r3, #0]
 800d9bc:	4608      	mov	r0, r1
 800d9be:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d9c2:	4770      	bx	lr

0800d9c4 <__sfputs_r>:
 800d9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9c6:	4606      	mov	r6, r0
 800d9c8:	460f      	mov	r7, r1
 800d9ca:	4614      	mov	r4, r2
 800d9cc:	18d5      	adds	r5, r2, r3
 800d9ce:	42ac      	cmp	r4, r5
 800d9d0:	d101      	bne.n	800d9d6 <__sfputs_r+0x12>
 800d9d2:	2000      	movs	r0, #0
 800d9d4:	e007      	b.n	800d9e6 <__sfputs_r+0x22>
 800d9d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9da:	463a      	mov	r2, r7
 800d9dc:	4630      	mov	r0, r6
 800d9de:	f7ff ffda 	bl	800d996 <__sfputc_r>
 800d9e2:	1c43      	adds	r3, r0, #1
 800d9e4:	d1f3      	bne.n	800d9ce <__sfputs_r+0xa>
 800d9e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d9e8 <_vfiprintf_r>:
 800d9e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9ec:	460d      	mov	r5, r1
 800d9ee:	b09d      	sub	sp, #116	; 0x74
 800d9f0:	4614      	mov	r4, r2
 800d9f2:	4698      	mov	r8, r3
 800d9f4:	4606      	mov	r6, r0
 800d9f6:	b118      	cbz	r0, 800da00 <_vfiprintf_r+0x18>
 800d9f8:	6a03      	ldr	r3, [r0, #32]
 800d9fa:	b90b      	cbnz	r3, 800da00 <_vfiprintf_r+0x18>
 800d9fc:	f7fd ffa0 	bl	800b940 <__sinit>
 800da00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800da02:	07d9      	lsls	r1, r3, #31
 800da04:	d405      	bmi.n	800da12 <_vfiprintf_r+0x2a>
 800da06:	89ab      	ldrh	r3, [r5, #12]
 800da08:	059a      	lsls	r2, r3, #22
 800da0a:	d402      	bmi.n	800da12 <_vfiprintf_r+0x2a>
 800da0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800da0e:	f7fe f963 	bl	800bcd8 <__retarget_lock_acquire_recursive>
 800da12:	89ab      	ldrh	r3, [r5, #12]
 800da14:	071b      	lsls	r3, r3, #28
 800da16:	d501      	bpl.n	800da1c <_vfiprintf_r+0x34>
 800da18:	692b      	ldr	r3, [r5, #16]
 800da1a:	b99b      	cbnz	r3, 800da44 <_vfiprintf_r+0x5c>
 800da1c:	4629      	mov	r1, r5
 800da1e:	4630      	mov	r0, r6
 800da20:	f000 f93a 	bl	800dc98 <__swsetup_r>
 800da24:	b170      	cbz	r0, 800da44 <_vfiprintf_r+0x5c>
 800da26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800da28:	07dc      	lsls	r4, r3, #31
 800da2a:	d504      	bpl.n	800da36 <_vfiprintf_r+0x4e>
 800da2c:	f04f 30ff 	mov.w	r0, #4294967295
 800da30:	b01d      	add	sp, #116	; 0x74
 800da32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da36:	89ab      	ldrh	r3, [r5, #12]
 800da38:	0598      	lsls	r0, r3, #22
 800da3a:	d4f7      	bmi.n	800da2c <_vfiprintf_r+0x44>
 800da3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800da3e:	f7fe f94c 	bl	800bcda <__retarget_lock_release_recursive>
 800da42:	e7f3      	b.n	800da2c <_vfiprintf_r+0x44>
 800da44:	2300      	movs	r3, #0
 800da46:	9309      	str	r3, [sp, #36]	; 0x24
 800da48:	2320      	movs	r3, #32
 800da4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800da4e:	f8cd 800c 	str.w	r8, [sp, #12]
 800da52:	2330      	movs	r3, #48	; 0x30
 800da54:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800dc08 <_vfiprintf_r+0x220>
 800da58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800da5c:	f04f 0901 	mov.w	r9, #1
 800da60:	4623      	mov	r3, r4
 800da62:	469a      	mov	sl, r3
 800da64:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da68:	b10a      	cbz	r2, 800da6e <_vfiprintf_r+0x86>
 800da6a:	2a25      	cmp	r2, #37	; 0x25
 800da6c:	d1f9      	bne.n	800da62 <_vfiprintf_r+0x7a>
 800da6e:	ebba 0b04 	subs.w	fp, sl, r4
 800da72:	d00b      	beq.n	800da8c <_vfiprintf_r+0xa4>
 800da74:	465b      	mov	r3, fp
 800da76:	4622      	mov	r2, r4
 800da78:	4629      	mov	r1, r5
 800da7a:	4630      	mov	r0, r6
 800da7c:	f7ff ffa2 	bl	800d9c4 <__sfputs_r>
 800da80:	3001      	adds	r0, #1
 800da82:	f000 80a9 	beq.w	800dbd8 <_vfiprintf_r+0x1f0>
 800da86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800da88:	445a      	add	r2, fp
 800da8a:	9209      	str	r2, [sp, #36]	; 0x24
 800da8c:	f89a 3000 	ldrb.w	r3, [sl]
 800da90:	2b00      	cmp	r3, #0
 800da92:	f000 80a1 	beq.w	800dbd8 <_vfiprintf_r+0x1f0>
 800da96:	2300      	movs	r3, #0
 800da98:	f04f 32ff 	mov.w	r2, #4294967295
 800da9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800daa0:	f10a 0a01 	add.w	sl, sl, #1
 800daa4:	9304      	str	r3, [sp, #16]
 800daa6:	9307      	str	r3, [sp, #28]
 800daa8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800daac:	931a      	str	r3, [sp, #104]	; 0x68
 800daae:	4654      	mov	r4, sl
 800dab0:	2205      	movs	r2, #5
 800dab2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dab6:	4854      	ldr	r0, [pc, #336]	; (800dc08 <_vfiprintf_r+0x220>)
 800dab8:	f7f2 fb8a 	bl	80001d0 <memchr>
 800dabc:	9a04      	ldr	r2, [sp, #16]
 800dabe:	b9d8      	cbnz	r0, 800daf8 <_vfiprintf_r+0x110>
 800dac0:	06d1      	lsls	r1, r2, #27
 800dac2:	bf44      	itt	mi
 800dac4:	2320      	movmi	r3, #32
 800dac6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800daca:	0713      	lsls	r3, r2, #28
 800dacc:	bf44      	itt	mi
 800dace:	232b      	movmi	r3, #43	; 0x2b
 800dad0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dad4:	f89a 3000 	ldrb.w	r3, [sl]
 800dad8:	2b2a      	cmp	r3, #42	; 0x2a
 800dada:	d015      	beq.n	800db08 <_vfiprintf_r+0x120>
 800dadc:	9a07      	ldr	r2, [sp, #28]
 800dade:	4654      	mov	r4, sl
 800dae0:	2000      	movs	r0, #0
 800dae2:	f04f 0c0a 	mov.w	ip, #10
 800dae6:	4621      	mov	r1, r4
 800dae8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800daec:	3b30      	subs	r3, #48	; 0x30
 800daee:	2b09      	cmp	r3, #9
 800daf0:	d94d      	bls.n	800db8e <_vfiprintf_r+0x1a6>
 800daf2:	b1b0      	cbz	r0, 800db22 <_vfiprintf_r+0x13a>
 800daf4:	9207      	str	r2, [sp, #28]
 800daf6:	e014      	b.n	800db22 <_vfiprintf_r+0x13a>
 800daf8:	eba0 0308 	sub.w	r3, r0, r8
 800dafc:	fa09 f303 	lsl.w	r3, r9, r3
 800db00:	4313      	orrs	r3, r2
 800db02:	9304      	str	r3, [sp, #16]
 800db04:	46a2      	mov	sl, r4
 800db06:	e7d2      	b.n	800daae <_vfiprintf_r+0xc6>
 800db08:	9b03      	ldr	r3, [sp, #12]
 800db0a:	1d19      	adds	r1, r3, #4
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	9103      	str	r1, [sp, #12]
 800db10:	2b00      	cmp	r3, #0
 800db12:	bfbb      	ittet	lt
 800db14:	425b      	neglt	r3, r3
 800db16:	f042 0202 	orrlt.w	r2, r2, #2
 800db1a:	9307      	strge	r3, [sp, #28]
 800db1c:	9307      	strlt	r3, [sp, #28]
 800db1e:	bfb8      	it	lt
 800db20:	9204      	strlt	r2, [sp, #16]
 800db22:	7823      	ldrb	r3, [r4, #0]
 800db24:	2b2e      	cmp	r3, #46	; 0x2e
 800db26:	d10c      	bne.n	800db42 <_vfiprintf_r+0x15a>
 800db28:	7863      	ldrb	r3, [r4, #1]
 800db2a:	2b2a      	cmp	r3, #42	; 0x2a
 800db2c:	d134      	bne.n	800db98 <_vfiprintf_r+0x1b0>
 800db2e:	9b03      	ldr	r3, [sp, #12]
 800db30:	1d1a      	adds	r2, r3, #4
 800db32:	681b      	ldr	r3, [r3, #0]
 800db34:	9203      	str	r2, [sp, #12]
 800db36:	2b00      	cmp	r3, #0
 800db38:	bfb8      	it	lt
 800db3a:	f04f 33ff 	movlt.w	r3, #4294967295
 800db3e:	3402      	adds	r4, #2
 800db40:	9305      	str	r3, [sp, #20]
 800db42:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800dc18 <_vfiprintf_r+0x230>
 800db46:	7821      	ldrb	r1, [r4, #0]
 800db48:	2203      	movs	r2, #3
 800db4a:	4650      	mov	r0, sl
 800db4c:	f7f2 fb40 	bl	80001d0 <memchr>
 800db50:	b138      	cbz	r0, 800db62 <_vfiprintf_r+0x17a>
 800db52:	9b04      	ldr	r3, [sp, #16]
 800db54:	eba0 000a 	sub.w	r0, r0, sl
 800db58:	2240      	movs	r2, #64	; 0x40
 800db5a:	4082      	lsls	r2, r0
 800db5c:	4313      	orrs	r3, r2
 800db5e:	3401      	adds	r4, #1
 800db60:	9304      	str	r3, [sp, #16]
 800db62:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db66:	4829      	ldr	r0, [pc, #164]	; (800dc0c <_vfiprintf_r+0x224>)
 800db68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800db6c:	2206      	movs	r2, #6
 800db6e:	f7f2 fb2f 	bl	80001d0 <memchr>
 800db72:	2800      	cmp	r0, #0
 800db74:	d03f      	beq.n	800dbf6 <_vfiprintf_r+0x20e>
 800db76:	4b26      	ldr	r3, [pc, #152]	; (800dc10 <_vfiprintf_r+0x228>)
 800db78:	bb1b      	cbnz	r3, 800dbc2 <_vfiprintf_r+0x1da>
 800db7a:	9b03      	ldr	r3, [sp, #12]
 800db7c:	3307      	adds	r3, #7
 800db7e:	f023 0307 	bic.w	r3, r3, #7
 800db82:	3308      	adds	r3, #8
 800db84:	9303      	str	r3, [sp, #12]
 800db86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db88:	443b      	add	r3, r7
 800db8a:	9309      	str	r3, [sp, #36]	; 0x24
 800db8c:	e768      	b.n	800da60 <_vfiprintf_r+0x78>
 800db8e:	fb0c 3202 	mla	r2, ip, r2, r3
 800db92:	460c      	mov	r4, r1
 800db94:	2001      	movs	r0, #1
 800db96:	e7a6      	b.n	800dae6 <_vfiprintf_r+0xfe>
 800db98:	2300      	movs	r3, #0
 800db9a:	3401      	adds	r4, #1
 800db9c:	9305      	str	r3, [sp, #20]
 800db9e:	4619      	mov	r1, r3
 800dba0:	f04f 0c0a 	mov.w	ip, #10
 800dba4:	4620      	mov	r0, r4
 800dba6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dbaa:	3a30      	subs	r2, #48	; 0x30
 800dbac:	2a09      	cmp	r2, #9
 800dbae:	d903      	bls.n	800dbb8 <_vfiprintf_r+0x1d0>
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d0c6      	beq.n	800db42 <_vfiprintf_r+0x15a>
 800dbb4:	9105      	str	r1, [sp, #20]
 800dbb6:	e7c4      	b.n	800db42 <_vfiprintf_r+0x15a>
 800dbb8:	fb0c 2101 	mla	r1, ip, r1, r2
 800dbbc:	4604      	mov	r4, r0
 800dbbe:	2301      	movs	r3, #1
 800dbc0:	e7f0      	b.n	800dba4 <_vfiprintf_r+0x1bc>
 800dbc2:	ab03      	add	r3, sp, #12
 800dbc4:	9300      	str	r3, [sp, #0]
 800dbc6:	462a      	mov	r2, r5
 800dbc8:	4b12      	ldr	r3, [pc, #72]	; (800dc14 <_vfiprintf_r+0x22c>)
 800dbca:	a904      	add	r1, sp, #16
 800dbcc:	4630      	mov	r0, r6
 800dbce:	f7fd fa77 	bl	800b0c0 <_printf_float>
 800dbd2:	4607      	mov	r7, r0
 800dbd4:	1c78      	adds	r0, r7, #1
 800dbd6:	d1d6      	bne.n	800db86 <_vfiprintf_r+0x19e>
 800dbd8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dbda:	07d9      	lsls	r1, r3, #31
 800dbdc:	d405      	bmi.n	800dbea <_vfiprintf_r+0x202>
 800dbde:	89ab      	ldrh	r3, [r5, #12]
 800dbe0:	059a      	lsls	r2, r3, #22
 800dbe2:	d402      	bmi.n	800dbea <_vfiprintf_r+0x202>
 800dbe4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800dbe6:	f7fe f878 	bl	800bcda <__retarget_lock_release_recursive>
 800dbea:	89ab      	ldrh	r3, [r5, #12]
 800dbec:	065b      	lsls	r3, r3, #25
 800dbee:	f53f af1d 	bmi.w	800da2c <_vfiprintf_r+0x44>
 800dbf2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dbf4:	e71c      	b.n	800da30 <_vfiprintf_r+0x48>
 800dbf6:	ab03      	add	r3, sp, #12
 800dbf8:	9300      	str	r3, [sp, #0]
 800dbfa:	462a      	mov	r2, r5
 800dbfc:	4b05      	ldr	r3, [pc, #20]	; (800dc14 <_vfiprintf_r+0x22c>)
 800dbfe:	a904      	add	r1, sp, #16
 800dc00:	4630      	mov	r0, r6
 800dc02:	f7fd fd01 	bl	800b608 <_printf_i>
 800dc06:	e7e4      	b.n	800dbd2 <_vfiprintf_r+0x1ea>
 800dc08:	0800e52c 	.word	0x0800e52c
 800dc0c:	0800e536 	.word	0x0800e536
 800dc10:	0800b0c1 	.word	0x0800b0c1
 800dc14:	0800d9c5 	.word	0x0800d9c5
 800dc18:	0800e532 	.word	0x0800e532

0800dc1c <__swbuf_r>:
 800dc1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc1e:	460e      	mov	r6, r1
 800dc20:	4614      	mov	r4, r2
 800dc22:	4605      	mov	r5, r0
 800dc24:	b118      	cbz	r0, 800dc2e <__swbuf_r+0x12>
 800dc26:	6a03      	ldr	r3, [r0, #32]
 800dc28:	b90b      	cbnz	r3, 800dc2e <__swbuf_r+0x12>
 800dc2a:	f7fd fe89 	bl	800b940 <__sinit>
 800dc2e:	69a3      	ldr	r3, [r4, #24]
 800dc30:	60a3      	str	r3, [r4, #8]
 800dc32:	89a3      	ldrh	r3, [r4, #12]
 800dc34:	071a      	lsls	r2, r3, #28
 800dc36:	d525      	bpl.n	800dc84 <__swbuf_r+0x68>
 800dc38:	6923      	ldr	r3, [r4, #16]
 800dc3a:	b31b      	cbz	r3, 800dc84 <__swbuf_r+0x68>
 800dc3c:	6823      	ldr	r3, [r4, #0]
 800dc3e:	6922      	ldr	r2, [r4, #16]
 800dc40:	1a98      	subs	r0, r3, r2
 800dc42:	6963      	ldr	r3, [r4, #20]
 800dc44:	b2f6      	uxtb	r6, r6
 800dc46:	4283      	cmp	r3, r0
 800dc48:	4637      	mov	r7, r6
 800dc4a:	dc04      	bgt.n	800dc56 <__swbuf_r+0x3a>
 800dc4c:	4621      	mov	r1, r4
 800dc4e:	4628      	mov	r0, r5
 800dc50:	f7ff fd1a 	bl	800d688 <_fflush_r>
 800dc54:	b9e0      	cbnz	r0, 800dc90 <__swbuf_r+0x74>
 800dc56:	68a3      	ldr	r3, [r4, #8]
 800dc58:	3b01      	subs	r3, #1
 800dc5a:	60a3      	str	r3, [r4, #8]
 800dc5c:	6823      	ldr	r3, [r4, #0]
 800dc5e:	1c5a      	adds	r2, r3, #1
 800dc60:	6022      	str	r2, [r4, #0]
 800dc62:	701e      	strb	r6, [r3, #0]
 800dc64:	6962      	ldr	r2, [r4, #20]
 800dc66:	1c43      	adds	r3, r0, #1
 800dc68:	429a      	cmp	r2, r3
 800dc6a:	d004      	beq.n	800dc76 <__swbuf_r+0x5a>
 800dc6c:	89a3      	ldrh	r3, [r4, #12]
 800dc6e:	07db      	lsls	r3, r3, #31
 800dc70:	d506      	bpl.n	800dc80 <__swbuf_r+0x64>
 800dc72:	2e0a      	cmp	r6, #10
 800dc74:	d104      	bne.n	800dc80 <__swbuf_r+0x64>
 800dc76:	4621      	mov	r1, r4
 800dc78:	4628      	mov	r0, r5
 800dc7a:	f7ff fd05 	bl	800d688 <_fflush_r>
 800dc7e:	b938      	cbnz	r0, 800dc90 <__swbuf_r+0x74>
 800dc80:	4638      	mov	r0, r7
 800dc82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc84:	4621      	mov	r1, r4
 800dc86:	4628      	mov	r0, r5
 800dc88:	f000 f806 	bl	800dc98 <__swsetup_r>
 800dc8c:	2800      	cmp	r0, #0
 800dc8e:	d0d5      	beq.n	800dc3c <__swbuf_r+0x20>
 800dc90:	f04f 37ff 	mov.w	r7, #4294967295
 800dc94:	e7f4      	b.n	800dc80 <__swbuf_r+0x64>
	...

0800dc98 <__swsetup_r>:
 800dc98:	b538      	push	{r3, r4, r5, lr}
 800dc9a:	4b2a      	ldr	r3, [pc, #168]	; (800dd44 <__swsetup_r+0xac>)
 800dc9c:	4605      	mov	r5, r0
 800dc9e:	6818      	ldr	r0, [r3, #0]
 800dca0:	460c      	mov	r4, r1
 800dca2:	b118      	cbz	r0, 800dcac <__swsetup_r+0x14>
 800dca4:	6a03      	ldr	r3, [r0, #32]
 800dca6:	b90b      	cbnz	r3, 800dcac <__swsetup_r+0x14>
 800dca8:	f7fd fe4a 	bl	800b940 <__sinit>
 800dcac:	89a3      	ldrh	r3, [r4, #12]
 800dcae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dcb2:	0718      	lsls	r0, r3, #28
 800dcb4:	d422      	bmi.n	800dcfc <__swsetup_r+0x64>
 800dcb6:	06d9      	lsls	r1, r3, #27
 800dcb8:	d407      	bmi.n	800dcca <__swsetup_r+0x32>
 800dcba:	2309      	movs	r3, #9
 800dcbc:	602b      	str	r3, [r5, #0]
 800dcbe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800dcc2:	81a3      	strh	r3, [r4, #12]
 800dcc4:	f04f 30ff 	mov.w	r0, #4294967295
 800dcc8:	e034      	b.n	800dd34 <__swsetup_r+0x9c>
 800dcca:	0758      	lsls	r0, r3, #29
 800dccc:	d512      	bpl.n	800dcf4 <__swsetup_r+0x5c>
 800dcce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dcd0:	b141      	cbz	r1, 800dce4 <__swsetup_r+0x4c>
 800dcd2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dcd6:	4299      	cmp	r1, r3
 800dcd8:	d002      	beq.n	800dce0 <__swsetup_r+0x48>
 800dcda:	4628      	mov	r0, r5
 800dcdc:	f7fe fe7a 	bl	800c9d4 <_free_r>
 800dce0:	2300      	movs	r3, #0
 800dce2:	6363      	str	r3, [r4, #52]	; 0x34
 800dce4:	89a3      	ldrh	r3, [r4, #12]
 800dce6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dcea:	81a3      	strh	r3, [r4, #12]
 800dcec:	2300      	movs	r3, #0
 800dcee:	6063      	str	r3, [r4, #4]
 800dcf0:	6923      	ldr	r3, [r4, #16]
 800dcf2:	6023      	str	r3, [r4, #0]
 800dcf4:	89a3      	ldrh	r3, [r4, #12]
 800dcf6:	f043 0308 	orr.w	r3, r3, #8
 800dcfa:	81a3      	strh	r3, [r4, #12]
 800dcfc:	6923      	ldr	r3, [r4, #16]
 800dcfe:	b94b      	cbnz	r3, 800dd14 <__swsetup_r+0x7c>
 800dd00:	89a3      	ldrh	r3, [r4, #12]
 800dd02:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dd06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dd0a:	d003      	beq.n	800dd14 <__swsetup_r+0x7c>
 800dd0c:	4621      	mov	r1, r4
 800dd0e:	4628      	mov	r0, r5
 800dd10:	f7ff fd08 	bl	800d724 <__smakebuf_r>
 800dd14:	89a0      	ldrh	r0, [r4, #12]
 800dd16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800dd1a:	f010 0301 	ands.w	r3, r0, #1
 800dd1e:	d00a      	beq.n	800dd36 <__swsetup_r+0x9e>
 800dd20:	2300      	movs	r3, #0
 800dd22:	60a3      	str	r3, [r4, #8]
 800dd24:	6963      	ldr	r3, [r4, #20]
 800dd26:	425b      	negs	r3, r3
 800dd28:	61a3      	str	r3, [r4, #24]
 800dd2a:	6923      	ldr	r3, [r4, #16]
 800dd2c:	b943      	cbnz	r3, 800dd40 <__swsetup_r+0xa8>
 800dd2e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800dd32:	d1c4      	bne.n	800dcbe <__swsetup_r+0x26>
 800dd34:	bd38      	pop	{r3, r4, r5, pc}
 800dd36:	0781      	lsls	r1, r0, #30
 800dd38:	bf58      	it	pl
 800dd3a:	6963      	ldrpl	r3, [r4, #20]
 800dd3c:	60a3      	str	r3, [r4, #8]
 800dd3e:	e7f4      	b.n	800dd2a <__swsetup_r+0x92>
 800dd40:	2000      	movs	r0, #0
 800dd42:	e7f7      	b.n	800dd34 <__swsetup_r+0x9c>
 800dd44:	20000068 	.word	0x20000068

0800dd48 <_raise_r>:
 800dd48:	291f      	cmp	r1, #31
 800dd4a:	b538      	push	{r3, r4, r5, lr}
 800dd4c:	4604      	mov	r4, r0
 800dd4e:	460d      	mov	r5, r1
 800dd50:	d904      	bls.n	800dd5c <_raise_r+0x14>
 800dd52:	2316      	movs	r3, #22
 800dd54:	6003      	str	r3, [r0, #0]
 800dd56:	f04f 30ff 	mov.w	r0, #4294967295
 800dd5a:	bd38      	pop	{r3, r4, r5, pc}
 800dd5c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800dd5e:	b112      	cbz	r2, 800dd66 <_raise_r+0x1e>
 800dd60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dd64:	b94b      	cbnz	r3, 800dd7a <_raise_r+0x32>
 800dd66:	4620      	mov	r0, r4
 800dd68:	f000 f830 	bl	800ddcc <_getpid_r>
 800dd6c:	462a      	mov	r2, r5
 800dd6e:	4601      	mov	r1, r0
 800dd70:	4620      	mov	r0, r4
 800dd72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd76:	f000 b817 	b.w	800dda8 <_kill_r>
 800dd7a:	2b01      	cmp	r3, #1
 800dd7c:	d00a      	beq.n	800dd94 <_raise_r+0x4c>
 800dd7e:	1c59      	adds	r1, r3, #1
 800dd80:	d103      	bne.n	800dd8a <_raise_r+0x42>
 800dd82:	2316      	movs	r3, #22
 800dd84:	6003      	str	r3, [r0, #0]
 800dd86:	2001      	movs	r0, #1
 800dd88:	e7e7      	b.n	800dd5a <_raise_r+0x12>
 800dd8a:	2400      	movs	r4, #0
 800dd8c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800dd90:	4628      	mov	r0, r5
 800dd92:	4798      	blx	r3
 800dd94:	2000      	movs	r0, #0
 800dd96:	e7e0      	b.n	800dd5a <_raise_r+0x12>

0800dd98 <raise>:
 800dd98:	4b02      	ldr	r3, [pc, #8]	; (800dda4 <raise+0xc>)
 800dd9a:	4601      	mov	r1, r0
 800dd9c:	6818      	ldr	r0, [r3, #0]
 800dd9e:	f7ff bfd3 	b.w	800dd48 <_raise_r>
 800dda2:	bf00      	nop
 800dda4:	20000068 	.word	0x20000068

0800dda8 <_kill_r>:
 800dda8:	b538      	push	{r3, r4, r5, lr}
 800ddaa:	4d07      	ldr	r5, [pc, #28]	; (800ddc8 <_kill_r+0x20>)
 800ddac:	2300      	movs	r3, #0
 800ddae:	4604      	mov	r4, r0
 800ddb0:	4608      	mov	r0, r1
 800ddb2:	4611      	mov	r1, r2
 800ddb4:	602b      	str	r3, [r5, #0]
 800ddb6:	f7f5 fe09 	bl	80039cc <_kill>
 800ddba:	1c43      	adds	r3, r0, #1
 800ddbc:	d102      	bne.n	800ddc4 <_kill_r+0x1c>
 800ddbe:	682b      	ldr	r3, [r5, #0]
 800ddc0:	b103      	cbz	r3, 800ddc4 <_kill_r+0x1c>
 800ddc2:	6023      	str	r3, [r4, #0]
 800ddc4:	bd38      	pop	{r3, r4, r5, pc}
 800ddc6:	bf00      	nop
 800ddc8:	20000eac 	.word	0x20000eac

0800ddcc <_getpid_r>:
 800ddcc:	f7f5 bdf6 	b.w	80039bc <_getpid>

0800ddd0 <_init>:
 800ddd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddd2:	bf00      	nop
 800ddd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ddd6:	bc08      	pop	{r3}
 800ddd8:	469e      	mov	lr, r3
 800ddda:	4770      	bx	lr

0800dddc <_fini>:
 800dddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddde:	bf00      	nop
 800dde0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dde2:	bc08      	pop	{r3}
 800dde4:	469e      	mov	lr, r3
 800dde6:	4770      	bx	lr
