(edif d_ff_160_163
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2022 9 29 9 38 21)
      (program "Xilinx ngc2edif" (version "P.58f"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure d_ff_160_163.ngc d_ff_160_163.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library d_ff_160_163_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell d_ff_160_163
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port D
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port Q_160_163
              (direction OUTPUT)
            )
            (designator "xc7a100t-3-csg324")
            (property TYPE (string "d_ff_160_163") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "d_ff_160_163_d_ff_160_163") (owner "Xilinx"))
          )
          (contents
            (instance (rename Q_renamed_0 "Q")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename D_IBUF_renamed_1 "D_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename RST_IBUF_renamed_2 "RST_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Q_160_163_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename CLK_BUFGP_renamed_3 "CLK_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net D_IBUF
              (joined
                (portRef D (instanceRef Q_renamed_0))
                (portRef O (instanceRef D_IBUF_renamed_1))
              )
            )
            (net CLK_BUFGP
              (joined
                (portRef C (instanceRef Q_renamed_0))
                (portRef O (instanceRef CLK_BUFGP_renamed_3))
              )
            )
            (net RST_IBUF
              (joined
                (portRef CLR (instanceRef Q_renamed_0))
                (portRef O (instanceRef RST_IBUF_renamed_2))
              )
            )
            (net Q
              (joined
                (portRef Q (instanceRef Q_renamed_0))
                (portRef I (instanceRef Q_160_163_OBUF))
              )
            )
            (net CLK
              (joined
                (portRef CLK)
                (portRef I (instanceRef CLK_BUFGP_renamed_3))
              )
            )
            (net D
              (joined
                (portRef D)
                (portRef I (instanceRef D_IBUF_renamed_1))
              )
            )
            (net RST
              (joined
                (portRef RST)
                (portRef I (instanceRef RST_IBUF_renamed_2))
              )
            )
            (net Q_160_163
              (joined
                (portRef Q_160_163)
                (portRef O (instanceRef Q_160_163_OBUF))
              )
            )
          )
      )
    )
  )

  (design d_ff_160_163
    (cellRef d_ff_160_163
      (libraryRef d_ff_160_163_lib)
    )
    (property PART (string "xc7a100t-3-csg324") (owner "Xilinx"))
  )
)

