verilog work "Board_FA_module1.v"
verilog work "testbench.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
