Classic Timing Analyzer report for bit4adder
Thu Oct 01 08:28:50 2020
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.580 ns   ; b[0] ; sum[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 10.580 ns       ; b[0] ; sum[2] ;
; N/A   ; None              ; 10.256 ns       ; b[0] ; sum[3] ;
; N/A   ; None              ; 9.970 ns        ; a[1] ; sum[2] ;
; N/A   ; None              ; 9.646 ns        ; a[1] ; sum[3] ;
; N/A   ; None              ; 9.494 ns        ; a[2] ; sum[2] ;
; N/A   ; None              ; 9.449 ns        ; b[1] ; sum[2] ;
; N/A   ; None              ; 9.435 ns        ; b[0] ; cout   ;
; N/A   ; None              ; 9.425 ns        ; b[0] ; sum[1] ;
; N/A   ; None              ; 9.282 ns        ; a[0] ; sum[2] ;
; N/A   ; None              ; 9.225 ns        ; a[2] ; sum[3] ;
; N/A   ; None              ; 9.207 ns        ; a[3] ; sum[3] ;
; N/A   ; None              ; 9.168 ns        ; b[0] ; sum[0] ;
; N/A   ; None              ; 9.158 ns        ; cin  ; sum[2] ;
; N/A   ; None              ; 9.125 ns        ; b[1] ; sum[3] ;
; N/A   ; None              ; 8.958 ns        ; a[0] ; sum[3] ;
; N/A   ; None              ; 8.834 ns        ; cin  ; sum[3] ;
; N/A   ; None              ; 8.825 ns        ; a[1] ; cout   ;
; N/A   ; None              ; 8.720 ns        ; b[2] ; sum[2] ;
; N/A   ; None              ; 8.518 ns        ; b[3] ; sum[3] ;
; N/A   ; None              ; 8.404 ns        ; a[2] ; cout   ;
; N/A   ; None              ; 8.351 ns        ; a[3] ; cout   ;
; N/A   ; None              ; 8.304 ns        ; b[1] ; cout   ;
; N/A   ; None              ; 8.271 ns        ; b[2] ; sum[3] ;
; N/A   ; None              ; 8.142 ns        ; a[1] ; sum[1] ;
; N/A   ; None              ; 8.137 ns        ; a[0] ; cout   ;
; N/A   ; None              ; 8.013 ns        ; cin  ; cout   ;
; N/A   ; None              ; 7.999 ns        ; b[1] ; sum[1] ;
; N/A   ; None              ; 7.954 ns        ; a[0] ; sum[1] ;
; N/A   ; None              ; 7.697 ns        ; a[0] ; sum[0] ;
; N/A   ; None              ; 7.548 ns        ; b[3] ; cout   ;
; N/A   ; None              ; 7.475 ns        ; cin  ; sum[1] ;
; N/A   ; None              ; 7.449 ns        ; b[2] ; cout   ;
; N/A   ; None              ; 7.222 ns        ; cin  ; sum[0] ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu Oct 01 08:28:50 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bit4adder -c bit4adder --timing_analysis_only
Info: Longest tpd from source pin "b[0]" to destination pin "sum[2]" is 10.580 ns
    Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C5; Fanout = 3; PIN Node = 'b[0]'
    Info: 2: + IC(5.186 ns) + CELL(0.053 ns) = 6.096 ns; Loc. = LCCOMB_X1_Y5_N4; Fanout = 3; COMB Node = 'fulladder:f2|cout~151'
    Info: 3: + IC(0.238 ns) + CELL(0.228 ns) = 6.562 ns; Loc. = LCCOMB_X1_Y5_N6; Fanout = 1; COMB Node = 'fulladder:f3|s'
    Info: 4: + IC(2.026 ns) + CELL(1.992 ns) = 10.580 ns; Loc. = PIN_A19; Fanout = 0; PIN Node = 'sum[2]'
    Info: Total cell delay = 3.130 ns ( 29.58 % )
    Info: Total interconnect delay = 7.450 ns ( 70.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 209 megabytes
    Info: Processing ended: Thu Oct 01 08:28:50 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


