<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu35p-fsvh2104-1-e</Part>
        <TopModelName>covariance</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.182</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>12005</Best-caseLatency>
            <Average-caseLatency>27365</Average-caseLatency>
            <Worst-caseLatency>43749</Worst-caseLatency>
            <Best-caseRealTimeLatency>60.025 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.137 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.219 ms</Worst-caseRealTimeLatency>
            <Interval-min>12006</Interval-min>
            <Interval-max>43750</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_22_2>
                <Slack>3.65</Slack>
                <TripCount>32</TripCount>
                <Latency>
                    <range>
                        <min>5856</min>
                        <max>37600</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>29280</min>
                        <max>188000</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>183</min>
                        <max>1175</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_22_2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS-benchmarks/C-Slow/covariance/covariance.cpp:21</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_22_2>
                    <Name>VITIS_LOOP_22_2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/covariance/covariance.cpp:22</SourceLocation>
                </VITIS_LOOP_22_2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>51</DSP>
            <FF>11586</FF>
            <LUT>9548</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>covariance</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>data_address0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_ce0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_we0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_d0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_q0</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_address1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_ce1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_we1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_d1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>data_q1</name>
            <Object>data</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cov_address0</name>
            <Object>cov</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cov_ce0</name>
            <Object>cov</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cov_we0</name>
            <Object>cov</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cov_d0</name>
            <Object>cov</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>covariance</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_covariance_Pipeline_VITIS_LOOP_10_1_fu_67</InstName>
                    <ModuleName>covariance_Pipeline_VITIS_LOOP_10_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>67</ID>
                    <BindInstances>add_ln10_fu_486_p2 add_ln14_fu_552_p2 add_ln14_1_fu_594_p2 add_ln14_2_fu_617_p2 add_ln14_3_fu_679_p2 add_ln14_4_fu_702_p2 add_ln14_5_fu_724_p2 add_ln14_6_fu_751_p2 fsub_32ns_32ns_32_5_full_dsp_1_U2 fsub_32ns_32ns_32_5_full_dsp_1_U3 fsub_32ns_32ns_32_5_full_dsp_1_U4 fsub_32ns_32ns_32_5_full_dsp_1_U5 fsub_32ns_32ns_32_5_full_dsp_1_U6 fsub_32ns_32ns_32_5_full_dsp_1_U7 fsub_32ns_32ns_32_5_full_dsp_1_U8 fsub_32ns_32ns_32_5_full_dsp_1_U9 fsub_32ns_32ns_32_5_full_dsp_1_U10 fsub_32ns_32ns_32_5_full_dsp_1_U11 fsub_32ns_32ns_32_5_full_dsp_1_U12 fsub_32ns_32ns_32_5_full_dsp_1_U13 fsub_32ns_32ns_32_5_full_dsp_1_U14 fsub_32ns_32ns_32_5_full_dsp_1_U15 fsub_32ns_32ns_32_5_full_dsp_1_U16 fsub_32ns_32ns_32_5_full_dsp_1_U17 fsub_32ns_32ns_32_5_full_dsp_1_U18 fsub_32ns_32ns_32_5_full_dsp_1_U19 fsub_32ns_32ns_32_5_full_dsp_1_U20 fsub_32ns_32ns_32_5_full_dsp_1_U21 fsub_32ns_32ns_32_5_full_dsp_1_U22 fsub_32ns_32ns_32_5_full_dsp_1_U23 fsub_32ns_32ns_32_5_full_dsp_1_U24 fsub_32ns_32ns_32_5_full_dsp_1_U2 fsub_32ns_32ns_32_5_full_dsp_1_U3 fsub_32ns_32ns_32_5_full_dsp_1_U4 fsub_32ns_32ns_32_5_full_dsp_1_U5 fsub_32ns_32ns_32_5_full_dsp_1_U6 fsub_32ns_32ns_32_5_full_dsp_1_U7 fsub_32ns_32ns_32_5_full_dsp_1_U8</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73</InstName>
                    <ModuleName>covariance_Pipeline_VITIS_LOOP_24_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>73</ID>
                    <BindInstances>fmul_32ns_32ns_32_4_max_dsp_1_U29 add_ln28_fu_833_p2 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 add_ln28_1_fu_894_p2 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 add_ln28_2_fu_961_p2 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 add_ln28_3_fu_1018_p2 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 add_ln28_5_fu_1085_p2 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 add_ln28_7_fu_1151_p2 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 add_ln28_8_fu_1260_p2 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 add_ln28_10_fu_1327_p2 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 add_ln28_12_fu_1393_p2 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 add_ln28_14_fu_1459_p2 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 add_ln28_16_fu_1525_p2 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 fmul_32ns_32ns_32_4_max_dsp_1_U29 add_ln30_fu_1543_p2 add_ln31_fu_1788_p2 add_ln32_fu_1798_p2 add_ln24_fu_819_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln22_fu_111_p2 add_ln34_fu_140_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>covariance_Pipeline_VITIS_LOOP_10_1</Name>
            <Loops>
                <VITIS_LOOP_10_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.182</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6147</Best-caseLatency>
                    <Average-caseLatency>6147</Average-caseLatency>
                    <Worst-caseLatency>6147</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.735 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.735 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.735 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6147</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_10_1>
                        <Name>VITIS_LOOP_10_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>6145</Latency>
                        <AbsoluteTimeLatency>30.725 us</AbsoluteTimeLatency>
                        <PipelineII>192</PipelineII>
                        <PipelineDepth>194</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_10_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/covariance/covariance.cpp:10</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_10_1>
                            <Name>VITIS_LOOP_10_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>HLS-benchmarks/C-Slow/covariance/covariance.cpp:10</SourceLocation>
                        </VITIS_LOOP_10_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>46</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>8144</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7019</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_486_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:10" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_552_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_594_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_2_fu_617_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_3_fu_679_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_4_fu_702_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_5_fu_724_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_6_fu_751_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U8" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U10" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U11" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U12" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U13" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U14" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U15" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U16" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U17" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U18" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U19" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U20" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U21" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U22" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U23" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U24" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_10_1" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_5_full_dsp_1_U8" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_30"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>covariance_Pipeline_VITIS_LOOP_24_3</Name>
            <Loops>
                <VITIS_LOOP_24_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>179</Best-caseLatency>
                    <Average-caseLatency>659</Average-caseLatency>
                    <Worst-caseLatency>1171</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.895 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.295 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.855 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>179 ~ 1171</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_3>
                        <Name>VITIS_LOOP_24_3</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <Latency>177 ~ 1169</Latency>
                        <AbsoluteTimeLatency>0.885 us ~ 5.845 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>178</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_24_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/covariance/covariance.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_24_3>
                            <Name>VITIS_LOOP_24_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>HLS-benchmarks/C-Slow/covariance/covariance.cpp:24</SourceLocation>
                        </VITIS_LOOP_24_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3122</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2026</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_833_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_894_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_2_fu_961_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_3_fu_1018_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_5_fu_1085_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_7_fu_1151_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_8_fu_1260_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_10_fu_1327_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_12_fu_1393_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_14_fu_1459_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_16_fu_1525_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_24_3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U29" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_1543_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_1788_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_1798_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_819_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:24" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>covariance</Name>
            <Loops>
                <VITIS_LOOP_22_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>4.182</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12005</Best-caseLatency>
                    <Average-caseLatency>27365</Average-caseLatency>
                    <Worst-caseLatency>43749</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.025 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.137 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.219 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12006 ~ 43750</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_2>
                        <Name>VITIS_LOOP_22_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>5856 ~ 37600</Latency>
                        <AbsoluteTimeLatency>29.280 us ~ 0.188 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>183</min>
                                <max>1175</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>183 ~ 1175</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_covariance_Pipeline_VITIS_LOOP_24_3_fu_73</Instance>
                        </InstanceList>
                    </VITIS_LOOP_22_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/covariance/covariance.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_22_2>
                            <Name>VITIS_LOOP_22_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/C-Slow/covariance/covariance.cpp:22</SourceLocation>
                        </VITIS_LOOP_22_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>51</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>11586</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9548</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_111_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_140_p2" SOURCE="HLS-benchmarks/C-Slow/covariance/covariance.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="data" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="data_address0" name="data_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="data_ce0" name="data_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_we0" name="data_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="data_d0" name="data_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="data_q0" name="data_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="data_address1" name="data_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="data_ce1" name="data_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="data_we1" name="data_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="data_d1" name="data_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="data_q1" name="data_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cov" index="1" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="cov_address0" name="cov_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="cov_ce0" name="cov_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="cov_we0" name="cov_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="cov_d0" name="cov_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="data_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="data_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="data_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="data_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="data_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>data_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="data"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cov_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="cov_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>cov_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cov"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cov_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="cov_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>cov_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cov"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="cov_address0">out, 10</column>
                    <column name="cov_d0">out, 32</column>
                    <column name="data_address0">out, 10</column>
                    <column name="data_address1">out, 10</column>
                    <column name="data_d0">out, 32</column>
                    <column name="data_d1">out, 32</column>
                    <column name="data_q0">in, 32</column>
                    <column name="data_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="data">inout, float*</column>
                    <column name="cov">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="data">data_address0, port, offset</column>
                    <column name="data">data_ce0, port, </column>
                    <column name="data">data_we0, port, </column>
                    <column name="data">data_d0, port, </column>
                    <column name="data">data_q0, port, </column>
                    <column name="data">data_address1, port, offset</column>
                    <column name="data">data_ce1, port, </column>
                    <column name="data">data_we1, port, </column>
                    <column name="data">data_d1, port, </column>
                    <column name="data">data_q1, port, </column>
                    <column name="cov">cov_address0, port, offset</column>
                    <column name="cov">cov_ce0, port, </column>
                    <column name="cov">cov_we0, port, </column>
                    <column name="cov">cov_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

