<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=waving&height=220&color=0:f97316,100:1d4ed8&text=Jashwanth%20Bamidi&fontSize=48&fontColor=ffffff&animation=fadeIn&fontAlignY=38&desc=UIUC%20ECE%20%7C%20RTL%20%2F%20FPGA%20%2F%20Embedded%20Systems&descSize=18&descAlignY=60" alt="Header"/>
</p>

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&weight=500&size=21&pause=1300&color=F97316&center=true&vCenter=true&width=900&lines=Designing+hardware+that+ships%3A+RTL+to+PCB+to+firmware;Building+RISC-V+and+FPGA+systems+at+UIUC;Interested+in+CPU%2FSoC%2C+embedded%2C+and+vehicle+electronics" alt="Typing Intro"/>
</p>

<p align="center">
  <a href="https://www.jashwanthbamidi.dev/"><img src="https://img.shields.io/badge/Portfolio-0f172a?style=for-the-badge&logo=vercel&logoColor=white" alt="Portfolio"/></a>
  <a href="https://www.linkedin.com/in/jashwanthbamidi/"><img src="https://img.shields.io/badge/LinkedIn-0A66C2?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn"/></a>
  <a href="mailto:jassubamidi24@gmail.com"><img src="https://img.shields.io/badge/Email-EA4335?style=for-the-badge&logo=gmail&logoColor=white" alt="Email"/></a>
  <a href="https://github.com/Jbamidi"><img src="https://img.shields.io/badge/GitHub-181717?style=for-the-badge&logo=github&logoColor=white" alt="GitHub"/></a>
</p>

## About
- Electrical and Computer Engineering student at the University of Illinois Urbana-Champaign.
- Building hardware-first projects in RTL, FPGA, PCB design, and embedded systems.
- Current focus: RISC-V microarchitecture, FPGA image pipelines, and EV electronics.
- Open to internships and research in CPU/SoC, embedded systems, and hardware acceleration.

## Featured Projects
- [RISC-V-CPU-Core-Pipelined](https://github.com/Jbamidi/RISC-V-CPU-Core-Pipelined) - RV32I CPU with a single-cycle to pipelined architecture path.
- [FPGA-Edge-Detection-Pipeline](https://github.com/Jbamidi/FPGA-Edge-Detection-Pipeline) - real-time edge detection pipeline in SystemVerilog.
- [Hardware-Accelerated-Computer-Vision-Pipeline](https://github.com/Jbamidi/Hardware-Accelerated-Computer-Vision-Pipeline) - hardware-focused computer vision pipeline.
- [Immersive-Sound](https://github.com/Jbamidi/Immersive-Sound) - C++ work in immersive sound research.
- [React-Portfolio](https://github.com/Jbamidi/React-Portfolio) - personal portfolio front-end and project showcase.

## Core Stack
### Hardware / Embedded
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-111827?style=for-the-badge)
![Verilog](https://img.shields.io/badge/Verilog-1f2937?style=for-the-badge)
![RISC-V](https://img.shields.io/badge/RISC--V-283272?style=for-the-badge&logo=riscv&logoColor=white)
![FPGA](https://img.shields.io/badge/FPGA-0f172a?style=for-the-badge)
![Vivado](https://img.shields.io/badge/Xilinx%20Vivado-B91C1C?style=for-the-badge)
![STM32](https://img.shields.io/badge/STM32-03234B?style=for-the-badge&logo=stmicroelectronics&logoColor=white)
![KiCad](https://img.shields.io/badge/KiCad-314CB6?style=for-the-badge&logo=kicad&logoColor=white)
![PCB Design](https://img.shields.io/badge/PCB%20Design-1d4ed8?style=for-the-badge)
![LTspice](https://img.shields.io/badge/LTspice-9A3412?style=for-the-badge)
![CAN Bus](https://img.shields.io/badge/CAN%20Bus-166534?style=for-the-badge)

### Software / Tooling
![C](https://img.shields.io/badge/C-00599C?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C%2B%2B-004482?style=for-the-badge&logo=cplusplus&logoColor=white)
![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge&logo=python&logoColor=white)
![JavaScript](https://img.shields.io/badge/JavaScript-1f2937?style=for-the-badge&logo=javascript&logoColor=F7DF1E)
![React](https://img.shields.io/badge/React-0b1021?style=for-the-badge&logo=react&logoColor=61DAFB)
![Linux](https://img.shields.io/badge/Linux-0f172a?style=for-the-badge&logo=linux&logoColor=FCC624)
![Git](https://img.shields.io/badge/Git-B45309?style=for-the-badge&logo=git&logoColor=white)
![GitHub](https://img.shields.io/badge/GitHub-111827?style=for-the-badge&logo=github&logoColor=white)

## What I'm Building Right Now
- Advancing my RISC-V CPU work from clean RV32I execution to stronger pipelining and hazard handling.
- Expanding FPGA computer-vision blocks for real-time, hardware-accelerated image processing.
- Designing EV electronics subsystems (measurement, power, and control) with robust PCB + bring-up workflows.
- Sharpening embedded firmware integration for sensor interfaces and system-level validation.

## Engineering Interests
- CPU/SoC design and verification
- FPGA acceleration for signal/image processing
- Embedded systems for automotive and robotics
- Hardware-software co-design from architecture to deployment

---
This repository powers my GitHub profile page because its name matches my username (`Jbamidi`).
