$date
	Sun Oct 23 07:46:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#587590
b11 &
b11 %
1$
b11 !
1"
#587591
0"
#587594
b1010 &
b1010 %
#587598
b101 &
b101 %
#587602
b10000 &
b10000 %
#587606
b1000 &
b1000 %
#587610
b100 &
b100 %
#587614
b10 &
b10 %
#587618
b1 &
b1 %
1#
#587622
b0 &
0#
b0 %
0$
#1590866
b1100 &
b1100 %
1$
b1100 !
1"
#1590867
0"
#1590870
b110 &
b110 %
#1590874
b11 &
b11 %
#1590878
b1010 &
b1010 %
#1590882
b101 &
b101 %
#1590886
b10000 &
b10000 %
#1590890
b1000 &
b1000 %
#1590894
b100 &
b100 %
#1590898
b10 &
b10 %
#1590902
b1 &
1#
b1 %
#1590906
b0 &
b0 %
0#
0$
#2636399
b10100 !
1"
#2636402
b10100 &
b10100 %
1$
#2636403
0"
#2636406
b1010 &
b1010 %
#2636410
b101 &
b101 %
#2636414
b10000 &
b10000 %
#2636418
b1000 &
b1000 %
#2636422
b100 &
b100 %
#2636426
b10 &
b10 %
#2636430
b1 &
1#
b1 %
#2636434
b0 &
b0 %
0#
0$
#4500012
