# DEURISC
RISC Architecture design with VHDL
