<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.3 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml adau1761_test.twx adau1761_test.ncd -o adau1761_test.twr
adau1761_test.pcf

</twCmdLine><twDesign>adau1761_test.ncd</twDesign><twDesignPath>adau1761_test.ncd</twDesignPath><twPCF>adau1761_test.pcf</twPCF><twPcfPath>adau1761_test.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>ADVANCED 1.03 2012-10-12</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;i_clocking/clkin1&quot; PERIOD = 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;i_clocking/clkin1&quot; PERIOD = 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="i_clocking/mmcm_adv_inst/CLKIN1" logResource="i_clocking/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="i_clocking/clkin1"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="i_clocking/mmcm_adv_inst/CLKIN1" logResource="i_clocking/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="i_clocking/clkin1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="8.751" period="10.000" constraintValue="10.000" deviceLimit="1.249" freqLimit="800.641" physResource="i_clocking/mmcm_adv_inst/CLKIN1" logResource="i_clocking/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="i_clocking/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;i_clocking/clkout0&quot; derived from  NET &quot;i_clocking/clkin1&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 2.08 to 20.833 nS   </twConstName><twItemCnt>26534</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3380</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.756</twMinPer></twConstHead><twPathRptBanner iPaths="43" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip (SLICE_X33Y49.D5), 43 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.077</twSlack><twSrc BELType="RAM">Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twSrc><twDest BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twDest><twTotPathDel>6.556</twTotPathDel><twClkSkew dest = "0.112" src = "0.174">0.062</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.266" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twSrc><twDest BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X2Y19.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_48</twSrcClk><twPathDel><twSite>RAMB18_X2Y19.DOADO2</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y66.D2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">2.168</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/inst_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y66.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o12</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o13_F</twBEL><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.646</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o15</twBEL><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twBEL></twPathDel><twLogDel>2.415</twLogDel><twRouteDel>4.141</twRouteDel><twTotDel>6.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.171</twSlack><twSrc BELType="RAM">Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twSrc><twDest BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twDest><twTotPathDel>6.462</twTotPathDel><twClkSkew dest = "0.112" src = "0.174">0.062</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.266" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twSrc><twDest BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X2Y19.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_48</twSrcClk><twPathDel><twSite>RAMB18_X2Y19.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y66.D4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.074</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/inst_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y66.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o12</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o13_F</twBEL><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.646</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o15</twBEL><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twBEL></twPathDel><twLogDel>2.415</twLogDel><twRouteDel>4.047</twRouteDel><twTotDel>6.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.325</twSlack><twSrc BELType="RAM">Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twSrc><twDest BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twDest><twTotPathDel>6.308</twTotPathDel><twClkSkew dest = "0.112" src = "0.174">0.062</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.266" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twSrc><twDest BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB18_X2Y19.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_48</twSrcClk><twPathDel><twSite>RAMB18_X2Y19.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.846</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X81Y66.D3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.920</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/inst_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X81Y66.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o12</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o13_F</twBEL><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o13</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.646</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o14</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.064</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_PWR_17_o_Mux_121_o15</twBEL><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/skip</twBEL></twPathDel><twLogDel>2.415</twLogDel><twRouteDel>3.893</twRouteDel><twTotDel>6.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="104" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2 (SLICE_X36Y49.A2), 104 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.956</twSlack><twSrc BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_10</twSrc><twDest BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2</twDest><twTotPathDel>5.713</twTotPathDel><twClkSkew dest = "0.112" src = "0.138">0.026</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.266" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_10</twSrc><twDest BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_48</twSrcClk><twPathDel><twSite>SLICE_X38Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay&lt;10&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;1</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N150</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>N104</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>N188</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT31_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>N182</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N116</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/_n0538&lt;3&gt;_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N116</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext&lt;5&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT91</twBEL><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2</twBEL></twPathDel><twLogDel>1.163</twLogDel><twRouteDel>4.550</twRouteDel><twTotDel>5.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.054</twSlack><twSrc BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_8</twSrc><twDest BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2</twDest><twTotPathDel>5.615</twTotPathDel><twClkSkew dest = "0.112" src = "0.138">0.026</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.266" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_8</twSrc><twDest BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_48</twSrcClk><twPathDel><twSite>SLICE_X38Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay&lt;10&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;1</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N150</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>N104</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>N188</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT31_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>N182</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N116</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/_n0538&lt;3&gt;_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N116</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext&lt;5&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT91</twBEL><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2</twBEL></twPathDel><twLogDel>1.163</twLogDel><twRouteDel>4.452</twRouteDel><twTotDel>5.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.102</twSlack><twSrc BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_9</twSrc><twDest BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2</twDest><twTotPathDel>5.567</twTotPathDel><twClkSkew dest = "0.112" src = "0.138">0.026</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.266" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_9</twSrc><twDest BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_48</twSrcClk><twPathDel><twSite>SLICE_X38Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay&lt;10&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;1</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N150</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>N104</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>N188</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT31_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>N182</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N116</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/_n0538&lt;3&gt;_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N116</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext&lt;5&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT91</twBEL><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2</twBEL></twPathDel><twLogDel>1.163</twLogDel><twRouteDel>4.404</twRouteDel><twTotDel>5.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="104" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_5 (SLICE_X36Y49.D1), 104 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.989</twSlack><twSrc BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_10</twSrc><twDest BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_5</twDest><twTotPathDel>5.680</twTotPathDel><twClkSkew dest = "0.112" src = "0.138">0.026</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.266" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_10</twSrc><twDest BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_48</twSrcClk><twPathDel><twSite>SLICE_X38Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay&lt;10&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y45.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;1</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N150</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>N104</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>N188</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT31_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>N182</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N116</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/_n0538&lt;3&gt;_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N116</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext&lt;5&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT18</twBEL><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_5</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>4.518</twRouteDel><twTotDel>5.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.087</twSlack><twSrc BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_8</twSrc><twDest BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_5</twDest><twTotPathDel>5.582</twTotPathDel><twClkSkew dest = "0.112" src = "0.138">0.026</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.266" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_8</twSrc><twDest BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_48</twSrcClk><twPathDel><twSite>SLICE_X38Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay&lt;10&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y45.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.625</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;1</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N150</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>N104</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>N188</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT31_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>N182</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N116</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/_n0538&lt;3&gt;_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N116</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext&lt;5&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT18</twBEL><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_5</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>4.420</twRouteDel><twTotDel>5.582</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>15.135</twSlack><twSrc BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_9</twSrc><twDest BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_5</twDest><twTotPathDel>5.534</twTotPathDel><twClkSkew dest = "0.112" src = "0.138">0.026</twClkSkew><twDelConst>20.833</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.266" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.138</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_9</twSrc><twDest BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X38Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_48</twSrcClk><twPathDel><twSite>SLICE_X38Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay&lt;10&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y45.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.577</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y45.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;1</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y44.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y44.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N150</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y48.C1</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_GND_47_o_equal_64_o</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y48.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT31_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y47.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>N104</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y47.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>N188</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT31_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>N182</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N116</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/_n0538&lt;3&gt;_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y48.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.097</twDelInfo><twComp>N116</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT621</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y49.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT62</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext&lt;5&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_GND_47_o_wide_mux_118_OUT18</twBEL><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_5</twBEL></twPathDel><twLogDel>1.162</twLogDel><twRouteDel>4.372</twRouteDel><twTotDel>5.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>21.0</twPctLog><twPctRoute>79.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;i_clocking/clkout0&quot; derived from
 NET &quot;i_clocking/clkin1&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 2.08 to 20.833 nS  

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point lpms1_l/Mshreg_delay_line_210 (SLICE_X46Y17.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.140</twSlack><twSrc BELType="FF">Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_7</twSrc><twDest BELType="FF">lpms1_l/Mshreg_delay_line_210</twDest><twTotPathDel>0.153</twTotPathDel><twClkSkew dest = "0.079" src = "0.066">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_7</twSrc><twDest BELType='FF'>lpms1_l/Mshreg_delay_line_210</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twSrcClk><twPathDel><twSite>SLICE_X45Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out&lt;7&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y17.DX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.120</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y17.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>lpms1_l/delay_line&lt;210&gt;</twComp><twBEL>lpms1_l/Mshreg_delay_line_210</twBEL></twPathDel><twLogDel>0.033</twLogDel><twRouteDel>0.120</twRouteDel><twTotDel>0.153</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT (RAMB18_X2Y19.ADDRARDADDR4), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.141</twSlack><twSrc BELType="FF">Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_1</twSrc><twDest BELType="RAM">Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twDest><twTotPathDel>0.210</twTotPathDel><twClkSkew dest = "0.341" src = "0.272">-0.069</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_1</twSrc><twDest BELType='RAM'>Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twSrcClk><twPathDel><twSite>SLICE_X35Y48.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext&lt;1&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y19.ADDRARDADDR4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.252</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X2Y19.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.252</twRouteDel><twTotDel>0.210</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>-20.0</twPctLog><twPctRoute>120.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point lpms1_l/Mshreg_delay_line_211 (SLICE_X46Y19.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.147</twSlack><twSrc BELType="FF">Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_8</twSrc><twDest BELType="FF">lpms1_l/Mshreg_delay_line_211</twDest><twTotPathDel>0.160</twTotPathDel><twClkSkew dest = "0.077" src = "0.064">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_8</twSrc><twDest BELType='FF'>lpms1_l/Mshreg_delay_line_211</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twSrcClk><twPathDel><twSite>SLICE_X47Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out&lt;11&gt;</twComp><twBEL>Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y19.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y19.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>lpms1_l/delay_line&lt;214&gt;</twComp><twBEL>lpms1_l/Mshreg_delay_line_211</twBEL></twPathDel><twLogDel>0.039</twLogDel><twRouteDel>0.121</twRouteDel><twTotDel>0.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;i_clocking/clkout0&quot; derived from
 NET &quot;i_clocking/clkin1&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 2.08 to 20.833 nS  
</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA" slack="18.871" period="20.833" constraintValue="20.833" deviceLimit="1.962" freqLimit="509.684" physResource="Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT/CLKARDCLK" logResource="Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram_address[9]_GND_46_o_wide_mux_0_OUT/CLKARDCLK" locationPin="RAMB18_X2Y19.CLKARDCLK" clockNet="clk_48"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="19.241" period="20.833" constraintValue="20.833" deviceLimit="1.592" freqLimit="628.141" physResource="i_clocking/clkout1_buf/I0" logResource="i_clocking/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="i_clocking/clkout0"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tockper" slack="19.570" period="20.833" constraintValue="20.833" deviceLimit="1.263" freqLimit="791.766" physResource="Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out/CLK" logResource="Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out/CK" locationPin="OLOGIC_X0Y25.CLK" clockNet="clk_48"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;i_clocking/clkfbout&quot; derived from  NET &quot;i_clocking/clkin1&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 25 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.592</twMinPer></twConstHead><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;i_clocking/clkfbout&quot; derived from
 NET &quot;i_clocking/clkin1&quot; PERIOD = 10 ns HIGH 50%;
 multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 25 nS 
</twPinLimitBanner><twPinLimit anchorID="41" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="48.408" period="50.000" constraintValue="50.000" deviceLimit="1.592" freqLimit="628.141" physResource="i_clocking/clkf_buf/I0" logResource="i_clocking/clkf_buf/I0" locationPin="BUFGCTRL_X0Y0.I0" clockNet="i_clocking/clkfbout"/><twPinLimit anchorID="42" type="MINPERIOD" name="Tmmcmper_CLKFBOUT(Foutmax)" slack="48.751" period="50.000" constraintValue="50.000" deviceLimit="1.249" freqLimit="800.641" physResource="i_clocking/mmcm_adv_inst/CLKFBOUT" logResource="i_clocking/mmcm_adv_inst/CLKFBOUT" locationPin="MMCME2_ADV_X0Y0.CLKFBOUT" clockNet="i_clocking/clkfbout"/><twPinLimit anchorID="43" type="MAXPERIOD" name="Tmmcmper_CLKFBOUT(Foutmin)" slack="163.360" period="50.000" constraintValue="50.000" deviceLimit="213.360" freqLimit="4.687" physResource="i_clocking/mmcm_adv_inst/CLKFBOUT" logResource="i_clocking/mmcm_adv_inst/CLKFBOUT" locationPin="MMCME2_ADV_X0Y0.CLKFBOUT" clockNet="i_clocking/clkfbout"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="44"><twConstRollup name="i_clocking/clkin1" fullName="NET &quot;i_clocking/clkin1&quot; PERIOD = 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="3.243" errors="0" errorRollup="0" items="0" itemsRollup="26534"/><twConstRollup name="i_clocking/clkout0" fullName="PERIOD analysis for net &quot;i_clocking/clkout0&quot; derived from  NET &quot;i_clocking/clkin1&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 2.08 to 20.833 nS   " type="child" depth="1" requirement="20.833" prefType="period" actual="6.756" actualRollup="N/A" errors="0" errorRollup="0" items="26534" itemsRollup="0"/><twConstRollup name="i_clocking/clkfbout" fullName="PERIOD analysis for net &quot;i_clocking/clkfbout&quot; derived from  NET &quot;i_clocking/clkin1&quot; PERIOD = 10 ns HIGH 50%;  multiplied by 5.00 to 50 nS and duty cycle corrected to HIGH 25 nS  " type="child" depth="1" requirement="50.000" prefType="period" actual="1.592" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="45">0</twUnmetConstCnt><twDataSheet anchorID="46" twNameLen="15"><twClk2SUList anchorID="47" twDestWidth="7"><twDest>clk_100</twDest><twClk2SU><twSrc>clk_100</twSrc><twRiseRise>6.756</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="48"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>26534</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>2832</twConnCnt></twConstCov><twStats anchorID="49"><twMinPer>6.756</twMinPer><twFootnote number="1" /><twMaxFreq>148.017</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Feb 18 17:07:24 2015 </twTimestamp></twFoot><twClientInfo anchorID="50"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 406 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
