Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Thu Oct 29 08:54:41 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file DCT_control_sets_placed.rpt
| Design       : DCT
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     6 |
| Minimum Number of register sites lost to control set restrictions |    18 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              15 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------+---------------------------------------------------+------------------+----------------+
| Clock Signal |                   Enable Signal                  |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------+---------------------------------------------------+------------------+----------------+
|  ap_clk      |                                                  |                                                   |                1 |              3 |
|  ap_clk      | DCT_Loop_1_proc_U0/count_1_i_i_reg_690           |                                                   |                1 |              4 |
|  ap_clk      | DCT_Loop_1_proc_U0/ap_sig_bdd_40                 |                                                   |                1 |              4 |
|  ap_clk      | DCT_Loop_1_proc_U0/Y_write                       | DCT_Loop_1_proc_U0/p_12_rec_i_i_reg_58[3]_i_1_n_0 |                1 |              4 |
|  ap_clk      | DCT_Loop_1_proc_U0/count_1_i_i_reg_69[6]_i_1_n_0 |                                                   |                2 |              7 |
|  ap_clk      | DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_460          | DCT_Loop_1_proc_U0/p_01_i_idx_i_reg_46_0          |                2 |              8 |
+--------------+--------------------------------------------------+---------------------------------------------------+------------------+----------------+


