// Seed: 1827984180
module module_0 (
    output uwire id_0,
    output wand  id_1,
    output wire  id_2,
    output tri0  id_3,
    input  wor   id_4,
    input  wor   id_5,
    input  tri   id_6,
    input  wand  id_7,
    input  tri0  id_8,
    input  wor   id_9
    , id_12,
    input  uwire id_10
);
  wire id_13;
  assign id_12 = 1 < -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1
    , id_7,
    input supply0 id_2,
    output logic id_3,
    input wor id_4,
    output tri0 id_5
);
  assign id_1 = -1 ^ -1;
  logic [-1 : 1] id_8 = 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_1,
      id_0,
      id_4,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0
  );
  always @(*) id_3 <= #1 -1;
endmodule
