TRACE::2023-12-26.23:02:27::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:27::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:27::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:27::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:27::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-12-26.23:02:28::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-12-26.23:02:28::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper"
		}]
}
TRACE::2023-12-26.23:02:28::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-12-26.23:02:28::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-26.23:02:28::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-12-26.23:02:28::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:28::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:28::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:28::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:28::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2023-12-26.23:02:28::SCWPlatform::Generating the sources  .
TRACE::2023-12-26.23:02:28::SCWBDomain::Generating boot domain sources.
TRACE::2023-12-26.23:02:28::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:28::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:28::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:28::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:28::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-26.23:02:28::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:28::SCWMssOS::mss does not exists at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:28::SCWMssOS::Creating sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:28::SCWMssOS::Adding the swdes entry, created swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:28::SCWMssOS::updating the scw layer changes to swdes at   E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:28::SCWMssOS::Writing mss at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:28::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-12-26.23:02:28::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-12-26.23:02:28::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-12-26.23:02:28::SCWBDomain::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-12-26.23:02:33::SCWPlatform::Generating sources Done.
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-12-26.23:02:33::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-12-26.23:02:33::SCWMssOS::updating the scw layer about changes
TRACE::2023-12-26.23:02:33::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-26.23:02:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWDomain::checking for install qemu data   : 
TRACE::2023-12-26.23:02:33::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-12-26.23:02:33::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::mss does not exists at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Creating sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Adding the swdes entry, created swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::updating the scw layer changes to swdes at   E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Writing mss at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-12-26.23:02:33::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-12-26.23:02:33::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-12-26.23:02:33::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-12-26.23:02:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-12-26.23:02:33::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"855df182bf60f59b72f0e9bf3b4affd6",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-26.23:02:33::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2023-12-26.23:02:33::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-26.23:02:33::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2023-12-26.23:02:33::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-12-26.23:02:33::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-12-26.23:02:33::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-12-26.23:02:33::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-12-26.23:02:33::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-12-26.23:02:33::SCWSystem::Not a boot domain 
LOG::2023-12-26.23:02:33::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-12-26.23:02:33::SCWDomain::Generating domain artifcats
TRACE::2023-12-26.23:02:33::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-26.23:02:33::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2023-12-26.23:02:33::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-12-26.23:02:33::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-12-26.23:02:33::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-12-26.23:02:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-12-26.23:02:33::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2023-12-26.23:02:33::SCWMssOS::skipping the bsp build ... 
TRACE::2023-12-26.23:02:33::SCWMssOS::Copying to export directory.
TRACE::2023-12-26.23:02:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-26.23:02:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-12-26.23:02:33::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-12-26.23:02:33::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-12-26.23:02:33::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2023-12-26.23:02:33::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2023-12-26.23:02:33::SCWPlatform::Started preparing the platform 
TRACE::2023-12-26.23:02:33::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2023-12-26.23:02:33::SCWSystem::dir created 
TRACE::2023-12-26.23:02:33::SCWSystem::Writing the bif 
TRACE::2023-12-26.23:02:33::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-26.23:02:33::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-26.23:02:33::SCWPlatform::Completed generating the platform
TRACE::2023-12-26.23:02:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"855df182bf60f59b72f0e9bf3b4affd6",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-26.23:02:34::SCWPlatform::updated the xpfm file.
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:34::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:34::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:34::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"855df182bf60f59b72f0e9bf3b4affd6",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:34::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:34::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:34::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"855df182bf60f59b72f0e9bf3b4affd6",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-12-26.23:02:34::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2023-12-26.23:02:34::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-26.23:02:34::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2023-12-26.23:02:34::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-12-26.23:02:34::SCWDomain::Generating domain artifcats
TRACE::2023-12-26.23:02:34::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-26.23:02:34::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2023-12-26.23:02:34::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-12-26.23:02:34::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-12-26.23:02:34::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-12-26.23:02:34::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-12-26.23:02:34::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2023-12-26.23:02:34::SCWMssOS::skipping the bsp build ... 
TRACE::2023-12-26.23:02:34::SCWMssOS::Copying to export directory.
TRACE::2023-12-26.23:02:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-26.23:02:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-12-26.23:02:34::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-12-26.23:02:34::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-12-26.23:02:34::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2023-12-26.23:02:34::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2023-12-26.23:02:34::SCWPlatform::Started preparing the platform 
TRACE::2023-12-26.23:02:34::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2023-12-26.23:02:34::SCWSystem::dir created 
TRACE::2023-12-26.23:02:34::SCWSystem::Writing the bif 
TRACE::2023-12-26.23:02:34::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-26.23:02:34::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-26.23:02:34::SCWPlatform::Completed generating the platform
TRACE::2023-12-26.23:02:34::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:34::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:34::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:02:34::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:02:34::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:02:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:02:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:02:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:02:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:02:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:02:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:02:34::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"855df182bf60f59b72f0e9bf3b4affd6",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-26.23:02:34::SCWPlatform::updated the xpfm file.
LOG::2023-12-26.23:03:21::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2023-12-26.23:03:21::SCWPlatform::Sanity checking of platform is completed
LOG::2023-12-26.23:03:21::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2023-12-26.23:03:21::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-12-26.23:03:21::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-12-26.23:03:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-12-26.23:03:21::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-12-26.23:03:21::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:21::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:21::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:21::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:21::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:21::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:21::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:21::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:21::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:21::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:21::SCWBDomain::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-12-26.23:03:21::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-12-26.23:03:21::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-12-26.23:03:21::SCWBDomain::System Command Ran  E:&  cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2023-12-26.23:03:21::SCWBDomain::make: Entering directory 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-12-26.23:03:21::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-12-26.23:03:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2023-12-26.23:03:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-12-26.23:03:21::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-12-26.23:03:21::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:22::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:22::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:22::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-12-26.23:03:22::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-12-26.23:03:22::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-12-26.23:03:22::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-12-26.23:03:22::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:22::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:22::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:22::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:22::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:22::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:22::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-12-26.23:03:22::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-12-26.23:03:22::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:22::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:22::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:22::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:22::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:22::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2023-12-26.23:03:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-12-26.23:03:22::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-12-26.23:03:22::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:23::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:23::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-12-26.23:03:23::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-12-26.23:03:23::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-12-26.23:03:23::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:23::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:23::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:23::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:23::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-12-26.23:03:23::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-12-26.23:03:23::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-12-26.23:03:23::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-12-26.23:03:23::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:23::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:23::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:23::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:23::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2023-12-26.23:03:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:23::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:23::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:23::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:24::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-12-26.23:03:24::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-12-26.23:03:24::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:24::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:24::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:24::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-12-26.23:03:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-12-26.23:03:24::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:24::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:24::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:24::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:24::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:24::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:24::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:24::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:24::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-12-26.23:03:24::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-12-26.23:03:24::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:24::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:24::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-12-26.23:03:24::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-12-26.23:03:24::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-12-26.23:03:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-12-26.23:03:24::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-12-26.23:03:24::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-12-26.23:03:24::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:24::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:24::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-12-26.23:03:24::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-12-26.23:03:24::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2023-12-26.23:03:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-12-26.23:03:24::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-12-26.23:03:24::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:25::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:25::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:25::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-12-26.23:03:25::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-12-26.23:03:25::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:25::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:25::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:25::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-12-26.23:03:25::SCWBDomain::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-12-26.23:03:25::SCWBDomain::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:25::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2023-12-26.23:03:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:25::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:27::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-12-26.23:03:27::SCWBDomain::make --no-print-directory archive

TRACE::2023-12-26.23:03:27::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-12-26.23:03:27::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-12-26.23:03:27::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-12-26.23:03:27::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-12-26.23:03:27::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-12-26.23:03:27::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-12-26.23:03:27::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-12-26.23:03:27::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-12-26.23:03:27::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2023-12-26.23:03:27::SCWBDomain::_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortex
TRACE::2023-12-26.23:03:27::SCWBDomain::a9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_
TRACE::2023-12-26.23:03:27::SCWBDomain::0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_corte
TRACE::2023-12-26.23:03:27::SCWBDomain::xa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-12-26.23:03:27::SCWBDomain:: ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_se
TRACE::2023-12-26.23:03:27::SCWBDomain::lftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps
TRACE::2023-12-26.23:03:27::SCWBDomain::_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpi
TRACE::2023-12-26.23:03:27::SCWBDomain::o_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/x
TRACE::2023-12-26.23:03:27::SCWBDomain::gpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2023-12-26.23:03:27::SCWBDomain::l_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cort
TRACE::2023-12-26.23:03:27::SCWBDomain::exa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2023-12-26.23:03:27::SCWBDomain::s7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_test
TRACE::2023-12-26.23:03:27::SCWBDomain::mem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/
TRACE::2023-12-26.23:03:27::SCWBDomain::xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib
TRACE::2023-12-26.23:03:27::SCWBDomain::/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortex
TRACE::2023-12-26.23:03:27::SCWBDomain::a9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2023-12-26.23:03:27::SCWBDomain::o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_s
TRACE::2023-12-26.23:03:27::SCWBDomain::elftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdp
TRACE::2023-12-26.23:03:27::SCWBDomain::s_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xt
TRACE::2023-12-26.23:03:27::SCWBDomain::ime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_
TRACE::2023-12-26.23:03:27::SCWBDomain::intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortex
TRACE::2023-12-26.23:03:27::SCWBDomain::a9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/li
TRACE::2023-12-26.23:03:27::SCWBDomain::b/xvtc_sinit.o

TRACE::2023-12-26.23:03:27::SCWBDomain::'Finished building libraries'

TRACE::2023-12-26.23:03:27::SCWBDomain::make: Leaving directory 'E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-12-26.23:03:27::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-12-26.23:03:27::SCWBDomain::exa9_0/include -I.

TRACE::2023-12-26.23:03:27::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-12-26.23:03:27::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-12-26.23:03:27::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-12-26.23:03:27::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-12-26.23:03:27::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-12-26.23:03:27::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-12-26.23:03:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-12-26.23:03:28::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-12-26.23:03:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-12-26.23:03:28::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-12-26.23:03:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-12-26.23:03:28::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-12-26.23:03:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-12-26.23:03:28::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-12-26.23:03:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-12-26.23:03:28::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-12-26.23:03:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-12-26.23:03:28::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-12-26.23:03:28::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-12-26.23:03:28::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-12-26.23:03:29::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-12-26.23:03:29::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-12-26.23:03:29::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2023-12-26.23:03:29::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2023-12-26.23:03:29::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2023-12-26.23:03:29::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lzynq_fsbl_bsp
TRACE::2023-12-26.23:03:29::SCWBDomain::/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2023-12-26.23:03:30::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2023-12-26.23:03:30::SCWSystem::Not a boot domain 
LOG::2023-12-26.23:03:30::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2023-12-26.23:03:30::SCWDomain::Generating domain artifcats
TRACE::2023-12-26.23:03:30::SCWMssOS::Generating standalone artifcats
TRACE::2023-12-26.23:03:30::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2023-12-26.23:03:30::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2023-12-26.23:03:30::SCWMssOS:: Copying the user libraries. 
TRACE::2023-12-26.23:03:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:30::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:30::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:30::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:30::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2023-12-26.23:03:30::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:30::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-12-26.23:03:30::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-12-26.23:03:30::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2023-12-26.23:03:30::SCWMssOS::doing bsp build ... 
TRACE::2023-12-26.23:03:30::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2023-12-26.23:03:30::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-12-26.23:03:30::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-12-26.23:03:30::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-12-26.23:03:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-12-26.23:03:30::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:30::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-12-26.23:03:30::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-12-26.23:03:30::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-12-26.23:03:30::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-12-26.23:03:30::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-12-26.23:03:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-12-26.23:03:30::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:30::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-12-26.23:03:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-12-26.23:03:30::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:30::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-12-26.23:03:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-12-26.23:03:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-12-26.23:03:30::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-12-26.23:03:30::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:30::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-12-26.23:03:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-12-26.23:03:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-12-26.23:03:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-12-26.23:03:30::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-12-26.23:03:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-12-26.23:03:30::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-12-26.23:03:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-12-26.23:03:31::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-12-26.23:03:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-12-26.23:03:31::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-12-26.23:03:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-12-26.23:03:31::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-12-26.23:03:31::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-12-26.23:03:31::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-12-26.23:03:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-12-26.23:03:31::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-12-26.23:03:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-12-26.23:03:31::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2023-12-26.23:03:31::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2023-12-26.23:03:31::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2023-12-26.23:03:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-12-26.23:03:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-12-26.23:03:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-12-26.23:03:33::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-12-26.23:03:33::SCWMssOS::make --no-print-directory archive

TRACE::2023-12-26.23:03:33::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2023-12-26.23:03:33::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2023-12-26.23:03:33::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2023-12-26.23:03:33::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2023-12-26.23:03:33::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2023-12-26.23:03:33::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2023-12-26.23:03:33::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2023-12-26.23:03:33::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2023-12-26.23:03:33::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2023-12-26.23:03:33::SCWMssOS::_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortex
TRACE::2023-12-26.23:03:33::SCWMssOS::a9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_
TRACE::2023-12-26.23:03:33::SCWMssOS::0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_corte
TRACE::2023-12-26.23:03:33::SCWMssOS::xa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2023-12-26.23:03:33::SCWMssOS:: ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_se
TRACE::2023-12-26.23:03:33::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps
TRACE::2023-12-26.23:03:33::SCWMssOS::_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpi
TRACE::2023-12-26.23:03:33::SCWMssOS::o_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/x
TRACE::2023-12-26.23:03:33::SCWMssOS::gpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2023-12-26.23:03:33::SCWMssOS::l_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cort
TRACE::2023-12-26.23:03:33::SCWMssOS::exa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2023-12-26.23:03:33::SCWMssOS::s7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_test
TRACE::2023-12-26.23:03:33::SCWMssOS::mem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/
TRACE::2023-12-26.23:03:33::SCWMssOS::xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib
TRACE::2023-12-26.23:03:33::SCWMssOS::/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortex
TRACE::2023-12-26.23:03:33::SCWMssOS::a9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2023-12-26.23:03:33::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_s
TRACE::2023-12-26.23:03:33::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdp
TRACE::2023-12-26.23:03:33::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xt
TRACE::2023-12-26.23:03:33::SCWMssOS::ime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_
TRACE::2023-12-26.23:03:33::SCWMssOS::intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortex
TRACE::2023-12-26.23:03:33::SCWMssOS::a9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/li
TRACE::2023-12-26.23:03:33::SCWMssOS::b/xvtc_sinit.o

TRACE::2023-12-26.23:03:33::SCWMssOS::'Finished building libraries'

TRACE::2023-12-26.23:03:33::SCWMssOS::Copying to export directory.
TRACE::2023-12-26.23:03:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-12-26.23:03:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-12-26.23:03:33::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2023-12-26.23:03:33::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2023-12-26.23:03:33::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2023-12-26.23:03:33::SCWPlatform::Started preparing the platform 
TRACE::2023-12-26.23:03:33::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2023-12-26.23:03:33::SCWSystem::dir created 
TRACE::2023-12-26.23:03:33::SCWSystem::Writing the bif 
TRACE::2023-12-26.23:03:33::SCWPlatform::Started writing the spfm file 
TRACE::2023-12-26.23:03:33::SCWPlatform::Started writing the xpfm file 
TRACE::2023-12-26.23:03:33::SCWPlatform::Completed generating the platform
TRACE::2023-12-26.23:03:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:03:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:03:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:03:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-12-26.23:03:33::SCWMssOS::Completed writemss as part of save.
TRACE::2023-12-26.23:03:33::SCWMssOS::Commit changes completed.
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:33::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"855df182bf60f59b72f0e9bf3b4affd6",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-12-26.23:03:33::SCWPlatform::updated the xpfm file.
TRACE::2023-12-26.23:03:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2023-12-26.23:03:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2023-12-26.23:03:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-12-26.23:03:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2023-12-26.23:03:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2023-12-26.23:03:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-12-26.23:03:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-12-26.23:03:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-12-26.23:03:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:53::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:53::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:53::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:53::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:53::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-02.19:56:54::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-02.19:56:54::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-02.19:56:54::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-02.19:56:54::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-02.19:56:54::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:54::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:54::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:54::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:54::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:54::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:54::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-02.19:56:54::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-02.19:56:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.19:56:54::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:54::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:54::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:56:54::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:54::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:54::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:56:54::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-02.19:56:54::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.19:56:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.19:56:54::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:56:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-02.19:56:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:54::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:54::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:56:54::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWReader::No isolation master present  
TRACE::2024-01-02.19:56:54::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-02.19:56:54::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-02.19:56:54::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:54::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:54::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:54::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:54::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:56:54::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.19:56:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.19:56:54::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.19:56:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.19:56:54::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:56:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-02.19:56:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:54::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:54::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:54::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:56:54::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:54::SCWReader::No isolation master present  
TRACE::2024-01-02.19:56:56::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:56::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:56::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:56::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:56::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:56::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:56::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:56::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:56::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:56:56::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:56::SCWMssOS::In reload Mss file.
TRACE::2024-01-02.19:56:56::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:56::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:56::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:56::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:56::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:56::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:56::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:56::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:56::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:56:56::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:56::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:56::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:56::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.19:56:56::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.19:56:56::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:56::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.19:56:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.19:56:56::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:56:56::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:56::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:56::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:56::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:56::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:56::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:56::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:56::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:56::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:56:56::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:56::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:56:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:56:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:56:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:56:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:56:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:56:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:56:57::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:57::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:57::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:56:57::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.19:56:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.19:56:57::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:00::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:00::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:00::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:00::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:00::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:00::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:00::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:00::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:00::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:00::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:00::SCWMssOS::Adding Library:  xilffs:5.1
TRACE::2024-01-02.19:57:00::SCWMssOS::Added Library:  xilffs
TRACE::2024-01-02.19:57:00::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:00::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:00::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:00::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:00::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:00::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:00::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:00::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:00::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:00::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:31::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:31::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:31::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:31::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:31::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:31::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:31::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:31::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:31::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:31::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:31::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:31::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:31::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:31::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:31::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:31::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:31::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:31::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:31::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:31::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:31::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:31::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:31::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:31::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:31::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:31::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:31::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:31::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:31::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:31::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:31::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:31::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:31::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:31::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:31::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:31::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:31::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:31::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:31::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:31::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:31::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:31::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.19:57:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.19:57:33::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:57:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.19:57:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.19:57:33::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"855df182bf60f59b72f0e9bf3b4affd6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-01-02.19:57:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.19:57:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.19:57:33::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::In reload Mss file.
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:33::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.19:57:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.19:57:33::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.19:57:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.19:57:33::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:33::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.19:57:33::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.19:57:33::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:33::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-02.19:57:33::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2024-01-02.19:57:34::SCWMssOS::Removing file E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp\system_0.mss
LOG::2024-01-02.19:57:39::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-02.19:57:39::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-02.19:57:39::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-02.19:57:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-02.19:57:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-02.19:57:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-02.19:57:39::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-02.19:57:39::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-02.19:57:39::SCWSystem::Not a boot domain 
LOG::2024-01-02.19:57:39::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-02.19:57:39::SCWDomain::Generating domain artifcats
TRACE::2024-01-02.19:57:39::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-02.19:57:39::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-02.19:57:39::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-02.19:57:39::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-02.19:57:39::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:39::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:39::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:39::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:39::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:39::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:39::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:39::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:39::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:39::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:39::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:39::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:39::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.19:57:39::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.19:57:39::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:39::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-02.19:57:39::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-01-02.19:57:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-01-02.19:57:39::SCWDomain::Building the domain :  standalone_ps7_cortexa9_0
TRACE::2024-01-02.19:57:39::SCWMssOS::doing bsp build ... 
TRACE::2024-01-02.19:57:39::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-02.19:57:39::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-02.19:57:39::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-02.19:57:39::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-02.19:57:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-02.19:57:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-02.19:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-02.19:57:39::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-02.19:57:39::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-02.19:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.19:57:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.19:57:39::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-02.19:57:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-02.19:57:39::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-02.19:57:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-02.19:57:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-02.19:57:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-02.19:57:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-02.19:57:39::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-02.19:57:39::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-02.19:57:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-02.19:57:40::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-02.19:57:40::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.19:57:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.19:57:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.19:57:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.19:57:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.19:57:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.19:57:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.19:57:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.19:57:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.19:57:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.19:57:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-02.19:57:40::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-02.19:57:40::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.19:57:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.19:57:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.19:57:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.19:57:40::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-02.19:57:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-02.19:57:40::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-02.19:57:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-02.19:57:40::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.19:57:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.19:57:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.19:57:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.19:57:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.19:57:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.19:57:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.19:57:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.19:57:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-02.19:57:40::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-02.19:57:40::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.19:57:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.19:57:40::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-02.19:57:40::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-02.19:57:40::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-02.19:57:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-02.19:57:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-02.19:57:40::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-02.19:57:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-02.19:57:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-02.19:57:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-02.19:57:41::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-02.19:57:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.19:57:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.19:57:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-02.19:57:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-02.19:57:41::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-02.19:57:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-02.19:57:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-02.19:57:41::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-02.19:57:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.19:57:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.19:57:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-02.19:57:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.19:57:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.19:57:41::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-02.19:57:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.19:57:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.19:57:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-02.19:57:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-02.19:57:41::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-02.19:57:41::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-02.19:57:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-02.19:57:41::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-02.19:57:41::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-02.19:57:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.19:57:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.19:57:42::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-02.19:57:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-02.19:57:42::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-02.19:57:42::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-02.19:57:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.19:57:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.19:57:42::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-02.19:57:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.19:57:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.19:57:42::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:57:44::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-02.19:57:44::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-02.19:57:44::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-01-02.19:57:44::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-01-02.19:57:44::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-01-02.19:57:44::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-01-02.19:57:44::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-01-02.19:57:44::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-01-02.19:57:44::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-01-02.19:57:44::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-01-02.19:57:44::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2024-01-02.19:57:44::SCWMssOS::_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortex
TRACE::2024-01-02.19:57:44::SCWMssOS::a9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_
TRACE::2024-01-02.19:57:44::SCWMssOS::0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_corte
TRACE::2024-01-02.19:57:44::SCWMssOS::xa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2024-01-02.19:57:44::SCWMssOS:: ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_se
TRACE::2024-01-02.19:57:44::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps
TRACE::2024-01-02.19:57:44::SCWMssOS::_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpi
TRACE::2024-01-02.19:57:44::SCWMssOS::o_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/x
TRACE::2024-01-02.19:57:44::SCWMssOS::gpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2024-01-02.19:57:44::SCWMssOS::l_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cort
TRACE::2024-01-02.19:57:44::SCWMssOS::exa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2024-01-02.19:57:44::SCWMssOS::s7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_test
TRACE::2024-01-02.19:57:44::SCWMssOS::mem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/
TRACE::2024-01-02.19:57:44::SCWMssOS::xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib
TRACE::2024-01-02.19:57:44::SCWMssOS::/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortex
TRACE::2024-01-02.19:57:44::SCWMssOS::a9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2024-01-02.19:57:44::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_s
TRACE::2024-01-02.19:57:44::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdp
TRACE::2024-01-02.19:57:44::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xt
TRACE::2024-01-02.19:57:44::SCWMssOS::ime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_
TRACE::2024-01-02.19:57:44::SCWMssOS::intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortex
TRACE::2024-01-02.19:57:44::SCWMssOS::a9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/li
TRACE::2024-01-02.19:57:44::SCWMssOS::b/xvtc_sinit.o

TRACE::2024-01-02.19:57:44::SCWMssOS::'Finished building libraries'

TRACE::2024-01-02.19:57:44::SCWMssOS::Copying to export directory.
TRACE::2024-01-02.19:57:44::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-02.19:57:44::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-02.19:57:44::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-02.19:57:44::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-02.19:57:44::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-02.19:57:44::SCWPlatform::Started preparing the platform 
TRACE::2024-01-02.19:57:44::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-02.19:57:44::SCWSystem::dir created 
TRACE::2024-01-02.19:57:44::SCWSystem::Writing the bif 
TRACE::2024-01-02.19:57:44::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-02.19:57:44::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-02.19:57:44::SCWPlatform::Completed generating the platform
TRACE::2024-01-02.19:57:44::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:57:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.19:57:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.19:57:44::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:57:44::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.19:57:44::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.19:57:44::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:57:44::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:44::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:44::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:44::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:44::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:44::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:44::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:44::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:57:44::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:44::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:57:44::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:44::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:44::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:44::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:44::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:44::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:44::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:44::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:44::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:44::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:44::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f29",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"15c8698dad99d2cf5b14d230e606002e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-02.19:57:44::SCWPlatform::updated the xpfm file.
TRACE::2024-01-02.19:57:44::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:44::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:44::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:44::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:57:44::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:57:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:57:44::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:57:44::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:57:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:57:44::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:57:44::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:57:44::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:37::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:37::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:37::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-02.19:58:37::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:39::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-02.19:58:39::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:39::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:39::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:58:39::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:39::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:39::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:39::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:58:39::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:39::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:39::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:39::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:39::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-02.19:58:39::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:39::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-02.19:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:39::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-02.19:58:39::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:39::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:39::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:58:39::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:39::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:39::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:39::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-02.19:58:39::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-02.19:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:39::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:39::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:39::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:39::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-02.19:58:39::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:39::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-02.19:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:39::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.19:58:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.19:58:39::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:58:39::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-02.19:58:39::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:39::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.19:58:39::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.19:58:39::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:58:39::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-02.19:58:39::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:39::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:39::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:39::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-02.19:58:40::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_2
TRACE::2024-01-02.19:58:40::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-02.19:58:40::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:40::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:58:40::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:40::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.19:58:40::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:40::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:58:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-02.19:58:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-02.19:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-02.19:58:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-02.19:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:40::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f291",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"15c8698dad99d2cf5b14d230e606002e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-01-02.19:58:41::SCWPlatform::Clearing the existing platform
TRACE::2024-01-02.19:58:41::SCWSystem::Clearing the existing sysconfig
TRACE::2024-01-02.19:58:41::SCWBDomain::clearing the fsbl build
TRACE::2024-01-02.19:58:41::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:41::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:41::SCWSystem::Clearing the domains completed.
TRACE::2024-01-02.19:58:41::SCWPlatform::Clearing the opened hw db.
TRACE::2024-01-02.19:58:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:41::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:41::SCWPlatform::Removing the HwDB with name E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:41::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-02.19:58:42::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-02.19:58:42::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-02.19:58:42::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-02.19:58:42::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:42::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:42::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:42::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:42::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:42::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:42::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-02.19:58:42::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-02.19:58:42::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.19:58:42::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:42::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:42::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:42::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:42::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:42::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:42::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-02.19:58:42::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.19:58:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.19:58:42::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:58:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-02.19:58:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:42::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:42::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:42::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWReader::No isolation master present  
TRACE::2024-01-02.19:58:42::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-02.19:58:42::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-02.19:58:42::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:42::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:42::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:42::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:42::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:42::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.19:58:42::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.19:58:42::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:42::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:42::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:42::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:42::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:42::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:42::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:42::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:42::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:42::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.19:58:42::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.19:58:42::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:58:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-02.19:58:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:42::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:42::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-02.19:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:42::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:42::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:42::SCWReader::No isolation master present  
LOG::2024-01-02.19:58:47::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-02.19:58:47::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-02.19:58:47::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-02.19:58:47::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-02.19:58:47::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-02.19:58:47::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-02.19:58:47::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-02.19:58:47::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-02.19:58:47::SCWSystem::Not a boot domain 
LOG::2024-01-02.19:58:47::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-02.19:58:47::SCWDomain::Generating domain artifcats
TRACE::2024-01-02.19:58:47::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-02.19:58:47::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-02.19:58:47::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-02.19:58:47::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-02.19:58:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:47::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-02.19:58:47::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2024-01-02.19:58:47::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2024-01-02.19:58:47::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_4
TRACE::2024-01-02.19:58:47::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:47::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:47::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:47::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-02.19:58:47::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:47::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-02.19:58:48::SCWMssOS::doing bsp build ... 
TRACE::2024-01-02.19:58:48::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-02.19:58:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-02.19:58:48::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-02.19:58:48::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-02.19:58:48::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-02.19:58:48::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.19:58:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.19:58:48::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-02.19:58:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-02.19:58:48::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-02.19:58:48::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-02.19:58:48::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-02.19:58:48::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-02.19:58:48::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.19:58:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.19:58:48::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.19:58:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.19:58:48::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.19:58:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.19:58:48::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.19:58:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.19:58:48::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.19:58:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.19:58:48::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-02.19:58:48::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-02.19:58:48::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.19:58:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.19:58:48::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.19:58:48::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.19:58:48::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-02.19:58:48::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-02.19:58:48::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-02.19:58:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-02.19:58:48::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.19:58:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.19:58:48::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.19:58:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.19:58:48::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-02.19:58:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.19:58:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.19:58:48::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-02.19:58:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-02.19:58:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.19:58:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.19:58:49::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-02.19:58:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-02.19:58:49::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-02.19:58:49::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.19:58:49::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.19:58:49::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-02.19:58:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-02.19:58:49::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-02.19:58:49::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-02.19:58:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-02.19:58:49::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-02.19:58:49::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-02.19:58:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-02.19:58:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-02.19:58:49::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-02.19:58:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.19:58:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.19:58:49::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-02.19:58:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-02.19:58:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-02.19:58:49::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-02.19:58:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-02.19:58:49::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-02.19:58:49::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-02.19:58:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.19:58:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.19:58:49::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-02.19:58:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.19:58:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.19:58:49::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-02.19:58:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.19:58:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.19:58:49::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-02.19:58:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-02.19:58:49::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-02.19:58:49::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-02.19:58:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-02.19:58:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-02.19:58:49::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-02.19:58:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.19:58:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.19:58:50::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-02.19:58:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-02.19:58:50::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-02.19:58:50::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-02.19:58:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.19:58:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.19:58:50::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-02.19:58:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.19:58:50::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.19:58:50::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.19:58:51::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-02.19:58:51::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-02.19:58:51::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-01-02.19:58:51::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-01-02.19:58:51::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-01-02.19:58:51::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-01-02.19:58:51::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-01-02.19:58:51::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-01-02.19:58:51::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-01-02.19:58:51::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-01-02.19:58:51::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2024-01-02.19:58:51::SCWMssOS::_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortex
TRACE::2024-01-02.19:58:51::SCWMssOS::a9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_
TRACE::2024-01-02.19:58:51::SCWMssOS::0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_corte
TRACE::2024-01-02.19:58:51::SCWMssOS::xa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2024-01-02.19:58:51::SCWMssOS:: ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_se
TRACE::2024-01-02.19:58:51::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps
TRACE::2024-01-02.19:58:51::SCWMssOS::_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpi
TRACE::2024-01-02.19:58:51::SCWMssOS::o_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/x
TRACE::2024-01-02.19:58:51::SCWMssOS::gpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2024-01-02.19:58:51::SCWMssOS::l_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cort
TRACE::2024-01-02.19:58:51::SCWMssOS::exa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2024-01-02.19:58:51::SCWMssOS::s7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_test
TRACE::2024-01-02.19:58:51::SCWMssOS::mem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/
TRACE::2024-01-02.19:58:51::SCWMssOS::xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib
TRACE::2024-01-02.19:58:51::SCWMssOS::/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortex
TRACE::2024-01-02.19:58:51::SCWMssOS::a9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2024-01-02.19:58:51::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_s
TRACE::2024-01-02.19:58:51::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdp
TRACE::2024-01-02.19:58:51::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xt
TRACE::2024-01-02.19:58:51::SCWMssOS::ime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_
TRACE::2024-01-02.19:58:51::SCWMssOS::intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortex
TRACE::2024-01-02.19:58:51::SCWMssOS::a9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/li
TRACE::2024-01-02.19:58:51::SCWMssOS::b/xvtc_sinit.o

TRACE::2024-01-02.19:58:52::SCWMssOS::'Finished building libraries'

TRACE::2024-01-02.19:58:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-02.19:58:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-02.19:58:52::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-02.19:58:52::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-02.19:58:52::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-02.19:58:52::SCWPlatform::Started preparing the platform 
TRACE::2024-01-02.19:58:52::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-02.19:58:52::SCWSystem::dir created 
TRACE::2024-01-02.19:58:52::SCWSystem::Writing the bif 
TRACE::2024-01-02.19:58:52::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-02.19:58:52::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-02.19:58:52::SCWPlatform::Completed generating the platform
TRACE::2024-01-02.19:58:52::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.19:58:52::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.19:58:52::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:58:52::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:52::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.19:58:52::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:52::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.19:58:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-02.19:58:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-02.19:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:52::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:52::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:52::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.19:58:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-02.19:58:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-02.19:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:52::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:52::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:52::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:52::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f291",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"15c8698dad99d2cf5b14d230e606002e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-02.19:58:52::SCWPlatform::updated the xpfm file.
TRACE::2024-01-02.19:58:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.19:58:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.19:58:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.19:58:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-02.19:58:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-02.19:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.19:58:52::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.19:58:52::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.19:58:52::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:55::SCWPlatform::Clearing the existing platform
TRACE::2024-01-02.21:07:55::SCWSystem::Clearing the existing sysconfig
TRACE::2024-01-02.21:07:55::SCWBDomain::clearing the fsbl build
TRACE::2024-01-02.21:07:55::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:07:55::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:55::SCWSystem::Clearing the domains completed.
TRACE::2024-01-02.21:07:55::SCWPlatform::Clearing the opened hw db.
TRACE::2024-01-02.21:07:55::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:55::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:55::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:55::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:55::SCWPlatform::Removing the HwDB with name E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:55::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:55::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:55::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:55::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:55::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-02.21:07:57::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-02.21:07:57::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-02.21:07:57::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-02.21:07:57::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:07:57::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:07:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-02.21:07:57::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-02.21:07:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.21:07:57::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:07:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:07:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:07:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:07:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-02.21:07:57::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.21:07:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.21:07:57::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:07:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-02.21:07:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:07:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:07:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWReader::No isolation master present  
TRACE::2024-01-02.21:07:57::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-02.21:07:57::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-02.21:07:57::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:07:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:07:57::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.21:07:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.21:07:57::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:07:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:07:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:07:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:07:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:07:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:07:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.21:07:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.21:07:57::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:07:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-02.21:07:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:07:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:07:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:07:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:07:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:07:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:07:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:07:57::SCWReader::No isolation master present  
TRACE::2024-01-02.21:08:00::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:00::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:00::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-02.21:08:00::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:03::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-02.21:08:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:08:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:08:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:08:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:08:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:03::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:03::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:03::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-02.21:08:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:03::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-02.21:08:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-02.21:08:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:08:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:08:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-02.21:08:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-02.21:08:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:03::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:03::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:03::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-02.21:08:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:03::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-02.21:08:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:03::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.21:08:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.21:08:03::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:08:03::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-02.21:08:03::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:03::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.21:08:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.21:08:03::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:08:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-02.21:08:03::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-02.21:08:06::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_8
TRACE::2024-01-02.21:08:06::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-02.21:08:06::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:06::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:08:06::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.21:08:06::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:06::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:08:06::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:06::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:06::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:06::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:06::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:06::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_8
TRACE::2024-01-02.21:08:06::SCWPlatform::Opened existing hwdb cpu_test_wrapper_8
TRACE::2024-01-02.21:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:06::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:06::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:06::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:06::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:06::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:06::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:06::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:06::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:06::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_8
TRACE::2024-01-02.21:08:06::SCWPlatform::Opened existing hwdb cpu_test_wrapper_8
TRACE::2024-01-02.21:08:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:06::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:06::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:06::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:06::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f291",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"15c8698dad99d2cf5b14d230e606002e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-02.21:08:14::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-02.21:08:14::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-02.21:08:14::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-02.21:08:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-02.21:08:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-02.21:08:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-02.21:08:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-02.21:08:14::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-02.21:08:14::SCWSystem::Not a boot domain 
LOG::2024-01-02.21:08:14::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-02.21:08:14::SCWDomain::Generating domain artifcats
TRACE::2024-01-02.21:08:14::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-02.21:08:14::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-02.21:08:14::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-02.21:08:14::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-02.21:08:14::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:14::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:14::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:14::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:14::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:14::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_8
TRACE::2024-01-02.21:08:14::SCWPlatform::Opened existing hwdb cpu_test_wrapper_8
TRACE::2024-01-02.21:08:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:14::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:14::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:14::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:14::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-02.21:08:14::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:15::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-02.21:08:15::SCWMssOS::doing bsp build ... 
TRACE::2024-01-02.21:08:15::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-02.21:08:15::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-02.21:08:15::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-02.21:08:15::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-02.21:08:16::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-02.21:08:16::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.21:08:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.21:08:16::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-02.21:08:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-02.21:08:16::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-02.21:08:16::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-02.21:08:16::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-02.21:08:16::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-02.21:08:16::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.21:08:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.21:08:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.21:08:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.21:08:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.21:08:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.21:08:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.21:08:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.21:08:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.21:08:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.21:08:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-02.21:08:16::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-02.21:08:16::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.21:08:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.21:08:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.21:08:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.21:08:16::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-02.21:08:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-02.21:08:16::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-02.21:08:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-02.21:08:16::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.21:08:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.21:08:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.21:08:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.21:08:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.21:08:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.21:08:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.21:08:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.21:08:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-02.21:08:16::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-02.21:08:16::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.21:08:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.21:08:16::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-02.21:08:16::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-02.21:08:16::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-02.21:08:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-02.21:08:16::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-02.21:08:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-02.21:08:16::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.21:08:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.21:08:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-02.21:08:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-02.21:08:16::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-02.21:08:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-02.21:08:16::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.21:08:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.21:08:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-02.21:08:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.21:08:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.21:08:17::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-02.21:08:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.21:08:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.21:08:17::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-02.21:08:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-02.21:08:17::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-02.21:08:17::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-02.21:08:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-02.21:08:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-02.21:08:17::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-02.21:08:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.21:08:17::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.21:08:17::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-02.21:08:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-02.21:08:17::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-02.21:08:17::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-02.21:08:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.21:08:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.21:08:17::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-02.21:08:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.21:08:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.21:08:17::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:08:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-02.21:08:19::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-02.21:08:19::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-01-02.21:08:19::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-01-02.21:08:19::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-01-02.21:08:19::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-01-02.21:08:19::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-01-02.21:08:19::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-01-02.21:08:19::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-01-02.21:08:19::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-01-02.21:08:19::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2024-01-02.21:08:19::SCWMssOS::_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortex
TRACE::2024-01-02.21:08:19::SCWMssOS::a9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_
TRACE::2024-01-02.21:08:19::SCWMssOS::0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_corte
TRACE::2024-01-02.21:08:19::SCWMssOS::xa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2024-01-02.21:08:19::SCWMssOS:: ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_se
TRACE::2024-01-02.21:08:19::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps
TRACE::2024-01-02.21:08:19::SCWMssOS::_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpi
TRACE::2024-01-02.21:08:19::SCWMssOS::o_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/x
TRACE::2024-01-02.21:08:19::SCWMssOS::gpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2024-01-02.21:08:19::SCWMssOS::l_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cort
TRACE::2024-01-02.21:08:19::SCWMssOS::exa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2024-01-02.21:08:19::SCWMssOS::s7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_test
TRACE::2024-01-02.21:08:19::SCWMssOS::mem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/
TRACE::2024-01-02.21:08:19::SCWMssOS::xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib
TRACE::2024-01-02.21:08:19::SCWMssOS::/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortex
TRACE::2024-01-02.21:08:19::SCWMssOS::a9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2024-01-02.21:08:19::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_s
TRACE::2024-01-02.21:08:19::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdp
TRACE::2024-01-02.21:08:19::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xt
TRACE::2024-01-02.21:08:19::SCWMssOS::ime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_
TRACE::2024-01-02.21:08:19::SCWMssOS::intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortex
TRACE::2024-01-02.21:08:19::SCWMssOS::a9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/li
TRACE::2024-01-02.21:08:19::SCWMssOS::b/xvtc_sinit.o

TRACE::2024-01-02.21:08:19::SCWMssOS::'Finished building libraries'

TRACE::2024-01-02.21:08:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-02.21:08:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-02.21:08:19::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-02.21:08:19::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-02.21:08:19::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-02.21:08:19::SCWPlatform::Started preparing the platform 
TRACE::2024-01-02.21:08:19::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-02.21:08:19::SCWSystem::dir created 
TRACE::2024-01-02.21:08:19::SCWSystem::Writing the bif 
TRACE::2024-01-02.21:08:19::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-02.21:08:19::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-02.21:08:19::SCWPlatform::Completed generating the platform
TRACE::2024-01-02.21:08:19::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.21:08:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.21:08:19::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:08:19::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.21:08:19::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:19::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:08:19::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:19::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:19::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_8
TRACE::2024-01-02.21:08:19::SCWPlatform::Opened existing hwdb cpu_test_wrapper_8
TRACE::2024-01-02.21:08:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:19::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:19::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:19::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:19::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:19::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:19::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_8
TRACE::2024-01-02.21:08:19::SCWPlatform::Opened existing hwdb cpu_test_wrapper_8
TRACE::2024-01-02.21:08:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:19::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:19::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:19::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:19::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f291",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"15c8698dad99d2cf5b14d230e606002e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-02.21:08:19::SCWPlatform::updated the xpfm file.
TRACE::2024-01-02.21:08:19::SCWPlatform::Clearing the existing platform
TRACE::2024-01-02.21:08:19::SCWSystem::Clearing the existing sysconfig
TRACE::2024-01-02.21:08:19::SCWBDomain::clearing the fsbl build
TRACE::2024-01-02.21:08:19::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:19::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:19::SCWSystem::Clearing the domains completed.
TRACE::2024-01-02.21:08:19::SCWPlatform::Clearing the opened hw db.
TRACE::2024-01-02.21:08:19::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:19::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:19::SCWPlatform::Removing the HwDB with name E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:19::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-02.21:08:22::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-02.21:08:22::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-02.21:08:22::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-02.21:08:22::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-02.21:08:22::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-02.21:08:22::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.21:08:22::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:22::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:22::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-02.21:08:22::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.21:08:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.21:08:22::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:08:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-02.21:08:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:22::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWReader::No isolation master present  
TRACE::2024-01-02.21:08:22::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-02.21:08:22::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-02.21:08:22::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:22::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.21:08:22::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.21:08:22::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:22::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:22::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:22::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.21:08:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.21:08:22::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:08:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-02.21:08:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-02.21:08:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:22::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:22::SCWReader::No isolation master present  
TRACE::2024-01-02.21:08:25::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:25::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:25::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:25::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-02.21:08:26::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2024-01-02.21:08:26::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2024-01-02.21:08:26::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:26::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Opened existing hwdb cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:26::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::In reload Mss file.
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Opened existing hwdb cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:26::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.21:08:26::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.21:08:26::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Opened existing hwdb cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:26::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Opened existing hwdb cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:26::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Opened existing hwdb cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:26::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.21:08:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.21:08:26::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Opened existing hwdb cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:26::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::In reload Mss file.
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Opened existing hwdb cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:26::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.21:08:26::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.21:08:26::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Opened existing hwdb cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:26::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Opened existing hwdb cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:26::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Opened existing hwdb cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:26::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.21:08:26::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.21:08:26::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Opened existing hwdb cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:26::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:08:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:08:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:08:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Opened existing hwdb cpu_test_wrapper_10
TRACE::2024-01-02.21:08:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:08:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:08:26::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:08:26::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.21:08:26::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.21:08:26::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:54::SCWPlatform::Clearing the existing platform
TRACE::2024-01-02.21:53:54::SCWSystem::Clearing the existing sysconfig
TRACE::2024-01-02.21:53:54::SCWBDomain::clearing the fsbl build
TRACE::2024-01-02.21:53:54::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:53:54::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:54::SCWSystem::Clearing the domains completed.
TRACE::2024-01-02.21:53:54::SCWPlatform::Clearing the opened hw db.
TRACE::2024-01-02.21:53:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:54::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:54::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:54::SCWPlatform::Removing the HwDB with name E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:54::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:54::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:54::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-02.21:53:57::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-02.21:53:57::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-02.21:53:57::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-02.21:53:57::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:53:57::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:53:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-02.21:53:57::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-02.21:53:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.21:53:57::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:53:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:53:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:53:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:53:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-02.21:53:57::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.21:53:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.21:53:57::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:53:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-02.21:53:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:53:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:53:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWReader::No isolation master present  
TRACE::2024-01-02.21:53:57::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-02.21:53:57::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-02.21:53:57::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:53:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:53:57::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.21:53:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-02.21:53:57::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:53:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:53:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:53:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:53:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:53:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:53:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.21:53:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.21:53:57::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:53:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-02.21:53:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:53:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:53:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:53:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:53:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:53:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:53:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:53:57::SCWReader::No isolation master present  
TRACE::2024-01-02.21:54:00::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:00::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:00::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-02.21:54:00::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:54:03::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-02.21:54:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:54:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:54:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:54:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:54:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:54:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:54:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:54:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:54:03::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:54:03::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:54:03::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:54:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-02.21:54:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:54:03::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_14
TRACE::2024-01-02.21:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:54:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-02.21:54:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:54:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:54:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:54:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:54:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:54:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:54:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_13
TRACE::2024-01-02.21:54:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper_13
TRACE::2024-01-02.21:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:54:03::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:03::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:54:03::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-02.21:54:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:54:03::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_14
TRACE::2024-01-02.21:54:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:54:03::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:54:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.21:54:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.21:54:03::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:54:03::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-02.21:54:03::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:54:03::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.21:54:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.21:54:03::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:54:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-02.21:54:03::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:54:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:54:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-02.21:54:06::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_15
TRACE::2024-01-02.21:54:06::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:54:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-02.21:54:06::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:54:06::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:54:06::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.21:54:06::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:06::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:54:06::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:06::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:06::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:06::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:54:06::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:54:06::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_15
TRACE::2024-01-02.21:54:06::SCWPlatform::Opened existing hwdb cpu_test_wrapper_15
TRACE::2024-01-02.21:54:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:54:06::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:54:06::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:54:06::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:54:06::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:06::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:06::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:06::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:54:06::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:54:06::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_15
TRACE::2024-01-02.21:54:06::SCWPlatform::Opened existing hwdb cpu_test_wrapper_15
TRACE::2024-01-02.21:54:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:54:06::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:06::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:54:06::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:06::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f291",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"15c8698dad99d2cf5b14d230e606002e1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-02.21:54:12::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-02.21:54:12::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-02.21:54:12::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-02.21:54:12::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-02.21:54:12::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-02.21:54:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-02.21:54:12::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-02.21:54:12::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-02.21:54:12::SCWSystem::Not a boot domain 
LOG::2024-01-02.21:54:12::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-02.21:54:12::SCWDomain::Generating domain artifcats
TRACE::2024-01-02.21:54:12::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-02.21:54:12::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-02.21:54:12::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-02.21:54:12::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-02.21:54:12::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:12::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:12::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:12::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:54:12::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:54:12::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_15
TRACE::2024-01-02.21:54:12::SCWPlatform::Opened existing hwdb cpu_test_wrapper_15
TRACE::2024-01-02.21:54:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:54:12::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:12::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:54:12::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:12::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-02.21:54:12::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:12::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-02.21:54:13::SCWMssOS::doing bsp build ... 
TRACE::2024-01-02.21:54:13::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-02.21:54:13::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-02.21:54:13::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-02.21:54:13::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-02.21:54:13::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-02.21:54:13::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.21:54:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.21:54:13::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-02.21:54:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-02.21:54:13::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-02.21:54:13::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-02.21:54:13::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-02.21:54:13::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-02.21:54:13::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.21:54:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.21:54:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.21:54:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.21:54:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.21:54:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.21:54:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.21:54:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.21:54:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.21:54:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.21:54:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-02.21:54:13::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-02.21:54:13::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.21:54:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.21:54:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.21:54:13::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.21:54:13::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-02.21:54:13::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-02.21:54:13::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-02.21:54:13::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-02.21:54:13::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-02.21:54:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.21:54:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.21:54:13::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-02.21:54:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.21:54:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.21:54:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-02.21:54:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-02.21:54:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-02.21:54:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-02.21:54:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-02.21:54:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.21:54:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.21:54:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-02.21:54:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-02.21:54:14::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-02.21:54:14::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.21:54:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.21:54:14::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-02.21:54:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-02.21:54:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-02.21:54:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-02.21:54:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-02.21:54:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-02.21:54:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-02.21:54:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-02.21:54:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-02.21:54:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-02.21:54:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-02.21:54:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.21:54:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.21:54:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-02.21:54:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-02.21:54:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-02.21:54:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-02.21:54:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-02.21:54:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-02.21:54:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-02.21:54:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.21:54:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.21:54:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-02.21:54:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-02.21:54:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-02.21:54:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.21:54:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.21:54:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-02.21:54:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-02.21:54:15::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-02.21:54:15::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-02.21:54:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-02.21:54:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-02.21:54:15::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-02.21:54:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-02.21:54:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-02.21:54:15::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-02.21:54:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-02.21:54:15::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-02.21:54:15::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-02.21:54:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.21:54:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.21:54:15::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-02.21:54:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-02.21:54:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-02.21:54:15::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-02.21:54:17::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-02.21:54:17::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-02.21:54:17::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-01-02.21:54:17::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-01-02.21:54:17::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-01-02.21:54:17::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-01-02.21:54:17::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-01-02.21:54:17::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-01-02.21:54:17::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-01-02.21:54:17::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-01-02.21:54:17::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2024-01-02.21:54:17::SCWMssOS::_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortex
TRACE::2024-01-02.21:54:17::SCWMssOS::a9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_
TRACE::2024-01-02.21:54:17::SCWMssOS::0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_corte
TRACE::2024-01-02.21:54:17::SCWMssOS::xa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2024-01-02.21:54:17::SCWMssOS:: ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_se
TRACE::2024-01-02.21:54:17::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps
TRACE::2024-01-02.21:54:17::SCWMssOS::_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpi
TRACE::2024-01-02.21:54:17::SCWMssOS::o_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/x
TRACE::2024-01-02.21:54:17::SCWMssOS::gpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2024-01-02.21:54:17::SCWMssOS::l_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cort
TRACE::2024-01-02.21:54:17::SCWMssOS::exa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2024-01-02.21:54:17::SCWMssOS::s7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_test
TRACE::2024-01-02.21:54:17::SCWMssOS::mem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/
TRACE::2024-01-02.21:54:17::SCWMssOS::xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib
TRACE::2024-01-02.21:54:17::SCWMssOS::/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortex
TRACE::2024-01-02.21:54:17::SCWMssOS::a9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2024-01-02.21:54:17::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_s
TRACE::2024-01-02.21:54:17::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdp
TRACE::2024-01-02.21:54:17::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xt
TRACE::2024-01-02.21:54:17::SCWMssOS::ime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_
TRACE::2024-01-02.21:54:17::SCWMssOS::intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortex
TRACE::2024-01-02.21:54:17::SCWMssOS::a9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/li
TRACE::2024-01-02.21:54:17::SCWMssOS::b/xvtc_sinit.o

TRACE::2024-01-02.21:54:17::SCWMssOS::'Finished building libraries'

TRACE::2024-01-02.21:54:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-02.21:54:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-02.21:54:17::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-02.21:54:17::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-02.21:54:17::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-02.21:54:17::SCWPlatform::Started preparing the platform 
TRACE::2024-01-02.21:54:17::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-02.21:54:17::SCWSystem::dir created 
TRACE::2024-01-02.21:54:17::SCWSystem::Writing the bif 
TRACE::2024-01-02.21:54:17::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-02.21:54:17::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-02.21:54:17::SCWPlatform::Completed generating the platform
TRACE::2024-01-02.21:54:17::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:54:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-02.21:54:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-02.21:54:17::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:54:17::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-02.21:54:17::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:17::SCWMssOS::Commit changes completed.
TRACE::2024-01-02.21:54:17::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:17::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:17::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:17::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:54:17::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:54:17::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_15
TRACE::2024-01-02.21:54:17::SCWPlatform::Opened existing hwdb cpu_test_wrapper_15
TRACE::2024-01-02.21:54:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:54:17::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:54:17::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:54:17::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-02.21:54:17::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:17::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:17::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:17::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:54:17::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:54:17::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_15
TRACE::2024-01-02.21:54:17::SCWPlatform::Opened existing hwdb cpu_test_wrapper_15
TRACE::2024-01-02.21:54:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:54:17::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:17::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:54:17::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:17::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"be9efa3f97c04619daaad3b30be84f291",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"15c8698dad99d2cf5b14d230e606002e",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-02.21:54:17::SCWPlatform::updated the xpfm file.
TRACE::2024-01-02.21:54:17::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:17::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:17::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:17::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-02.21:54:17::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-02.21:54:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-02.21:54:17::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_15
TRACE::2024-01-02.21:54:17::SCWPlatform::Opened existing hwdb cpu_test_wrapper_15
TRACE::2024-01-02.21:54:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-02.21:54:17::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-02.21:54:17::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-02.21:54:17::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:07::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:07::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:07::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:07::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:07::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened new HwDB with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-04.21:40:10::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-04.21:40:10::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-04.21:40:10::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-04.21:40:10::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-04.21:40:10::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:10::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:10::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-04.21:40:10::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-04.21:40:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-04.21:40:10::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.21:40:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-04.21:40:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:10::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWReader::No isolation master present  
TRACE::2024-01-04.21:40:10::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-04.21:40:10::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-04.21:40:10::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:10::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-04.21:40:10::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-04.21:40:10::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:10::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:10::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:10::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-04.21:40:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-04.21:40:10::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.21:40:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-04.21:40:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:10::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:10::SCWReader::No isolation master present  
TRACE::2024-01-04.21:40:13::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:13::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:13::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-04.21:40:13::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:16::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-04.21:40:16::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:16::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:16::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:16::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:16::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:16::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:16::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:16::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:16::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:16::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:16::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:16::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-04.21:40:16::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:16::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-04.21:40:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:16::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-04.21:40:16::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:16::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:16::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:16::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:16::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:16::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:16::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-04.21:40:16::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-04.21:40:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:16::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:16::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:16::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:16::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-04.21:40:16::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:16::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-04.21:40:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:16::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-04.21:40:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-04.21:40:16::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.21:40:16::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-04.21:40:16::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:16::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-04.21:40:16::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-04.21:40:16::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.21:40:16::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-04.21:40:16::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:16::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:16::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-04.21:40:19::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_1
TRACE::2024-01-04.21:40:19::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-04.21:40:19::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:19::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.21:40:19::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-04.21:40:19::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:19::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.21:40:19::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:19::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:19::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:19::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:19::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:19::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-04.21:40:19::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-04.21:40:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:19::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:19::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:19::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:19::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:19::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:19::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:19::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:19::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:19::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-04.21:40:19::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-04.21:40:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:19::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:19::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:19::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:19::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"775fa3b2e857971086cf54527376aff31",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"8e1078d6f3bde4feddce41fc2a3046a11",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-04.21:40:23::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-04.21:40:23::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-04.21:40:23::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-04.21:40:23::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-04.21:40:23::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-04.21:40:23::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-04.21:40:23::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-04.21:40:23::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-04.21:40:23::SCWSystem::Not a boot domain 
LOG::2024-01-04.21:40:23::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-04.21:40:23::SCWDomain::Generating domain artifcats
TRACE::2024-01-04.21:40:23::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-04.21:40:23::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-04.21:40:23::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-04.21:40:23::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-04.21:40:23::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:23::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:23::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:23::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:23::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:23::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-04.21:40:23::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-04.21:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:23::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:23::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:23::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:23::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-04.21:40:23::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:23::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-04.21:40:24::SCWMssOS::doing bsp build ... 
TRACE::2024-01-04.21:40:24::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-04.21:40:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-04.21:40:24::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-04.21:40:24::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-04.21:40:24::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-04.21:40:24::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-04.21:40:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-04.21:40:24::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-04.21:40:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-04.21:40:24::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-04.21:40:24::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-04.21:40:24::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-04.21:40:24::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-04.21:40:24::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-04.21:40:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-04.21:40:24::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-04.21:40:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-04.21:40:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-04.21:40:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-04.21:40:24::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-04.21:40:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-04.21:40:24::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-04.21:40:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-04.21:40:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-04.21:40:24::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-04.21:40:24::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-04.21:40:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-04.21:40:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-04.21:40:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-04.21:40:24::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-04.21:40:24::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-04.21:40:24::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-04.21:40:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-04.21:40:24::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-04.21:40:24::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-04.21:40:24::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-04.21:40:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-04.21:40:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-04.21:40:24::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-04.21:40:24::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-04.21:40:24::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-04.21:40:24::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-04.21:40:24::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-04.21:40:24::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-04.21:40:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-04.21:40:24::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-04.21:40:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-04.21:40:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-04.21:40:25::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-04.21:40:25::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-04.21:40:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-04.21:40:25::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-04.21:40:25::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-04.21:40:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-04.21:40:25::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-04.21:40:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-04.21:40:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-04.21:40:25::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-04.21:40:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-04.21:40:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-04.21:40:25::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-04.21:40:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-04.21:40:25::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-04.21:40:25::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-04.21:40:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-04.21:40:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-04.21:40:25::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-04.21:40:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-04.21:40:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-04.21:40:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-04.21:40:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-04.21:40:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-04.21:40:25::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-04.21:40:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-04.21:40:25::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-04.21:40:25::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-04.21:40:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-04.21:40:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-04.21:40:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-04.21:40:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-04.21:40:26::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-04.21:40:26::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-04.21:40:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-04.21:40:26::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-04.21:40:26::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-04.21:40:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-04.21:40:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-04.21:40:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-04.21:40:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-04.21:40:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-04.21:40:26::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.21:40:28::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-04.21:40:28::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-04.21:40:28::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-01-04.21:40:28::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-01-04.21:40:28::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-01-04.21:40:28::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-01-04.21:40:28::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-01-04.21:40:28::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-01-04.21:40:28::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-01-04.21:40:28::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-01-04.21:40:28::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2024-01-04.21:40:28::SCWMssOS::_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortex
TRACE::2024-01-04.21:40:28::SCWMssOS::a9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_
TRACE::2024-01-04.21:40:28::SCWMssOS::0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_corte
TRACE::2024-01-04.21:40:28::SCWMssOS::xa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2024-01-04.21:40:28::SCWMssOS:: ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_se
TRACE::2024-01-04.21:40:28::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps
TRACE::2024-01-04.21:40:28::SCWMssOS::_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpi
TRACE::2024-01-04.21:40:28::SCWMssOS::o_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/x
TRACE::2024-01-04.21:40:28::SCWMssOS::gpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2024-01-04.21:40:28::SCWMssOS::l_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cort
TRACE::2024-01-04.21:40:28::SCWMssOS::exa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2024-01-04.21:40:28::SCWMssOS::s7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_test
TRACE::2024-01-04.21:40:28::SCWMssOS::mem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/
TRACE::2024-01-04.21:40:28::SCWMssOS::xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib
TRACE::2024-01-04.21:40:28::SCWMssOS::/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortex
TRACE::2024-01-04.21:40:28::SCWMssOS::a9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2024-01-04.21:40:28::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_s
TRACE::2024-01-04.21:40:28::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdp
TRACE::2024-01-04.21:40:28::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xt
TRACE::2024-01-04.21:40:28::SCWMssOS::ime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_
TRACE::2024-01-04.21:40:28::SCWMssOS::intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortex
TRACE::2024-01-04.21:40:28::SCWMssOS::a9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/li
TRACE::2024-01-04.21:40:28::SCWMssOS::b/xvtc_sinit.o

TRACE::2024-01-04.21:40:28::SCWMssOS::'Finished building libraries'

TRACE::2024-01-04.21:40:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-04.21:40:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-04.21:40:28::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-04.21:40:28::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-04.21:40:28::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-04.21:40:28::SCWPlatform::Started preparing the platform 
TRACE::2024-01-04.21:40:28::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-04.21:40:28::SCWSystem::dir created 
TRACE::2024-01-04.21:40:28::SCWSystem::Writing the bif 
TRACE::2024-01-04.21:40:28::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-04.21:40:28::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-04.21:40:28::SCWPlatform::Completed generating the platform
TRACE::2024-01-04.21:40:28::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-04.21:40:28::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-04.21:40:28::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.21:40:28::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:28::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-04.21:40:28::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:28::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.21:40:28::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:28::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:28::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:28::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:28::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:28::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-04.21:40:28::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-04.21:40:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:28::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:28::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:28::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.21:40:28::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:28::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:28::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:28::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:28::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:28::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-04.21:40:28::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-04.21:40:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:28::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:28::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:28::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:28::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"775fa3b2e857971086cf54527376aff31",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"8e1078d6f3bde4feddce41fc2a3046a1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-04.21:40:28::SCWPlatform::updated the xpfm file.
TRACE::2024-01-04.21:40:28::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:28::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:28::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:28::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.21:40:28::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.21:40:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.21:40:28::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-04.21:40:28::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-04.21:40:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.21:40:28::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.21:40:28::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.21:40:28::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:18::SCWPlatform::Clearing the existing platform
TRACE::2024-01-04.22:48:18::SCWSystem::Clearing the existing sysconfig
TRACE::2024-01-04.22:48:18::SCWBDomain::clearing the fsbl build
TRACE::2024-01-04.22:48:18::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:18::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:18::SCWSystem::Clearing the domains completed.
TRACE::2024-01-04.22:48:18::SCWPlatform::Clearing the opened hw db.
TRACE::2024-01-04.22:48:18::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:18::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:18::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:18::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:18::SCWPlatform::Removing the HwDB with name E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:18::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:18::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:18::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:18::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:18::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-04.22:48:21::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-04.22:48:21::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-04.22:48:21::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-04.22:48:21::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-04.22:48:21::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:21::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:21::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:21::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:21::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:21::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:21::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-04.22:48:21::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-04.22:48:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-04.22:48:21::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:21::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:21::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:21::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:21::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:21::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:21::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-04.22:48:21::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-04.22:48:21::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-04.22:48:21::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.22:48:21::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-04.22:48:21::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:21::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:21::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:21::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWReader::No isolation master present  
TRACE::2024-01-04.22:48:21::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-04.22:48:21::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-04.22:48:21::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:21::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:21::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:21::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:21::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:21::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:21::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:21::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-04.22:48:21::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-04.22:48:22::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:22::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:22::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:22::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-04.22:48:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:22::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:22::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:22::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:22::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:22::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-04.22:48:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-04.22:48:22::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.22:48:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-04.22:48:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-04.22:48:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:22::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:22::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:22::SCWReader::No isolation master present  
TRACE::2024-01-04.22:48:24::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:24::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:24::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-04.22:48:24::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:27::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-04.22:48:27::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:27::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:27::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:27::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:27::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:27::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:27::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:27::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:27::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:27::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:27::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:27::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-04.22:48:27::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:27::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-04.22:48:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:27::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-04.22:48:27::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:27::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:27::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:27::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:27::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:27::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:27::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-04.22:48:27::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-04.22:48:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:27::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:27::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:27::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:27::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-04.22:48:27::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:27::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-04.22:48:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:27::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-04.22:48:27::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-04.22:48:27::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.22:48:27::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-04.22:48:27::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:27::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-04.22:48:27::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-04.22:48:27::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.22:48:27::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-04.22:48:27::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:27::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:27::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-04.22:48:30::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_5
TRACE::2024-01-04.22:48:30::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-04.22:48:30::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:30::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.22:48:30::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:30::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-04.22:48:30::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:30::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.22:48:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_5
TRACE::2024-01-04.22:48:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_5
TRACE::2024-01-04.22:48:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:30::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:30::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:30::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_5
TRACE::2024-01-04.22:48:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_5
TRACE::2024-01-04.22:48:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:30::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:30::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:30::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:30::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"775fa3b2e857971086cf54527376aff31",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"8e1078d6f3bde4feddce41fc2a3046a11",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-04.22:48:39::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-04.22:48:39::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-04.22:48:39::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-04.22:48:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-04.22:48:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-04.22:48:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-04.22:48:39::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-04.22:48:39::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-04.22:48:39::SCWSystem::Not a boot domain 
LOG::2024-01-04.22:48:39::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-04.22:48:39::SCWDomain::Generating domain artifcats
TRACE::2024-01-04.22:48:39::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-04.22:48:39::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-04.22:48:39::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-04.22:48:39::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-04.22:48:39::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:39::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:39::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:39::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:39::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:39::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_5
TRACE::2024-01-04.22:48:39::SCWPlatform::Opened existing hwdb cpu_test_wrapper_5
TRACE::2024-01-04.22:48:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:39::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:39::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:39::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:39::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-04.22:48:39::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:39::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-04.22:48:40::SCWMssOS::doing bsp build ... 
TRACE::2024-01-04.22:48:40::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-04.22:48:40::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-04.22:48:40::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-04.22:48:40::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-04.22:48:40::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-04.22:48:40::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-04.22:48:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-04.22:48:40::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-04.22:48:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-04.22:48:40::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-04.22:48:40::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-04.22:48:40::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-04.22:48:40::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-04.22:48:40::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-04.22:48:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-04.22:48:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-04.22:48:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-04.22:48:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-04.22:48:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-04.22:48:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-04.22:48:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-04.22:48:40::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-04.22:48:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-04.22:48:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-04.22:48:40::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-04.22:48:40::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-04.22:48:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-04.22:48:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-04.22:48:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-04.22:48:40::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-04.22:48:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-04.22:48:40::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-04.22:48:40::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-04.22:48:40::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-04.22:48:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-04.22:48:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-04.22:48:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-04.22:48:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-04.22:48:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-04.22:48:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-04.22:48:40::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-04.22:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-04.22:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-04.22:48:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-04.22:48:41::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-04.22:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-04.22:48:41::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-04.22:48:41::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-04.22:48:41::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-04.22:48:41::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-04.22:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-04.22:48:41::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-04.22:48:41::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-04.22:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-04.22:48:41::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-04.22:48:41::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-04.22:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-04.22:48:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-04.22:48:41::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-04.22:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-04.22:48:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-04.22:48:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-04.22:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-04.22:48:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-04.22:48:41::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-04.22:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-04.22:48:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-04.22:48:41::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-04.22:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-04.22:48:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-04.22:48:41::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-04.22:48:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-04.22:48:41::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-04.22:48:41::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-04.22:48:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-04.22:48:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-04.22:48:42::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-04.22:48:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-04.22:48:42::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-04.22:48:42::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-04.22:48:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-04.22:48:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-04.22:48:42::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-04.22:48:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-04.22:48:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-04.22:48:42::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-04.22:48:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-04.22:48:42::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-04.22:48:42::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-04.22:48:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-04.22:48:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-04.22:48:42::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-04.22:48:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-04.22:48:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-04.22:48:43::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-04.22:48:45::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-04.22:48:45::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-04.22:48:45::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-01-04.22:48:45::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-01-04.22:48:45::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-01-04.22:48:45::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-01-04.22:48:45::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-01-04.22:48:45::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-01-04.22:48:45::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-01-04.22:48:45::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-01-04.22:48:45::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2024-01-04.22:48:45::SCWMssOS::_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortex
TRACE::2024-01-04.22:48:45::SCWMssOS::a9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_
TRACE::2024-01-04.22:48:45::SCWMssOS::0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_corte
TRACE::2024-01-04.22:48:45::SCWMssOS::xa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2024-01-04.22:48:45::SCWMssOS:: ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_se
TRACE::2024-01-04.22:48:45::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps
TRACE::2024-01-04.22:48:45::SCWMssOS::_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpi
TRACE::2024-01-04.22:48:45::SCWMssOS::o_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/x
TRACE::2024-01-04.22:48:45::SCWMssOS::gpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2024-01-04.22:48:45::SCWMssOS::l_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cort
TRACE::2024-01-04.22:48:45::SCWMssOS::exa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2024-01-04.22:48:45::SCWMssOS::s7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_test
TRACE::2024-01-04.22:48:45::SCWMssOS::mem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/
TRACE::2024-01-04.22:48:45::SCWMssOS::xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib
TRACE::2024-01-04.22:48:45::SCWMssOS::/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortex
TRACE::2024-01-04.22:48:45::SCWMssOS::a9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2024-01-04.22:48:45::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_s
TRACE::2024-01-04.22:48:45::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdp
TRACE::2024-01-04.22:48:45::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xt
TRACE::2024-01-04.22:48:45::SCWMssOS::ime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_
TRACE::2024-01-04.22:48:45::SCWMssOS::intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortex
TRACE::2024-01-04.22:48:45::SCWMssOS::a9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/li
TRACE::2024-01-04.22:48:45::SCWMssOS::b/xvtc_sinit.o

TRACE::2024-01-04.22:48:45::SCWMssOS::'Finished building libraries'

TRACE::2024-01-04.22:48:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-04.22:48:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-04.22:48:45::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-04.22:48:45::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-04.22:48:45::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-04.22:48:45::SCWPlatform::Started preparing the platform 
TRACE::2024-01-04.22:48:45::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-04.22:48:45::SCWSystem::dir created 
TRACE::2024-01-04.22:48:45::SCWSystem::Writing the bif 
TRACE::2024-01-04.22:48:45::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-04.22:48:45::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-04.22:48:45::SCWPlatform::Completed generating the platform
TRACE::2024-01-04.22:48:45::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-04.22:48:45::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-04.22:48:45::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.22:48:45::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:45::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-04.22:48:45::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:45::SCWMssOS::Commit changes completed.
TRACE::2024-01-04.22:48:45::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:45::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:45::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:45::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:45::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:45::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_5
TRACE::2024-01-04.22:48:45::SCWPlatform::Opened existing hwdb cpu_test_wrapper_5
TRACE::2024-01-04.22:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:45::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:45::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:45::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-04.22:48:45::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:45::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:45::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:45::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:45::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:45::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_5
TRACE::2024-01-04.22:48:45::SCWPlatform::Opened existing hwdb cpu_test_wrapper_5
TRACE::2024-01-04.22:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:45::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:45::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:45::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:45::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"775fa3b2e857971086cf54527376aff31",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"8e1078d6f3bde4feddce41fc2a3046a1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-04.22:48:45::SCWPlatform::updated the xpfm file.
TRACE::2024-01-04.22:48:45::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:45::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:45::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:45::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-04.22:48:45::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-04.22:48:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-04.22:48:45::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_5
TRACE::2024-01-04.22:48:45::SCWPlatform::Opened existing hwdb cpu_test_wrapper_5
TRACE::2024-01-04.22:48:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-04.22:48:45::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-04.22:48:45::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-04.22:48:45::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:05::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:05::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:05::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:05::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:05::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-05.11:57:08::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-05.11:57:08::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-05.11:57:08::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-05.11:57:08::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:08::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:08::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:08::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:57:08::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:08::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:57:08::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-05.11:57:08::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-05.11:57:08::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-05.11:57:08::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:08::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:57:08::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:57:08::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:08::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:57:08::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:57:08::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-05.11:57:08::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.11:57:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.11:57:08::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.11:57:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-05.11:57:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:08::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:57:08::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:57:08::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWReader::No isolation master present  
TRACE::2024-01-05.11:57:08::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-05.11:57:08::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-05.11:57:08::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:08::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:08::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:08::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:57:08::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:57:08::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.11:57:08::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-05.11:57:08::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:08::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:57:08::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:57:08::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:08::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:57:08::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:57:08::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:08::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:57:08::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:57:08::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.11:57:08::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.11:57:08::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.11:57:08::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-05.11:57:08::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:57:08::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:57:08::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:57:08::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:57:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:57:08::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:57:08::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:57:08::SCWReader::No isolation master present  
TRACE::2024-01-05.11:58:20::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:20::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:20::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.11:58:20::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:58:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:58:23::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-05.11:58:23::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:58:23::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:58:23::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:58:23::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:58:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:58:23::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:58:23::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:58:23::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:58:23::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:58:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:58:23::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:58:23::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:58:23::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:58:23::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.11:58:23::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:58:23::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-05.11:58:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:58:23::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-05.11:58:23::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:58:23::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:58:23::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:58:23::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:58:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:58:23::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:58:23::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:58:23::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.11:58:23::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.11:58:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:58:23::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:23::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:58:23::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:23::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.11:58:23::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:58:23::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-05.11:58:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:58:23::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:58:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.11:58:23::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.11:58:23::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.11:58:23::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-05.11:58:23::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:58:23::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.11:58:23::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.11:58:23::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.11:58:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-05.11:58:23::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:23::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:58:23::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:58:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-05.11:58:26::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_2
TRACE::2024-01-05.11:58:26::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:58:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-05.11:58:26::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:58:26::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.11:58:26::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:26::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.11:58:26::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:26::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.11:58:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:58:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:58:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.11:58:26::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.11:58:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:58:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:58:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:58:26::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:58:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:58:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:58:26::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.11:58:26::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.11:58:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:58:26::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:26::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:58:26::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:26::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"775fa3b2e857971086cf54527376aff31",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"8e1078d6f3bde4feddce41fc2a3046a11",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-05.11:58:28::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-05.11:58:28::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-05.11:58:28::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-05.11:58:28::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-05.11:58:28::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-05.11:58:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-05.11:58:28::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-05.11:58:28::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-05.11:58:28::SCWSystem::Not a boot domain 
LOG::2024-01-05.11:58:28::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-05.11:58:28::SCWDomain::Generating domain artifcats
TRACE::2024-01-05.11:58:28::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-05.11:58:28::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-05.11:58:28::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-05.11:58:28::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-05.11:58:28::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:28::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:28::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:28::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:58:28::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:28::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:58:28::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.11:58:28::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.11:58:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:58:28::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:28::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:58:28::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:28::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-05.11:58:28::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:28::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-05.11:58:29::SCWMssOS::doing bsp build ... 
TRACE::2024-01-05.11:58:29::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-05.11:58:29::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-05.11:58:29::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-05.11:58:29::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-05.11:58:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-05.11:58:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-05.11:58:29::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-05.11:58:29::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-05.11:58:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.11:58:29::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.11:58:29::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-05.11:58:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.11:58:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.11:58:29::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-05.11:58:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-05.11:58:29::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-05.11:58:29::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-05.11:58:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-05.11:58:29::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-05.11:58:29::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-05.11:58:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.11:58:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.11:58:29::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-05.11:58:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.11:58:29::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.11:58:29::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:29::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-05.11:58:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.11:58:29::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.11:58:29::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.11:58:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.11:58:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.11:58:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.11:58:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-05.11:58:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-05.11:58:30::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.11:58:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.11:58:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.11:58:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.11:58:30::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-05.11:58:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-05.11:58:30::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.11:58:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.11:58:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.11:58:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.11:58:30::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.11:58:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.11:58:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.11:58:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.11:58:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.11:58:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.11:58:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-05.11:58:30::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-05.11:58:30::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.11:58:30::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.11:58:30::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-05.11:58:30::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-05.11:58:30::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-05.11:58:30::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-05.11:58:30::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.11:58:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.11:58:30::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.11:58:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.11:58:30::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.11:58:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.11:58:30::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.11:58:30::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.11:58:30::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.11:58:30::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.11:58:30::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-05.11:58:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.11:58:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.11:58:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:30::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-05.11:58:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.11:58:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.11:58:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-05.11:58:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-05.11:58:31::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-05.11:58:31::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-05.11:58:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.11:58:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.11:58:31::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-05.11:58:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.11:58:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.11:58:31::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-05.11:58:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-05.11:58:31::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-05.11:58:31::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-05.11:58:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.11:58:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.11:58:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-05.11:58:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.11:58:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.11:58:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.11:58:33::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-05.11:58:33::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-05.11:58:33::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-01-05.11:58:33::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-01-05.11:58:33::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-01-05.11:58:33::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-01-05.11:58:33::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-01-05.11:58:33::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-01-05.11:58:33::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-01-05.11:58:33::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-01-05.11:58:33::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma
TRACE::2024-01-05.11:58:33::SCWMssOS::_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortex
TRACE::2024-01-05.11:58:33::SCWMssOS::a9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_
TRACE::2024-01-05.11:58:33::SCWMssOS::0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_corte
TRACE::2024-01-05.11:58:33::SCWMssOS::xa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o
TRACE::2024-01-05.11:58:33::SCWMssOS:: ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_se
TRACE::2024-01-05.11:58:33::SCWMssOS::lftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps
TRACE::2024-01-05.11:58:33::SCWMssOS::_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpi
TRACE::2024-01-05.11:58:33::SCWMssOS::o_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/x
TRACE::2024-01-05.11:58:33::SCWMssOS::gpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2024-01-05.11:58:33::SCWMssOS::l_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cort
TRACE::2024-01-05.11:58:33::SCWMssOS::exa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2024-01-05.11:58:33::SCWMssOS::s7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_test
TRACE::2024-01-05.11:58:33::SCWMssOS::mem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/
TRACE::2024-01-05.11:58:33::SCWMssOS::xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib
TRACE::2024-01-05.11:58:33::SCWMssOS::/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortex
TRACE::2024-01-05.11:58:33::SCWMssOS::a9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.
TRACE::2024-01-05.11:58:33::SCWMssOS::o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_s
TRACE::2024-01-05.11:58:33::SCWMssOS::elftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdp
TRACE::2024-01-05.11:58:33::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xt
TRACE::2024-01-05.11:58:33::SCWMssOS::ime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_
TRACE::2024-01-05.11:58:33::SCWMssOS::intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortex
TRACE::2024-01-05.11:58:33::SCWMssOS::a9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/li
TRACE::2024-01-05.11:58:33::SCWMssOS::b/xvtc_sinit.o

TRACE::2024-01-05.11:58:33::SCWMssOS::'Finished building libraries'

TRACE::2024-01-05.11:58:33::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-05.11:58:33::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-05.11:58:33::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-05.11:58:33::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-05.11:58:33::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-05.11:58:33::SCWPlatform::Started preparing the platform 
TRACE::2024-01-05.11:58:33::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-05.11:58:33::SCWSystem::dir created 
TRACE::2024-01-05.11:58:33::SCWSystem::Writing the bif 
TRACE::2024-01-05.11:58:33::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-05.11:58:33::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-05.11:58:33::SCWPlatform::Completed generating the platform
TRACE::2024-01-05.11:58:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:58:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.11:58:33::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.11:58:33::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.11:58:33::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:33::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.11:58:33::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:33::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.11:58:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:58:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:58:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.11:58:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.11:58:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:58:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:58:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:58:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.11:58:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:58:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:58:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.11:58:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.11:58:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:58:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:58:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:33::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"775fa3b2e857971086cf54527376aff31",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"8e1078d6f3bde4feddce41fc2a3046a1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-05.11:58:33::SCWPlatform::updated the xpfm file.
TRACE::2024-01-05.11:58:33::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:33::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:33::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:33::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.11:58:33::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.11:58:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.11:58:33::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.11:58:33::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.11:58:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.11:58:33::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.11:58:33::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.11:58:33::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:37::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:37::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:37::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:37::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:37::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened new HwDB with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-05.21:04:40::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-05.21:04:40::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:40::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-05.21:04:40::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-05.21:04:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-05.21:04:40::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:04:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:04:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-05.21:04:40::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:04:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:04:40::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:04:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-05.21:04:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:04:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWReader::No isolation master present  
TRACE::2024-01-05.21:04:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-05.21:04:40::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-05.21:04:40::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:04:40::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.21:04:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-05.21:04:40::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:04:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:04:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:04:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:04:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:04:40::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:04:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-05.21:04:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:04:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:40::SCWReader::No isolation master present  
TRACE::2024-01-05.21:04:43::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:43::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:43::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.21:04:43::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:46::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-05.21:04:46::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:46::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:46::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:46::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:46::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:46::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:46::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:46::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:46::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:46::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:04:46::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:46::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.21:04:46::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:46::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:46::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-05.21:04:46::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:46::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:46::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:46::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:46::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:46::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:46::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-05.21:04:46::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-05.21:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:46::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:46::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:04:46::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:46::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.21:04:46::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:46::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:04:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:46::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:04:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:04:46::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:04:46::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-05.21:04:46::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:46::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:04:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:04:46::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:04:46::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-05.21:04:46::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:46::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:46::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:46::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-05.21:04:49::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_1
TRACE::2024-01-05.21:04:49::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-05.21:04:49::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:49::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:04:49::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.21:04:49::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:49::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:04:49::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:49::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:49::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:49::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:49::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:49::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-05.21:04:49::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-05.21:04:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:49::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:49::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:04:49::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:04:49::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:49::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:49::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:49::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:49::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:49::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-05.21:04:49::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-05.21:04:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:49::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:49::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:04:49::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:49::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"27547b76a1cae6a02adb6310ade1a47b1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fb0d206a2dda17f5d71aceb256d971f01",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-05.21:04:56::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-05.21:04:56::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-05.21:04:56::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-05.21:04:56::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-05.21:04:56::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-05.21:04:56::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-05.21:04:56::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-05.21:04:56::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-05.21:04:56::SCWSystem::Not a boot domain 
LOG::2024-01-05.21:04:56::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-05.21:04:56::SCWDomain::Generating domain artifcats
TRACE::2024-01-05.21:04:56::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-05.21:04:56::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-05.21:04:56::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-05.21:04:56::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-05.21:04:56::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:56::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:56::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:56::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:04:56::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:04:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:04:56::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-05.21:04:56::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-05.21:04:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:04:56::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:56::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:04:56::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:56::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-05.21:04:56::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:04:56::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-05.21:04:57::SCWMssOS::doing bsp build ... 
TRACE::2024-01-05.21:04:57::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-05.21:04:57::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-05.21:04:57::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-05.21:04:57::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-05.21:04:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-05.21:04:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-05.21:04:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-05.21:04:57::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-05.21:04:57::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-05.21:04:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-05.21:04:57::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-05.21:04:57::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.21:04:58::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.21:04:58::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.21:04:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.21:04:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-05.21:04:58::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-05.21:04:58::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-05.21:04:58::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-05.21:04:58::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:04:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:04:58::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:04:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:04:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:04:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:04:58::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:04:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:04:58::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:04:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:04:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-05.21:04:58::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-05.21:04:58::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:04:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:04:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.21:04:58::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.21:04:58::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-05.21:04:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-05.21:04:58::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.21:04:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.21:04:58::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:04:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:04:58::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:04:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:04:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:04:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:04:58::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:04:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:04:58::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-05.21:04:58::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-05.21:04:58::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-05.21:04:58::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-05.21:04:58::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.21:04:58::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.21:04:58::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-05.21:04:58::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-05.21:04:58::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-05.21:04:58::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-05.21:04:58::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.21:04:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.21:04:58::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:04:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:04:58::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.21:04:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.21:04:58::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.21:04:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.21:04:58::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:04:58::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:04:58::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-05.21:04:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:04:58::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:04:58::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-05.21:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:04:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:04:59::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-05.21:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-05.21:04:59::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-05.21:04:59::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-05.21:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.21:04:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.21:04:59::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-05.21:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.21:04:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.21:04:59::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-05.21:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-05.21:04:59::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-05.21:04:59::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-05.21:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:04:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:04:59::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:04:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-05.21:04:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:04:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:04:59::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:01::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-05.21:05:01::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-05.21:05:01::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI.o ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI_selfte
TRACE::2024-01-05.21:05:01::SCWMssOS::st.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0
TRACE::2024-01-05.21:05:01::SCWMssOS::/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/c
TRACE::2024-01-05.21:05:01::SCWMssOS::pu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_
TRACE::2024-01-05.21:05:01::SCWMssOS::cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/ls
TRACE::2024-01-05.21:05:01::SCWMssOS::eek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa
TRACE::2024-01-05.21:05:01::SCWMssOS::9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_ta
TRACE::2024-01-05.21:05:01::SCWMssOS::ble.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_corte
TRACE::2024-01-05.21:05:01::SCWMssOS::xa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cort
TRACE::2024-01-05.21:05:01::SCWMssOS::exa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o p
TRACE::2024-01-05.21:05:01::SCWMssOS::s7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib
TRACE::2024-01-05.21:05:01::SCWMssOS::/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xb
TRACE::2024-01-05.21:05:01::SCWMssOS::ram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_cortexa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib
TRACE::2024-01-05.21:05:01::SCWMssOS::/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9
TRACE::2024-01-05.21:05:01::SCWMssOS::_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o 
TRACE::2024-01-05.21:05:01::SCWMssOS::ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2024-01-05.21:05:01::SCWMssOS::s7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_c
TRACE::2024-01-05.21:05:01::SCWMssOS::ortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o p
TRACE::2024-01-05.21:05:01::SCWMssOS::s7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exceptio
TRACE::2024-01-05.21:05:01::SCWMssOS::n.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_
TRACE::2024-01-05.21:05:01::SCWMssOS::printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa
TRACE::2024-01-05.21:05:01::SCWMssOS::9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cort
TRACE::2024-01-05.21:05:01::SCWMssOS::exa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_coun
TRACE::2024-01-05.21:05:01::SCWMssOS::ter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o
TRACE::2024-01-05.21:05:01::SCWMssOS:: ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/
TRACE::2024-01-05.21:05:01::SCWMssOS::xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_c
TRACE::2024-01-05.21:05:01::SCWMssOS::ortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o
TRACE::2024-01-05.21:05:01::SCWMssOS:: ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_co
TRACE::2024-01-05.21:05:01::SCWMssOS::rtexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cor
TRACE::2024-01-05.21:05:01::SCWMssOS::texa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o 
TRACE::2024-01-05.21:05:01::SCWMssOS::ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o 
TRACE::2024-01-05.21:05:01::SCWMssOS::ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/lib/xvtc_sinit.o

TRACE::2024-01-05.21:05:01::SCWMssOS::'Finished building libraries'

TRACE::2024-01-05.21:05:01::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-05.21:05:01::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-05.21:05:01::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-05.21:05:01::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-05.21:05:01::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-05.21:05:01::SCWPlatform::Started preparing the platform 
TRACE::2024-01-05.21:05:01::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-05.21:05:01::SCWSystem::dir created 
TRACE::2024-01-05.21:05:01::SCWSystem::Writing the bif 
TRACE::2024-01-05.21:05:01::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-05.21:05:01::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-05.21:05:01::SCWPlatform::Completed generating the platform
TRACE::2024-01-05.21:05:01::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:05:01::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:05:01::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:05:01::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:01::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.21:05:01::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:01::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:05:01::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:01::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:01::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:01::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:01::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:01::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-05.21:05:01::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-05.21:05:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:01::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:01::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:01::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:01::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:01::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:01::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:01::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:01::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:01::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-05.21:05:01::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-05.21:05:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:01::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:01::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:01::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:01::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"27547b76a1cae6a02adb6310ade1a47b1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fb0d206a2dda17f5d71aceb256d971f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-05.21:05:01::SCWPlatform::updated the xpfm file.
TRACE::2024-01-05.21:05:01::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:01::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:01::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:01::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:01::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:01::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-05.21:05:01::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-05.21:05:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:01::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:01::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:01::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:26::SCWPlatform::Clearing the existing platform
TRACE::2024-01-05.21:05:26::SCWSystem::Clearing the existing sysconfig
TRACE::2024-01-05.21:05:26::SCWBDomain::clearing the fsbl build
TRACE::2024-01-05.21:05:26::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:26::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:26::SCWSystem::Clearing the domains completed.
TRACE::2024-01-05.21:05:26::SCWPlatform::Clearing the opened hw db.
TRACE::2024-01-05.21:05:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:26::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:26::SCWPlatform::Removing the HwDB with name E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:26::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:26::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:26::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:26::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:26::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-05.21:05:30::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-05.21:05:30::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-05.21:05:30::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-05.21:05:30::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:30::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:30::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-05.21:05:30::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-05.21:05:30::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-05.21:05:30::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:30::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:30::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:30::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:30::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-05.21:05:30::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:05:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:05:30::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:05:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-05.21:05:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:30::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:30::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWReader::No isolation master present  
TRACE::2024-01-05.21:05:30::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-05.21:05:30::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-05.21:05:30::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:30::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:30::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.21:05:30::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-05.21:05:30::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:30::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:30::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:30::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:30::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:30::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:30::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:05:30::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:05:30::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:05:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-05.21:05:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:30::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:30::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:30::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:30::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:30::SCWReader::No isolation master present  
TRACE::2024-01-05.21:05:32::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:32::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:32::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.21:05:32::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:32::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:35::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-05.21:05:35::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:35::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:35::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:35::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:35::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:35::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:35::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:35::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:35::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:35::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:35::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:35::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.21:05:35::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:35::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-05.21:05:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:35::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-05.21:05:35::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:35::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:35::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:35::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:35::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:35::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:35::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:05:35::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:05:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:35::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:35::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:35::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:35::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.21:05:35::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:35::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-05.21:05:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:35::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:05:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:05:35::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:05:35::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-05.21:05:35::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:35::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:35::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:05:35::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:05:35::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:05:35::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-05.21:05:35::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:35::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:35::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-05.21:05:38::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_4
TRACE::2024-01-05.21:05:38::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-05.21:05:38::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:38::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:05:38::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:38::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.21:05:38::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:38::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:05:38::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:38::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:38::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:38::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:38::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:38::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.21:05:38::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.21:05:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:38::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:38::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:38::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:38::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:38::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:38::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:38::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:38::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:38::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.21:05:38::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.21:05:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:38::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:38::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:38::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:38::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"27547b76a1cae6a02adb6310ade1a47b1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fb0d206a2dda17f5d71aceb256d971f01",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-05.21:05:44::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-05.21:05:44::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-05.21:05:44::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-05.21:05:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-05.21:05:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-05.21:05:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-05.21:05:44::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-05.21:05:44::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-05.21:05:44::SCWSystem::Not a boot domain 
LOG::2024-01-05.21:05:44::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-05.21:05:44::SCWDomain::Generating domain artifcats
TRACE::2024-01-05.21:05:44::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-05.21:05:44::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-05.21:05:44::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-05.21:05:44::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-05.21:05:44::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:44::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:44::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:44::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:44::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:44::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.21:05:44::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.21:05:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:44::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:44::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:44::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:44::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-05.21:05:44::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:44::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-05.21:05:45::SCWMssOS::doing bsp build ... 
TRACE::2024-01-05.21:05:45::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-05.21:05:45::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-05.21:05:45::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-05.21:05:45::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-05.21:05:45::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-05.21:05:45::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-05.21:05:45::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-05.21:05:45::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.21:05:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.21:05:45::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.21:05:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.21:05:45::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-05.21:05:45::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-05.21:05:45::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-05.21:05:45::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-05.21:05:45::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:05:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:05:45::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:05:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:05:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:05:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:05:45::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:05:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:05:45::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:05:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:05:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-05.21:05:45::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-05.21:05:45::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:05:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:05:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.21:05:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.21:05:45::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-05.21:05:45::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-05.21:05:45::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.21:05:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.21:05:45::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:05:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:05:45::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:05:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:05:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-05.21:05:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:05:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:05:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:05:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:05:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-05.21:05:46::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-05.21:05:46::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-05.21:05:46::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-05.21:05:46::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.21:05:46::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.21:05:46::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-05.21:05:46::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-05.21:05:46::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-05.21:05:46::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-05.21:05:46::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.21:05:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.21:05:46::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:05:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:05:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.21:05:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.21:05:46::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.21:05:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.21:05:46::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:05:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:05:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:05:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:05:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:05:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:05:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-05.21:05:46::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-05.21:05:46::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-05.21:05:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.21:05:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.21:05:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-05.21:05:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.21:05:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.21:05:47::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-05.21:05:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-05.21:05:47::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-05.21:05:47::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-05.21:05:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:05:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:05:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-05.21:05:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:05:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:05:47::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:05:48::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-05.21:05:48::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-05.21:05:48::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI.o ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI_selfte
TRACE::2024-01-05.21:05:48::SCWMssOS::st.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0
TRACE::2024-01-05.21:05:48::SCWMssOS::/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/c
TRACE::2024-01-05.21:05:48::SCWMssOS::pu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_
TRACE::2024-01-05.21:05:48::SCWMssOS::cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/ls
TRACE::2024-01-05.21:05:48::SCWMssOS::eek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa
TRACE::2024-01-05.21:05:48::SCWMssOS::9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_ta
TRACE::2024-01-05.21:05:48::SCWMssOS::ble.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_corte
TRACE::2024-01-05.21:05:48::SCWMssOS::xa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cort
TRACE::2024-01-05.21:05:48::SCWMssOS::exa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o p
TRACE::2024-01-05.21:05:48::SCWMssOS::s7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib
TRACE::2024-01-05.21:05:48::SCWMssOS::/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xb
TRACE::2024-01-05.21:05:48::SCWMssOS::ram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_cortexa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib
TRACE::2024-01-05.21:05:48::SCWMssOS::/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9
TRACE::2024-01-05.21:05:48::SCWMssOS::_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o 
TRACE::2024-01-05.21:05:48::SCWMssOS::ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2024-01-05.21:05:48::SCWMssOS::s7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_c
TRACE::2024-01-05.21:05:48::SCWMssOS::ortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o p
TRACE::2024-01-05.21:05:48::SCWMssOS::s7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exceptio
TRACE::2024-01-05.21:05:48::SCWMssOS::n.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_
TRACE::2024-01-05.21:05:48::SCWMssOS::printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa
TRACE::2024-01-05.21:05:48::SCWMssOS::9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cort
TRACE::2024-01-05.21:05:48::SCWMssOS::exa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_coun
TRACE::2024-01-05.21:05:48::SCWMssOS::ter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o
TRACE::2024-01-05.21:05:48::SCWMssOS:: ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/
TRACE::2024-01-05.21:05:48::SCWMssOS::xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_c
TRACE::2024-01-05.21:05:48::SCWMssOS::ortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o
TRACE::2024-01-05.21:05:48::SCWMssOS:: ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_co
TRACE::2024-01-05.21:05:48::SCWMssOS::rtexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cor
TRACE::2024-01-05.21:05:48::SCWMssOS::texa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o 
TRACE::2024-01-05.21:05:48::SCWMssOS::ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o 
TRACE::2024-01-05.21:05:48::SCWMssOS::ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/lib/xvtc_sinit.o

TRACE::2024-01-05.21:05:48::SCWMssOS::'Finished building libraries'

TRACE::2024-01-05.21:05:49::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-05.21:05:49::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-05.21:05:49::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-05.21:05:49::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-05.21:05:49::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-05.21:05:49::SCWPlatform::Started preparing the platform 
TRACE::2024-01-05.21:05:49::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-05.21:05:49::SCWSystem::dir created 
TRACE::2024-01-05.21:05:49::SCWSystem::Writing the bif 
TRACE::2024-01-05.21:05:49::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-05.21:05:49::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-05.21:05:49::SCWPlatform::Completed generating the platform
TRACE::2024-01-05.21:05:49::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:05:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:05:49::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:05:49::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.21:05:49::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:49::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:05:49::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:49::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:49::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:49::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:49::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:49::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.21:05:49::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.21:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:49::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:49::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:49::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:05:49::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:49::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:49::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:49::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:49::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:49::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.21:05:49::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.21:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:49::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:49::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:49::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:49::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"27547b76a1cae6a02adb6310ade1a47b1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fb0d206a2dda17f5d71aceb256d971f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-05.21:05:49::SCWPlatform::updated the xpfm file.
TRACE::2024-01-05.21:05:49::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:49::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:49::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:49::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:05:49::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:05:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:05:49::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.21:05:49::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.21:05:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:05:49::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:05:49::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:05:49::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:31::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:31::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:31::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:31::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:31::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-05.21:38:34::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-05.21:38:34::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-05.21:38:34::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-05.21:38:34::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:34::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-05.21:38:34::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-05.21:38:34::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-05.21:38:34::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:38:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:38:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-05.21:38:34::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:38:34::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:38:34::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:38:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-05.21:38:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:38:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWReader::No isolation master present  
TRACE::2024-01-05.21:38:34::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-05.21:38:34::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-05.21:38:34::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:38:34::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.21:38:34::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-05.21:38:34::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:38:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:38:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:38:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:38:34::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:38:34::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:38:34::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-05.21:38:34::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:34::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:34::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:34::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:34::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:38:34::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:34::SCWReader::No isolation master present  
TRACE::2024-01-05.21:38:36::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:36::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:36::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.21:38:36::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:40::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-05.21:38:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:38:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.21:38:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:40::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-05.21:38:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:40::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-05.21:38:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_0
TRACE::2024-01-05.21:38:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-05.21:38:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:38:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.21:38:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:40::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-05.21:38:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:40::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:38:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:38:40::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:38:40::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-05.21:38:40::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:40::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:38:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:38:40::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:38:40::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-05.21:38:40::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-05.21:38:43::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_2
TRACE::2024-01-05.21:38:43::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-05.21:38:43::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:43::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:38:43::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:43::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.21:38:43::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:43::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:38:43::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:43::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:43::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:43::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:43::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:43::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:38:43::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:43::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:43::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:38:43::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:38:43::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:43::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:43::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:43::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:43::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:43::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:38:43::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:38:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:43::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:43::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:38:43::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:43::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"27547b76a1cae6a02adb6310ade1a47b1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fb0d206a2dda17f5d71aceb256d971f01",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-05.21:38:57::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-05.21:38:57::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-05.21:38:57::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-05.21:38:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-05.21:38:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-05.21:38:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-05.21:38:57::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-05.21:38:57::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-05.21:38:57::SCWSystem::Not a boot domain 
LOG::2024-01-05.21:38:57::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-05.21:38:57::SCWDomain::Generating domain artifcats
TRACE::2024-01-05.21:38:57::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-05.21:38:57::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-05.21:38:57::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-05.21:38:57::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-05.21:38:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:38:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:38:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:38:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:38:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:38:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:38:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:57::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-05.21:38:57::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:38:57::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-05.21:38:58::SCWMssOS::doing bsp build ... 
TRACE::2024-01-05.21:38:58::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-05.21:38:59::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-05.21:38:59::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-05.21:38:59::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-05.21:38:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-05.21:38:59::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-05.21:38:59::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-05.21:38:59::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.21:38:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.21:38:59::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.21:38:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.21:38:59::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-05.21:38:59::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-05.21:38:59::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-05.21:38:59::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-05.21:38:59::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:38:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:38:59::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:38:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:38:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:38:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:38:59::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:38:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:38:59::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:38:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:38:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-05.21:38:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-05.21:38:59::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:38:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:38:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.21:38:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.21:38:59::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-05.21:38:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-05.21:38:59::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.21:38:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.21:38:59::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:38:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:38:59::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:38:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:38:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.21:38:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.21:38:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:38:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:38:59::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-05.21:38:59::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-05.21:38:59::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:38:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-05.21:38:59::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-05.21:38:59::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-05.21:39:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-05.21:39:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-05.21:39:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-05.21:39:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.21:39:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.21:39:00::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-05.21:39:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-05.21:39:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-05.21:39:00::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-05.21:39:00::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.21:39:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.21:39:00::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-05.21:39:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:39:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:39:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-05.21:39:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.21:39:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.21:39:01::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-05.21:39:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.21:39:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.21:39:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-05.21:39:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:39:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:39:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-05.21:39:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.21:39:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.21:39:02::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-05.21:39:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:39:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:39:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-05.21:39:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-05.21:39:02::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-05.21:39:02::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-05.21:39:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-05.21:39:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.21:39:02::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.21:39:02::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-05.21:39:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.21:39:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.21:39:02::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-05.21:39:02::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-05.21:39:02::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-05.21:39:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:39:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:39:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-05.21:39:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.21:39:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.21:39:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.21:39:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-05.21:39:04::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-05.21:39:04::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI.o ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI_selfte
TRACE::2024-01-05.21:39:04::SCWMssOS::st.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0
TRACE::2024-01-05.21:39:04::SCWMssOS::/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/c
TRACE::2024-01-05.21:39:04::SCWMssOS::pu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_
TRACE::2024-01-05.21:39:04::SCWMssOS::cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/ls
TRACE::2024-01-05.21:39:04::SCWMssOS::eek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa
TRACE::2024-01-05.21:39:04::SCWMssOS::9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_ta
TRACE::2024-01-05.21:39:04::SCWMssOS::ble.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_corte
TRACE::2024-01-05.21:39:04::SCWMssOS::xa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cort
TRACE::2024-01-05.21:39:04::SCWMssOS::exa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o p
TRACE::2024-01-05.21:39:04::SCWMssOS::s7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib
TRACE::2024-01-05.21:39:04::SCWMssOS::/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xb
TRACE::2024-01-05.21:39:04::SCWMssOS::ram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_cortexa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib
TRACE::2024-01-05.21:39:04::SCWMssOS::/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9
TRACE::2024-01-05.21:39:04::SCWMssOS::_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o 
TRACE::2024-01-05.21:39:04::SCWMssOS::ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2024-01-05.21:39:04::SCWMssOS::s7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_c
TRACE::2024-01-05.21:39:04::SCWMssOS::ortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o p
TRACE::2024-01-05.21:39:04::SCWMssOS::s7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exceptio
TRACE::2024-01-05.21:39:04::SCWMssOS::n.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_
TRACE::2024-01-05.21:39:04::SCWMssOS::printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa
TRACE::2024-01-05.21:39:04::SCWMssOS::9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cort
TRACE::2024-01-05.21:39:04::SCWMssOS::exa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_coun
TRACE::2024-01-05.21:39:04::SCWMssOS::ter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o
TRACE::2024-01-05.21:39:04::SCWMssOS:: ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/
TRACE::2024-01-05.21:39:04::SCWMssOS::xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_c
TRACE::2024-01-05.21:39:04::SCWMssOS::ortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o
TRACE::2024-01-05.21:39:04::SCWMssOS:: ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_co
TRACE::2024-01-05.21:39:04::SCWMssOS::rtexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cor
TRACE::2024-01-05.21:39:04::SCWMssOS::texa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o 
TRACE::2024-01-05.21:39:04::SCWMssOS::ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o 
TRACE::2024-01-05.21:39:04::SCWMssOS::ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/lib/xvtc_sinit.o

TRACE::2024-01-05.21:39:04::SCWMssOS::'Finished building libraries'

TRACE::2024-01-05.21:39:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-05.21:39:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-05.21:39:05::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-05.21:39:05::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-05.21:39:05::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-05.21:39:05::SCWPlatform::Started preparing the platform 
TRACE::2024-01-05.21:39:05::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-05.21:39:05::SCWSystem::dir created 
TRACE::2024-01-05.21:39:05::SCWSystem::Writing the bif 
TRACE::2024-01-05.21:39:05::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-05.21:39:05::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-05.21:39:05::SCWPlatform::Completed generating the platform
TRACE::2024-01-05.21:39:05::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:39:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.21:39:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.21:39:05::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:39:05::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:39:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.21:39:05::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:39:05::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.21:39:05::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:39:05::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:39:05::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:39:05::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:39:05::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:39:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:39:05::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:39:05::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:39:05::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:39:05::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:39:05::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.21:39:05::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:39:05::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:39:05::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:39:05::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:39:05::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:39:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:39:05::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:39:05::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:39:05::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:39:05::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:39:05::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:39:05::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"27547b76a1cae6a02adb6310ade1a47b1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fb0d206a2dda17f5d71aceb256d971f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-05.21:39:05::SCWPlatform::updated the xpfm file.
TRACE::2024-01-05.21:39:05::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:39:05::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:39:05::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:39:05::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.21:39:05::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.21:39:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.21:39:05::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-05.21:39:05::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-05.21:39:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.21:39:05::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.21:39:05::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.21:39:05::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:49::SCWPlatform::Clearing the existing platform
TRACE::2024-01-05.22:05:49::SCWSystem::Clearing the existing sysconfig
TRACE::2024-01-05.22:05:49::SCWBDomain::clearing the fsbl build
TRACE::2024-01-05.22:05:49::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:05:49::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:49::SCWSystem::Clearing the domains completed.
TRACE::2024-01-05.22:05:49::SCWPlatform::Clearing the opened hw db.
TRACE::2024-01-05.22:05:49::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:49::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:49::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:49::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:49::SCWPlatform::Removing the HwDB with name E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:49::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:49::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:49::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:49::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:49::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:49::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-05.22:05:52::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-05.22:05:52::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-05.22:05:52::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-05.22:05:52::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:05:52::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:05:52::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-05.22:05:52::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-05.22:05:52::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-05.22:05:52::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:05:52::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:05:52::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:05:52::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:05:52::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-05.22:05:52::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.22:05:52::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.22:05:52::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.22:05:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-05.22:05:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:05:52::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:05:52::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWReader::No isolation master present  
TRACE::2024-01-05.22:05:52::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-05.22:05:52::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-05.22:05:52::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:05:52::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:05:52::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.22:05:52::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-05.22:05:52::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:05:52::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:05:52::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:05:52::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:05:52::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:05:52::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:05:52::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.22:05:52::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.22:05:52::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.22:05:52::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-05.22:05:52::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:05:52::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:05:52::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:05:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:05:52::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:05:52::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:05:52::SCWReader::No isolation master present  
TRACE::2024-01-05.22:05:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:59::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.22:05:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:05:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:06:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:06:02::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-05.22:06:02::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:06:02::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:06:02::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:06:02::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:06:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:06:02::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:06:02::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:06:02::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:06:02::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:06:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:06:02::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:06:02::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:06:02::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:06:02::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.22:06:02::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:06:02::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_5
TRACE::2024-01-05.22:06:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:06:02::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-05.22:06:02::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:06:02::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:06:02::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:06:02::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:06:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:06:02::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:06:02::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:06:02::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-05.22:06:02::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-05.22:06:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:06:02::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:02::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:06:02::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:02::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.22:06:02::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:06:02::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_5
TRACE::2024-01-05.22:06:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:06:02::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:06:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.22:06:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.22:06:02::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.22:06:02::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-05.22:06:02::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:06:02::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.22:06:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.22:06:02::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.22:06:02::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-05.22:06:02::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:02::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:06:02::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:06:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-05.22:06:05::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_6
TRACE::2024-01-05.22:06:05::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:06:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-05.22:06:05::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:06:05::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.22:06:05::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.22:06:05::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:05::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.22:06:05::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:05::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:05::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:05::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:06:05::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:06:05::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.22:06:05::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.22:06:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:06:05::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:06:05::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:06:05::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:06:05::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:05::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:05::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:05::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:06:05::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:06:05::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.22:06:05::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.22:06:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:06:05::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:05::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:06:05::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:05::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"27547b76a1cae6a02adb6310ade1a47b1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fb0d206a2dda17f5d71aceb256d971f01",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-05.22:06:14::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-05.22:06:14::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-05.22:06:14::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-05.22:06:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-05.22:06:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-05.22:06:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-05.22:06:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-05.22:06:14::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-05.22:06:14::SCWSystem::Not a boot domain 
LOG::2024-01-05.22:06:14::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-05.22:06:14::SCWDomain::Generating domain artifcats
TRACE::2024-01-05.22:06:14::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-05.22:06:14::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-05.22:06:14::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-05.22:06:14::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-05.22:06:14::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:14::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:14::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:14::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:06:14::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:06:14::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.22:06:14::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.22:06:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:06:14::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:14::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:06:14::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:14::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-05.22:06:14::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:15::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-05.22:06:15::SCWMssOS::doing bsp build ... 
TRACE::2024-01-05.22:06:15::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-05.22:06:15::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-05.22:06:16::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-05.22:06:16::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-05.22:06:16::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-05.22:06:16::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-05.22:06:16::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-05.22:06:16::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.22:06:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.22:06:16::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.22:06:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.22:06:16::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-05.22:06:16::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-05.22:06:16::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-05.22:06:16::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-05.22:06:16::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.22:06:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.22:06:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.22:06:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.22:06:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.22:06:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.22:06:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.22:06:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.22:06:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.22:06:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.22:06:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-05.22:06:16::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-05.22:06:16::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.22:06:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.22:06:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.22:06:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.22:06:16::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-05.22:06:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-05.22:06:16::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.22:06:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.22:06:16::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.22:06:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.22:06:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.22:06:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.22:06:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.22:06:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.22:06:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.22:06:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.22:06:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-05.22:06:16::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-05.22:06:16::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-05.22:06:16::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-05.22:06:16::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.22:06:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.22:06:16::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-05.22:06:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-05.22:06:16::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-05.22:06:16::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-05.22:06:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-05.22:06:17::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-05.22:06:17::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-05.22:06:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.22:06:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.22:06:17::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-05.22:06:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.22:06:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.22:06:17::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-05.22:06:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.22:06:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.22:06:17::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-05.22:06:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.22:06:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.22:06:17::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-05.22:06:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.22:06:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.22:06:17::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-05.22:06:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.22:06:17::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.22:06:17::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-05.22:06:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.22:06:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.22:06:17::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-05.22:06:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-05.22:06:17::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-05.22:06:17::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-05.22:06:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.22:06:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.22:06:17::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-05.22:06:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.22:06:17::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.22:06:17::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-05.22:06:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-05.22:06:18::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-05.22:06:18::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-05.22:06:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.22:06:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.22:06:18::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:18::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-05.22:06:18::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.22:06:18::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.22:06:18::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.22:06:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-05.22:06:19::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-05.22:06:19::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI.o ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI_selfte
TRACE::2024-01-05.22:06:19::SCWMssOS::st.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0
TRACE::2024-01-05.22:06:19::SCWMssOS::/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/c
TRACE::2024-01-05.22:06:19::SCWMssOS::pu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_
TRACE::2024-01-05.22:06:19::SCWMssOS::cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/ls
TRACE::2024-01-05.22:06:19::SCWMssOS::eek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa
TRACE::2024-01-05.22:06:19::SCWMssOS::9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_ta
TRACE::2024-01-05.22:06:19::SCWMssOS::ble.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_corte
TRACE::2024-01-05.22:06:19::SCWMssOS::xa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cort
TRACE::2024-01-05.22:06:19::SCWMssOS::exa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o p
TRACE::2024-01-05.22:06:19::SCWMssOS::s7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib
TRACE::2024-01-05.22:06:19::SCWMssOS::/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xb
TRACE::2024-01-05.22:06:19::SCWMssOS::ram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_cortexa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib
TRACE::2024-01-05.22:06:19::SCWMssOS::/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9
TRACE::2024-01-05.22:06:19::SCWMssOS::_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o 
TRACE::2024-01-05.22:06:19::SCWMssOS::ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2024-01-05.22:06:19::SCWMssOS::s7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_c
TRACE::2024-01-05.22:06:19::SCWMssOS::ortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o p
TRACE::2024-01-05.22:06:19::SCWMssOS::s7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exceptio
TRACE::2024-01-05.22:06:19::SCWMssOS::n.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_
TRACE::2024-01-05.22:06:19::SCWMssOS::printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa
TRACE::2024-01-05.22:06:19::SCWMssOS::9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cort
TRACE::2024-01-05.22:06:19::SCWMssOS::exa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_coun
TRACE::2024-01-05.22:06:19::SCWMssOS::ter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o
TRACE::2024-01-05.22:06:19::SCWMssOS:: ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/
TRACE::2024-01-05.22:06:19::SCWMssOS::xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_c
TRACE::2024-01-05.22:06:19::SCWMssOS::ortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o
TRACE::2024-01-05.22:06:19::SCWMssOS:: ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_co
TRACE::2024-01-05.22:06:19::SCWMssOS::rtexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cor
TRACE::2024-01-05.22:06:19::SCWMssOS::texa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o 
TRACE::2024-01-05.22:06:19::SCWMssOS::ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o 
TRACE::2024-01-05.22:06:19::SCWMssOS::ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/lib/xvtc_sinit.o

TRACE::2024-01-05.22:06:19::SCWMssOS::'Finished building libraries'

TRACE::2024-01-05.22:06:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-05.22:06:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-05.22:06:19::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-05.22:06:19::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-05.22:06:19::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-05.22:06:19::SCWPlatform::Started preparing the platform 
TRACE::2024-01-05.22:06:19::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-05.22:06:19::SCWSystem::dir created 
TRACE::2024-01-05.22:06:19::SCWSystem::Writing the bif 
TRACE::2024-01-05.22:06:19::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-05.22:06:19::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-05.22:06:19::SCWPlatform::Completed generating the platform
TRACE::2024-01-05.22:06:19::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:06:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.22:06:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.22:06:19::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.22:06:19::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.22:06:19::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:19::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.22:06:19::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:19::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:19::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:19::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:06:19::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:06:19::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.22:06:19::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.22:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:06:19::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:06:19::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:06:19::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.22:06:19::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:19::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:19::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:19::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:06:19::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:06:19::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.22:06:19::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.22:06:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:06:19::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:19::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:06:19::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:19::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"27547b76a1cae6a02adb6310ade1a47b1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fb0d206a2dda17f5d71aceb256d971f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-05.22:06:19::SCWPlatform::updated the xpfm file.
TRACE::2024-01-05.22:06:20::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:20::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:20::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:20::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.22:06:20::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.22:06:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.22:06:20::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.22:06:20::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.22:06:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.22:06:20::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.22:06:20::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.22:06:20::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:07::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:07::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:07::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:07::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:07::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-05.23:23:10::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-05.23:23:10::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-05.23:23:10::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-05.23:23:10::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:10::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-05.23:23:10::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-05.23:23:10::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-05.23:23:10::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:10::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:10::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-05.23:23:10::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.23:23:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.23:23:10::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.23:23:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-05.23:23:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:10::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWReader::No isolation master present  
TRACE::2024-01-05.23:23:10::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-05.23:23:10::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-05.23:23:10::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:10::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.23:23:10::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-05.23:23:10::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:10::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:10::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:10::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.23:23:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.23:23:10::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.23:23:10::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-05.23:23:10::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:10::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:10::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:10::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:10::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:10::SCWReader::No isolation master present  
TRACE::2024-01-05.23:23:18::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:18::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:18::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.23:23:18::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:22::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-05.23:23:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:22::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:22::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.23:23:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:22::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-05.23:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-05.23:23:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:22::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_6
TRACE::2024-01-05.23:23:22::SCWPlatform::Opened existing hwdb cpu_test_wrapper_6
TRACE::2024-01-05.23:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:22::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:22::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:22::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-05.23:23:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:22::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-05.23:23:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:22::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.23:23:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.23:23:22::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.23:23:22::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-05.23:23:22::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:22::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.23:23:22::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.23:23:22::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.23:23:22::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-05.23:23:22::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:22::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:22::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:22::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-05.23:23:25::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_8
TRACE::2024-01-05.23:23:25::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-05.23:23:25::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:25::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.23:23:25::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.23:23:25::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:25::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.23:23:25::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:25::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:25::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:25::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:25::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:25::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_8
TRACE::2024-01-05.23:23:25::SCWPlatform::Opened existing hwdb cpu_test_wrapper_8
TRACE::2024-01-05.23:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:25::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:25::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:25::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:25::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:25::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:25::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:25::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:25::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:25::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_8
TRACE::2024-01-05.23:23:25::SCWPlatform::Opened existing hwdb cpu_test_wrapper_8
TRACE::2024-01-05.23:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:25::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:25::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:25::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:25::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"27547b76a1cae6a02adb6310ade1a47b1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fb0d206a2dda17f5d71aceb256d971f01",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-05.23:23:41::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-05.23:23:41::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-05.23:23:41::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-05.23:23:41::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-05.23:23:41::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-05.23:23:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-05.23:23:41::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-05.23:23:41::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-05.23:23:41::SCWSystem::Not a boot domain 
LOG::2024-01-05.23:23:41::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-05.23:23:41::SCWDomain::Generating domain artifcats
TRACE::2024-01-05.23:23:41::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-05.23:23:41::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-05.23:23:41::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-05.23:23:41::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-05.23:23:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_8
TRACE::2024-01-05.23:23:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_8
TRACE::2024-01-05.23:23:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:41::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:41::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-05.23:23:41::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:41::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-05.23:23:42::SCWMssOS::doing bsp build ... 
TRACE::2024-01-05.23:23:42::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-05.23:23:42::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-05.23:23:42::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-05.23:23:42::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-05.23:23:42::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-05.23:23:42::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-05.23:23:42::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-05.23:23:42::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.23:23:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.23:23:42::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.23:23:42::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.23:23:42::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-05.23:23:42::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-05.23:23:42::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-05.23:23:42::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-05.23:23:42::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.23:23:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.23:23:42::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.23:23:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.23:23:42::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.23:23:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.23:23:42::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.23:23:42::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.23:23:42::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.23:23:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.23:23:42::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-05.23:23:42::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-05.23:23:42::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.23:23:42::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.23:23:42::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.23:23:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.23:23:42::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:42::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-05.23:23:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-05.23:23:42::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-05.23:23:42::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.23:23:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.23:23:43::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.23:23:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.23:23:43::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.23:23:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.23:23:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-05.23:23:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-05.23:23:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.23:23:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.23:23:43::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-05.23:23:43::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-05.23:23:43::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-05.23:23:43::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-05.23:23:43::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.23:23:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.23:23:43::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-05.23:23:43::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-05.23:23:43::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-05.23:23:43::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-05.23:23:43::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.23:23:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.23:23:43::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.23:23:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.23:23:43::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.23:23:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.23:23:43::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-05.23:23:43::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-05.23:23:43::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.23:23:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.23:23:43::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-05.23:23:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-05.23:23:44::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-05.23:23:44::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-05.23:23:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.23:23:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.23:23:44::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-05.23:23:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-05.23:23:44::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-05.23:23:44::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-05.23:23:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-05.23:23:44::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-05.23:23:44::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-05.23:23:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-05.23:23:44::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-05.23:23:44::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-05.23:23:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-05.23:23:44::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-05.23:23:44::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-05.23:23:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.23:23:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.23:23:44::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-05.23:23:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-05.23:23:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-05.23:23:44::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-05.23:23:46::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-05.23:23:46::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-05.23:23:46::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI.o ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI_selfte
TRACE::2024-01-05.23:23:46::SCWMssOS::st.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0
TRACE::2024-01-05.23:23:46::SCWMssOS::/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/c
TRACE::2024-01-05.23:23:46::SCWMssOS::pu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_
TRACE::2024-01-05.23:23:46::SCWMssOS::cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/ls
TRACE::2024-01-05.23:23:46::SCWMssOS::eek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa
TRACE::2024-01-05.23:23:46::SCWMssOS::9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_ta
TRACE::2024-01-05.23:23:46::SCWMssOS::ble.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_corte
TRACE::2024-01-05.23:23:46::SCWMssOS::xa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cort
TRACE::2024-01-05.23:23:46::SCWMssOS::exa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdma.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o p
TRACE::2024-01-05.23:23:46::SCWMssOS::s7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib/xaxivdma_selftest.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib
TRACE::2024-01-05.23:23:46::SCWMssOS::/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0/lib/xbram_intr.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xb
TRACE::2024-01-05.23:23:46::SCWMssOS::ram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortexa9_0/lib/xclk_wiz_g.o ps7_cortexa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib
TRACE::2024-01-05.23:23:46::SCWMssOS::/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9
TRACE::2024-01-05.23:23:46::SCWMssOS::_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o 
TRACE::2024-01-05.23:23:46::SCWMssOS::ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o p
TRACE::2024-01-05.23:23:46::SCWMssOS::s7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xgpio.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_c
TRACE::2024-01-05.23:23:46::SCWMssOS::ortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o p
TRACE::2024-01-05.23:23:46::SCWMssOS::s7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exceptio
TRACE::2024-01-05.23:23:46::SCWMssOS::n.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_
TRACE::2024-01-05.23:23:46::SCWMssOS::printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa
TRACE::2024-01-05.23:23:46::SCWMssOS::9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cort
TRACE::2024-01-05.23:23:46::SCWMssOS::exa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_coun
TRACE::2024-01-05.23:23:46::SCWMssOS::ter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o
TRACE::2024-01-05.23:23:46::SCWMssOS:: ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/
TRACE::2024-01-05.23:23:46::SCWMssOS::xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_c
TRACE::2024-01-05.23:23:46::SCWMssOS::ortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o
TRACE::2024-01-05.23:23:46::SCWMssOS:: ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_co
TRACE::2024-01-05.23:23:46::SCWMssOS::rtexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cor
TRACE::2024-01-05.23:23:46::SCWMssOS::texa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o 
TRACE::2024-01-05.23:23:46::SCWMssOS::ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o 
TRACE::2024-01-05.23:23:46::SCWMssOS::ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xvtc_selftest.o ps7_cortexa9_0/lib/xvtc_sinit.o

TRACE::2024-01-05.23:23:46::SCWMssOS::'Finished building libraries'

TRACE::2024-01-05.23:23:46::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-05.23:23:46::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-05.23:23:46::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-05.23:23:46::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-05.23:23:46::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-05.23:23:46::SCWPlatform::Started preparing the platform 
TRACE::2024-01-05.23:23:46::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-05.23:23:46::SCWSystem::dir created 
TRACE::2024-01-05.23:23:46::SCWSystem::Writing the bif 
TRACE::2024-01-05.23:23:46::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-05.23:23:46::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-05.23:23:46::SCWPlatform::Completed generating the platform
TRACE::2024-01-05.23:23:46::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-05.23:23:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-05.23:23:46::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.23:23:46::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:46::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-05.23:23:46::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:46::SCWMssOS::Commit changes completed.
TRACE::2024-01-05.23:23:46::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:46::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:46::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:46::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:46::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:46::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_8
TRACE::2024-01-05.23:23:46::SCWPlatform::Opened existing hwdb cpu_test_wrapper_8
TRACE::2024-01-05.23:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:46::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:46::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:46::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-05.23:23:46::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:46::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:46::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:46::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:46::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:46::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_8
TRACE::2024-01-05.23:23:46::SCWPlatform::Opened existing hwdb cpu_test_wrapper_8
TRACE::2024-01-05.23:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:46::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:46::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:46::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:46::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"27547b76a1cae6a02adb6310ade1a47b1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fb0d206a2dda17f5d71aceb256d971f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-05.23:23:46::SCWPlatform::updated the xpfm file.
TRACE::2024-01-05.23:23:46::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:46::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:46::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:46::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-05.23:23:46::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-05.23:23:46::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-05.23:23:46::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_8
TRACE::2024-01-05.23:23:46::SCWPlatform::Opened existing hwdb cpu_test_wrapper_8
TRACE::2024-01-05.23:23:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-05.23:23:46::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-05.23:23:46::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-05.23:23:46::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:54::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:54::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:54::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:54::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened new HwDB with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-06.13:42:57::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-06.13:42:57::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:42:57::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:42:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-06.13:42:57::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-06.13:42:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-06.13:42:57::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:42:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:42:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:42:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:42:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-06.13:42:57::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.13:42:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.13:42:57::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.13:42:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-06.13:42:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:42:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:42:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWReader::No isolation master present  
TRACE::2024-01-06.13:42:57::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-06.13:42:57::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-06.13:42:57::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:42:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:42:57::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.13:42:57::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-06.13:42:57::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:42:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:42:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:42:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:42:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:42:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:42:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.13:42:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.13:42:57::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.13:42:57::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-06.13:42:57::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:42:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:42:57::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:42:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:42:57::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:42:57::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:42:57::SCWReader::No isolation master present  
TRACE::2024-01-06.13:42:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:59::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.13:42:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:42:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:43:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:43:02::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-06.13:43:02::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:02::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:02::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:02::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:43:02::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:43:02::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:43:02::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:43:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:43:02::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:02::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:02::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:02::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:43:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:43:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:43:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:43:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:43:03::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:43:03::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:43:03::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:43:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.13:43:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:43:03::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-06.13:43:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:43:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-06.13:43:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:43:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:43:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:43:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:43:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:43:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:43:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:43:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.13:43:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.13:43:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:43:03::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:03::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:43:03::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.13:43:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:43:03::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-06.13:43:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:43:03::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:43:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.13:43:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.13:43:03::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.13:43:03::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-06.13:43:03::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:43:03::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.13:43:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.13:43:03::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.13:43:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-06.13:43:03::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:43:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:43:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-06.13:43:05::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_1
TRACE::2024-01-06.13:43:05::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:43:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-06.13:43:05::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:43:05::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.13:43:05::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.13:43:05::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:05::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.13:43:05::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:05::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:05::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:05::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:43:05::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:43:05::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.13:43:05::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.13:43:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:43:05::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:43:05::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:43:05::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:43:05::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:05::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:05::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:05::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:43:05::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:43:05::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.13:43:05::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.13:43:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:43:05::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:05::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:43:05::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:05::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"06ff5a2a0856ded5450a2e5302cc1ba81",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"31ac05ca8d549b2a32ff636feeff3d841",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-06.13:43:14::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-06.13:43:14::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-06.13:43:14::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-06.13:43:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-06.13:43:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-06.13:43:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-06.13:43:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-06.13:43:14::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-06.13:43:14::SCWSystem::Not a boot domain 
LOG::2024-01-06.13:43:14::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-06.13:43:14::SCWDomain::Generating domain artifcats
TRACE::2024-01-06.13:43:14::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-06.13:43:14::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-06.13:43:14::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-06.13:43:14::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-06.13:43:14::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:14::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:14::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:14::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:43:14::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:43:14::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.13:43:14::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.13:43:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:43:14::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:14::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:43:14::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:14::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-06.13:43:14::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:14::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-06.13:43:15::SCWMssOS::doing bsp build ... 
TRACE::2024-01-06.13:43:15::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-06.13:43:15::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-06.13:43:15::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-06.13:43:15::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.13:43:15::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.13:43:15::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-06.13:43:15::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-06.13:43:15::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-01-06.13:43:15::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-01-06.13:43:15::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.13:43:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.13:43:15::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.13:43:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.13:43:15::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-06.13:43:15::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-06.13:43:15::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-06.13:43:15::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-06.13:43:15::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.13:43:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.13:43:15::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.13:43:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.13:43:15::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.13:43:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.13:43:15::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.13:43:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.13:43:15::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.13:43:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.13:43:15::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.13:43:15::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.13:43:15::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.13:43:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.13:43:15::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.13:43:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.13:43:15::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-06.13:43:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-06.13:43:15::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-06.13:43:15::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.13:43:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.13:43:16::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.13:43:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.13:43:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.13:43:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.13:43:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.13:43:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.13:43:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.13:43:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.13:43:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-06.13:43:16::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-06.13:43:16::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.13:43:16::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.13:43:16::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-06.13:43:16::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-06.13:43:16::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.13:43:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.13:43:16::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-06.13:43:16::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-06.13:43:16::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-06.13:43:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-06.13:43:16::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.13:43:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.13:43:16::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.13:43:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.13:43:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.13:43:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.13:43:16::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.13:43:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.13:43:16::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.13:43:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.13:43:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-06.13:43:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.13:43:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.13:43:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-06.13:43:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.13:43:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.13:43:17::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-06.13:43:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-06.13:43:17::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-06.13:43:17::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-06.13:43:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.13:43:17::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.13:43:17::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-06.13:43:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.13:43:17::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.13:43:17::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-06.13:43:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-06.13:43:17::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-06.13:43:17::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-06.13:43:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.13:43:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.13:43:17::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-06.13:43:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.13:43:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.13:43:17::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:43:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-06.13:43:19::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-06.13:43:19::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI.o ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI_selfte
TRACE::2024-01-06.13:43:19::SCWMssOS::st.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0
TRACE::2024-01-06.13:43:19::SCWMssOS::/lib/asm_vectors.o ps7_cortexa9_0/lib/axi_wr_bram.o ps7_cortexa9_0/lib/axi_wr_bram_selftest.o ps7_cortexa9_0/lib/boot.o ps7_cor
TRACE::2024-01-06.13:43:19::SCWMssOS::texa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/
TRACE::2024-01-06.13:43:19::SCWMssOS::lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o 
TRACE::2024-01-06.13:43:19::SCWMssOS::ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/o
TRACE::2024-01-06.13:43:19::SCWMssOS::utbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa
TRACE::2024-01-06.13:43:19::SCWMssOS::9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib
TRACE::2024-01-06.13:43:19::SCWMssOS::/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7
TRACE::2024-01-06.13:43:19::SCWMssOS::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdm
TRACE::2024-01-06.13:43:19::SCWMssOS::a.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib
TRACE::2024-01-06.13:43:19::SCWMssOS::/xaxivdma_selftest.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0
TRACE::2024-01-06.13:43:19::SCWMssOS::/lib/xbram_intr.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortex
TRACE::2024-01-06.13:43:19::SCWMssOS::a9_0/lib/xclk_wiz_g.o ps7_cortexa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc
TRACE::2024-01-06.13:43:19::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.
TRACE::2024-01-06.13:43:19::SCWMssOS::o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmap
TRACE::2024-01-06.13:43:19::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/
TRACE::2024-01-06.13:43:19::SCWMssOS::xgpio.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_
TRACE::2024-01-06.13:43:19::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xi
TRACE::2024-01-06.13:43:19::SCWMssOS::l_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/
TRACE::2024-01-06.13:43:19::SCWMssOS::xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_co
TRACE::2024-01-06.13:43:19::SCWMssOS::rtexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testi
TRACE::2024-01-06.13:43:19::SCWMssOS::o.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2c
TRACE::2024-01-06.13:43:19::SCWMssOS::c_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/l
TRACE::2024-01-06.13:43:19::SCWMssOS::ib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/li
TRACE::2024-01-06.13:43:19::SCWMssOS::b/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cor
TRACE::2024-01-06.13:43:19::SCWMssOS::texa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g
TRACE::2024-01-06.13:43:19::SCWMssOS::.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps
TRACE::2024-01-06.13:43:19::SCWMssOS::_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdp
TRACE::2024-01-06.13:43:19::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_h
TRACE::2024-01-06.13:43:19::SCWMssOS::w.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0
TRACE::2024-01-06.13:43:19::SCWMssOS::/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xv
TRACE::2024-01-06.13:43:19::SCWMssOS::tc_selftest.o ps7_cortexa9_0/lib/xvtc_sinit.o

TRACE::2024-01-06.13:43:19::SCWMssOS::'Finished building libraries'

TRACE::2024-01-06.13:43:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-06.13:43:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-06.13:43:19::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-06.13:43:19::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-06.13:43:19::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-06.13:43:19::SCWPlatform::Started preparing the platform 
TRACE::2024-01-06.13:43:19::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-06.13:43:19::SCWSystem::dir created 
TRACE::2024-01-06.13:43:19::SCWSystem::Writing the bif 
TRACE::2024-01-06.13:43:19::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-06.13:43:19::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-06.13:43:19::SCWPlatform::Completed generating the platform
TRACE::2024-01-06.13:43:19::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:43:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.13:43:19::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.13:43:19::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.13:43:19::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:19::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.13:43:19::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:19::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.13:43:19::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:19::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:19::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:19::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:43:19::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:43:19::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.13:43:19::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.13:43:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:43:19::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:43:19::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:43:19::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:43:19::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:19::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:19::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:19::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:43:19::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:43:19::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.13:43:19::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.13:43:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:43:19::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:19::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:43:19::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:19::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"06ff5a2a0856ded5450a2e5302cc1ba81",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"31ac05ca8d549b2a32ff636feeff3d84",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-06.13:43:19::SCWPlatform::updated the xpfm file.
TRACE::2024-01-06.13:43:19::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:19::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:19::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:19::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:43:19::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:43:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:43:19::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.13:43:19::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.13:43:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:43:19::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:43:19::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:43:19::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
LOG::2024-01-06.13:52:36::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-06.13:52:36::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-06.13:52:36::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-06.13:52:36::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-06.13:52:36::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-06.13:52:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-06.13:52:36::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-06.13:52:36::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-06.13:52:36::SCWSystem::Not a boot domain 
LOG::2024-01-06.13:52:36::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-06.13:52:36::SCWDomain::Generating domain artifcats
TRACE::2024-01-06.13:52:36::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-06.13:52:36::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-06.13:52:36::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-06.13:52:36::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-06.13:52:36::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:36::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:36::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:36::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:52:36::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:36::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:52:36::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.13:52:36::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.13:52:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:52:36::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:52:36::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:52:36::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:52:36::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-06.13:52:36::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:52:36::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-01-06.13:52:36::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-01-06.13:52:36::SCWDomain::Building the domain :  standalone_ps7_cortexa9_0
TRACE::2024-01-06.13:52:36::SCWMssOS::doing bsp build ... 
TRACE::2024-01-06.13:52:36::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-06.13:52:36::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-06.13:52:36::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-06.13:52:36::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.13:52:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.13:52:36::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-06.13:52:36::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-06.13:52:36::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-01-06.13:52:36::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-01-06.13:52:36::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.13:52:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.13:52:36::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.13:52:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.13:52:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-06.13:52:36::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-06.13:52:36::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-06.13:52:36::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-06.13:52:36::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.13:52:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.13:52:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.13:52:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.13:52:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.13:52:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.13:52:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.13:52:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.13:52:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.13:52:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.13:52:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.13:52:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.13:52:36::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.13:52:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.13:52:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.13:52:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.13:52:36::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-06.13:52:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-06.13:52:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.13:52:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.13:52:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.13:52:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.13:52:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.13:52:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.13:52:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.13:52:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.13:52:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.13:52:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.13:52:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-06.13:52:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-06.13:52:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.13:52:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.13:52:36::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-06.13:52:36::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-06.13:52:36::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.13:52:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.13:52:36::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-06.13:52:36::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-06.13:52:36::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-06.13:52:36::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-06.13:52:36::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.13:52:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.13:52:36::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.13:52:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.13:52:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.13:52:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.13:52:36::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-06.13:52:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.13:52:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.13:52:36::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-06.13:52:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.13:52:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.13:52:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-06.13:52:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.13:52:37::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.13:52:37::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-06.13:52:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.13:52:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.13:52:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-06.13:52:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-06.13:52:37::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-06.13:52:37::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-06.13:52:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.13:52:37::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.13:52:37::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-06.13:52:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.13:52:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.13:52:37::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-06.13:52:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-06.13:52:37::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-06.13:52:37::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-06.13:52:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.13:52:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.13:52:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-06.13:52:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.13:52:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.13:52:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.13:52:37::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-06.13:52:37::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-06.13:52:37::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI.o ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI_selfte
TRACE::2024-01-06.13:52:37::SCWMssOS::st.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0
TRACE::2024-01-06.13:52:37::SCWMssOS::/lib/asm_vectors.o ps7_cortexa9_0/lib/axi_wr_bram.o ps7_cortexa9_0/lib/axi_wr_bram_selftest.o ps7_cortexa9_0/lib/boot.o ps7_cor
TRACE::2024-01-06.13:52:37::SCWMssOS::texa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/
TRACE::2024-01-06.13:52:37::SCWMssOS::lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o 
TRACE::2024-01-06.13:52:37::SCWMssOS::ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/o
TRACE::2024-01-06.13:52:37::SCWMssOS::utbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa
TRACE::2024-01-06.13:52:37::SCWMssOS::9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib
TRACE::2024-01-06.13:52:37::SCWMssOS::/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7
TRACE::2024-01-06.13:52:37::SCWMssOS::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdm
TRACE::2024-01-06.13:52:37::SCWMssOS::a.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib
TRACE::2024-01-06.13:52:37::SCWMssOS::/xaxivdma_selftest.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0
TRACE::2024-01-06.13:52:37::SCWMssOS::/lib/xbram_intr.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortex
TRACE::2024-01-06.13:52:37::SCWMssOS::a9_0/lib/xclk_wiz_g.o ps7_cortexa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc
TRACE::2024-01-06.13:52:37::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.
TRACE::2024-01-06.13:52:37::SCWMssOS::o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmap
TRACE::2024-01-06.13:52:37::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/
TRACE::2024-01-06.13:52:37::SCWMssOS::xgpio.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_
TRACE::2024-01-06.13:52:37::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xi
TRACE::2024-01-06.13:52:37::SCWMssOS::l_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/
TRACE::2024-01-06.13:52:37::SCWMssOS::xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_co
TRACE::2024-01-06.13:52:37::SCWMssOS::rtexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testi
TRACE::2024-01-06.13:52:37::SCWMssOS::o.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2c
TRACE::2024-01-06.13:52:37::SCWMssOS::c_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/l
TRACE::2024-01-06.13:52:37::SCWMssOS::ib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/li
TRACE::2024-01-06.13:52:37::SCWMssOS::b/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cor
TRACE::2024-01-06.13:52:37::SCWMssOS::texa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g
TRACE::2024-01-06.13:52:37::SCWMssOS::.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps
TRACE::2024-01-06.13:52:37::SCWMssOS::_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdp
TRACE::2024-01-06.13:52:37::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_h
TRACE::2024-01-06.13:52:37::SCWMssOS::w.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0
TRACE::2024-01-06.13:52:37::SCWMssOS::/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xv
TRACE::2024-01-06.13:52:37::SCWMssOS::tc_selftest.o ps7_cortexa9_0/lib/xvtc_sinit.o

TRACE::2024-01-06.13:52:37::SCWMssOS::'Finished building libraries'

TRACE::2024-01-06.13:52:37::SCWMssOS::Copying to export directory.
TRACE::2024-01-06.13:52:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-06.13:52:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-06.13:52:37::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-06.13:52:37::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-06.13:52:37::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-06.13:52:37::SCWPlatform::Started preparing the platform 
TRACE::2024-01-06.13:52:37::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-06.13:52:37::SCWSystem::dir created 
TRACE::2024-01-06.13:52:37::SCWSystem::Writing the bif 
TRACE::2024-01-06.13:52:37::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-06.13:52:37::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-06.13:52:37::SCWPlatform::Completed generating the platform
TRACE::2024-01-06.13:52:37::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:52:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.13:52:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.13:52:37::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.13:52:37::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:52:37::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.13:52:37::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.13:52:37::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.13:52:37::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:37::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:37::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:37::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:52:37::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:52:37::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.13:52:37::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.13:52:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:52:37::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:52:37::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:52:37::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.13:52:37::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:37::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:37::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:37::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:52:37::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:52:37::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.13:52:37::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.13:52:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:52:37::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:52:37::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:52:37::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:52:37::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"06ff5a2a0856ded5450a2e5302cc1ba81",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"31ac05ca8d549b2a32ff636feeff3d84",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-06.13:52:37::SCWPlatform::updated the xpfm file.
TRACE::2024-01-06.13:52:38::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:38::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:38::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:38::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.13:52:38::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.13:52:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.13:52:38::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.13:52:38::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.13:52:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.13:52:38::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.13:52:38::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.13:52:38::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:37::SCWPlatform::Clearing the existing platform
TRACE::2024-01-06.14:20:37::SCWSystem::Clearing the existing sysconfig
TRACE::2024-01-06.14:20:37::SCWBDomain::clearing the fsbl build
TRACE::2024-01-06.14:20:37::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:37::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:37::SCWSystem::Clearing the domains completed.
TRACE::2024-01-06.14:20:37::SCWPlatform::Clearing the opened hw db.
TRACE::2024-01-06.14:20:37::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:37::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:37::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:37::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:37::SCWPlatform::Removing the HwDB with name E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:37::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:37::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:37::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:37::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:37::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:37::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:37::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-06.14:20:40::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-06.14:20:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-06.14:20:40::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-06.14:20:40::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:40::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-06.14:20:40::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-06.14:20:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-06.14:20:40::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:20:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:20:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-06.14:20:40::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:20:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:20:40::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:20:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-06.14:20:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:20:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWReader::No isolation master present  
TRACE::2024-01-06.14:20:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-06.14:20:40::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-06.14:20:40::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:20:40::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.14:20:40::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-06.14:20:40::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:20:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:20:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:20:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:20:40::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:20:40::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:20:40::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-06.14:20:40::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:40::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:40::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:40::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:20:40::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:40::SCWReader::No isolation master present  
TRACE::2024-01-06.14:20:44::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:44::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:44::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.14:20:44::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:47::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-06.14:20:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:47::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:47::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:47::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:47::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:47::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:47::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:20:47::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.14:20:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:47::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-06.14:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:47::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-06.14:20:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:47::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:47::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:47::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_3
TRACE::2024-01-06.14:20:47::SCWPlatform::Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:47::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:47::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:20:47::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.14:20:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:47::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-06.14:20:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:47::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:20:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:20:47::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:20:47::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-06.14:20:47::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:47::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:20:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:20:47::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:20:47::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-06.14:20:47::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-06.14:20:50::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_5
TRACE::2024-01-06.14:20:50::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-06.14:20:50::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:50::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:20:50::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.14:20:50::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:50::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:20:50::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:50::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:50::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:50::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:50::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:50::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_5
TRACE::2024-01-06.14:20:50::SCWPlatform::Opened existing hwdb cpu_test_wrapper_5
TRACE::2024-01-06.14:20:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:50::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:50::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:20:50::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:20:50::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:50::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:50::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:50::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:20:50::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:20:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:20:50::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_5
TRACE::2024-01-06.14:20:50::SCWPlatform::Opened existing hwdb cpu_test_wrapper_5
TRACE::2024-01-06.14:20:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:20:50::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:50::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:20:50::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:20:50::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"06ff5a2a0856ded5450a2e5302cc1ba81",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"31ac05ca8d549b2a32ff636feeff3d841",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-06.14:21:13::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-06.14:21:13::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-06.14:21:13::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-06.14:21:13::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-06.14:21:13::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-06.14:21:13::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-06.14:21:13::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-06.14:21:13::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-06.14:21:13::SCWSystem::Not a boot domain 
LOG::2024-01-06.14:21:13::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-06.14:21:13::SCWDomain::Generating domain artifcats
TRACE::2024-01-06.14:21:13::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-06.14:21:13::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-06.14:21:13::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-06.14:21:13::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-06.14:21:13::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:13::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:13::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:13::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:21:13::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:13::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:21:13::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_5
TRACE::2024-01-06.14:21:13::SCWPlatform::Opened existing hwdb cpu_test_wrapper_5
TRACE::2024-01-06.14:21:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:21:13::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:21:13::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:21:13::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:21:13::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-06.14:21:13::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:21:13::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-06.14:21:14::SCWMssOS::doing bsp build ... 
TRACE::2024-01-06.14:21:14::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-06.14:21:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-06.14:21:14::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-06.14:21:14::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.14:21:14::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.14:21:14::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-06.14:21:14::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-06.14:21:14::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-01-06.14:21:14::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-01-06.14:21:14::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.14:21:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.14:21:14::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.14:21:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.14:21:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-06.14:21:14::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-06.14:21:14::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-06.14:21:14::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-06.14:21:14::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:21:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:21:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:21:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:21:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:21:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:21:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:21:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:21:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:21:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:21:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.14:21:14::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.14:21:14::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:21:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:21:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.14:21:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.14:21:14::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-06.14:21:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-06.14:21:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.14:21:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.14:21:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:21:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:21:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:21:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:21:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:21:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:21:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:21:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:21:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-06.14:21:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-06.14:21:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.14:21:14::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.14:21:14::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-06.14:21:14::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-06.14:21:14::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-06.14:21:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.14:21:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.14:21:14::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-06.14:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-06.14:21:15::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-06.14:21:15::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-06.14:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-06.14:21:15::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-06.14:21:15::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-06.14:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.14:21:15::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.14:21:15::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-06.14:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:21:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:21:15::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-06.14:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.14:21:15::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.14:21:15::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-06.14:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.14:21:15::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.14:21:15::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-06.14:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:21:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:21:15::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-06.14:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:21:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:21:15::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-06.14:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:21:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:21:15::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-06.14:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-06.14:21:15::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-06.14:21:15::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-06.14:21:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-06.14:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.14:21:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.14:21:15::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-06.14:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.14:21:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.14:21:15::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-06.14:21:15::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-06.14:21:15::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-06.14:21:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:21:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:21:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-06.14:21:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:21:16::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:21:16::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:21:17::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-06.14:21:17::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-06.14:21:17::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI.o ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI_selfte
TRACE::2024-01-06.14:21:17::SCWMssOS::st.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0
TRACE::2024-01-06.14:21:17::SCWMssOS::/lib/asm_vectors.o ps7_cortexa9_0/lib/axi_wr_bram.o ps7_cortexa9_0/lib/axi_wr_bram_selftest.o ps7_cortexa9_0/lib/boot.o ps7_cor
TRACE::2024-01-06.14:21:17::SCWMssOS::texa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/
TRACE::2024-01-06.14:21:17::SCWMssOS::lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o 
TRACE::2024-01-06.14:21:17::SCWMssOS::ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/o
TRACE::2024-01-06.14:21:17::SCWMssOS::utbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa
TRACE::2024-01-06.14:21:17::SCWMssOS::9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib
TRACE::2024-01-06.14:21:17::SCWMssOS::/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7
TRACE::2024-01-06.14:21:17::SCWMssOS::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdm
TRACE::2024-01-06.14:21:17::SCWMssOS::a.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib
TRACE::2024-01-06.14:21:17::SCWMssOS::/xaxivdma_selftest.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0
TRACE::2024-01-06.14:21:17::SCWMssOS::/lib/xbram_intr.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortex
TRACE::2024-01-06.14:21:17::SCWMssOS::a9_0/lib/xclk_wiz_g.o ps7_cortexa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc
TRACE::2024-01-06.14:21:17::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.
TRACE::2024-01-06.14:21:17::SCWMssOS::o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmap
TRACE::2024-01-06.14:21:17::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/
TRACE::2024-01-06.14:21:17::SCWMssOS::xgpio.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_
TRACE::2024-01-06.14:21:17::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xi
TRACE::2024-01-06.14:21:17::SCWMssOS::l_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/
TRACE::2024-01-06.14:21:17::SCWMssOS::xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_co
TRACE::2024-01-06.14:21:17::SCWMssOS::rtexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testi
TRACE::2024-01-06.14:21:17::SCWMssOS::o.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2c
TRACE::2024-01-06.14:21:17::SCWMssOS::c_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/l
TRACE::2024-01-06.14:21:17::SCWMssOS::ib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/li
TRACE::2024-01-06.14:21:17::SCWMssOS::b/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cor
TRACE::2024-01-06.14:21:17::SCWMssOS::texa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g
TRACE::2024-01-06.14:21:17::SCWMssOS::.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps
TRACE::2024-01-06.14:21:17::SCWMssOS::_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdp
TRACE::2024-01-06.14:21:17::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_h
TRACE::2024-01-06.14:21:17::SCWMssOS::w.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0
TRACE::2024-01-06.14:21:17::SCWMssOS::/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xv
TRACE::2024-01-06.14:21:17::SCWMssOS::tc_selftest.o ps7_cortexa9_0/lib/xvtc_sinit.o

TRACE::2024-01-06.14:21:17::SCWMssOS::'Finished building libraries'

TRACE::2024-01-06.14:21:17::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-06.14:21:17::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-06.14:21:17::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-06.14:21:17::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-06.14:21:17::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-06.14:21:17::SCWPlatform::Started preparing the platform 
TRACE::2024-01-06.14:21:17::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-06.14:21:17::SCWSystem::dir created 
TRACE::2024-01-06.14:21:17::SCWSystem::Writing the bif 
TRACE::2024-01-06.14:21:17::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-06.14:21:17::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-06.14:21:17::SCWPlatform::Completed generating the platform
TRACE::2024-01-06.14:21:17::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:21:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:21:17::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:21:17::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:21:17::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:21:17::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.14:21:17::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:21:17::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:21:17::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:17::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:17::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:17::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:21:17::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:21:17::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_5
TRACE::2024-01-06.14:21:17::SCWPlatform::Opened existing hwdb cpu_test_wrapper_5
TRACE::2024-01-06.14:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:21:17::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:21:17::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:21:17::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:21:17::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:17::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:17::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:17::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:21:17::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:21:17::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_5
TRACE::2024-01-06.14:21:17::SCWPlatform::Opened existing hwdb cpu_test_wrapper_5
TRACE::2024-01-06.14:21:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:21:17::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:21:17::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:21:17::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:21:17::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"06ff5a2a0856ded5450a2e5302cc1ba81",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"31ac05ca8d549b2a32ff636feeff3d84",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-06.14:21:17::SCWPlatform::updated the xpfm file.
TRACE::2024-01-06.14:21:18::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:18::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:18::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:18::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:21:18::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:21:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:21:18::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_5
TRACE::2024-01-06.14:21:18::SCWPlatform::Opened existing hwdb cpu_test_wrapper_5
TRACE::2024-01-06.14:21:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:21:18::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:21:18::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:21:18::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:38::SCWPlatform::Clearing the existing platform
TRACE::2024-01-06.14:22:38::SCWSystem::Clearing the existing sysconfig
TRACE::2024-01-06.14:22:38::SCWBDomain::clearing the fsbl build
TRACE::2024-01-06.14:22:38::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:38::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:38::SCWSystem::Clearing the domains completed.
TRACE::2024-01-06.14:22:38::SCWPlatform::Clearing the opened hw db.
TRACE::2024-01-06.14:22:38::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:38::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:38::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:38::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:38::SCWPlatform::Removing the HwDB with name E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:38::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:38::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:38::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:38::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:38::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-06.14:22:41::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-06.14:22:41::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-06.14:22:41::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-06.14:22:41::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:41::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:41::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-06.14:22:41::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-06.14:22:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-06.14:22:41::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:41::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:22:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:41::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:22:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-06.14:22:41::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:22:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:22:41::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:22:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-06.14:22:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:41::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:22:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWReader::No isolation master present  
TRACE::2024-01-06.14:22:41::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-06.14:22:41::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-06.14:22:41::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:41::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:22:41::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.14:22:41::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-06.14:22:41::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:41::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:22:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:41::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:22:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:41::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:22:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:22:41::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:22:41::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:22:41::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-06.14:22:41::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:41::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:41::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:41::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:22:41::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:41::SCWReader::No isolation master present  
TRACE::2024-01-06.14:22:44::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:44::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:44::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.14:22:44::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:44::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:47::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-06.14:22:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:47::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:47::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:47::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:47::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:47::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:47::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:22:47::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.14:22:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:47::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_8
TRACE::2024-01-06.14:22:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:47::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-06.14:22:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:47::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:47::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:47::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_7
TRACE::2024-01-06.14:22:47::SCWPlatform::Opened existing hwdb cpu_test_wrapper_7
TRACE::2024-01-06.14:22:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:47::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:47::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:22:47::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.14:22:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:47::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_8
TRACE::2024-01-06.14:22:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:47::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:22:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:22:47::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:22:47::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-06.14:22:47::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:47::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:22:47::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:22:47::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:22:47::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-06.14:22:47::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:47::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:47::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:47::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-06.14:22:50::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_9
TRACE::2024-01-06.14:22:50::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-06.14:22:50::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:50::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:22:50::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.14:22:50::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:50::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:22:50::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:50::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:50::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:50::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:50::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:50::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-06.14:22:50::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-06.14:22:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:50::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:50::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:22:50::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:22:50::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:50::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:50::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:50::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:50::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:50::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-06.14:22:50::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-06.14:22:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:50::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:50::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:22:50::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:50::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"06ff5a2a0856ded5450a2e5302cc1ba81",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"31ac05ca8d549b2a32ff636feeff3d841",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-06.14:22:58::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-06.14:22:58::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-06.14:22:58::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-06.14:22:58::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-06.14:22:58::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-06.14:22:58::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-06.14:22:58::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-06.14:22:58::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-06.14:22:58::SCWSystem::Not a boot domain 
LOG::2024-01-06.14:22:58::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-06.14:22:58::SCWDomain::Generating domain artifcats
TRACE::2024-01-06.14:22:58::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-06.14:22:58::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-06.14:22:58::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-06.14:22:58::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-06.14:22:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:22:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:22:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:22:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-06.14:22:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-06.14:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:22:58::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:58::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:22:58::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:58::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-06.14:22:58::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:22:58::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-06.14:22:59::SCWMssOS::doing bsp build ... 
TRACE::2024-01-06.14:22:59::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-06.14:22:59::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-06.14:22:59::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-06.14:22:59::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.14:22:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.14:22:59::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-06.14:22:59::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-06.14:22:59::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-01-06.14:22:59::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-01-06.14:22:59::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.14:22:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.14:22:59::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.14:22:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.14:22:59::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-06.14:22:59::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-06.14:22:59::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-06.14:22:59::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-06.14:22:59::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:22:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:22:59::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:22:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:22:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:22:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:22:59::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:22:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:22:59::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:22:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:22:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.14:22:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.14:22:59::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:22:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:22:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.14:22:59::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.14:22:59::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-06.14:22:59::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-06.14:22:59::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.14:22:59::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.14:22:59::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:22:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:22:59::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:22:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:22:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:22:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:22:59::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:22:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:22:59::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-06.14:22:59::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-06.14:22:59::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.14:22:59::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.14:22:59::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:22:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-06.14:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-06.14:22:59::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-06.14:22:59::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-06.14:23:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-06.14:23:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.14:23:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.14:23:00::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-06.14:23:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-06.14:23:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-06.14:23:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-06.14:23:00::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-06.14:23:00::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-06.14:23:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.14:23:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.14:23:00::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-06.14:23:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:23:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:23:00::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-06.14:23:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.14:23:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.14:23:00::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-06.14:23:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.14:23:00::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.14:23:00::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-06.14:23:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:23:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:23:00::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-06.14:23:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:23:00::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:23:00::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-06.14:23:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:23:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:23:00::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-06.14:23:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-06.14:23:00::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-06.14:23:00::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-06.14:23:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.14:23:00::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.14:23:00::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-06.14:23:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.14:23:00::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.14:23:00::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-06.14:23:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-06.14:23:01::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-06.14:23:01::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-06.14:23:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:23:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:23:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-06.14:23:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:23:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:23:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:23:02::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-06.14:23:02::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-06.14:23:02::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI.o ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI_selfte
TRACE::2024-01-06.14:23:02::SCWMssOS::st.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0
TRACE::2024-01-06.14:23:02::SCWMssOS::/lib/asm_vectors.o ps7_cortexa9_0/lib/axi_wr_bram.o ps7_cortexa9_0/lib/axi_wr_bram_selftest.o ps7_cortexa9_0/lib/boot.o ps7_cor
TRACE::2024-01-06.14:23:02::SCWMssOS::texa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/
TRACE::2024-01-06.14:23:02::SCWMssOS::lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o 
TRACE::2024-01-06.14:23:02::SCWMssOS::ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/o
TRACE::2024-01-06.14:23:02::SCWMssOS::utbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa
TRACE::2024-01-06.14:23:02::SCWMssOS::9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib
TRACE::2024-01-06.14:23:02::SCWMssOS::/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7
TRACE::2024-01-06.14:23:02::SCWMssOS::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdm
TRACE::2024-01-06.14:23:02::SCWMssOS::a.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib
TRACE::2024-01-06.14:23:02::SCWMssOS::/xaxivdma_selftest.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0
TRACE::2024-01-06.14:23:02::SCWMssOS::/lib/xbram_intr.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortex
TRACE::2024-01-06.14:23:02::SCWMssOS::a9_0/lib/xclk_wiz_g.o ps7_cortexa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc
TRACE::2024-01-06.14:23:02::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.
TRACE::2024-01-06.14:23:02::SCWMssOS::o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmap
TRACE::2024-01-06.14:23:02::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/
TRACE::2024-01-06.14:23:02::SCWMssOS::xgpio.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_
TRACE::2024-01-06.14:23:02::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xi
TRACE::2024-01-06.14:23:02::SCWMssOS::l_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/
TRACE::2024-01-06.14:23:02::SCWMssOS::xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_co
TRACE::2024-01-06.14:23:02::SCWMssOS::rtexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testi
TRACE::2024-01-06.14:23:02::SCWMssOS::o.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2c
TRACE::2024-01-06.14:23:02::SCWMssOS::c_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/l
TRACE::2024-01-06.14:23:02::SCWMssOS::ib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/li
TRACE::2024-01-06.14:23:02::SCWMssOS::b/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cor
TRACE::2024-01-06.14:23:02::SCWMssOS::texa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g
TRACE::2024-01-06.14:23:02::SCWMssOS::.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps
TRACE::2024-01-06.14:23:02::SCWMssOS::_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdp
TRACE::2024-01-06.14:23:02::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_h
TRACE::2024-01-06.14:23:02::SCWMssOS::w.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0
TRACE::2024-01-06.14:23:02::SCWMssOS::/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xv
TRACE::2024-01-06.14:23:02::SCWMssOS::tc_selftest.o ps7_cortexa9_0/lib/xvtc_sinit.o

TRACE::2024-01-06.14:23:02::SCWMssOS::'Finished building libraries'

TRACE::2024-01-06.14:23:02::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-06.14:23:02::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-06.14:23:02::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-06.14:23:02::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-06.14:23:02::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-06.14:23:02::SCWPlatform::Started preparing the platform 
TRACE::2024-01-06.14:23:02::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-06.14:23:02::SCWSystem::dir created 
TRACE::2024-01-06.14:23:02::SCWSystem::Writing the bif 
TRACE::2024-01-06.14:23:02::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-06.14:23:02::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-06.14:23:02::SCWPlatform::Completed generating the platform
TRACE::2024-01-06.14:23:02::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:23:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:23:02::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:23:02::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:23:02::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:23:02::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.14:23:02::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:23:02::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:23:02::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:23:02::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:23:02::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:23:02::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:23:02::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:23:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:23:02::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-06.14:23:02::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-06.14:23:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:23:02::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:23:02::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:23:02::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:23:02::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:23:02::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:23:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:23:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:23:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:23:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:23:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-06.14:23:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-06.14:23:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:23:03::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:23:03::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:23:03::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:23:03::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"06ff5a2a0856ded5450a2e5302cc1ba81",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"31ac05ca8d549b2a32ff636feeff3d84",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-06.14:23:03::SCWPlatform::updated the xpfm file.
TRACE::2024-01-06.14:23:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:23:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:23:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:23:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:23:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:23:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:23:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_9
TRACE::2024-01-06.14:23:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper_9
TRACE::2024-01-06.14:23:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:23:03::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:23:03::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:23:03::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:54::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:54::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:54::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:55::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:55::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:55::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-06.14:49:58::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-06.14:49:58::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-06.14:49:58::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-06.14:49:58::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:49:58::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:49:58::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-06.14:49:58::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-06.14:49:58::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-06.14:49:58::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:49:58::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:49:58::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:49:58::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:49:58::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-06.14:49:58::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:49:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:49:58::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:49:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-06.14:49:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:49:58::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:49:58::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWReader::No isolation master present  
TRACE::2024-01-06.14:49:58::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-06.14:49:58::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-06.14:49:58::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:49:58::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:49:58::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.14:49:58::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-06.14:49:58::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:49:58::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:49:58::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:49:58::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:49:58::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:49:58::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:49:58::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:49:58::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:49:58::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:49:58::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-06.14:49:58::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:49:58::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:49:58::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:49:58::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:49:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:49:58::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:49:58::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:49:58::SCWReader::No isolation master present  
TRACE::2024-01-06.14:50:00::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:00::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:00::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.14:50:00::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:50:03::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-06.14:50:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:50:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:50:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:50:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:50:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:50:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:50:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:50:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:50:03::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:50:03::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:50:03::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:50:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.14:50:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:50:03::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:50:03::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-06.14:50:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:50:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:50:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:50:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:50:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:50:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:50:03::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_2
TRACE::2024-01-06.14:50:03::SCWPlatform::Opened existing hwdb cpu_test_wrapper_2
TRACE::2024-01-06.14:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:50:03::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:03::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:50:03::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.14:50:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:50:03::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_3
TRACE::2024-01-06.14:50:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:50:03::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:50:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:50:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:50:03::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:50:03::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-06.14:50:03::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:50:03::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:03::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:50:03::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:50:03::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:50:03::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-06.14:50:03::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:03::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:50:03::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:50:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-06.14:50:06::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_4
TRACE::2024-01-06.14:50:06::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:50:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-06.14:50:06::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:50:06::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:50:06::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:06::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.14:50:06::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:06::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:50:06::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:06::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:06::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:06::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:50:06::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:50:06::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-06.14:50:06::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-06.14:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:50:06::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:50:06::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:50:06::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:50:06::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:06::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:06::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:06::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:50:06::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:50:06::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-06.14:50:06::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-06.14:50:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:50:06::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:06::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:50:06::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:06::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"b844e3882e2afd599e9b68c2b94aeb9f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"0e073a9a1fa5c1c3205ec76c2e24250f1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-06.14:50:19::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-06.14:50:19::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-06.14:50:19::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-06.14:50:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-06.14:50:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-06.14:50:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-06.14:50:19::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-06.14:50:19::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-06.14:50:19::SCWSystem::Not a boot domain 
LOG::2024-01-06.14:50:19::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-06.14:50:19::SCWDomain::Generating domain artifcats
TRACE::2024-01-06.14:50:19::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-06.14:50:19::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-06.14:50:19::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-06.14:50:19::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-06.14:50:19::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:19::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:19::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:19::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:50:19::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:50:19::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-06.14:50:19::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-06.14:50:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:50:19::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:19::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:50:19::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:19::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-06.14:50:19::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:19::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-06.14:50:19::SCWMssOS::doing bsp build ... 
TRACE::2024-01-06.14:50:19::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-06.14:50:20::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-06.14:50:20::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-06.14:50:20::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.14:50:20::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.14:50:20::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-06.14:50:20::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-06.14:50:20::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-01-06.14:50:20::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-01-06.14:50:20::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.14:50:20::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.14:50:20::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.14:50:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.14:50:20::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-06.14:50:20::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-06.14:50:20::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-06.14:50:20::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-06.14:50:20::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:50:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:50:20::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:50:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:50:20::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:50:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:50:20::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:50:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:50:20::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:50:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:50:20::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.14:50:20::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.14:50:20::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:50:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:50:20::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.14:50:20::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.14:50:20::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-06.14:50:20::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-06.14:50:20::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.14:50:20::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.14:50:20::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:50:20::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:50:20::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:50:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:50:20::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.14:50:20::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.14:50:20::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:50:20::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:50:20::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-06.14:50:20::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-06.14:50:20::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.14:50:20::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.14:50:20::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:20::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-06.14:50:20::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-06.14:50:20::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-06.14:50:20::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-06.14:50:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.14:50:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.14:50:21::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-06.14:50:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-06.14:50:21::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-06.14:50:21::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-06.14:50:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-06.14:50:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-06.14:50:21::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-06.14:50:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.14:50:21::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.14:50:21::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-06.14:50:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:50:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:50:21::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-06.14:50:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-06.14:50:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.14:50:21::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.14:50:21::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-06.14:50:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.14:50:21::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.14:50:21::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:50:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:50:21::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-06.14:50:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.14:50:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.14:50:21::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-06.14:50:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:50:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:50:21::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-06.14:50:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-06.14:50:21::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-06.14:50:21::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-06.14:50:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.14:50:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.14:50:21::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-06.14:50:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.14:50:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.14:50:21::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-06.14:50:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-06.14:50:22::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-06.14:50:22::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-06.14:50:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:50:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:50:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-06.14:50:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.14:50:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.14:50:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.14:50:23::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-06.14:50:23::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-06.14:50:23::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI.o ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI_selfte
TRACE::2024-01-06.14:50:23::SCWMssOS::st.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0
TRACE::2024-01-06.14:50:23::SCWMssOS::/lib/asm_vectors.o ps7_cortexa9_0/lib/axi_wr_bram.o ps7_cortexa9_0/lib/axi_wr_bram_selftest.o ps7_cortexa9_0/lib/boot.o ps7_cor
TRACE::2024-01-06.14:50:23::SCWMssOS::texa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/
TRACE::2024-01-06.14:50:23::SCWMssOS::lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o 
TRACE::2024-01-06.14:50:23::SCWMssOS::ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/o
TRACE::2024-01-06.14:50:23::SCWMssOS::utbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa
TRACE::2024-01-06.14:50:23::SCWMssOS::9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib
TRACE::2024-01-06.14:50:23::SCWMssOS::/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7
TRACE::2024-01-06.14:50:23::SCWMssOS::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdm
TRACE::2024-01-06.14:50:23::SCWMssOS::a.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib
TRACE::2024-01-06.14:50:23::SCWMssOS::/xaxivdma_selftest.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0
TRACE::2024-01-06.14:50:23::SCWMssOS::/lib/xbram_intr.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortex
TRACE::2024-01-06.14:50:23::SCWMssOS::a9_0/lib/xclk_wiz_g.o ps7_cortexa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc
TRACE::2024-01-06.14:50:23::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.
TRACE::2024-01-06.14:50:23::SCWMssOS::o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmap
TRACE::2024-01-06.14:50:23::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/
TRACE::2024-01-06.14:50:23::SCWMssOS::xgpio.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_
TRACE::2024-01-06.14:50:23::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xi
TRACE::2024-01-06.14:50:23::SCWMssOS::l_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/
TRACE::2024-01-06.14:50:23::SCWMssOS::xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_co
TRACE::2024-01-06.14:50:23::SCWMssOS::rtexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testi
TRACE::2024-01-06.14:50:23::SCWMssOS::o.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2c
TRACE::2024-01-06.14:50:23::SCWMssOS::c_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/l
TRACE::2024-01-06.14:50:23::SCWMssOS::ib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/li
TRACE::2024-01-06.14:50:23::SCWMssOS::b/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cor
TRACE::2024-01-06.14:50:23::SCWMssOS::texa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g
TRACE::2024-01-06.14:50:23::SCWMssOS::.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps
TRACE::2024-01-06.14:50:23::SCWMssOS::_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdp
TRACE::2024-01-06.14:50:23::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_h
TRACE::2024-01-06.14:50:23::SCWMssOS::w.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0
TRACE::2024-01-06.14:50:23::SCWMssOS::/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xv
TRACE::2024-01-06.14:50:23::SCWMssOS::tc_selftest.o ps7_cortexa9_0/lib/xvtc_sinit.o

TRACE::2024-01-06.14:50:23::SCWMssOS::'Finished building libraries'

TRACE::2024-01-06.14:50:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-06.14:50:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-06.14:50:23::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-06.14:50:23::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-06.14:50:23::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-06.14:50:23::SCWPlatform::Started preparing the platform 
TRACE::2024-01-06.14:50:23::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-06.14:50:23::SCWSystem::dir created 
TRACE::2024-01-06.14:50:23::SCWSystem::Writing the bif 
TRACE::2024-01-06.14:50:23::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-06.14:50:23::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-06.14:50:23::SCWPlatform::Completed generating the platform
TRACE::2024-01-06.14:50:23::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:50:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.14:50:23::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.14:50:23::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:50:23::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.14:50:24::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:24::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.14:50:24::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:24::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:24::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:24::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:50:24::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:50:24::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-06.14:50:24::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-06.14:50:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:50:24::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:50:24::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:50:24::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.14:50:24::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:24::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:24::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:24::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:50:24::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:50:24::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-06.14:50:24::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-06.14:50:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:50:24::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:24::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:50:24::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:24::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"b844e3882e2afd599e9b68c2b94aeb9f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"0e073a9a1fa5c1c3205ec76c2e24250f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-06.14:50:24::SCWPlatform::updated the xpfm file.
TRACE::2024-01-06.14:50:24::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:24::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:24::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:24::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.14:50:24::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.14:50:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.14:50:24::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_4
TRACE::2024-01-06.14:50:24::SCWPlatform::Opened existing hwdb cpu_test_wrapper_4
TRACE::2024-01-06.14:50:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.14:50:24::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.14:50:24::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.14:50:24::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:56::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:56::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:56::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:57::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:57::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:57::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened new HwDB with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWReader::Active system found as  cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWReader::Handling sysconfig cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-06.17:38:59::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-06.17:38:59::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:38:59::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:38:59::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-01-06.17:38:59::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-06.17:38:59::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-06.17:38:59::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:38:59::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:38:59::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:38:59::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:38:59::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-01-06.17:38:59::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.17:38:59::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.17:38:59::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.17:38:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-06.17:38:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:38:59::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:38:59::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWReader::No isolation master present  
TRACE::2024-01-06.17:38:59::SCWDomain::checking for install qemu data   : 
TRACE::2024-01-06.17:38:59::SCWDomain:: Using the QEMU Data from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-01-06.17:38:59::SCWDomain:: Using the QEMU args  from install at  : E:/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:38:59::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:38:59::SCWMssOS::No sw design opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::mss exists loading the mss file  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::Opened the sw design from mss  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::Adding the swdes entry E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.17:38:59::SCWMssOS::updating the scw layer about changes
TRACE::2024-01-06.17:38:59::SCWMssOS::Opened the sw design.  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:38:59::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:38:59::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:38:59::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:38:59::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:38:59::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:38:59::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.17:38:59::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.17:38:59::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.17:38:59::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-01-06.17:38:59::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:38:59::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:38:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:38:59::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:38:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:38:59::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:38:59::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:38:59::SCWReader::No isolation master present  
TRACE::2024-01-06.17:39:04::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:04::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:04::SCWPlatform:: Platform location is E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.17:39:04::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:39:07::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-06.17:39:07::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:39:07::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:39:07::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:39:07::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:39:07::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:39:07::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:39:07::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:39:07::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:39:07::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:39:07::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:39:07::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:39:07::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.17:39:07::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:39:07::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-06.17:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:39:07::SCWMssOS::Doing hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-06.17:39:07::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:39:07::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:39:07::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:39:07::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:39:07::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:39:07::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:39:07::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper
TRACE::2024-01-06.17:39:07::SCWPlatform::Opened existing hwdb cpu_test_wrapper
TRACE::2024-01-06.17:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:39:07::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:39:07::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:39:07::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:39:07::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa
TRACE::2024-01-06.17:39:07::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/tempdsa/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:39:07::SCWPlatform::update - Opened existing hwdb cpu_test_wrapper_0
TRACE::2024-01-06.17:39:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:39:07::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:39:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.17:39:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.17:39:07::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.17:39:07::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2024-01-06.17:39:07::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:39:07::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:39:07::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.17:39:07::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.17:39:07::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.17:39:07::SCWMssOS::Completed hw sync for the mss in domain: standalone_ps7_cortexa9_0
TRACE::2024-01-06.17:39:07::SCWMssOS::Removing the swdes entry for  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:39:07::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:39:07::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:39:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-01-06.17:39:11::SCWPlatform::Opened new HwDB with name cpu_test_wrapper_1
TRACE::2024-01-06.17:39:11::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:39:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-01-06.17:39:11::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:39:11::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.17:39:11::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:39:11::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.17:39:11::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:39:11::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.17:39:11::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:11::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:11::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:11::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:39:11::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:39:11::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.17:39:11::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.17:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:39:11::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:39:11::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:39:11::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:39:11::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:11::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:11::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:11::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:39:11::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:39:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:39:11::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.17:39:11::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.17:39:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:39:11::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:39:11::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:39:11::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:39:11::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"b844e3882e2afd599e9b68c2b94aeb9f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"0e073a9a1fa5c1c3205ec76c2e24250f1",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-01-06.17:41:00::SCWPlatform::Started generating the artifacts platform cpu_test_wrapper
TRACE::2024-01-06.17:41:00::SCWPlatform::Sanity checking of platform is completed
LOG::2024-01-06.17:41:00::SCWPlatform::Started generating the artifacts for system configuration cpu_test_wrapper
LOG::2024-01-06.17:41:00::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-01-06.17:41:00::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-01-06.17:41:00::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-01-06.17:41:00::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-01-06.17:41:00::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-01-06.17:41:00::SCWSystem::Not a boot domain 
LOG::2024-01-06.17:41:00::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-01-06.17:41:00::SCWDomain::Generating domain artifcats
TRACE::2024-01-06.17:41:00::SCWMssOS::Generating standalone artifcats
TRACE::2024-01-06.17:41:00::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/qemu/
TRACE::2024-01-06.17:41:00::SCWMssOS::Copying the qemu file from  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/export/cpu_test_wrapper/sw/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-01-06.17:41:00::SCWMssOS:: Copying the user libraries. 
TRACE::2024-01-06.17:41:00::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:00::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:00::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:00::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:41:00::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:41:00::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.17:41:00::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.17:41:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:41:00::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:41:00::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:41:00::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:41:00::SCWMssOS::Completed writing the mss file at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-01-06.17:41:00::SCWMssOS::Mss edits present, copying mssfile into export location E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:41:00::SCWMssOS::bsp generated is stale removing and regenerating. 
TRACE::2024-01-06.17:41:01::SCWMssOS::doing bsp build ... 
TRACE::2024-01-06.17:41:01::SCWMssOS::System Command Ran  E: & cd  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-01-06.17:41:01::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-01-06.17:41:01::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-01-06.17:41:01::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.17:41:01::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.17:41:01::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-06.17:41:01::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-06.17:41:01::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2024-01-06.17:41:01::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2024-01-06.17:41:01::SCWMssOS::-nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.17:41:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.17:41:01::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.17:41:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.17:41:01::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-01-06.17:41:01::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-01-06.17:41:01::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-01-06.17:41:01::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-01-06.17:41:01::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.17:41:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.17:41:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.17:41:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.17:41:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.17:41:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.17:41:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.17:41:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.17:41:01::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.17:41:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.17:41:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.17:41:01::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.17:41:01::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.17:41:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.17:41:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.17:41:01::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.17:41:01::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-06.17:41:01::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-06.17:41:01::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.17:41:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.17:41:01::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.17:41:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.17:41:01::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.17:41:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.17:41:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-06.17:41:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-01-06.17:41:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-01-06.17:41:01::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_14/src"

TRACE::2024-01-06.17:41:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src"

TRACE::2024-01-06.17:41:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.17:41:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.17:41:02::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src"

TRACE::2024-01-06.17:41:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/AXI_LCD_TOU_DRI_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-06.17:41:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-06.17:41:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_wr_bram_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-01-06.17:41:02::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-01-06.17:41:02::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/bram_v4_9/src"

TRACE::2024-01-06.17:41:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/bram_v4_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-06.17:41:02::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-06.17:41:02::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src"

TRACE::2024-01-06.17:41:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/clk_wiz_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.17:41:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.17:41:02::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-01-06.17:41:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-01-06.17:41:02::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-01-06.17:41:02::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-01-06.17:41:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-01-06.17:41:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-01-06.17:41:02::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-01-06.17:41:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.17:41:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.17:41:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-01-06.17:41:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.17:41:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.17:41:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-01-06.17:41:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.17:41:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.17:41:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_10/src"

TRACE::2024-01-06.17:41:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-01-06.17:41:02::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-01-06.17:41:02::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-01-06.17:41:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.17:41:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.17:41:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-01-06.17:41:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-01-06.17:41:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-01-06.17:41:02::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-01-06.17:41:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.17:41:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.17:41:02::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-01-06.17:41:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-01-06.17:41:03::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-01-06.17:41:03::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-01-06.17:41:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-01-06.17:41:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-01-06.17:41:03::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-01-06.17:41:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-01-06.17:41:03::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-01-06.17:41:03::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/vtc_v8_5/src"

TRACE::2024-01-06.17:41:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/vtc_v8_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARCH
TRACE::2024-01-06.17:41:03::SCWMssOS::IVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfil
TRACE::2024-01-06.17:41:03::SCWMssOS::es -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-01-06.17:41:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.17:41:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.17:41:03::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-01-06.17:41:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-01-06.17:41:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-01-06.17:41:03::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-01-06.17:41:04::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-01-06.17:41:04::SCWMssOS::make --no-print-directory archive

TRACE::2024-01-06.17:41:04::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI.o ps7_cortexa9_0/lib/AXI_LCD_TOU_DRI_selfte
TRACE::2024-01-06.17:41:04::SCWMssOS::st.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0
TRACE::2024-01-06.17:41:04::SCWMssOS::/lib/asm_vectors.o ps7_cortexa9_0/lib/axi_wr_bram.o ps7_cortexa9_0/lib/axi_wr_bram_selftest.o ps7_cortexa9_0/lib/boot.o ps7_cor
TRACE::2024-01-06.17:41:04::SCWMssOS::texa9_0/lib/close.o ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/
TRACE::2024-01-06.17:41:04::SCWMssOS::lib/fcntl.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o 
TRACE::2024-01-06.17:41:04::SCWMssOS::ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/o
TRACE::2024-01-06.17:41:04::SCWMssOS::utbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa
TRACE::2024-01-06.17:41:04::SCWMssOS::9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib
TRACE::2024-01-06.17:41:04::SCWMssOS::/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7
TRACE::2024-01-06.17:41:04::SCWMssOS::_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxivdm
TRACE::2024-01-06.17:41:04::SCWMssOS::a.o ps7_cortexa9_0/lib/xaxivdma_channel.o ps7_cortexa9_0/lib/xaxivdma_g.o ps7_cortexa9_0/lib/xaxivdma_intr.o ps7_cortexa9_0/lib
TRACE::2024-01-06.17:41:04::SCWMssOS::/xaxivdma_selftest.o ps7_cortexa9_0/lib/xaxivdma_sinit.o ps7_cortexa9_0/lib/xbram.o ps7_cortexa9_0/lib/xbram_g.o ps7_cortexa9_0
TRACE::2024-01-06.17:41:04::SCWMssOS::/lib/xbram_intr.o ps7_cortexa9_0/lib/xbram_selftest.o ps7_cortexa9_0/lib/xbram_sinit.o ps7_cortexa9_0/lib/xclk_wiz.o ps7_cortex
TRACE::2024-01-06.17:41:04::SCWMssOS::a9_0/lib/xclk_wiz_g.o ps7_cortexa9_0/lib/xclk_wiz_intr.o ps7_cortexa9_0/lib/xclk_wiz_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc
TRACE::2024-01-06.17:41:04::SCWMssOS::.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.
TRACE::2024-01-06.17:41:04::SCWMssOS::o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmap
TRACE::2024-01-06.17:41:04::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/
TRACE::2024-01-06.17:41:04::SCWMssOS::xgpio.o ps7_cortexa9_0/lib/xgpio_extra.o ps7_cortexa9_0/lib/xgpio_g.o ps7_cortexa9_0/lib/xgpio_intr.o ps7_cortexa9_0/lib/xgpio_
TRACE::2024-01-06.17:41:04::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xgpio_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xi
TRACE::2024-01-06.17:41:04::SCWMssOS::l_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/
TRACE::2024-01-06.17:41:04::SCWMssOS::xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_co
TRACE::2024-01-06.17:41:04::SCWMssOS::rtexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testi
TRACE::2024-01-06.17:41:04::SCWMssOS::o.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2c
TRACE::2024-01-06.17:41:04::SCWMssOS::c_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/l
TRACE::2024-01-06.17:41:04::SCWMssOS::ib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/li
TRACE::2024-01-06.17:41:04::SCWMssOS::b/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cor
TRACE::2024-01-06.17:41:04::SCWMssOS::texa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g
TRACE::2024-01-06.17:41:04::SCWMssOS::.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps
TRACE::2024-01-06.17:41:04::SCWMssOS::_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdp
TRACE::2024-01-06.17:41:04::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_h
TRACE::2024-01-06.17:41:04::SCWMssOS::w.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0
TRACE::2024-01-06.17:41:04::SCWMssOS::/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xvtc.o ps7_cortexa9_0/lib/xvtc_g.o ps7_cortexa9_0/lib/xvtc_intr.o ps7_cortexa9_0/lib/xv
TRACE::2024-01-06.17:41:04::SCWMssOS::tc_selftest.o ps7_cortexa9_0/lib/xvtc_sinit.o

TRACE::2024-01-06.17:41:05::SCWMssOS::'Finished building libraries'

TRACE::2024-01-06.17:41:05::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-01-06.17:41:05::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-01-06.17:41:05::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-01-06.17:41:05::SCWSystem::Completed Processing the sysconfig cpu_test_wrapper
LOG::2024-01-06.17:41:05::SCWPlatform::Completed generating the artifacts for system configuration cpu_test_wrapper
TRACE::2024-01-06.17:41:05::SCWPlatform::Started preparing the platform 
TRACE::2024-01-06.17:41:05::SCWSystem::Writing the bif file for system config cpu_test_wrapper
TRACE::2024-01-06.17:41:05::SCWSystem::dir created 
TRACE::2024-01-06.17:41:05::SCWSystem::Writing the bif 
TRACE::2024-01-06.17:41:05::SCWPlatform::Started writing the spfm file 
TRACE::2024-01-06.17:41:05::SCWPlatform::Started writing the xpfm file 
TRACE::2024-01-06.17:41:05::SCWPlatform::Completed generating the platform
TRACE::2024-01-06.17:41:05::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:41:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-01-06.17:41:05::SCWMssOS::Completed writemss as part of save.
TRACE::2024-01-06.17:41:05::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.17:41:05::SCWMssOS::Saving the mss changes E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:41:05::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-01-06.17:41:05::SCWMssOS::Writing the mss file completed E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:41:05::SCWMssOS::Commit changes completed.
TRACE::2024-01-06.17:41:05::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:05::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:05::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:05::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:41:05::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:41:05::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.17:41:05::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.17:41:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:41:05::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:41:05::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:41:05::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-01-06.17:41:05::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:05::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:05::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:05::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:41:05::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:41:05::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.17:41:05::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.17:41:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:41:05::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:41:05::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:41:05::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:41:05::SCWWriter::formatted JSON is {
	"platformName":	"cpu_test_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"cpu_test_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/cpu_test_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"cpu_test_wrapper",
	"systems":	[{
			"systemName":	"cpu_test_wrapper",
			"systemDesc":	"cpu_test_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"cpu_test_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"b844e3882e2afd599e9b68c2b94aeb9f1",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/cpu_test_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"0e073a9a1fa5c1c3205ec76c2e24250f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1"],
					"libOptions":	{
						"xilffs":	{
							"use_lfn":	"1",
							"libOptionNames":	["use_lfn"]
						},
						"libsContainingOptions":	["xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-01-06.17:41:05::SCWPlatform::updated the xpfm file.
TRACE::2024-01-06.17:41:05::SCWPlatform::Trying to open the hw design at E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:05::SCWPlatform::DSA given E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:05::SCWPlatform::DSA absoulate path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:05::SCWPlatform::DSA directory E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw
TRACE::2024-01-06.17:41:05::SCWPlatform:: Platform Path E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/hw/cpu_test_wrapper.xsa
TRACE::2024-01-06.17:41:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-01-06.17:41:05::SCWPlatform::Trying to set the existing hwdb with name cpu_test_wrapper_1
TRACE::2024-01-06.17:41:05::SCWPlatform::Opened existing hwdb cpu_test_wrapper_1
TRACE::2024-01-06.17:41:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-01-06.17:41:05::SCWMssOS::Checking the sw design at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-01-06.17:41:05::SCWMssOS::DEBUG:  swdes dump  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-01-06.17:41:05::SCWMssOS::Sw design exists and opened at  E:/Xilinx/FPGA_Prjs/dzy/cpu_test/cpu_test/vitis/cpu_test_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
