<profile>

<section name = "Vitis HLS Report for 'encryfinal'" level="0">
<item name = "Date">Thu Feb  6 20:26:44 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">encryptionfinale</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.826 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">474, 3221225918, 4.740 us, 32.212 sec, 475, 3221225919, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_40_1_fu_74">encryfinal_Pipeline_VITIS_LOOP_40_1, 25, 25, 0.250 us, 0.250 us, 25, 25, no</column>
<column name="grp_encryfinal_Pipeline_2_fu_82">encryfinal_Pipeline_2, 18, 18, 0.180 us, 0.180 us, 18, 18, no</column>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_86_1_fu_87">encryfinal_Pipeline_VITIS_LOOP_86_1, 26, 26, 0.260 us, 0.260 us, 26, 26, no</column>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_95">encryfinal_Pipeline_VITIS_LOOP_46_3, 72, 536870980, 0.720 us, 5.369 sec, 72, 536870980, no</column>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_50_4_fu_103">encryfinal_Pipeline_VITIS_LOOP_50_4, 4, 268435457, 40.000 ns, 2.684 sec, 4, 268435457, no</column>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_64_1_fu_110">encryfinal_Pipeline_VITIS_LOOP_64_1, 18, 18, 0.180 us, 0.180 us, 18, 18, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_44_2">400, 3221225844, 100 ~ 805306461, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 31, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 14, 2073, 1893, -</column>
<column name="Memory">8, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 230, -</column>
<column name="Register">-, -, 39, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">3, 5, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_encryfinal_Pipeline_2_fu_82">encryfinal_Pipeline_2, 0, 0, 7, 54, 0</column>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_40_1_fu_74">encryfinal_Pipeline_VITIS_LOOP_40_1, 0, 0, 187, 97, 0</column>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_95">encryfinal_Pipeline_VITIS_LOOP_46_3, 0, 3, 1221, 1248, 0</column>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_50_4_fu_103">encryfinal_Pipeline_VITIS_LOOP_50_4, 0, 0, 13, 83, 0</column>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_64_1_fu_110">encryfinal_Pipeline_VITIS_LOOP_64_1, 0, 0, 18, 96, 0</column>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_86_1_fu_87">encryfinal_Pipeline_VITIS_LOOP_86_1, 2, 11, 627, 315, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="temp_U">temp_RAM_AUTO_1R1W, 2, 0, 0, 0, 16, 64, 1, 1024</column>
<column name="multipliedSignal_U">temp_RAM_AUTO_1R1W, 2, 0, 0, 0, 16, 64, 1, 1024</column>
<column name="transformedSignal_U">transformedSignal_RAM_AUTO_1R1W, 4, 0, 0, 0, 16, 64, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="icmp_ln44_fu_135_p2">icmp, 0, 0, 31, 24, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 12, 1, 12</column>
<column name="multipliedSignal_address0">13, 3, 4, 12</column>
<column name="multipliedSignal_ce0">13, 3, 1, 3</column>
<column name="multipliedSignal_we0">9, 2, 1, 2</column>
<column name="step_fu_58">9, 2, 5, 10</column>
<column name="temp_address0">17, 4, 4, 16</column>
<column name="temp_ce0">17, 4, 1, 4</column>
<column name="temp_d0">13, 3, 64, 192</column>
<column name="temp_we0">13, 3, 1, 3</column>
<column name="transformedSignal_address0">21, 5, 4, 20</column>
<column name="transformedSignal_ce0">21, 5, 1, 5</column>
<column name="transformedSignal_ce1">9, 2, 1, 2</column>
<column name="transformedSignal_d0">13, 3, 64, 192</column>
<column name="transformedSignal_we0">13, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="grp_encryfinal_Pipeline_2_fu_82_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_40_1_fu_74_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_46_3_fu_95_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_50_4_fu_103_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_64_1_fu_110_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_encryfinal_Pipeline_VITIS_LOOP_86_1_fu_87_ap_start_reg">1, 0, 1, 0</column>
<column name="step_1_reg_167">5, 0, 25, 20</column>
<column name="step_fu_58">5, 0, 25, 20</column>
<column name="tmp_reg_172">4, 0, 24, 20</column>
<column name="trunc_ln_reg_185">4, 0, 4, 0</column>
<column name="zext_ln46_reg_180">4, 0, 25, 21</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, encryfinal, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, encryfinal, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, encryfinal, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, encryfinal, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, encryfinal, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, encryfinal, return value</column>
<column name="speechSignal_address0">out, 4, ap_memory, speechSignal, array</column>
<column name="speechSignal_ce0">out, 1, ap_memory, speechSignal, array</column>
<column name="speechSignal_q0">in, 32, ap_memory, speechSignal, array</column>
<column name="encryptedSignal_address0">out, 4, ap_memory, encryptedSignal, array</column>
<column name="encryptedSignal_ce0">out, 1, ap_memory, encryptedSignal, array</column>
<column name="encryptedSignal_we0">out, 1, ap_memory, encryptedSignal, array</column>
<column name="encryptedSignal_d0">out, 64, ap_memory, encryptedSignal, array</column>
</table>
</item>
</section>
</profile>
