// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Implementation of DPI export functions.
//
// Verilator compiles this file in when DPI functions are used.
// If you have multiple Verilated designs with the same DPI exported
// function names, you will get multiple definition link errors from here.
// This is an unfortunate result of the DPI specification.
// To solve this, either
//    1. Call VRAS::{export_function} instead,
//       and do not even bother to compile this file
// or 2. Compile all __Dpi.cpp files in the same compiler run,
//       and #ifdefs already inserted here will sort everything out.

#include "VRAS__Dpi.h"
#include "VRAS.h"

#ifndef VL_DPIDECL_get_RAS_RASStack_BOS_value_
#define VL_DPIDECL_get_RAS_RASStack_BOS_value_
void get_RAS_RASStack_BOS_value(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4303:17
    return VRAS::get_RAS_RASStack_BOS_value(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_TOSR_value_
#define VL_DPIDECL_get_RAS_RASStack_TOSR_value_
void get_RAS_RASStack_TOSR_value(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4293:17
    return VRAS::get_RAS_RASStack_TOSR_value(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_TOSW_value_
#define VL_DPIDECL_get_RAS_RASStack_TOSW_value_
void get_RAS_RASStack_TOSW_value(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4298:17
    return VRAS::get_RAS_RASStack_TOSW_value(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_0_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_0_ctr_
void get_RAS_RASStack_commit_stack_0_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4578:17
    return VRAS::get_RAS_RASStack_commit_stack_0_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_0_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_0_retAddr_
void get_RAS_RASStack_commit_stack_0_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4498:17
    return VRAS::get_RAS_RASStack_commit_stack_0_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_10_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_10_ctr_
void get_RAS_RASStack_commit_stack_10_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4628:17
    return VRAS::get_RAS_RASStack_commit_stack_10_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_10_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_10_retAddr_
void get_RAS_RASStack_commit_stack_10_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4548:17
    return VRAS::get_RAS_RASStack_commit_stack_10_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_11_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_11_ctr_
void get_RAS_RASStack_commit_stack_11_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4633:17
    return VRAS::get_RAS_RASStack_commit_stack_11_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_11_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_11_retAddr_
void get_RAS_RASStack_commit_stack_11_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4553:17
    return VRAS::get_RAS_RASStack_commit_stack_11_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_12_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_12_ctr_
void get_RAS_RASStack_commit_stack_12_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4638:17
    return VRAS::get_RAS_RASStack_commit_stack_12_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_12_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_12_retAddr_
void get_RAS_RASStack_commit_stack_12_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4558:17
    return VRAS::get_RAS_RASStack_commit_stack_12_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_13_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_13_ctr_
void get_RAS_RASStack_commit_stack_13_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4643:17
    return VRAS::get_RAS_RASStack_commit_stack_13_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_13_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_13_retAddr_
void get_RAS_RASStack_commit_stack_13_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4563:17
    return VRAS::get_RAS_RASStack_commit_stack_13_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_14_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_14_ctr_
void get_RAS_RASStack_commit_stack_14_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4648:17
    return VRAS::get_RAS_RASStack_commit_stack_14_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_14_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_14_retAddr_
void get_RAS_RASStack_commit_stack_14_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4568:17
    return VRAS::get_RAS_RASStack_commit_stack_14_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_15_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_15_ctr_
void get_RAS_RASStack_commit_stack_15_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4653:17
    return VRAS::get_RAS_RASStack_commit_stack_15_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_15_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_15_retAddr_
void get_RAS_RASStack_commit_stack_15_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4573:17
    return VRAS::get_RAS_RASStack_commit_stack_15_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_1_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_1_ctr_
void get_RAS_RASStack_commit_stack_1_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4583:17
    return VRAS::get_RAS_RASStack_commit_stack_1_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_1_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_1_retAddr_
void get_RAS_RASStack_commit_stack_1_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4503:17
    return VRAS::get_RAS_RASStack_commit_stack_1_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_2_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_2_ctr_
void get_RAS_RASStack_commit_stack_2_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4588:17
    return VRAS::get_RAS_RASStack_commit_stack_2_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_2_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_2_retAddr_
void get_RAS_RASStack_commit_stack_2_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4508:17
    return VRAS::get_RAS_RASStack_commit_stack_2_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_3_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_3_ctr_
void get_RAS_RASStack_commit_stack_3_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4593:17
    return VRAS::get_RAS_RASStack_commit_stack_3_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_3_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_3_retAddr_
void get_RAS_RASStack_commit_stack_3_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4513:17
    return VRAS::get_RAS_RASStack_commit_stack_3_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_4_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_4_ctr_
void get_RAS_RASStack_commit_stack_4_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4598:17
    return VRAS::get_RAS_RASStack_commit_stack_4_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_4_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_4_retAddr_
void get_RAS_RASStack_commit_stack_4_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4518:17
    return VRAS::get_RAS_RASStack_commit_stack_4_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_5_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_5_ctr_
void get_RAS_RASStack_commit_stack_5_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4603:17
    return VRAS::get_RAS_RASStack_commit_stack_5_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_5_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_5_retAddr_
void get_RAS_RASStack_commit_stack_5_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4523:17
    return VRAS::get_RAS_RASStack_commit_stack_5_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_6_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_6_ctr_
void get_RAS_RASStack_commit_stack_6_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4608:17
    return VRAS::get_RAS_RASStack_commit_stack_6_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_6_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_6_retAddr_
void get_RAS_RASStack_commit_stack_6_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4528:17
    return VRAS::get_RAS_RASStack_commit_stack_6_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_7_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_7_ctr_
void get_RAS_RASStack_commit_stack_7_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4613:17
    return VRAS::get_RAS_RASStack_commit_stack_7_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_7_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_7_retAddr_
void get_RAS_RASStack_commit_stack_7_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4533:17
    return VRAS::get_RAS_RASStack_commit_stack_7_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_8_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_8_ctr_
void get_RAS_RASStack_commit_stack_8_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4618:17
    return VRAS::get_RAS_RASStack_commit_stack_8_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_8_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_8_retAddr_
void get_RAS_RASStack_commit_stack_8_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4538:17
    return VRAS::get_RAS_RASStack_commit_stack_8_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_9_ctr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_9_ctr_
void get_RAS_RASStack_commit_stack_9_ctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4623:17
    return VRAS::get_RAS_RASStack_commit_stack_9_ctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_commit_stack_9_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_commit_stack_9_retAddr_
void get_RAS_RASStack_commit_stack_9_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4543:17
    return VRAS::get_RAS_RASStack_commit_stack_9_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_io_commit_pop_valid_
#define VL_DPIDECL_get_RAS_RASStack_io_commit_pop_valid_
void get_RAS_RASStack_io_commit_pop_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4673:17
    return VRAS::get_RAS_RASStack_io_commit_pop_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_io_commit_push_valid_
#define VL_DPIDECL_get_RAS_RASStack_io_commit_push_valid_
void get_RAS_RASStack_io_commit_push_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4668:17
    return VRAS::get_RAS_RASStack_io_commit_push_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_io_redirect_isCall_
#define VL_DPIDECL_get_RAS_RASStack_io_redirect_isCall_
void get_RAS_RASStack_io_redirect_isCall(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4683:17
    return VRAS::get_RAS_RASStack_io_redirect_isCall(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_io_redirect_isRet_
#define VL_DPIDECL_get_RAS_RASStack_io_redirect_isRet_
void get_RAS_RASStack_io_redirect_isRet(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4688:17
    return VRAS::get_RAS_RASStack_io_redirect_isRet(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_io_redirect_valid_
#define VL_DPIDECL_get_RAS_RASStack_io_redirect_valid_
void get_RAS_RASStack_io_redirect_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4678:17
    return VRAS::get_RAS_RASStack_io_redirect_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_io_s3_cancel_
#define VL_DPIDECL_get_RAS_RASStack_io_s3_cancel_
void get_RAS_RASStack_io_s3_cancel(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4693:17
    return VRAS::get_RAS_RASStack_io_s3_cancel(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_io_spec_pop_valid_
#define VL_DPIDECL_get_RAS_RASStack_io_spec_pop_valid_
void get_RAS_RASStack_io_spec_pop_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4663:17
    return VRAS::get_RAS_RASStack_io_spec_pop_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_io_spec_push_valid_
#define VL_DPIDECL_get_RAS_RASStack_io_spec_push_valid_
void get_RAS_RASStack_io_spec_push_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4658:17
    return VRAS::get_RAS_RASStack_io_spec_push_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_nsp_
#define VL_DPIDECL_get_RAS_RASStack_nsp_
void get_RAS_RASStack_nsp(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4313:17
    return VRAS::get_RAS_RASStack_nsp(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_realPush_
#define VL_DPIDECL_get_RAS_RASStack_realPush_
void get_RAS_RASStack_realPush(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4288:17
    return VRAS::get_RAS_RASStack_realPush(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_sctr_
#define VL_DPIDECL_get_RAS_RASStack_sctr_
void get_RAS_RASStack_sctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4333:17
    return VRAS::get_RAS_RASStack_sctr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_overflowed_
#define VL_DPIDECL_get_RAS_RASStack_spec_overflowed_
void get_RAS_RASStack_spec_overflowed(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4318:17
    return VRAS::get_RAS_RASStack_spec_overflowed(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_0_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_0_retAddr_
void get_RAS_RASStack_spec_queue_0_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4338:17
    return VRAS::get_RAS_RASStack_spec_queue_0_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_10_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_10_retAddr_
void get_RAS_RASStack_spec_queue_10_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4388:17
    return VRAS::get_RAS_RASStack_spec_queue_10_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_11_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_11_retAddr_
void get_RAS_RASStack_spec_queue_11_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4393:17
    return VRAS::get_RAS_RASStack_spec_queue_11_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_12_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_12_retAddr_
void get_RAS_RASStack_spec_queue_12_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4398:17
    return VRAS::get_RAS_RASStack_spec_queue_12_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_13_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_13_retAddr_
void get_RAS_RASStack_spec_queue_13_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4403:17
    return VRAS::get_RAS_RASStack_spec_queue_13_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_14_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_14_retAddr_
void get_RAS_RASStack_spec_queue_14_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4408:17
    return VRAS::get_RAS_RASStack_spec_queue_14_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_15_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_15_retAddr_
void get_RAS_RASStack_spec_queue_15_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4413:17
    return VRAS::get_RAS_RASStack_spec_queue_15_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_16_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_16_retAddr_
void get_RAS_RASStack_spec_queue_16_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4418:17
    return VRAS::get_RAS_RASStack_spec_queue_16_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_17_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_17_retAddr_
void get_RAS_RASStack_spec_queue_17_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4423:17
    return VRAS::get_RAS_RASStack_spec_queue_17_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_18_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_18_retAddr_
void get_RAS_RASStack_spec_queue_18_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4428:17
    return VRAS::get_RAS_RASStack_spec_queue_18_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_19_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_19_retAddr_
void get_RAS_RASStack_spec_queue_19_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4433:17
    return VRAS::get_RAS_RASStack_spec_queue_19_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_1_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_1_retAddr_
void get_RAS_RASStack_spec_queue_1_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4343:17
    return VRAS::get_RAS_RASStack_spec_queue_1_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_20_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_20_retAddr_
void get_RAS_RASStack_spec_queue_20_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4438:17
    return VRAS::get_RAS_RASStack_spec_queue_20_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_21_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_21_retAddr_
void get_RAS_RASStack_spec_queue_21_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4443:17
    return VRAS::get_RAS_RASStack_spec_queue_21_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_22_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_22_retAddr_
void get_RAS_RASStack_spec_queue_22_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4448:17
    return VRAS::get_RAS_RASStack_spec_queue_22_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_23_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_23_retAddr_
void get_RAS_RASStack_spec_queue_23_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4453:17
    return VRAS::get_RAS_RASStack_spec_queue_23_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_24_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_24_retAddr_
void get_RAS_RASStack_spec_queue_24_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4458:17
    return VRAS::get_RAS_RASStack_spec_queue_24_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_25_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_25_retAddr_
void get_RAS_RASStack_spec_queue_25_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4463:17
    return VRAS::get_RAS_RASStack_spec_queue_25_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_26_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_26_retAddr_
void get_RAS_RASStack_spec_queue_26_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4468:17
    return VRAS::get_RAS_RASStack_spec_queue_26_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_27_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_27_retAddr_
void get_RAS_RASStack_spec_queue_27_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4473:17
    return VRAS::get_RAS_RASStack_spec_queue_27_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_28_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_28_retAddr_
void get_RAS_RASStack_spec_queue_28_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4478:17
    return VRAS::get_RAS_RASStack_spec_queue_28_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_29_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_29_retAddr_
void get_RAS_RASStack_spec_queue_29_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4483:17
    return VRAS::get_RAS_RASStack_spec_queue_29_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_2_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_2_retAddr_
void get_RAS_RASStack_spec_queue_2_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4348:17
    return VRAS::get_RAS_RASStack_spec_queue_2_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_30_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_30_retAddr_
void get_RAS_RASStack_spec_queue_30_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4488:17
    return VRAS::get_RAS_RASStack_spec_queue_30_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_31_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_31_retAddr_
void get_RAS_RASStack_spec_queue_31_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4493:17
    return VRAS::get_RAS_RASStack_spec_queue_31_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_3_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_3_retAddr_
void get_RAS_RASStack_spec_queue_3_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4353:17
    return VRAS::get_RAS_RASStack_spec_queue_3_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_4_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_4_retAddr_
void get_RAS_RASStack_spec_queue_4_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4358:17
    return VRAS::get_RAS_RASStack_spec_queue_4_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_5_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_5_retAddr_
void get_RAS_RASStack_spec_queue_5_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4363:17
    return VRAS::get_RAS_RASStack_spec_queue_5_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_6_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_6_retAddr_
void get_RAS_RASStack_spec_queue_6_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4368:17
    return VRAS::get_RAS_RASStack_spec_queue_6_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_7_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_7_retAddr_
void get_RAS_RASStack_spec_queue_7_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4373:17
    return VRAS::get_RAS_RASStack_spec_queue_7_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_8_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_8_retAddr_
void get_RAS_RASStack_spec_queue_8_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4378:17
    return VRAS::get_RAS_RASStack_spec_queue_8_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_spec_queue_9_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_spec_queue_9_retAddr_
void get_RAS_RASStack_spec_queue_9_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4383:17
    return VRAS::get_RAS_RASStack_spec_queue_9_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_ssp_
#define VL_DPIDECL_get_RAS_RASStack_ssp_
void get_RAS_RASStack_ssp(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4308:17
    return VRAS::get_RAS_RASStack_ssp(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_timingTop_retAddr_
#define VL_DPIDECL_get_RAS_RASStack_timingTop_retAddr_
void get_RAS_RASStack_timingTop_retAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4328:17
    return VRAS::get_RAS_RASStack_timingTop_retAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_RASStack_writeBypassValid_
#define VL_DPIDECL_get_RAS_RASStack_writeBypassValid_
void get_RAS_RASStack_writeBypassValid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4323:17
    return VRAS::get_RAS_RASStack_writeBypassValid(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_s2_spec_push_
#define VL_DPIDECL_get_RAS_s2_spec_push_
void get_RAS_s2_spec_push(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4283:17
    return VRAS::get_RAS_s2_spec_push(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_s3_pop_
#define VL_DPIDECL_get_RAS_s3_pop_
void get_RAS_s3_pop(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4273:17
    return VRAS::get_RAS_s3_pop(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_s3_push_
#define VL_DPIDECL_get_RAS_s3_push_
void get_RAS_s3_push(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4268:17
    return VRAS::get_RAS_s3_push(value);
}
#endif

#ifndef VL_DPIDECL_get_RAS_s3_pushed_in_s2_
#define VL_DPIDECL_get_RAS_s3_pushed_in_s2_
void get_RAS_s3_pushed_in_s2(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4278:17
    return VRAS::get_RAS_s3_pushed_in_s2(value);
}
#endif

#ifndef VL_DPIDECL_get_clock_
#define VL_DPIDECL_get_clock_
void get_clock(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1288:17
    return VRAS::get_clock(value);
}
#endif

#ifndef VL_DPIDECL_get_io_ctrl_ras_enable_
#define VL_DPIDECL_get_io_ctrl_ras_enable_
void get_io_ctrl_ras_enable(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3888:17
    return VRAS::get_io_ctrl_ras_enable(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2588:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2598:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2488:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2458:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2468:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2498:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2478:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_carry_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_carry_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_carry(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2568:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_carry(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2418:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2438:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2428:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2578:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2558:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2538:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2508:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2518:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2548:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2528:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_valid_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_last_stage_ftb_entry_valid_
void get_io_in_bits_resp_in_0_last_stage_ftb_entry_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2448:17
    return VRAS::get_io_in_bits_resp_in_0_last_stage_ftb_entry_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0_
void get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1358:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1_
void get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1368:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr_
void get_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1448:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_hit_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_hit_
void get_io_in_bits_resp_in_0_s2_full_pred_0_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1468:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_0_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing_
void get_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1458:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target_
void get_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1418:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0_
void get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1428:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1_
void get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1438:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0_
void get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1378:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1_
void get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1388:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_targets_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_targets_0_
void get_io_in_bits_resp_in_0_s2_full_pred_0_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1398:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_0_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_targets_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_0_targets_1_
void get_io_in_bits_resp_in_0_s2_full_pred_0_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1408:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_0_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0_
void get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1478:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1_
void get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1488:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr_
void get_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1568:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_hit_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_hit_
void get_io_in_bits_resp_in_0_s2_full_pred_1_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1588:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_1_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing_
void get_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1578:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target_
void get_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1538:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0_
void get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1548:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1_
void get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1558:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0_
void get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1498:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1_
void get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1508:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_targets_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_targets_0_
void get_io_in_bits_resp_in_0_s2_full_pred_1_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1518:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_1_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_targets_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_1_targets_1_
void get_io_in_bits_resp_in_0_s2_full_pred_1_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1528:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_1_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0_
void get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1598:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1_
void get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1608:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr_
void get_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1688:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_hit_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_hit_
void get_io_in_bits_resp_in_0_s2_full_pred_2_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1748:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing_
void get_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1738:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_is_call_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_is_call_
void get_io_in_bits_resp_in_0_s2_full_pred_2_is_call(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1708:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_is_call(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr_
void get_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1698:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_is_ret_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_is_ret_
void get_io_in_bits_resp_in_0_s2_full_pred_2_is_ret(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1718:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_is_ret(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target_
void get_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1658:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call_
void get_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1728:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0_
void get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1668:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1_
void get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1678:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0_
void get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1618:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1_
void get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1628:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_targets_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_targets_0_
void get_io_in_bits_resp_in_0_s2_full_pred_2_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1638:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_targets_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_2_targets_1_
void get_io_in_bits_resp_in_0_s2_full_pred_2_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1648:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_2_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0_
void get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1758:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1_
void get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1768:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr_
void get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1848:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr_
void get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1858:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_hit_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_hit_
void get_io_in_bits_resp_in_0_s2_full_pred_3_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1878:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_3_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing_
void get_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1868:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target_
void get_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1818:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0_
void get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1828:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1_
void get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1838:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0_
void get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1778:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1_
void get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1788:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_targets_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_targets_0_
void get_io_in_bits_resp_in_0_s2_full_pred_3_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1798:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_3_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_targets_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s2_full_pred_3_targets_1_
void get_io_in_bits_resp_in_0_s2_full_pred_3_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1808:17
    return VRAS::get_io_in_bits_resp_in_0_s2_full_pred_3_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0_
void get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1888:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1_
void get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1898:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr_
void get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1958:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr_
void get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1968:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_hit_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_hit_
void get_io_in_bits_resp_in_0_s3_full_pred_0_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1998:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_0_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing_
void get_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1988:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target_
void get_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1948:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_multiHit_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_multiHit_
void get_io_in_bits_resp_in_0_s3_full_pred_0_multiHit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1978:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_0_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0_
void get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1908:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1_
void get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1918:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_targets_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_targets_0_
void get_io_in_bits_resp_in_0_s3_full_pred_0_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1928:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_0_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_targets_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_0_targets_1_
void get_io_in_bits_resp_in_0_s3_full_pred_0_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1938:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_0_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0_
void get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2008:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1_
void get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2018:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr_
void get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2078:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr_
void get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2088:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_hit_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_hit_
void get_io_in_bits_resp_in_0_s3_full_pred_1_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2118:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_1_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing_
void get_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2108:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target_
void get_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2068:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_multiHit_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_multiHit_
void get_io_in_bits_resp_in_0_s3_full_pred_1_multiHit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2098:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_1_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0_
void get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2028:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1_
void get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2038:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_targets_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_targets_0_
void get_io_in_bits_resp_in_0_s3_full_pred_1_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2048:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_1_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_targets_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_1_targets_1_
void get_io_in_bits_resp_in_0_s3_full_pred_1_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2058:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_1_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0_
void get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2128:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1_
void get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2138:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr_
void get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2198:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr_
void get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2208:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_hit_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_hit_
void get_io_in_bits_resp_in_0_s3_full_pred_2_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2268:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing_
void get_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2258:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_is_call_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_is_call_
void get_io_in_bits_resp_in_0_s3_full_pred_2_is_call(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2238:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_is_call(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr_
void get_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2228:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_is_ret_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_is_ret_
void get_io_in_bits_resp_in_0_s3_full_pred_2_is_ret(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2248:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_is_ret(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target_
void get_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2188:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_multiHit_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_multiHit_
void get_io_in_bits_resp_in_0_s3_full_pred_2_multiHit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2218:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0_
void get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2148:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1_
void get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2158:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_targets_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_targets_0_
void get_io_in_bits_resp_in_0_s3_full_pred_2_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2168:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_targets_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_2_targets_1_
void get_io_in_bits_resp_in_0_s3_full_pred_2_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2178:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_2_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0_
void get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2278:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1_
void get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2288:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr_
void get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2368:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr_
void get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2378:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_hit_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_hit_
void get_io_in_bits_resp_in_0_s3_full_pred_3_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2408:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_3_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing_
void get_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2398:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target_
void get_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2338:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_multiHit_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_multiHit_
void get_io_in_bits_resp_in_0_s3_full_pred_3_multiHit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2388:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_3_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0_
void get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2348:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1_
void get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2358:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0_
void get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2298:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1_
void get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2308:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_targets_0_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_targets_0_
void get_io_in_bits_resp_in_0_s3_full_pred_3_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2318:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_3_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_targets_1_
#define VL_DPIDECL_get_io_in_bits_resp_in_0_s3_full_pred_3_targets_1_
void get_io_in_bits_resp_in_0_s3_full_pred_3_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2328:17
    return VRAS::get_io_in_bits_resp_in_0_s3_full_pred_3_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_s0_pc_0_
#define VL_DPIDECL_get_io_in_bits_s0_pc_0_
void get_io_in_bits_s0_pc_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1318:17
    return VRAS::get_io_in_bits_s0_pc_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_s0_pc_1_
#define VL_DPIDECL_get_io_in_bits_s0_pc_1_
void get_io_in_bits_s0_pc_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1328:17
    return VRAS::get_io_in_bits_s0_pc_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_s0_pc_2_
#define VL_DPIDECL_get_io_in_bits_s0_pc_2_
void get_io_in_bits_s0_pc_2(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1338:17
    return VRAS::get_io_in_bits_s0_pc_2(value);
}
#endif

#ifndef VL_DPIDECL_get_io_in_bits_s0_pc_3_
#define VL_DPIDECL_get_io_in_bits_s0_pc_3_
void get_io_in_bits_s0_pc_3(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1348:17
    return VRAS::get_io_in_bits_s0_pc_3(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_always_taken_0_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_always_taken_0_
void get_io_out_last_stage_ftb_entry_always_taken_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3868:17
    return VRAS::get_io_out_last_stage_ftb_entry_always_taken_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_always_taken_1_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_always_taken_1_
void get_io_out_last_stage_ftb_entry_always_taken_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3878:17
    return VRAS::get_io_out_last_stage_ftb_entry_always_taken_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_brSlots_0_lower_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_brSlots_0_lower_
void get_io_out_last_stage_ftb_entry_brSlots_0_lower(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3768:17
    return VRAS::get_io_out_last_stage_ftb_entry_brSlots_0_lower(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_brSlots_0_offset_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_brSlots_0_offset_
void get_io_out_last_stage_ftb_entry_brSlots_0_offset(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3738:17
    return VRAS::get_io_out_last_stage_ftb_entry_brSlots_0_offset(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_brSlots_0_sharing_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_brSlots_0_sharing_
void get_io_out_last_stage_ftb_entry_brSlots_0_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3748:17
    return VRAS::get_io_out_last_stage_ftb_entry_brSlots_0_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_brSlots_0_tarStat_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_brSlots_0_tarStat_
void get_io_out_last_stage_ftb_entry_brSlots_0_tarStat(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3778:17
    return VRAS::get_io_out_last_stage_ftb_entry_brSlots_0_tarStat(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_brSlots_0_valid_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_brSlots_0_valid_
void get_io_out_last_stage_ftb_entry_brSlots_0_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3758:17
    return VRAS::get_io_out_last_stage_ftb_entry_brSlots_0_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_carry_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_carry_
void get_io_out_last_stage_ftb_entry_carry(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3848:17
    return VRAS::get_io_out_last_stage_ftb_entry_carry(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_isCall_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_isCall_
void get_io_out_last_stage_ftb_entry_isCall(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3698:17
    return VRAS::get_io_out_last_stage_ftb_entry_isCall(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_isJalr_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_isJalr_
void get_io_out_last_stage_ftb_entry_isJalr(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3718:17
    return VRAS::get_io_out_last_stage_ftb_entry_isJalr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_isRet_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_isRet_
void get_io_out_last_stage_ftb_entry_isRet(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3708:17
    return VRAS::get_io_out_last_stage_ftb_entry_isRet(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_last_may_be_rvi_call_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_last_may_be_rvi_call_
void get_io_out_last_stage_ftb_entry_last_may_be_rvi_call(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3858:17
    return VRAS::get_io_out_last_stage_ftb_entry_last_may_be_rvi_call(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_pftAddr_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_pftAddr_
void get_io_out_last_stage_ftb_entry_pftAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3838:17
    return VRAS::get_io_out_last_stage_ftb_entry_pftAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_tailSlot_lower_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_tailSlot_lower_
void get_io_out_last_stage_ftb_entry_tailSlot_lower(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3818:17
    return VRAS::get_io_out_last_stage_ftb_entry_tailSlot_lower(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_tailSlot_offset_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_tailSlot_offset_
void get_io_out_last_stage_ftb_entry_tailSlot_offset(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3788:17
    return VRAS::get_io_out_last_stage_ftb_entry_tailSlot_offset(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_tailSlot_sharing_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_tailSlot_sharing_
void get_io_out_last_stage_ftb_entry_tailSlot_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3798:17
    return VRAS::get_io_out_last_stage_ftb_entry_tailSlot_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_tailSlot_tarStat_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_tailSlot_tarStat_
void get_io_out_last_stage_ftb_entry_tailSlot_tarStat(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3828:17
    return VRAS::get_io_out_last_stage_ftb_entry_tailSlot_tarStat(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_tailSlot_valid_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_tailSlot_valid_
void get_io_out_last_stage_ftb_entry_tailSlot_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3808:17
    return VRAS::get_io_out_last_stage_ftb_entry_tailSlot_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_ftb_entry_valid_
#define VL_DPIDECL_get_io_out_last_stage_ftb_entry_valid_
void get_io_out_last_stage_ftb_entry_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3728:17
    return VRAS::get_io_out_last_stage_ftb_entry_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_meta_
#define VL_DPIDECL_get_io_out_last_stage_meta_
void get_io_out_last_stage_meta(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3598:17
    return VRAS::get_io_out_last_stage_meta(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_spec_info_NOS_flag_
#define VL_DPIDECL_get_io_out_last_stage_spec_info_NOS_flag_
void get_io_out_last_stage_spec_info_NOS_flag(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3668:17
    return VRAS::get_io_out_last_stage_spec_info_NOS_flag(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_spec_info_NOS_value_
#define VL_DPIDECL_get_io_out_last_stage_spec_info_NOS_value_
void get_io_out_last_stage_spec_info_NOS_value(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3678:17
    return VRAS::get_io_out_last_stage_spec_info_NOS_value(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_spec_info_TOSR_flag_
#define VL_DPIDECL_get_io_out_last_stage_spec_info_TOSR_flag_
void get_io_out_last_stage_spec_info_TOSR_flag(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3648:17
    return VRAS::get_io_out_last_stage_spec_info_TOSR_flag(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_spec_info_TOSR_value_
#define VL_DPIDECL_get_io_out_last_stage_spec_info_TOSR_value_
void get_io_out_last_stage_spec_info_TOSR_value(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3658:17
    return VRAS::get_io_out_last_stage_spec_info_TOSR_value(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_spec_info_TOSW_flag_
#define VL_DPIDECL_get_io_out_last_stage_spec_info_TOSW_flag_
void get_io_out_last_stage_spec_info_TOSW_flag(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3628:17
    return VRAS::get_io_out_last_stage_spec_info_TOSW_flag(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_spec_info_TOSW_value_
#define VL_DPIDECL_get_io_out_last_stage_spec_info_TOSW_value_
void get_io_out_last_stage_spec_info_TOSW_value(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3638:17
    return VRAS::get_io_out_last_stage_spec_info_TOSW_value(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_spec_info_sctr_
#define VL_DPIDECL_get_io_out_last_stage_spec_info_sctr_
void get_io_out_last_stage_spec_info_sctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3618:17
    return VRAS::get_io_out_last_stage_spec_info_sctr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_spec_info_ssp_
#define VL_DPIDECL_get_io_out_last_stage_spec_info_ssp_
void get_io_out_last_stage_spec_info_ssp(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3608:17
    return VRAS::get_io_out_last_stage_spec_info_ssp(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_last_stage_spec_info_topAddr_
#define VL_DPIDECL_get_io_out_last_stage_spec_info_topAddr_
void get_io_out_last_stage_spec_info_topAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3688:17
    return VRAS::get_io_out_last_stage_spec_info_topAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_0_br_taken_mask_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_0_br_taken_mask_0_
void get_io_out_s2_full_pred_0_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2648:17
    return VRAS::get_io_out_s2_full_pred_0_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_0_br_taken_mask_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_0_br_taken_mask_1_
void get_io_out_s2_full_pred_0_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2658:17
    return VRAS::get_io_out_s2_full_pred_0_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_0_fallThroughAddr_
#define VL_DPIDECL_get_io_out_s2_full_pred_0_fallThroughAddr_
void get_io_out_s2_full_pred_0_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2728:17
    return VRAS::get_io_out_s2_full_pred_0_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_0_hit_
#define VL_DPIDECL_get_io_out_s2_full_pred_0_hit_
void get_io_out_s2_full_pred_0_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2748:17
    return VRAS::get_io_out_s2_full_pred_0_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_0_is_br_sharing_
#define VL_DPIDECL_get_io_out_s2_full_pred_0_is_br_sharing_
void get_io_out_s2_full_pred_0_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2738:17
    return VRAS::get_io_out_s2_full_pred_0_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_0_offsets_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_0_offsets_0_
void get_io_out_s2_full_pred_0_offsets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2708:17
    return VRAS::get_io_out_s2_full_pred_0_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_0_offsets_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_0_offsets_1_
void get_io_out_s2_full_pred_0_offsets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2718:17
    return VRAS::get_io_out_s2_full_pred_0_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_0_slot_valids_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_0_slot_valids_0_
void get_io_out_s2_full_pred_0_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2668:17
    return VRAS::get_io_out_s2_full_pred_0_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_0_slot_valids_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_0_slot_valids_1_
void get_io_out_s2_full_pred_0_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2678:17
    return VRAS::get_io_out_s2_full_pred_0_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_0_targets_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_0_targets_0_
void get_io_out_s2_full_pred_0_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2688:17
    return VRAS::get_io_out_s2_full_pred_0_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_0_targets_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_0_targets_1_
void get_io_out_s2_full_pred_0_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2698:17
    return VRAS::get_io_out_s2_full_pred_0_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_1_br_taken_mask_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_1_br_taken_mask_0_
void get_io_out_s2_full_pred_1_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2758:17
    return VRAS::get_io_out_s2_full_pred_1_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_1_br_taken_mask_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_1_br_taken_mask_1_
void get_io_out_s2_full_pred_1_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2768:17
    return VRAS::get_io_out_s2_full_pred_1_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_1_fallThroughAddr_
#define VL_DPIDECL_get_io_out_s2_full_pred_1_fallThroughAddr_
void get_io_out_s2_full_pred_1_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2838:17
    return VRAS::get_io_out_s2_full_pred_1_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_1_hit_
#define VL_DPIDECL_get_io_out_s2_full_pred_1_hit_
void get_io_out_s2_full_pred_1_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2858:17
    return VRAS::get_io_out_s2_full_pred_1_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_1_is_br_sharing_
#define VL_DPIDECL_get_io_out_s2_full_pred_1_is_br_sharing_
void get_io_out_s2_full_pred_1_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2848:17
    return VRAS::get_io_out_s2_full_pred_1_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_1_offsets_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_1_offsets_0_
void get_io_out_s2_full_pred_1_offsets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2818:17
    return VRAS::get_io_out_s2_full_pred_1_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_1_offsets_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_1_offsets_1_
void get_io_out_s2_full_pred_1_offsets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2828:17
    return VRAS::get_io_out_s2_full_pred_1_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_1_slot_valids_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_1_slot_valids_0_
void get_io_out_s2_full_pred_1_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2778:17
    return VRAS::get_io_out_s2_full_pred_1_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_1_slot_valids_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_1_slot_valids_1_
void get_io_out_s2_full_pred_1_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2788:17
    return VRAS::get_io_out_s2_full_pred_1_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_1_targets_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_1_targets_0_
void get_io_out_s2_full_pred_1_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2798:17
    return VRAS::get_io_out_s2_full_pred_1_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_1_targets_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_1_targets_1_
void get_io_out_s2_full_pred_1_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2808:17
    return VRAS::get_io_out_s2_full_pred_1_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_2_br_taken_mask_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_2_br_taken_mask_0_
void get_io_out_s2_full_pred_2_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2868:17
    return VRAS::get_io_out_s2_full_pred_2_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_2_br_taken_mask_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_2_br_taken_mask_1_
void get_io_out_s2_full_pred_2_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2878:17
    return VRAS::get_io_out_s2_full_pred_2_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_2_fallThroughAddr_
#define VL_DPIDECL_get_io_out_s2_full_pred_2_fallThroughAddr_
void get_io_out_s2_full_pred_2_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2948:17
    return VRAS::get_io_out_s2_full_pred_2_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_2_hit_
#define VL_DPIDECL_get_io_out_s2_full_pred_2_hit_
void get_io_out_s2_full_pred_2_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2968:17
    return VRAS::get_io_out_s2_full_pred_2_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_2_is_br_sharing_
#define VL_DPIDECL_get_io_out_s2_full_pred_2_is_br_sharing_
void get_io_out_s2_full_pred_2_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2958:17
    return VRAS::get_io_out_s2_full_pred_2_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_2_offsets_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_2_offsets_0_
void get_io_out_s2_full_pred_2_offsets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2928:17
    return VRAS::get_io_out_s2_full_pred_2_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_2_offsets_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_2_offsets_1_
void get_io_out_s2_full_pred_2_offsets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2938:17
    return VRAS::get_io_out_s2_full_pred_2_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_2_slot_valids_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_2_slot_valids_0_
void get_io_out_s2_full_pred_2_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2888:17
    return VRAS::get_io_out_s2_full_pred_2_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_2_slot_valids_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_2_slot_valids_1_
void get_io_out_s2_full_pred_2_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2898:17
    return VRAS::get_io_out_s2_full_pred_2_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_2_targets_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_2_targets_0_
void get_io_out_s2_full_pred_2_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2908:17
    return VRAS::get_io_out_s2_full_pred_2_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_2_targets_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_2_targets_1_
void get_io_out_s2_full_pred_2_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2918:17
    return VRAS::get_io_out_s2_full_pred_2_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_3_br_taken_mask_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_3_br_taken_mask_0_
void get_io_out_s2_full_pred_3_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2978:17
    return VRAS::get_io_out_s2_full_pred_3_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_3_br_taken_mask_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_3_br_taken_mask_1_
void get_io_out_s2_full_pred_3_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2988:17
    return VRAS::get_io_out_s2_full_pred_3_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_3_fallThroughAddr_
#define VL_DPIDECL_get_io_out_s2_full_pred_3_fallThroughAddr_
void get_io_out_s2_full_pred_3_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3058:17
    return VRAS::get_io_out_s2_full_pred_3_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_3_fallThroughErr_
#define VL_DPIDECL_get_io_out_s2_full_pred_3_fallThroughErr_
void get_io_out_s2_full_pred_3_fallThroughErr(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3068:17
    return VRAS::get_io_out_s2_full_pred_3_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_3_hit_
#define VL_DPIDECL_get_io_out_s2_full_pred_3_hit_
void get_io_out_s2_full_pred_3_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3088:17
    return VRAS::get_io_out_s2_full_pred_3_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_3_is_br_sharing_
#define VL_DPIDECL_get_io_out_s2_full_pred_3_is_br_sharing_
void get_io_out_s2_full_pred_3_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3078:17
    return VRAS::get_io_out_s2_full_pred_3_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_3_offsets_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_3_offsets_0_
void get_io_out_s2_full_pred_3_offsets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3038:17
    return VRAS::get_io_out_s2_full_pred_3_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_3_offsets_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_3_offsets_1_
void get_io_out_s2_full_pred_3_offsets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3048:17
    return VRAS::get_io_out_s2_full_pred_3_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_3_slot_valids_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_3_slot_valids_0_
void get_io_out_s2_full_pred_3_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2998:17
    return VRAS::get_io_out_s2_full_pred_3_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_3_slot_valids_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_3_slot_valids_1_
void get_io_out_s2_full_pred_3_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3008:17
    return VRAS::get_io_out_s2_full_pred_3_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_3_targets_0_
#define VL_DPIDECL_get_io_out_s2_full_pred_3_targets_0_
void get_io_out_s2_full_pred_3_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3018:17
    return VRAS::get_io_out_s2_full_pred_3_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_full_pred_3_targets_1_
#define VL_DPIDECL_get_io_out_s2_full_pred_3_targets_1_
void get_io_out_s2_full_pred_3_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3028:17
    return VRAS::get_io_out_s2_full_pred_3_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_pc_0_
#define VL_DPIDECL_get_io_out_s2_pc_0_
void get_io_out_s2_pc_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2608:17
    return VRAS::get_io_out_s2_pc_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_pc_1_
#define VL_DPIDECL_get_io_out_s2_pc_1_
void get_io_out_s2_pc_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2618:17
    return VRAS::get_io_out_s2_pc_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_pc_2_
#define VL_DPIDECL_get_io_out_s2_pc_2_
void get_io_out_s2_pc_2(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2628:17
    return VRAS::get_io_out_s2_pc_2(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s2_pc_3_
#define VL_DPIDECL_get_io_out_s2_pc_3_
void get_io_out_s2_pc_3(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2638:17
    return VRAS::get_io_out_s2_pc_3(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_0_br_taken_mask_0_
#define VL_DPIDECL_get_io_out_s3_full_pred_0_br_taken_mask_0_
void get_io_out_s3_full_pred_0_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3138:17
    return VRAS::get_io_out_s3_full_pred_0_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_0_br_taken_mask_1_
#define VL_DPIDECL_get_io_out_s3_full_pred_0_br_taken_mask_1_
void get_io_out_s3_full_pred_0_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3148:17
    return VRAS::get_io_out_s3_full_pred_0_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_0_fallThroughAddr_
#define VL_DPIDECL_get_io_out_s3_full_pred_0_fallThroughAddr_
void get_io_out_s3_full_pred_0_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3198:17
    return VRAS::get_io_out_s3_full_pred_0_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_0_fallThroughErr_
#define VL_DPIDECL_get_io_out_s3_full_pred_0_fallThroughErr_
void get_io_out_s3_full_pred_0_fallThroughErr(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3208:17
    return VRAS::get_io_out_s3_full_pred_0_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_0_hit_
#define VL_DPIDECL_get_io_out_s3_full_pred_0_hit_
void get_io_out_s3_full_pred_0_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3238:17
    return VRAS::get_io_out_s3_full_pred_0_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_0_is_br_sharing_
#define VL_DPIDECL_get_io_out_s3_full_pred_0_is_br_sharing_
void get_io_out_s3_full_pred_0_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3228:17
    return VRAS::get_io_out_s3_full_pred_0_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_0_multiHit_
#define VL_DPIDECL_get_io_out_s3_full_pred_0_multiHit_
void get_io_out_s3_full_pred_0_multiHit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3218:17
    return VRAS::get_io_out_s3_full_pred_0_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_0_slot_valids_0_
#define VL_DPIDECL_get_io_out_s3_full_pred_0_slot_valids_0_
void get_io_out_s3_full_pred_0_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3158:17
    return VRAS::get_io_out_s3_full_pred_0_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_0_slot_valids_1_
#define VL_DPIDECL_get_io_out_s3_full_pred_0_slot_valids_1_
void get_io_out_s3_full_pred_0_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3168:17
    return VRAS::get_io_out_s3_full_pred_0_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_0_targets_0_
#define VL_DPIDECL_get_io_out_s3_full_pred_0_targets_0_
void get_io_out_s3_full_pred_0_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3178:17
    return VRAS::get_io_out_s3_full_pred_0_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_0_targets_1_
#define VL_DPIDECL_get_io_out_s3_full_pred_0_targets_1_
void get_io_out_s3_full_pred_0_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3188:17
    return VRAS::get_io_out_s3_full_pred_0_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_1_br_taken_mask_0_
#define VL_DPIDECL_get_io_out_s3_full_pred_1_br_taken_mask_0_
void get_io_out_s3_full_pred_1_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3248:17
    return VRAS::get_io_out_s3_full_pred_1_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_1_br_taken_mask_1_
#define VL_DPIDECL_get_io_out_s3_full_pred_1_br_taken_mask_1_
void get_io_out_s3_full_pred_1_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3258:17
    return VRAS::get_io_out_s3_full_pred_1_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_1_fallThroughAddr_
#define VL_DPIDECL_get_io_out_s3_full_pred_1_fallThroughAddr_
void get_io_out_s3_full_pred_1_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3308:17
    return VRAS::get_io_out_s3_full_pred_1_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_1_fallThroughErr_
#define VL_DPIDECL_get_io_out_s3_full_pred_1_fallThroughErr_
void get_io_out_s3_full_pred_1_fallThroughErr(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3318:17
    return VRAS::get_io_out_s3_full_pred_1_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_1_hit_
#define VL_DPIDECL_get_io_out_s3_full_pred_1_hit_
void get_io_out_s3_full_pred_1_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3348:17
    return VRAS::get_io_out_s3_full_pred_1_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_1_is_br_sharing_
#define VL_DPIDECL_get_io_out_s3_full_pred_1_is_br_sharing_
void get_io_out_s3_full_pred_1_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3338:17
    return VRAS::get_io_out_s3_full_pred_1_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_1_multiHit_
#define VL_DPIDECL_get_io_out_s3_full_pred_1_multiHit_
void get_io_out_s3_full_pred_1_multiHit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3328:17
    return VRAS::get_io_out_s3_full_pred_1_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_1_slot_valids_0_
#define VL_DPIDECL_get_io_out_s3_full_pred_1_slot_valids_0_
void get_io_out_s3_full_pred_1_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3268:17
    return VRAS::get_io_out_s3_full_pred_1_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_1_slot_valids_1_
#define VL_DPIDECL_get_io_out_s3_full_pred_1_slot_valids_1_
void get_io_out_s3_full_pred_1_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3278:17
    return VRAS::get_io_out_s3_full_pred_1_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_1_targets_0_
#define VL_DPIDECL_get_io_out_s3_full_pred_1_targets_0_
void get_io_out_s3_full_pred_1_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3288:17
    return VRAS::get_io_out_s3_full_pred_1_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_1_targets_1_
#define VL_DPIDECL_get_io_out_s3_full_pred_1_targets_1_
void get_io_out_s3_full_pred_1_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3298:17
    return VRAS::get_io_out_s3_full_pred_1_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_2_br_taken_mask_0_
#define VL_DPIDECL_get_io_out_s3_full_pred_2_br_taken_mask_0_
void get_io_out_s3_full_pred_2_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3358:17
    return VRAS::get_io_out_s3_full_pred_2_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_2_br_taken_mask_1_
#define VL_DPIDECL_get_io_out_s3_full_pred_2_br_taken_mask_1_
void get_io_out_s3_full_pred_2_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3368:17
    return VRAS::get_io_out_s3_full_pred_2_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_2_fallThroughAddr_
#define VL_DPIDECL_get_io_out_s3_full_pred_2_fallThroughAddr_
void get_io_out_s3_full_pred_2_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3418:17
    return VRAS::get_io_out_s3_full_pred_2_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_2_fallThroughErr_
#define VL_DPIDECL_get_io_out_s3_full_pred_2_fallThroughErr_
void get_io_out_s3_full_pred_2_fallThroughErr(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3428:17
    return VRAS::get_io_out_s3_full_pred_2_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_2_hit_
#define VL_DPIDECL_get_io_out_s3_full_pred_2_hit_
void get_io_out_s3_full_pred_2_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3458:17
    return VRAS::get_io_out_s3_full_pred_2_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_2_is_br_sharing_
#define VL_DPIDECL_get_io_out_s3_full_pred_2_is_br_sharing_
void get_io_out_s3_full_pred_2_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3448:17
    return VRAS::get_io_out_s3_full_pred_2_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_2_multiHit_
#define VL_DPIDECL_get_io_out_s3_full_pred_2_multiHit_
void get_io_out_s3_full_pred_2_multiHit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3438:17
    return VRAS::get_io_out_s3_full_pred_2_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_2_slot_valids_0_
#define VL_DPIDECL_get_io_out_s3_full_pred_2_slot_valids_0_
void get_io_out_s3_full_pred_2_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3378:17
    return VRAS::get_io_out_s3_full_pred_2_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_2_slot_valids_1_
#define VL_DPIDECL_get_io_out_s3_full_pred_2_slot_valids_1_
void get_io_out_s3_full_pred_2_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3388:17
    return VRAS::get_io_out_s3_full_pred_2_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_2_targets_0_
#define VL_DPIDECL_get_io_out_s3_full_pred_2_targets_0_
void get_io_out_s3_full_pred_2_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3398:17
    return VRAS::get_io_out_s3_full_pred_2_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_2_targets_1_
#define VL_DPIDECL_get_io_out_s3_full_pred_2_targets_1_
void get_io_out_s3_full_pred_2_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3408:17
    return VRAS::get_io_out_s3_full_pred_2_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_3_br_taken_mask_0_
#define VL_DPIDECL_get_io_out_s3_full_pred_3_br_taken_mask_0_
void get_io_out_s3_full_pred_3_br_taken_mask_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3468:17
    return VRAS::get_io_out_s3_full_pred_3_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_3_br_taken_mask_1_
#define VL_DPIDECL_get_io_out_s3_full_pred_3_br_taken_mask_1_
void get_io_out_s3_full_pred_3_br_taken_mask_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3478:17
    return VRAS::get_io_out_s3_full_pred_3_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_3_fallThroughAddr_
#define VL_DPIDECL_get_io_out_s3_full_pred_3_fallThroughAddr_
void get_io_out_s3_full_pred_3_fallThroughAddr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3548:17
    return VRAS::get_io_out_s3_full_pred_3_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_3_fallThroughErr_
#define VL_DPIDECL_get_io_out_s3_full_pred_3_fallThroughErr_
void get_io_out_s3_full_pred_3_fallThroughErr(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3558:17
    return VRAS::get_io_out_s3_full_pred_3_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_3_hit_
#define VL_DPIDECL_get_io_out_s3_full_pred_3_hit_
void get_io_out_s3_full_pred_3_hit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3588:17
    return VRAS::get_io_out_s3_full_pred_3_hit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_3_is_br_sharing_
#define VL_DPIDECL_get_io_out_s3_full_pred_3_is_br_sharing_
void get_io_out_s3_full_pred_3_is_br_sharing(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3578:17
    return VRAS::get_io_out_s3_full_pred_3_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_3_multiHit_
#define VL_DPIDECL_get_io_out_s3_full_pred_3_multiHit_
void get_io_out_s3_full_pred_3_multiHit(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3568:17
    return VRAS::get_io_out_s3_full_pred_3_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_3_offsets_0_
#define VL_DPIDECL_get_io_out_s3_full_pred_3_offsets_0_
void get_io_out_s3_full_pred_3_offsets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3528:17
    return VRAS::get_io_out_s3_full_pred_3_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_3_offsets_1_
#define VL_DPIDECL_get_io_out_s3_full_pred_3_offsets_1_
void get_io_out_s3_full_pred_3_offsets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3538:17
    return VRAS::get_io_out_s3_full_pred_3_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_3_slot_valids_0_
#define VL_DPIDECL_get_io_out_s3_full_pred_3_slot_valids_0_
void get_io_out_s3_full_pred_3_slot_valids_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3488:17
    return VRAS::get_io_out_s3_full_pred_3_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_3_slot_valids_1_
#define VL_DPIDECL_get_io_out_s3_full_pred_3_slot_valids_1_
void get_io_out_s3_full_pred_3_slot_valids_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3498:17
    return VRAS::get_io_out_s3_full_pred_3_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_3_targets_0_
#define VL_DPIDECL_get_io_out_s3_full_pred_3_targets_0_
void get_io_out_s3_full_pred_3_targets_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3508:17
    return VRAS::get_io_out_s3_full_pred_3_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_full_pred_3_targets_1_
#define VL_DPIDECL_get_io_out_s3_full_pred_3_targets_1_
void get_io_out_s3_full_pred_3_targets_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3518:17
    return VRAS::get_io_out_s3_full_pred_3_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_pc_0_
#define VL_DPIDECL_get_io_out_s3_pc_0_
void get_io_out_s3_pc_0(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3098:17
    return VRAS::get_io_out_s3_pc_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_pc_1_
#define VL_DPIDECL_get_io_out_s3_pc_1_
void get_io_out_s3_pc_1(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3108:17
    return VRAS::get_io_out_s3_pc_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_pc_2_
#define VL_DPIDECL_get_io_out_s3_pc_2_
void get_io_out_s3_pc_2(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3118:17
    return VRAS::get_io_out_s3_pc_2(value);
}
#endif

#ifndef VL_DPIDECL_get_io_out_s3_pc_3_
#define VL_DPIDECL_get_io_out_s3_pc_3_
void get_io_out_s3_pc_3(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3128:17
    return VRAS::get_io_out_s3_pc_3(value);
}
#endif

#ifndef VL_DPIDECL_get_io_redirect_bits_cfiUpdate_NOS_flag_
#define VL_DPIDECL_get_io_redirect_bits_cfiUpdate_NOS_flag_
void get_io_redirect_bits_cfiUpdate_NOS_flag(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4248:17
    return VRAS::get_io_redirect_bits_cfiUpdate_NOS_flag(value);
}
#endif

#ifndef VL_DPIDECL_get_io_redirect_bits_cfiUpdate_NOS_value_
#define VL_DPIDECL_get_io_redirect_bits_cfiUpdate_NOS_value_
void get_io_redirect_bits_cfiUpdate_NOS_value(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4258:17
    return VRAS::get_io_redirect_bits_cfiUpdate_NOS_value(value);
}
#endif

#ifndef VL_DPIDECL_get_io_redirect_bits_cfiUpdate_TOSR_flag_
#define VL_DPIDECL_get_io_redirect_bits_cfiUpdate_TOSR_flag_
void get_io_redirect_bits_cfiUpdate_TOSR_flag(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4228:17
    return VRAS::get_io_redirect_bits_cfiUpdate_TOSR_flag(value);
}
#endif

#ifndef VL_DPIDECL_get_io_redirect_bits_cfiUpdate_TOSR_value_
#define VL_DPIDECL_get_io_redirect_bits_cfiUpdate_TOSR_value_
void get_io_redirect_bits_cfiUpdate_TOSR_value(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4238:17
    return VRAS::get_io_redirect_bits_cfiUpdate_TOSR_value(value);
}
#endif

#ifndef VL_DPIDECL_get_io_redirect_bits_cfiUpdate_TOSW_flag_
#define VL_DPIDECL_get_io_redirect_bits_cfiUpdate_TOSW_flag_
void get_io_redirect_bits_cfiUpdate_TOSW_flag(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4208:17
    return VRAS::get_io_redirect_bits_cfiUpdate_TOSW_flag(value);
}
#endif

#ifndef VL_DPIDECL_get_io_redirect_bits_cfiUpdate_TOSW_value_
#define VL_DPIDECL_get_io_redirect_bits_cfiUpdate_TOSW_value_
void get_io_redirect_bits_cfiUpdate_TOSW_value(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4218:17
    return VRAS::get_io_redirect_bits_cfiUpdate_TOSW_value(value);
}
#endif

#ifndef VL_DPIDECL_get_io_redirect_bits_cfiUpdate_pc_
#define VL_DPIDECL_get_io_redirect_bits_cfiUpdate_pc_
void get_io_redirect_bits_cfiUpdate_pc(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4148:17
    return VRAS::get_io_redirect_bits_cfiUpdate_pc(value);
}
#endif

#ifndef VL_DPIDECL_get_io_redirect_bits_cfiUpdate_pd_isCall_
#define VL_DPIDECL_get_io_redirect_bits_cfiUpdate_pd_isCall_
void get_io_redirect_bits_cfiUpdate_pd_isCall(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4168:17
    return VRAS::get_io_redirect_bits_cfiUpdate_pd_isCall(value);
}
#endif

#ifndef VL_DPIDECL_get_io_redirect_bits_cfiUpdate_pd_isRVC_
#define VL_DPIDECL_get_io_redirect_bits_cfiUpdate_pd_isRVC_
void get_io_redirect_bits_cfiUpdate_pd_isRVC(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4158:17
    return VRAS::get_io_redirect_bits_cfiUpdate_pd_isRVC(value);
}
#endif

#ifndef VL_DPIDECL_get_io_redirect_bits_cfiUpdate_pd_isRet_
#define VL_DPIDECL_get_io_redirect_bits_cfiUpdate_pd_isRet_
void get_io_redirect_bits_cfiUpdate_pd_isRet(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4178:17
    return VRAS::get_io_redirect_bits_cfiUpdate_pd_isRet(value);
}
#endif

#ifndef VL_DPIDECL_get_io_redirect_bits_cfiUpdate_sctr_
#define VL_DPIDECL_get_io_redirect_bits_cfiUpdate_sctr_
void get_io_redirect_bits_cfiUpdate_sctr(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4198:17
    return VRAS::get_io_redirect_bits_cfiUpdate_sctr(value);
}
#endif

#ifndef VL_DPIDECL_get_io_redirect_bits_cfiUpdate_ssp_
#define VL_DPIDECL_get_io_redirect_bits_cfiUpdate_ssp_
void get_io_redirect_bits_cfiUpdate_ssp(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4188:17
    return VRAS::get_io_redirect_bits_cfiUpdate_ssp(value);
}
#endif

#ifndef VL_DPIDECL_get_io_redirect_bits_level_
#define VL_DPIDECL_get_io_redirect_bits_level_
void get_io_redirect_bits_level(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4138:17
    return VRAS::get_io_redirect_bits_level(value);
}
#endif

#ifndef VL_DPIDECL_get_io_redirect_valid_
#define VL_DPIDECL_get_io_redirect_valid_
void get_io_redirect_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4128:17
    return VRAS::get_io_redirect_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_io_reset_vector_
#define VL_DPIDECL_get_io_reset_vector_
void get_io_reset_vector(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1308:17
    return VRAS::get_io_reset_vector(value);
}
#endif

#ifndef VL_DPIDECL_get_io_s0_fire_0_
#define VL_DPIDECL_get_io_s0_fire_0_
void get_io_s0_fire_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3898:17
    return VRAS::get_io_s0_fire_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_s0_fire_1_
#define VL_DPIDECL_get_io_s0_fire_1_
void get_io_s0_fire_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3908:17
    return VRAS::get_io_s0_fire_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_s0_fire_2_
#define VL_DPIDECL_get_io_s0_fire_2_
void get_io_s0_fire_2(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3918:17
    return VRAS::get_io_s0_fire_2(value);
}
#endif

#ifndef VL_DPIDECL_get_io_s0_fire_3_
#define VL_DPIDECL_get_io_s0_fire_3_
void get_io_s0_fire_3(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3928:17
    return VRAS::get_io_s0_fire_3(value);
}
#endif

#ifndef VL_DPIDECL_get_io_s1_fire_0_
#define VL_DPIDECL_get_io_s1_fire_0_
void get_io_s1_fire_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3938:17
    return VRAS::get_io_s1_fire_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_s1_fire_1_
#define VL_DPIDECL_get_io_s1_fire_1_
void get_io_s1_fire_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3948:17
    return VRAS::get_io_s1_fire_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_s1_fire_2_
#define VL_DPIDECL_get_io_s1_fire_2_
void get_io_s1_fire_2(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3958:17
    return VRAS::get_io_s1_fire_2(value);
}
#endif

#ifndef VL_DPIDECL_get_io_s1_fire_3_
#define VL_DPIDECL_get_io_s1_fire_3_
void get_io_s1_fire_3(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3968:17
    return VRAS::get_io_s1_fire_3(value);
}
#endif

#ifndef VL_DPIDECL_get_io_s2_fire_0_
#define VL_DPIDECL_get_io_s2_fire_0_
void get_io_s2_fire_0(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3978:17
    return VRAS::get_io_s2_fire_0(value);
}
#endif

#ifndef VL_DPIDECL_get_io_s2_fire_1_
#define VL_DPIDECL_get_io_s2_fire_1_
void get_io_s2_fire_1(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3988:17
    return VRAS::get_io_s2_fire_1(value);
}
#endif

#ifndef VL_DPIDECL_get_io_s2_fire_2_
#define VL_DPIDECL_get_io_s2_fire_2_
void get_io_s2_fire_2(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3998:17
    return VRAS::get_io_s2_fire_2(value);
}
#endif

#ifndef VL_DPIDECL_get_io_s2_fire_3_
#define VL_DPIDECL_get_io_s2_fire_3_
void get_io_s2_fire_3(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4008:17
    return VRAS::get_io_s2_fire_3(value);
}
#endif

#ifndef VL_DPIDECL_get_io_s3_fire_2_
#define VL_DPIDECL_get_io_s3_fire_2_
void get_io_s3_fire_2(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4018:17
    return VRAS::get_io_s3_fire_2(value);
}
#endif

#ifndef VL_DPIDECL_get_io_s3_redirect_2_
#define VL_DPIDECL_get_io_s3_redirect_2_
void get_io_s3_redirect_2(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4028:17
    return VRAS::get_io_s3_redirect_2(value);
}
#endif

#ifndef VL_DPIDECL_get_io_update_bits_cfi_idx_bits_
#define VL_DPIDECL_get_io_update_bits_cfi_idx_bits_
void get_io_update_bits_cfi_idx_bits(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4098:17
    return VRAS::get_io_update_bits_cfi_idx_bits(value);
}
#endif

#ifndef VL_DPIDECL_get_io_update_bits_cfi_idx_valid_
#define VL_DPIDECL_get_io_update_bits_cfi_idx_valid_
void get_io_update_bits_cfi_idx_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4088:17
    return VRAS::get_io_update_bits_cfi_idx_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_io_update_bits_ftb_entry_isCall_
#define VL_DPIDECL_get_io_update_bits_ftb_entry_isCall_
void get_io_update_bits_ftb_entry_isCall(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4048:17
    return VRAS::get_io_update_bits_ftb_entry_isCall(value);
}
#endif

#ifndef VL_DPIDECL_get_io_update_bits_ftb_entry_isRet_
#define VL_DPIDECL_get_io_update_bits_ftb_entry_isRet_
void get_io_update_bits_ftb_entry_isRet(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4058:17
    return VRAS::get_io_update_bits_ftb_entry_isRet(value);
}
#endif

#ifndef VL_DPIDECL_get_io_update_bits_ftb_entry_tailSlot_offset_
#define VL_DPIDECL_get_io_update_bits_ftb_entry_tailSlot_offset_
void get_io_update_bits_ftb_entry_tailSlot_offset(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4068:17
    return VRAS::get_io_update_bits_ftb_entry_tailSlot_offset(value);
}
#endif

#ifndef VL_DPIDECL_get_io_update_bits_ftb_entry_tailSlot_valid_
#define VL_DPIDECL_get_io_update_bits_ftb_entry_tailSlot_valid_
void get_io_update_bits_ftb_entry_tailSlot_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4078:17
    return VRAS::get_io_update_bits_ftb_entry_tailSlot_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_io_update_bits_jmp_taken_
#define VL_DPIDECL_get_io_update_bits_jmp_taken_
void get_io_update_bits_jmp_taken(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4108:17
    return VRAS::get_io_update_bits_jmp_taken(value);
}
#endif

#ifndef VL_DPIDECL_get_io_update_bits_meta_
#define VL_DPIDECL_get_io_update_bits_meta_
void get_io_update_bits_meta(svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4118:17
    return VRAS::get_io_update_bits_meta(value);
}
#endif

#ifndef VL_DPIDECL_get_io_update_valid_
#define VL_DPIDECL_get_io_update_valid_
void get_io_update_valid(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4038:17
    return VRAS::get_io_update_valid(value);
}
#endif

#ifndef VL_DPIDECL_get_reset_
#define VL_DPIDECL_get_reset_
void get_reset(svLogic* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1298:17
    return VRAS::get_reset(value);
}
#endif

#ifndef VL_DPIDECL_set_clock_
#define VL_DPIDECL_set_clock_
void set_clock(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1293:17
    return VRAS::set_clock(value);
}
#endif

#ifndef VL_DPIDECL_set_io_ctrl_ras_enable_
#define VL_DPIDECL_set_io_ctrl_ras_enable_
void set_io_ctrl_ras_enable(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3893:17
    return VRAS::set_io_ctrl_ras_enable(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2593:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2603:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2493:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2463:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2473:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2503:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2483:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_carry_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_carry_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_carry(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2573:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_carry(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2423:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_isCall(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2443:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2433:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_isRet(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2583:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2563:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2543:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2513:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2523:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2553:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2533:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_valid_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_last_stage_ftb_entry_valid_
void set_io_in_bits_resp_in_0_last_stage_ftb_entry_valid(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2453:17
    return VRAS::set_io_in_bits_resp_in_0_last_stage_ftb_entry_valid(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0_
void set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1363:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1_
void set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1373:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr_
void set_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1453:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_hit_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_hit_
void set_io_in_bits_resp_in_0_s2_full_pred_0_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1473:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_0_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing_
void set_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1463:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target_
void set_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1423:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_0_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0_
void set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1433:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1_
void set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1443:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_0_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0_
void set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1383:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1_
void set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1393:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_targets_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_targets_0_
void set_io_in_bits_resp_in_0_s2_full_pred_0_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1403:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_0_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_targets_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_0_targets_1_
void set_io_in_bits_resp_in_0_s2_full_pred_0_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1413:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_0_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0_
void set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1483:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1_
void set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1493:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr_
void set_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1573:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_hit_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_hit_
void set_io_in_bits_resp_in_0_s2_full_pred_1_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1593:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_1_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing_
void set_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1583:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target_
void set_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1543:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_1_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0_
void set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1553:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1_
void set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1563:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_1_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0_
void set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1503:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1_
void set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1513:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_targets_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_targets_0_
void set_io_in_bits_resp_in_0_s2_full_pred_1_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1523:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_1_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_targets_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_1_targets_1_
void set_io_in_bits_resp_in_0_s2_full_pred_1_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1533:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_1_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0_
void set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1603:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1_
void set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1613:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr_
void set_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1693:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_hit_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_hit_
void set_io_in_bits_resp_in_0_s2_full_pred_2_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1753:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing_
void set_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1743:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_is_call_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_is_call_
void set_io_in_bits_resp_in_0_s2_full_pred_2_is_call(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1713:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_is_call(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr_
void set_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1703:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_is_jalr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_is_ret_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_is_ret_
void set_io_in_bits_resp_in_0_s2_full_pred_2_is_ret(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1723:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_is_ret(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target_
void set_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1663:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call_
void set_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1733:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0_
void set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1673:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1_
void set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1683:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0_
void set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1623:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1_
void set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1633:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_targets_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_targets_0_
void set_io_in_bits_resp_in_0_s2_full_pred_2_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1643:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_targets_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_2_targets_1_
void set_io_in_bits_resp_in_0_s2_full_pred_2_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1653:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_2_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0_
void set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1763:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1_
void set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1773:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr_
void set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1853:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr_
void set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1863:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_hit_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_hit_
void set_io_in_bits_resp_in_0_s2_full_pred_3_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1883:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_3_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing_
void set_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1873:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target_
void set_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1823:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_3_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0_
void set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1833:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1_
void set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1843:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_3_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0_
void set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1783:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1_
void set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1793:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_targets_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_targets_0_
void set_io_in_bits_resp_in_0_s2_full_pred_3_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1803:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_3_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_targets_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s2_full_pred_3_targets_1_
void set_io_in_bits_resp_in_0_s2_full_pred_3_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1813:17
    return VRAS::set_io_in_bits_resp_in_0_s2_full_pred_3_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0_
void set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1893:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1_
void set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1903:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr_
void set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1963:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr_
void set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1973:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_hit_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_hit_
void set_io_in_bits_resp_in_0_s3_full_pred_0_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2003:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_0_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing_
void set_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1993:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target_
void set_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1953:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_0_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_multiHit_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_multiHit_
void set_io_in_bits_resp_in_0_s3_full_pred_0_multiHit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1983:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_0_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0_
void set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1913:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1_
void set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1923:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_targets_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_targets_0_
void set_io_in_bits_resp_in_0_s3_full_pred_0_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1933:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_0_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_targets_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_0_targets_1_
void set_io_in_bits_resp_in_0_s3_full_pred_0_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1943:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_0_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0_
void set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2013:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1_
void set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2023:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr_
void set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2083:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr_
void set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2093:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_hit_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_hit_
void set_io_in_bits_resp_in_0_s3_full_pred_1_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2123:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_1_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing_
void set_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2113:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target_
void set_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2073:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_1_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_multiHit_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_multiHit_
void set_io_in_bits_resp_in_0_s3_full_pred_1_multiHit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2103:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_1_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0_
void set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2033:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1_
void set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2043:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_targets_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_targets_0_
void set_io_in_bits_resp_in_0_s3_full_pred_1_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2053:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_1_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_targets_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_1_targets_1_
void set_io_in_bits_resp_in_0_s3_full_pred_1_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2063:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_1_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0_
void set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2133:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1_
void set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2143:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr_
void set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2203:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr_
void set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2213:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_hit_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_hit_
void set_io_in_bits_resp_in_0_s3_full_pred_2_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2273:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing_
void set_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2263:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_is_call_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_is_call_
void set_io_in_bits_resp_in_0_s3_full_pred_2_is_call(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2243:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_is_call(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr_
void set_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2233:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_is_jalr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_is_ret_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_is_ret_
void set_io_in_bits_resp_in_0_s3_full_pred_2_is_ret(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2253:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_is_ret(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target_
void set_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2193:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_multiHit_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_multiHit_
void set_io_in_bits_resp_in_0_s3_full_pred_2_multiHit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2223:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0_
void set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2153:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1_
void set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2163:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_targets_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_targets_0_
void set_io_in_bits_resp_in_0_s3_full_pred_2_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2173:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_targets_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_2_targets_1_
void set_io_in_bits_resp_in_0_s3_full_pred_2_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2183:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_2_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0_
void set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2283:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1_
void set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2293:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr_
void set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2373:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr_
void set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2383:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_hit_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_hit_
void set_io_in_bits_resp_in_0_s3_full_pred_3_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2413:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_3_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing_
void set_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2403:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target_
void set_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2343:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_3_jalr_target(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_multiHit_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_multiHit_
void set_io_in_bits_resp_in_0_s3_full_pred_3_multiHit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2393:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_3_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0_
void set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2353:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1_
void set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2363:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_3_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0_
void set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2303:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1_
void set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2313:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_targets_0_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_targets_0_
void set_io_in_bits_resp_in_0_s3_full_pred_3_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2323:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_3_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_targets_1_
#define VL_DPIDECL_set_io_in_bits_resp_in_0_s3_full_pred_3_targets_1_
void set_io_in_bits_resp_in_0_s3_full_pred_3_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2333:17
    return VRAS::set_io_in_bits_resp_in_0_s3_full_pred_3_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_s0_pc_0_
#define VL_DPIDECL_set_io_in_bits_s0_pc_0_
void set_io_in_bits_s0_pc_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1323:17
    return VRAS::set_io_in_bits_s0_pc_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_s0_pc_1_
#define VL_DPIDECL_set_io_in_bits_s0_pc_1_
void set_io_in_bits_s0_pc_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1333:17
    return VRAS::set_io_in_bits_s0_pc_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_s0_pc_2_
#define VL_DPIDECL_set_io_in_bits_s0_pc_2_
void set_io_in_bits_s0_pc_2(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1343:17
    return VRAS::set_io_in_bits_s0_pc_2(value);
}
#endif

#ifndef VL_DPIDECL_set_io_in_bits_s0_pc_3_
#define VL_DPIDECL_set_io_in_bits_s0_pc_3_
void set_io_in_bits_s0_pc_3(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1353:17
    return VRAS::set_io_in_bits_s0_pc_3(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_always_taken_0_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_always_taken_0_
void set_io_out_last_stage_ftb_entry_always_taken_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3873:17
    return VRAS::set_io_out_last_stage_ftb_entry_always_taken_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_always_taken_1_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_always_taken_1_
void set_io_out_last_stage_ftb_entry_always_taken_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3883:17
    return VRAS::set_io_out_last_stage_ftb_entry_always_taken_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_brSlots_0_lower_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_brSlots_0_lower_
void set_io_out_last_stage_ftb_entry_brSlots_0_lower(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3773:17
    return VRAS::set_io_out_last_stage_ftb_entry_brSlots_0_lower(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_brSlots_0_offset_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_brSlots_0_offset_
void set_io_out_last_stage_ftb_entry_brSlots_0_offset(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3743:17
    return VRAS::set_io_out_last_stage_ftb_entry_brSlots_0_offset(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_brSlots_0_sharing_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_brSlots_0_sharing_
void set_io_out_last_stage_ftb_entry_brSlots_0_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3753:17
    return VRAS::set_io_out_last_stage_ftb_entry_brSlots_0_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_brSlots_0_tarStat_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_brSlots_0_tarStat_
void set_io_out_last_stage_ftb_entry_brSlots_0_tarStat(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3783:17
    return VRAS::set_io_out_last_stage_ftb_entry_brSlots_0_tarStat(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_brSlots_0_valid_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_brSlots_0_valid_
void set_io_out_last_stage_ftb_entry_brSlots_0_valid(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3763:17
    return VRAS::set_io_out_last_stage_ftb_entry_brSlots_0_valid(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_carry_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_carry_
void set_io_out_last_stage_ftb_entry_carry(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3853:17
    return VRAS::set_io_out_last_stage_ftb_entry_carry(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_isCall_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_isCall_
void set_io_out_last_stage_ftb_entry_isCall(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3703:17
    return VRAS::set_io_out_last_stage_ftb_entry_isCall(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_isJalr_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_isJalr_
void set_io_out_last_stage_ftb_entry_isJalr(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3723:17
    return VRAS::set_io_out_last_stage_ftb_entry_isJalr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_isRet_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_isRet_
void set_io_out_last_stage_ftb_entry_isRet(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3713:17
    return VRAS::set_io_out_last_stage_ftb_entry_isRet(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_last_may_be_rvi_call_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_last_may_be_rvi_call_
void set_io_out_last_stage_ftb_entry_last_may_be_rvi_call(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3863:17
    return VRAS::set_io_out_last_stage_ftb_entry_last_may_be_rvi_call(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_pftAddr_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_pftAddr_
void set_io_out_last_stage_ftb_entry_pftAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3843:17
    return VRAS::set_io_out_last_stage_ftb_entry_pftAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_tailSlot_lower_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_tailSlot_lower_
void set_io_out_last_stage_ftb_entry_tailSlot_lower(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3823:17
    return VRAS::set_io_out_last_stage_ftb_entry_tailSlot_lower(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_tailSlot_offset_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_tailSlot_offset_
void set_io_out_last_stage_ftb_entry_tailSlot_offset(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3793:17
    return VRAS::set_io_out_last_stage_ftb_entry_tailSlot_offset(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_tailSlot_sharing_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_tailSlot_sharing_
void set_io_out_last_stage_ftb_entry_tailSlot_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3803:17
    return VRAS::set_io_out_last_stage_ftb_entry_tailSlot_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_tailSlot_tarStat_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_tailSlot_tarStat_
void set_io_out_last_stage_ftb_entry_tailSlot_tarStat(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3833:17
    return VRAS::set_io_out_last_stage_ftb_entry_tailSlot_tarStat(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_tailSlot_valid_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_tailSlot_valid_
void set_io_out_last_stage_ftb_entry_tailSlot_valid(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3813:17
    return VRAS::set_io_out_last_stage_ftb_entry_tailSlot_valid(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_ftb_entry_valid_
#define VL_DPIDECL_set_io_out_last_stage_ftb_entry_valid_
void set_io_out_last_stage_ftb_entry_valid(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3733:17
    return VRAS::set_io_out_last_stage_ftb_entry_valid(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_meta_
#define VL_DPIDECL_set_io_out_last_stage_meta_
void set_io_out_last_stage_meta(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3603:17
    return VRAS::set_io_out_last_stage_meta(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_spec_info_NOS_flag_
#define VL_DPIDECL_set_io_out_last_stage_spec_info_NOS_flag_
void set_io_out_last_stage_spec_info_NOS_flag(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3673:17
    return VRAS::set_io_out_last_stage_spec_info_NOS_flag(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_spec_info_NOS_value_
#define VL_DPIDECL_set_io_out_last_stage_spec_info_NOS_value_
void set_io_out_last_stage_spec_info_NOS_value(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3683:17
    return VRAS::set_io_out_last_stage_spec_info_NOS_value(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_spec_info_TOSR_flag_
#define VL_DPIDECL_set_io_out_last_stage_spec_info_TOSR_flag_
void set_io_out_last_stage_spec_info_TOSR_flag(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3653:17
    return VRAS::set_io_out_last_stage_spec_info_TOSR_flag(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_spec_info_TOSR_value_
#define VL_DPIDECL_set_io_out_last_stage_spec_info_TOSR_value_
void set_io_out_last_stage_spec_info_TOSR_value(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3663:17
    return VRAS::set_io_out_last_stage_spec_info_TOSR_value(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_spec_info_TOSW_flag_
#define VL_DPIDECL_set_io_out_last_stage_spec_info_TOSW_flag_
void set_io_out_last_stage_spec_info_TOSW_flag(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3633:17
    return VRAS::set_io_out_last_stage_spec_info_TOSW_flag(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_spec_info_TOSW_value_
#define VL_DPIDECL_set_io_out_last_stage_spec_info_TOSW_value_
void set_io_out_last_stage_spec_info_TOSW_value(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3643:17
    return VRAS::set_io_out_last_stage_spec_info_TOSW_value(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_spec_info_sctr_
#define VL_DPIDECL_set_io_out_last_stage_spec_info_sctr_
void set_io_out_last_stage_spec_info_sctr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3623:17
    return VRAS::set_io_out_last_stage_spec_info_sctr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_spec_info_ssp_
#define VL_DPIDECL_set_io_out_last_stage_spec_info_ssp_
void set_io_out_last_stage_spec_info_ssp(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3613:17
    return VRAS::set_io_out_last_stage_spec_info_ssp(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_last_stage_spec_info_topAddr_
#define VL_DPIDECL_set_io_out_last_stage_spec_info_topAddr_
void set_io_out_last_stage_spec_info_topAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3693:17
    return VRAS::set_io_out_last_stage_spec_info_topAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_0_br_taken_mask_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_0_br_taken_mask_0_
void set_io_out_s2_full_pred_0_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2653:17
    return VRAS::set_io_out_s2_full_pred_0_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_0_br_taken_mask_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_0_br_taken_mask_1_
void set_io_out_s2_full_pred_0_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2663:17
    return VRAS::set_io_out_s2_full_pred_0_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_0_fallThroughAddr_
#define VL_DPIDECL_set_io_out_s2_full_pred_0_fallThroughAddr_
void set_io_out_s2_full_pred_0_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2733:17
    return VRAS::set_io_out_s2_full_pred_0_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_0_hit_
#define VL_DPIDECL_set_io_out_s2_full_pred_0_hit_
void set_io_out_s2_full_pred_0_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2753:17
    return VRAS::set_io_out_s2_full_pred_0_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_0_is_br_sharing_
#define VL_DPIDECL_set_io_out_s2_full_pred_0_is_br_sharing_
void set_io_out_s2_full_pred_0_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2743:17
    return VRAS::set_io_out_s2_full_pred_0_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_0_offsets_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_0_offsets_0_
void set_io_out_s2_full_pred_0_offsets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2713:17
    return VRAS::set_io_out_s2_full_pred_0_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_0_offsets_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_0_offsets_1_
void set_io_out_s2_full_pred_0_offsets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2723:17
    return VRAS::set_io_out_s2_full_pred_0_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_0_slot_valids_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_0_slot_valids_0_
void set_io_out_s2_full_pred_0_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2673:17
    return VRAS::set_io_out_s2_full_pred_0_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_0_slot_valids_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_0_slot_valids_1_
void set_io_out_s2_full_pred_0_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2683:17
    return VRAS::set_io_out_s2_full_pred_0_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_0_targets_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_0_targets_0_
void set_io_out_s2_full_pred_0_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2693:17
    return VRAS::set_io_out_s2_full_pred_0_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_0_targets_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_0_targets_1_
void set_io_out_s2_full_pred_0_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2703:17
    return VRAS::set_io_out_s2_full_pred_0_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_1_br_taken_mask_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_1_br_taken_mask_0_
void set_io_out_s2_full_pred_1_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2763:17
    return VRAS::set_io_out_s2_full_pred_1_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_1_br_taken_mask_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_1_br_taken_mask_1_
void set_io_out_s2_full_pred_1_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2773:17
    return VRAS::set_io_out_s2_full_pred_1_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_1_fallThroughAddr_
#define VL_DPIDECL_set_io_out_s2_full_pred_1_fallThroughAddr_
void set_io_out_s2_full_pred_1_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2843:17
    return VRAS::set_io_out_s2_full_pred_1_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_1_hit_
#define VL_DPIDECL_set_io_out_s2_full_pred_1_hit_
void set_io_out_s2_full_pred_1_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2863:17
    return VRAS::set_io_out_s2_full_pred_1_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_1_is_br_sharing_
#define VL_DPIDECL_set_io_out_s2_full_pred_1_is_br_sharing_
void set_io_out_s2_full_pred_1_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2853:17
    return VRAS::set_io_out_s2_full_pred_1_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_1_offsets_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_1_offsets_0_
void set_io_out_s2_full_pred_1_offsets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2823:17
    return VRAS::set_io_out_s2_full_pred_1_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_1_offsets_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_1_offsets_1_
void set_io_out_s2_full_pred_1_offsets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2833:17
    return VRAS::set_io_out_s2_full_pred_1_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_1_slot_valids_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_1_slot_valids_0_
void set_io_out_s2_full_pred_1_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2783:17
    return VRAS::set_io_out_s2_full_pred_1_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_1_slot_valids_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_1_slot_valids_1_
void set_io_out_s2_full_pred_1_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2793:17
    return VRAS::set_io_out_s2_full_pred_1_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_1_targets_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_1_targets_0_
void set_io_out_s2_full_pred_1_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2803:17
    return VRAS::set_io_out_s2_full_pred_1_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_1_targets_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_1_targets_1_
void set_io_out_s2_full_pred_1_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2813:17
    return VRAS::set_io_out_s2_full_pred_1_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_2_br_taken_mask_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_2_br_taken_mask_0_
void set_io_out_s2_full_pred_2_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2873:17
    return VRAS::set_io_out_s2_full_pred_2_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_2_br_taken_mask_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_2_br_taken_mask_1_
void set_io_out_s2_full_pred_2_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2883:17
    return VRAS::set_io_out_s2_full_pred_2_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_2_fallThroughAddr_
#define VL_DPIDECL_set_io_out_s2_full_pred_2_fallThroughAddr_
void set_io_out_s2_full_pred_2_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2953:17
    return VRAS::set_io_out_s2_full_pred_2_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_2_hit_
#define VL_DPIDECL_set_io_out_s2_full_pred_2_hit_
void set_io_out_s2_full_pred_2_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2973:17
    return VRAS::set_io_out_s2_full_pred_2_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_2_is_br_sharing_
#define VL_DPIDECL_set_io_out_s2_full_pred_2_is_br_sharing_
void set_io_out_s2_full_pred_2_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2963:17
    return VRAS::set_io_out_s2_full_pred_2_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_2_offsets_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_2_offsets_0_
void set_io_out_s2_full_pred_2_offsets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2933:17
    return VRAS::set_io_out_s2_full_pred_2_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_2_offsets_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_2_offsets_1_
void set_io_out_s2_full_pred_2_offsets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2943:17
    return VRAS::set_io_out_s2_full_pred_2_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_2_slot_valids_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_2_slot_valids_0_
void set_io_out_s2_full_pred_2_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2893:17
    return VRAS::set_io_out_s2_full_pred_2_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_2_slot_valids_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_2_slot_valids_1_
void set_io_out_s2_full_pred_2_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2903:17
    return VRAS::set_io_out_s2_full_pred_2_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_2_targets_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_2_targets_0_
void set_io_out_s2_full_pred_2_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2913:17
    return VRAS::set_io_out_s2_full_pred_2_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_2_targets_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_2_targets_1_
void set_io_out_s2_full_pred_2_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2923:17
    return VRAS::set_io_out_s2_full_pred_2_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_3_br_taken_mask_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_3_br_taken_mask_0_
void set_io_out_s2_full_pred_3_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2983:17
    return VRAS::set_io_out_s2_full_pred_3_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_3_br_taken_mask_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_3_br_taken_mask_1_
void set_io_out_s2_full_pred_3_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2993:17
    return VRAS::set_io_out_s2_full_pred_3_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_3_fallThroughAddr_
#define VL_DPIDECL_set_io_out_s2_full_pred_3_fallThroughAddr_
void set_io_out_s2_full_pred_3_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3063:17
    return VRAS::set_io_out_s2_full_pred_3_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_3_fallThroughErr_
#define VL_DPIDECL_set_io_out_s2_full_pred_3_fallThroughErr_
void set_io_out_s2_full_pred_3_fallThroughErr(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3073:17
    return VRAS::set_io_out_s2_full_pred_3_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_3_hit_
#define VL_DPIDECL_set_io_out_s2_full_pred_3_hit_
void set_io_out_s2_full_pred_3_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3093:17
    return VRAS::set_io_out_s2_full_pred_3_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_3_is_br_sharing_
#define VL_DPIDECL_set_io_out_s2_full_pred_3_is_br_sharing_
void set_io_out_s2_full_pred_3_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3083:17
    return VRAS::set_io_out_s2_full_pred_3_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_3_offsets_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_3_offsets_0_
void set_io_out_s2_full_pred_3_offsets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3043:17
    return VRAS::set_io_out_s2_full_pred_3_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_3_offsets_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_3_offsets_1_
void set_io_out_s2_full_pred_3_offsets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3053:17
    return VRAS::set_io_out_s2_full_pred_3_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_3_slot_valids_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_3_slot_valids_0_
void set_io_out_s2_full_pred_3_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3003:17
    return VRAS::set_io_out_s2_full_pred_3_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_3_slot_valids_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_3_slot_valids_1_
void set_io_out_s2_full_pred_3_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3013:17
    return VRAS::set_io_out_s2_full_pred_3_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_3_targets_0_
#define VL_DPIDECL_set_io_out_s2_full_pred_3_targets_0_
void set_io_out_s2_full_pred_3_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3023:17
    return VRAS::set_io_out_s2_full_pred_3_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_full_pred_3_targets_1_
#define VL_DPIDECL_set_io_out_s2_full_pred_3_targets_1_
void set_io_out_s2_full_pred_3_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3033:17
    return VRAS::set_io_out_s2_full_pred_3_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_pc_0_
#define VL_DPIDECL_set_io_out_s2_pc_0_
void set_io_out_s2_pc_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2613:17
    return VRAS::set_io_out_s2_pc_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_pc_1_
#define VL_DPIDECL_set_io_out_s2_pc_1_
void set_io_out_s2_pc_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2623:17
    return VRAS::set_io_out_s2_pc_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_pc_2_
#define VL_DPIDECL_set_io_out_s2_pc_2_
void set_io_out_s2_pc_2(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2633:17
    return VRAS::set_io_out_s2_pc_2(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s2_pc_3_
#define VL_DPIDECL_set_io_out_s2_pc_3_
void set_io_out_s2_pc_3(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:2643:17
    return VRAS::set_io_out_s2_pc_3(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_0_br_taken_mask_0_
#define VL_DPIDECL_set_io_out_s3_full_pred_0_br_taken_mask_0_
void set_io_out_s3_full_pred_0_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3143:17
    return VRAS::set_io_out_s3_full_pred_0_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_0_br_taken_mask_1_
#define VL_DPIDECL_set_io_out_s3_full_pred_0_br_taken_mask_1_
void set_io_out_s3_full_pred_0_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3153:17
    return VRAS::set_io_out_s3_full_pred_0_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_0_fallThroughAddr_
#define VL_DPIDECL_set_io_out_s3_full_pred_0_fallThroughAddr_
void set_io_out_s3_full_pred_0_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3203:17
    return VRAS::set_io_out_s3_full_pred_0_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_0_fallThroughErr_
#define VL_DPIDECL_set_io_out_s3_full_pred_0_fallThroughErr_
void set_io_out_s3_full_pred_0_fallThroughErr(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3213:17
    return VRAS::set_io_out_s3_full_pred_0_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_0_hit_
#define VL_DPIDECL_set_io_out_s3_full_pred_0_hit_
void set_io_out_s3_full_pred_0_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3243:17
    return VRAS::set_io_out_s3_full_pred_0_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_0_is_br_sharing_
#define VL_DPIDECL_set_io_out_s3_full_pred_0_is_br_sharing_
void set_io_out_s3_full_pred_0_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3233:17
    return VRAS::set_io_out_s3_full_pred_0_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_0_multiHit_
#define VL_DPIDECL_set_io_out_s3_full_pred_0_multiHit_
void set_io_out_s3_full_pred_0_multiHit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3223:17
    return VRAS::set_io_out_s3_full_pred_0_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_0_slot_valids_0_
#define VL_DPIDECL_set_io_out_s3_full_pred_0_slot_valids_0_
void set_io_out_s3_full_pred_0_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3163:17
    return VRAS::set_io_out_s3_full_pred_0_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_0_slot_valids_1_
#define VL_DPIDECL_set_io_out_s3_full_pred_0_slot_valids_1_
void set_io_out_s3_full_pred_0_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3173:17
    return VRAS::set_io_out_s3_full_pred_0_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_0_targets_0_
#define VL_DPIDECL_set_io_out_s3_full_pred_0_targets_0_
void set_io_out_s3_full_pred_0_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3183:17
    return VRAS::set_io_out_s3_full_pred_0_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_0_targets_1_
#define VL_DPIDECL_set_io_out_s3_full_pred_0_targets_1_
void set_io_out_s3_full_pred_0_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3193:17
    return VRAS::set_io_out_s3_full_pred_0_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_1_br_taken_mask_0_
#define VL_DPIDECL_set_io_out_s3_full_pred_1_br_taken_mask_0_
void set_io_out_s3_full_pred_1_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3253:17
    return VRAS::set_io_out_s3_full_pred_1_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_1_br_taken_mask_1_
#define VL_DPIDECL_set_io_out_s3_full_pred_1_br_taken_mask_1_
void set_io_out_s3_full_pred_1_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3263:17
    return VRAS::set_io_out_s3_full_pred_1_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_1_fallThroughAddr_
#define VL_DPIDECL_set_io_out_s3_full_pred_1_fallThroughAddr_
void set_io_out_s3_full_pred_1_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3313:17
    return VRAS::set_io_out_s3_full_pred_1_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_1_fallThroughErr_
#define VL_DPIDECL_set_io_out_s3_full_pred_1_fallThroughErr_
void set_io_out_s3_full_pred_1_fallThroughErr(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3323:17
    return VRAS::set_io_out_s3_full_pred_1_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_1_hit_
#define VL_DPIDECL_set_io_out_s3_full_pred_1_hit_
void set_io_out_s3_full_pred_1_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3353:17
    return VRAS::set_io_out_s3_full_pred_1_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_1_is_br_sharing_
#define VL_DPIDECL_set_io_out_s3_full_pred_1_is_br_sharing_
void set_io_out_s3_full_pred_1_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3343:17
    return VRAS::set_io_out_s3_full_pred_1_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_1_multiHit_
#define VL_DPIDECL_set_io_out_s3_full_pred_1_multiHit_
void set_io_out_s3_full_pred_1_multiHit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3333:17
    return VRAS::set_io_out_s3_full_pred_1_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_1_slot_valids_0_
#define VL_DPIDECL_set_io_out_s3_full_pred_1_slot_valids_0_
void set_io_out_s3_full_pred_1_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3273:17
    return VRAS::set_io_out_s3_full_pred_1_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_1_slot_valids_1_
#define VL_DPIDECL_set_io_out_s3_full_pred_1_slot_valids_1_
void set_io_out_s3_full_pred_1_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3283:17
    return VRAS::set_io_out_s3_full_pred_1_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_1_targets_0_
#define VL_DPIDECL_set_io_out_s3_full_pred_1_targets_0_
void set_io_out_s3_full_pred_1_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3293:17
    return VRAS::set_io_out_s3_full_pred_1_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_1_targets_1_
#define VL_DPIDECL_set_io_out_s3_full_pred_1_targets_1_
void set_io_out_s3_full_pred_1_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3303:17
    return VRAS::set_io_out_s3_full_pred_1_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_2_br_taken_mask_0_
#define VL_DPIDECL_set_io_out_s3_full_pred_2_br_taken_mask_0_
void set_io_out_s3_full_pred_2_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3363:17
    return VRAS::set_io_out_s3_full_pred_2_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_2_br_taken_mask_1_
#define VL_DPIDECL_set_io_out_s3_full_pred_2_br_taken_mask_1_
void set_io_out_s3_full_pred_2_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3373:17
    return VRAS::set_io_out_s3_full_pred_2_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_2_fallThroughAddr_
#define VL_DPIDECL_set_io_out_s3_full_pred_2_fallThroughAddr_
void set_io_out_s3_full_pred_2_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3423:17
    return VRAS::set_io_out_s3_full_pred_2_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_2_fallThroughErr_
#define VL_DPIDECL_set_io_out_s3_full_pred_2_fallThroughErr_
void set_io_out_s3_full_pred_2_fallThroughErr(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3433:17
    return VRAS::set_io_out_s3_full_pred_2_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_2_hit_
#define VL_DPIDECL_set_io_out_s3_full_pred_2_hit_
void set_io_out_s3_full_pred_2_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3463:17
    return VRAS::set_io_out_s3_full_pred_2_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_2_is_br_sharing_
#define VL_DPIDECL_set_io_out_s3_full_pred_2_is_br_sharing_
void set_io_out_s3_full_pred_2_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3453:17
    return VRAS::set_io_out_s3_full_pred_2_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_2_multiHit_
#define VL_DPIDECL_set_io_out_s3_full_pred_2_multiHit_
void set_io_out_s3_full_pred_2_multiHit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3443:17
    return VRAS::set_io_out_s3_full_pred_2_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_2_slot_valids_0_
#define VL_DPIDECL_set_io_out_s3_full_pred_2_slot_valids_0_
void set_io_out_s3_full_pred_2_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3383:17
    return VRAS::set_io_out_s3_full_pred_2_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_2_slot_valids_1_
#define VL_DPIDECL_set_io_out_s3_full_pred_2_slot_valids_1_
void set_io_out_s3_full_pred_2_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3393:17
    return VRAS::set_io_out_s3_full_pred_2_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_2_targets_0_
#define VL_DPIDECL_set_io_out_s3_full_pred_2_targets_0_
void set_io_out_s3_full_pred_2_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3403:17
    return VRAS::set_io_out_s3_full_pred_2_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_2_targets_1_
#define VL_DPIDECL_set_io_out_s3_full_pred_2_targets_1_
void set_io_out_s3_full_pred_2_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3413:17
    return VRAS::set_io_out_s3_full_pred_2_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_3_br_taken_mask_0_
#define VL_DPIDECL_set_io_out_s3_full_pred_3_br_taken_mask_0_
void set_io_out_s3_full_pred_3_br_taken_mask_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3473:17
    return VRAS::set_io_out_s3_full_pred_3_br_taken_mask_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_3_br_taken_mask_1_
#define VL_DPIDECL_set_io_out_s3_full_pred_3_br_taken_mask_1_
void set_io_out_s3_full_pred_3_br_taken_mask_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3483:17
    return VRAS::set_io_out_s3_full_pred_3_br_taken_mask_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_3_fallThroughAddr_
#define VL_DPIDECL_set_io_out_s3_full_pred_3_fallThroughAddr_
void set_io_out_s3_full_pred_3_fallThroughAddr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3553:17
    return VRAS::set_io_out_s3_full_pred_3_fallThroughAddr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_3_fallThroughErr_
#define VL_DPIDECL_set_io_out_s3_full_pred_3_fallThroughErr_
void set_io_out_s3_full_pred_3_fallThroughErr(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3563:17
    return VRAS::set_io_out_s3_full_pred_3_fallThroughErr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_3_hit_
#define VL_DPIDECL_set_io_out_s3_full_pred_3_hit_
void set_io_out_s3_full_pred_3_hit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3593:17
    return VRAS::set_io_out_s3_full_pred_3_hit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_3_is_br_sharing_
#define VL_DPIDECL_set_io_out_s3_full_pred_3_is_br_sharing_
void set_io_out_s3_full_pred_3_is_br_sharing(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3583:17
    return VRAS::set_io_out_s3_full_pred_3_is_br_sharing(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_3_multiHit_
#define VL_DPIDECL_set_io_out_s3_full_pred_3_multiHit_
void set_io_out_s3_full_pred_3_multiHit(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3573:17
    return VRAS::set_io_out_s3_full_pred_3_multiHit(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_3_offsets_0_
#define VL_DPIDECL_set_io_out_s3_full_pred_3_offsets_0_
void set_io_out_s3_full_pred_3_offsets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3533:17
    return VRAS::set_io_out_s3_full_pred_3_offsets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_3_offsets_1_
#define VL_DPIDECL_set_io_out_s3_full_pred_3_offsets_1_
void set_io_out_s3_full_pred_3_offsets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3543:17
    return VRAS::set_io_out_s3_full_pred_3_offsets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_3_slot_valids_0_
#define VL_DPIDECL_set_io_out_s3_full_pred_3_slot_valids_0_
void set_io_out_s3_full_pred_3_slot_valids_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3493:17
    return VRAS::set_io_out_s3_full_pred_3_slot_valids_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_3_slot_valids_1_
#define VL_DPIDECL_set_io_out_s3_full_pred_3_slot_valids_1_
void set_io_out_s3_full_pred_3_slot_valids_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3503:17
    return VRAS::set_io_out_s3_full_pred_3_slot_valids_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_3_targets_0_
#define VL_DPIDECL_set_io_out_s3_full_pred_3_targets_0_
void set_io_out_s3_full_pred_3_targets_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3513:17
    return VRAS::set_io_out_s3_full_pred_3_targets_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_full_pred_3_targets_1_
#define VL_DPIDECL_set_io_out_s3_full_pred_3_targets_1_
void set_io_out_s3_full_pred_3_targets_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3523:17
    return VRAS::set_io_out_s3_full_pred_3_targets_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_pc_0_
#define VL_DPIDECL_set_io_out_s3_pc_0_
void set_io_out_s3_pc_0(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3103:17
    return VRAS::set_io_out_s3_pc_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_pc_1_
#define VL_DPIDECL_set_io_out_s3_pc_1_
void set_io_out_s3_pc_1(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3113:17
    return VRAS::set_io_out_s3_pc_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_pc_2_
#define VL_DPIDECL_set_io_out_s3_pc_2_
void set_io_out_s3_pc_2(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3123:17
    return VRAS::set_io_out_s3_pc_2(value);
}
#endif

#ifndef VL_DPIDECL_set_io_out_s3_pc_3_
#define VL_DPIDECL_set_io_out_s3_pc_3_
void set_io_out_s3_pc_3(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3133:17
    return VRAS::set_io_out_s3_pc_3(value);
}
#endif

#ifndef VL_DPIDECL_set_io_redirect_bits_cfiUpdate_NOS_flag_
#define VL_DPIDECL_set_io_redirect_bits_cfiUpdate_NOS_flag_
void set_io_redirect_bits_cfiUpdate_NOS_flag(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4253:17
    return VRAS::set_io_redirect_bits_cfiUpdate_NOS_flag(value);
}
#endif

#ifndef VL_DPIDECL_set_io_redirect_bits_cfiUpdate_NOS_value_
#define VL_DPIDECL_set_io_redirect_bits_cfiUpdate_NOS_value_
void set_io_redirect_bits_cfiUpdate_NOS_value(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4263:17
    return VRAS::set_io_redirect_bits_cfiUpdate_NOS_value(value);
}
#endif

#ifndef VL_DPIDECL_set_io_redirect_bits_cfiUpdate_TOSR_flag_
#define VL_DPIDECL_set_io_redirect_bits_cfiUpdate_TOSR_flag_
void set_io_redirect_bits_cfiUpdate_TOSR_flag(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4233:17
    return VRAS::set_io_redirect_bits_cfiUpdate_TOSR_flag(value);
}
#endif

#ifndef VL_DPIDECL_set_io_redirect_bits_cfiUpdate_TOSR_value_
#define VL_DPIDECL_set_io_redirect_bits_cfiUpdate_TOSR_value_
void set_io_redirect_bits_cfiUpdate_TOSR_value(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4243:17
    return VRAS::set_io_redirect_bits_cfiUpdate_TOSR_value(value);
}
#endif

#ifndef VL_DPIDECL_set_io_redirect_bits_cfiUpdate_TOSW_flag_
#define VL_DPIDECL_set_io_redirect_bits_cfiUpdate_TOSW_flag_
void set_io_redirect_bits_cfiUpdate_TOSW_flag(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4213:17
    return VRAS::set_io_redirect_bits_cfiUpdate_TOSW_flag(value);
}
#endif

#ifndef VL_DPIDECL_set_io_redirect_bits_cfiUpdate_TOSW_value_
#define VL_DPIDECL_set_io_redirect_bits_cfiUpdate_TOSW_value_
void set_io_redirect_bits_cfiUpdate_TOSW_value(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4223:17
    return VRAS::set_io_redirect_bits_cfiUpdate_TOSW_value(value);
}
#endif

#ifndef VL_DPIDECL_set_io_redirect_bits_cfiUpdate_pc_
#define VL_DPIDECL_set_io_redirect_bits_cfiUpdate_pc_
void set_io_redirect_bits_cfiUpdate_pc(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4153:17
    return VRAS::set_io_redirect_bits_cfiUpdate_pc(value);
}
#endif

#ifndef VL_DPIDECL_set_io_redirect_bits_cfiUpdate_pd_isCall_
#define VL_DPIDECL_set_io_redirect_bits_cfiUpdate_pd_isCall_
void set_io_redirect_bits_cfiUpdate_pd_isCall(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4173:17
    return VRAS::set_io_redirect_bits_cfiUpdate_pd_isCall(value);
}
#endif

#ifndef VL_DPIDECL_set_io_redirect_bits_cfiUpdate_pd_isRVC_
#define VL_DPIDECL_set_io_redirect_bits_cfiUpdate_pd_isRVC_
void set_io_redirect_bits_cfiUpdate_pd_isRVC(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4163:17
    return VRAS::set_io_redirect_bits_cfiUpdate_pd_isRVC(value);
}
#endif

#ifndef VL_DPIDECL_set_io_redirect_bits_cfiUpdate_pd_isRet_
#define VL_DPIDECL_set_io_redirect_bits_cfiUpdate_pd_isRet_
void set_io_redirect_bits_cfiUpdate_pd_isRet(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4183:17
    return VRAS::set_io_redirect_bits_cfiUpdate_pd_isRet(value);
}
#endif

#ifndef VL_DPIDECL_set_io_redirect_bits_cfiUpdate_sctr_
#define VL_DPIDECL_set_io_redirect_bits_cfiUpdate_sctr_
void set_io_redirect_bits_cfiUpdate_sctr(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4203:17
    return VRAS::set_io_redirect_bits_cfiUpdate_sctr(value);
}
#endif

#ifndef VL_DPIDECL_set_io_redirect_bits_cfiUpdate_ssp_
#define VL_DPIDECL_set_io_redirect_bits_cfiUpdate_ssp_
void set_io_redirect_bits_cfiUpdate_ssp(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4193:17
    return VRAS::set_io_redirect_bits_cfiUpdate_ssp(value);
}
#endif

#ifndef VL_DPIDECL_set_io_redirect_bits_level_
#define VL_DPIDECL_set_io_redirect_bits_level_
void set_io_redirect_bits_level(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4143:17
    return VRAS::set_io_redirect_bits_level(value);
}
#endif

#ifndef VL_DPIDECL_set_io_redirect_valid_
#define VL_DPIDECL_set_io_redirect_valid_
void set_io_redirect_valid(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4133:17
    return VRAS::set_io_redirect_valid(value);
}
#endif

#ifndef VL_DPIDECL_set_io_reset_vector_
#define VL_DPIDECL_set_io_reset_vector_
void set_io_reset_vector(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1313:17
    return VRAS::set_io_reset_vector(value);
}
#endif

#ifndef VL_DPIDECL_set_io_s0_fire_0_
#define VL_DPIDECL_set_io_s0_fire_0_
void set_io_s0_fire_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3903:17
    return VRAS::set_io_s0_fire_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_s0_fire_1_
#define VL_DPIDECL_set_io_s0_fire_1_
void set_io_s0_fire_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3913:17
    return VRAS::set_io_s0_fire_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_s0_fire_2_
#define VL_DPIDECL_set_io_s0_fire_2_
void set_io_s0_fire_2(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3923:17
    return VRAS::set_io_s0_fire_2(value);
}
#endif

#ifndef VL_DPIDECL_set_io_s0_fire_3_
#define VL_DPIDECL_set_io_s0_fire_3_
void set_io_s0_fire_3(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3933:17
    return VRAS::set_io_s0_fire_3(value);
}
#endif

#ifndef VL_DPIDECL_set_io_s1_fire_0_
#define VL_DPIDECL_set_io_s1_fire_0_
void set_io_s1_fire_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3943:17
    return VRAS::set_io_s1_fire_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_s1_fire_1_
#define VL_DPIDECL_set_io_s1_fire_1_
void set_io_s1_fire_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3953:17
    return VRAS::set_io_s1_fire_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_s1_fire_2_
#define VL_DPIDECL_set_io_s1_fire_2_
void set_io_s1_fire_2(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3963:17
    return VRAS::set_io_s1_fire_2(value);
}
#endif

#ifndef VL_DPIDECL_set_io_s1_fire_3_
#define VL_DPIDECL_set_io_s1_fire_3_
void set_io_s1_fire_3(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3973:17
    return VRAS::set_io_s1_fire_3(value);
}
#endif

#ifndef VL_DPIDECL_set_io_s2_fire_0_
#define VL_DPIDECL_set_io_s2_fire_0_
void set_io_s2_fire_0(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3983:17
    return VRAS::set_io_s2_fire_0(value);
}
#endif

#ifndef VL_DPIDECL_set_io_s2_fire_1_
#define VL_DPIDECL_set_io_s2_fire_1_
void set_io_s2_fire_1(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:3993:17
    return VRAS::set_io_s2_fire_1(value);
}
#endif

#ifndef VL_DPIDECL_set_io_s2_fire_2_
#define VL_DPIDECL_set_io_s2_fire_2_
void set_io_s2_fire_2(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4003:17
    return VRAS::set_io_s2_fire_2(value);
}
#endif

#ifndef VL_DPIDECL_set_io_s2_fire_3_
#define VL_DPIDECL_set_io_s2_fire_3_
void set_io_s2_fire_3(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4013:17
    return VRAS::set_io_s2_fire_3(value);
}
#endif

#ifndef VL_DPIDECL_set_io_s3_fire_2_
#define VL_DPIDECL_set_io_s3_fire_2_
void set_io_s3_fire_2(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4023:17
    return VRAS::set_io_s3_fire_2(value);
}
#endif

#ifndef VL_DPIDECL_set_io_s3_redirect_2_
#define VL_DPIDECL_set_io_s3_redirect_2_
void set_io_s3_redirect_2(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4033:17
    return VRAS::set_io_s3_redirect_2(value);
}
#endif

#ifndef VL_DPIDECL_set_io_update_bits_cfi_idx_bits_
#define VL_DPIDECL_set_io_update_bits_cfi_idx_bits_
void set_io_update_bits_cfi_idx_bits(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4103:17
    return VRAS::set_io_update_bits_cfi_idx_bits(value);
}
#endif

#ifndef VL_DPIDECL_set_io_update_bits_cfi_idx_valid_
#define VL_DPIDECL_set_io_update_bits_cfi_idx_valid_
void set_io_update_bits_cfi_idx_valid(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4093:17
    return VRAS::set_io_update_bits_cfi_idx_valid(value);
}
#endif

#ifndef VL_DPIDECL_set_io_update_bits_ftb_entry_isCall_
#define VL_DPIDECL_set_io_update_bits_ftb_entry_isCall_
void set_io_update_bits_ftb_entry_isCall(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4053:17
    return VRAS::set_io_update_bits_ftb_entry_isCall(value);
}
#endif

#ifndef VL_DPIDECL_set_io_update_bits_ftb_entry_isRet_
#define VL_DPIDECL_set_io_update_bits_ftb_entry_isRet_
void set_io_update_bits_ftb_entry_isRet(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4063:17
    return VRAS::set_io_update_bits_ftb_entry_isRet(value);
}
#endif

#ifndef VL_DPIDECL_set_io_update_bits_ftb_entry_tailSlot_offset_
#define VL_DPIDECL_set_io_update_bits_ftb_entry_tailSlot_offset_
void set_io_update_bits_ftb_entry_tailSlot_offset(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4073:17
    return VRAS::set_io_update_bits_ftb_entry_tailSlot_offset(value);
}
#endif

#ifndef VL_DPIDECL_set_io_update_bits_ftb_entry_tailSlot_valid_
#define VL_DPIDECL_set_io_update_bits_ftb_entry_tailSlot_valid_
void set_io_update_bits_ftb_entry_tailSlot_valid(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4083:17
    return VRAS::set_io_update_bits_ftb_entry_tailSlot_valid(value);
}
#endif

#ifndef VL_DPIDECL_set_io_update_bits_jmp_taken_
#define VL_DPIDECL_set_io_update_bits_jmp_taken_
void set_io_update_bits_jmp_taken(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4113:17
    return VRAS::set_io_update_bits_jmp_taken(value);
}
#endif

#ifndef VL_DPIDECL_set_io_update_bits_meta_
#define VL_DPIDECL_set_io_update_bits_meta_
void set_io_update_bits_meta(const svLogicVecVal* value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4123:17
    return VRAS::set_io_update_bits_meta(value);
}
#endif

#ifndef VL_DPIDECL_set_io_update_valid_
#define VL_DPIDECL_set_io_update_valid_
void set_io_update_valid(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:4043:17
    return VRAS::set_io_update_valid(value);
}
#endif

#ifndef VL_DPIDECL_set_reset_
#define VL_DPIDECL_set_reset_
void set_reset(svLogic value) {
    // DPI export at /home/kurumi/ras-test/out/picker_out_RAS/RAS_top.sv:1303:17
    return VRAS::set_reset(value);
}
#endif

