GHDL=ghdl
PRIMARY=top
VHDL_EXT=vhdl
LOG_FILE=build.log
ERR_STREAM=>> $(LOG_FILE) 2>> $(LOG_FILE)
MAKE_OPT=--no-print-directory
ENTITY=top hamming_set hamming_detect hamming_correct

REDBOLD=\e[1;31m
BLUEBOLD=\e[1;36m
NC='\033[0m'

.PHONY:
	all clean simulate synth route generate flash all_err stats error warning

all:
	@$(MAKE) clean $(MAKE_OPT)
	@$(MAKE) simulate $(MAKE_OPT) || $(MAKE) all_err $(MAKE_OPT)
	@$(MAKE) synth $(MAKE_OPT) || $(MAKE) all_err $(MAKE_OPT)
	@$(MAKE) route $(MAKE_OPT) || $(MAKE) all_err $(MAKE_OPT)
	@$(MAKE) generate $(MAKE_OPT)
	@$(MAKE) flash $(MAKE_OPT) && echo -en "$(BLUEBOLD)==== Done            ====$(NC)\n"
	-$(MAKE) svg $(MAKE_OPT)

clean:
	@echo -en "$(BLUEBOLD)==== Cleaning...     ====$(NC)\n"
	rm -rf *.bin *.asc *.json *.cf $(LOG_FILE) svg && touch $(LOG_FILE)

simulate:
	@echo -en "$(BLUEBOLD)==== Simulating...   ====$(NC)\n"
	$(GHDL) -a *.$(VHDL_EXT) $(ERR_STREAM)

synth: # Synthesize the design
	@echo -en "$(BLUEBOLD)==== Synthesizing... ====$(NC)\n"
	yosys -p '$(GHDL) $(PRIMARY); synth_ice40 -json $(PRIMARY).json' $(ERR_STREAM)

route: # P&R specifically for upduino
	@echo -en "$(BLUEBOLD)==== Routing...      ====$(NC)\n"
	nextpnr-ice40 --up5k --package sg48 --pcf "$(PRIMARY).pcf" --asc "$(PRIMARY).asc" --json "$(PRIMARY).json" $(ERR_STREAM)

generate: # Generate bitstream
	@echo -en "$(BLUEBOLD)==== Generating...   ====$(NC)\n"
	icepack "$(PRIMARY).asc" "$(PRIMARY).bin" $(ERR_STREAM)

flash: # Flash FPGA, may need to be run with sudo depending on user permissions
	@echo -en "$(BLUEBOLD)==== Flashing...     ====$(NC)\n"
	sudo iceprog $(PRIMARY).bin | tee -a $(LOG_FILE)

all_err:
	@echo -en "$(REDBOLD)"
	@$(MAKE) error $(MAKE_OPT)
	@echo -en $(NC)
	@exit 1

stats: # Print out device usage stats from log files
	@echo "///////////////// Statistics: /////////////////"
	@echo "from $(LOG_FILE):"
	-@cat -n $(LOG_FILE) | grep -A 9 "=== $(PRIMARY) ===" | grep -v "=== $(PRIMARY) ===" 2>/dev/null || true
	@echo "--"
	-@cat -n $(LOG_FILE) | grep -A 16 "Info: Device utilisation:" 2>/dev/null || true

error: # Print out errors from log files
	@echo "/////////////////  Error(s):  /////////////////"
	@echo "from $(LOG_FILE):"
	-@cat -n $(LOG_FILE) | grep -v " 0 errors" | grep -C 1 -i "error" 2>/dev/null || true
	-@cat -n $(LOG_FILE) | grep -C 3 -i ".$(VHDL_EXT)" 2>/dev/null || true

warning:
	@echo "///////////////// Warning(s): /////////////////"
	@echo "from $(LOG_FILE):"
	@cat -n $(LOG_FILE) | grep -v "	0 warnings" | grep -C 1 -i "warning" 2>/dev/null || true

help:
	@echo "run 'make' or 'make all' to synth, route, and flash code to the FPGA"
	@echo "run 'make stats' to view usage stats about your last 'make all' if it was successful"
	@echo "run 'make error' or 'make warning' to view errors and warnings about your last 'make all'"
	@echo "run 'make clean' to delete build and log files that are generated by 'make all'"
	@echo "run 'make simulate/synth/route/generate/flash' to run that specific cmd from 'make all'"

svg:
	@$(MAKE) clean $(MAKE_OPT)
	@$(MAKE) simulate $(MAKE_OPT) || $(MAKE) all_err $(MAKE_OPT)
	@echo -en "$(BLUEBOLD)==== Drawing...      ====$(NC)\n"
	mkdir svg
	for entity in $(ENTITY); do \
		yosys -p "ghdl $$entity; prep -top $$entity; write_json -compat-int svg.json" $(ERR_STREAM); \
		sed -i 's/"top": "00000000000000000000000000000001"/"top": 1/g' svg.json $(ERR_STREAM); \
		sed -i 's/"z"/"x"/g' svg.json $(ERR_STREAM); \
		netlistsvg svg.json -o svg/$$entity.svg $(ERR_STREAM); \
	done
