/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_1_Bypass */
.set ADC_SAR_1_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_SAR_1_Bypass__0__MASK, 0x10
.set ADC_SAR_1_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_SAR_1_Bypass__0__PORT, 0
.set ADC_SAR_1_Bypass__0__SHIFT, 4
.set ADC_SAR_1_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_1_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_1_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_1_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_1_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_1_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_1_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_1_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_1_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_1_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_1_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_1_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_1_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_1_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_1_Bypass__MASK, 0x10
.set ADC_SAR_1_Bypass__PORT, 0
.set ADC_SAR_1_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_1_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_1_Bypass__SHIFT, 4
.set ADC_SAR_1_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_2_ADC_SAR */
.set ADC_SAR_2_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_2_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_2_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_2_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_2_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_2_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_2_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_2_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_2_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_2_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_2_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_2_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_2_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_2_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_2_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_2_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_2_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_2_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_2_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_2_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_2_Bypass */
.set ADC_SAR_2_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set ADC_SAR_2_Bypass__0__MASK, 0x04
.set ADC_SAR_2_Bypass__0__PC, CYREG_PRT0_PC2
.set ADC_SAR_2_Bypass__0__PORT, 0
.set ADC_SAR_2_Bypass__0__SHIFT, 2
.set ADC_SAR_2_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_2_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_2_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_2_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_2_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_2_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_2_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_2_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_2_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_2_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_2_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_2_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_2_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_2_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_2_Bypass__MASK, 0x04
.set ADC_SAR_2_Bypass__PORT, 0
.set ADC_SAR_2_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_2_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_2_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_2_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_2_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_2_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_2_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_2_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_2_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_2_Bypass__SHIFT, 2
.set ADC_SAR_2_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_2_IRQ */
.set ADC_SAR_2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_2_IRQ__INTC_MASK, 0x02
.set ADC_SAR_2_IRQ__INTC_NUMBER, 1
.set ADC_SAR_2_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* CompTrigger */
.set CompTrigger_ctComp__CLK, CYREG_CMP1_CLK
.set CompTrigger_ctComp__CMP_MASK, 0x02
.set CompTrigger_ctComp__CMP_NUMBER, 1
.set CompTrigger_ctComp__CR, CYREG_CMP1_CR
.set CompTrigger_ctComp__LUT__CR, CYREG_LUT1_CR
.set CompTrigger_ctComp__LUT__MSK, CYREG_LUT_MSK
.set CompTrigger_ctComp__LUT__MSK_MASK, 0x02
.set CompTrigger_ctComp__LUT__MSK_SHIFT, 1
.set CompTrigger_ctComp__LUT__MX, CYREG_LUT1_MX
.set CompTrigger_ctComp__LUT__SR, CYREG_LUT_SR
.set CompTrigger_ctComp__LUT__SR_MASK, 0x02
.set CompTrigger_ctComp__LUT__SR_SHIFT, 1
.set CompTrigger_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set CompTrigger_ctComp__PM_ACT_MSK, 0x02
.set CompTrigger_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set CompTrigger_ctComp__PM_STBY_MSK, 0x02
.set CompTrigger_ctComp__SW0, CYREG_CMP1_SW0
.set CompTrigger_ctComp__SW2, CYREG_CMP1_SW2
.set CompTrigger_ctComp__SW3, CYREG_CMP1_SW3
.set CompTrigger_ctComp__SW4, CYREG_CMP1_SW4
.set CompTrigger_ctComp__SW6, CYREG_CMP1_SW6
.set CompTrigger_ctComp__TR0, CYREG_CMP1_TR0
.set CompTrigger_ctComp__TR1, CYREG_CMP1_TR1
.set CompTrigger_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP1_TR0
.set CompTrigger_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
.set CompTrigger_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP1_TR1
.set CompTrigger_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
.set CompTrigger_ctComp__WRK, CYREG_CMP_WRK
.set CompTrigger_ctComp__WRK_MASK, 0x02
.set CompTrigger_ctComp__WRK_SHIFT, 1

/* DMA_ADC_1 */
.set DMA_ADC_1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_ADC_1__DRQ_NUMBER, 0
.set DMA_ADC_1__NUMBEROF_TDS, 0
.set DMA_ADC_1__PRIORITY, 2
.set DMA_ADC_1__TERMIN_EN, 0
.set DMA_ADC_1__TERMIN_SEL, 0
.set DMA_ADC_1__TERMOUT0_EN, 1
.set DMA_ADC_1__TERMOUT0_SEL, 0
.set DMA_ADC_1__TERMOUT1_EN, 0
.set DMA_ADC_1__TERMOUT1_SEL, 0

/* DMA_ADC_2 */
.set DMA_ADC_2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_ADC_2__DRQ_NUMBER, 1
.set DMA_ADC_2__NUMBEROF_TDS, 0
.set DMA_ADC_2__PRIORITY, 2
.set DMA_ADC_2__TERMIN_EN, 0
.set DMA_ADC_2__TERMIN_SEL, 0
.set DMA_ADC_2__TERMOUT0_EN, 1
.set DMA_ADC_2__TERMOUT0_SEL, 1
.set DMA_ADC_2__TERMOUT1_EN, 0
.set DMA_ADC_2__TERMOUT1_SEL, 0

/* DMA_DAC_1 */
.set DMA_DAC_1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_DAC_1__DRQ_NUMBER, 2
.set DMA_DAC_1__NUMBEROF_TDS, 0
.set DMA_DAC_1__PRIORITY, 2
.set DMA_DAC_1__TERMIN_EN, 0
.set DMA_DAC_1__TERMIN_SEL, 0
.set DMA_DAC_1__TERMOUT0_EN, 1
.set DMA_DAC_1__TERMOUT0_SEL, 2
.set DMA_DAC_1__TERMOUT1_EN, 0
.set DMA_DAC_1__TERMOUT1_SEL, 0

/* DMA_DAC_2 */
.set DMA_DAC_2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_DAC_2__DRQ_NUMBER, 3
.set DMA_DAC_2__NUMBEROF_TDS, 0
.set DMA_DAC_2__PRIORITY, 2
.set DMA_DAC_2__TERMIN_EN, 0
.set DMA_DAC_2__TERMIN_SEL, 0
.set DMA_DAC_2__TERMOUT0_EN, 1
.set DMA_DAC_2__TERMOUT0_SEL, 3
.set DMA_DAC_2__TERMOUT1_EN, 0
.set DMA_DAC_2__TERMOUT1_SEL, 0

/* DMA_DAC_3 */
.set DMA_DAC_3__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set DMA_DAC_3__DRQ_NUMBER, 4
.set DMA_DAC_3__NUMBEROF_TDS, 0
.set DMA_DAC_3__PRIORITY, 2
.set DMA_DAC_3__TERMIN_EN, 0
.set DMA_DAC_3__TERMIN_SEL, 0
.set DMA_DAC_3__TERMOUT0_EN, 1
.set DMA_DAC_3__TERMOUT0_SEL, 4
.set DMA_DAC_3__TERMOUT1_EN, 0
.set DMA_DAC_3__TERMOUT1_SEL, 0

/* DMA_DAC_4 */
.set DMA_DAC_4__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set DMA_DAC_4__DRQ_NUMBER, 5
.set DMA_DAC_4__NUMBEROF_TDS, 0
.set DMA_DAC_4__PRIORITY, 2
.set DMA_DAC_4__TERMIN_EN, 0
.set DMA_DAC_4__TERMIN_SEL, 0
.set DMA_DAC_4__TERMOUT0_EN, 1
.set DMA_DAC_4__TERMOUT0_SEL, 5
.set DMA_DAC_4__TERMOUT1_EN, 0
.set DMA_DAC_4__TERMOUT1_SEL, 0

/* GND_XTAL_1 */
.set GND_XTAL_1__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set GND_XTAL_1__0__MASK, 0x04
.set GND_XTAL_1__0__PC, CYREG_IO_PC_PRT15_PC2
.set GND_XTAL_1__0__PORT, 15
.set GND_XTAL_1__0__SHIFT, 2
.set GND_XTAL_1__AG, CYREG_PRT15_AG
.set GND_XTAL_1__AMUX, CYREG_PRT15_AMUX
.set GND_XTAL_1__BIE, CYREG_PRT15_BIE
.set GND_XTAL_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set GND_XTAL_1__BYP, CYREG_PRT15_BYP
.set GND_XTAL_1__CTL, CYREG_PRT15_CTL
.set GND_XTAL_1__DM0, CYREG_PRT15_DM0
.set GND_XTAL_1__DM1, CYREG_PRT15_DM1
.set GND_XTAL_1__DM2, CYREG_PRT15_DM2
.set GND_XTAL_1__DR, CYREG_PRT15_DR
.set GND_XTAL_1__INP_DIS, CYREG_PRT15_INP_DIS
.set GND_XTAL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set GND_XTAL_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set GND_XTAL_1__LCD_EN, CYREG_PRT15_LCD_EN
.set GND_XTAL_1__MASK, 0x04
.set GND_XTAL_1__PORT, 15
.set GND_XTAL_1__PRT, CYREG_PRT15_PRT
.set GND_XTAL_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set GND_XTAL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set GND_XTAL_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set GND_XTAL_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set GND_XTAL_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set GND_XTAL_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set GND_XTAL_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set GND_XTAL_1__PS, CYREG_PRT15_PS
.set GND_XTAL_1__SHIFT, 2
.set GND_XTAL_1__SLW, CYREG_PRT15_SLW

/* GND_XTAL_2 */
.set GND_XTAL_2__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set GND_XTAL_2__0__MASK, 0x08
.set GND_XTAL_2__0__PC, CYREG_IO_PC_PRT15_PC3
.set GND_XTAL_2__0__PORT, 15
.set GND_XTAL_2__0__SHIFT, 3
.set GND_XTAL_2__AG, CYREG_PRT15_AG
.set GND_XTAL_2__AMUX, CYREG_PRT15_AMUX
.set GND_XTAL_2__BIE, CYREG_PRT15_BIE
.set GND_XTAL_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set GND_XTAL_2__BYP, CYREG_PRT15_BYP
.set GND_XTAL_2__CTL, CYREG_PRT15_CTL
.set GND_XTAL_2__DM0, CYREG_PRT15_DM0
.set GND_XTAL_2__DM1, CYREG_PRT15_DM1
.set GND_XTAL_2__DM2, CYREG_PRT15_DM2
.set GND_XTAL_2__DR, CYREG_PRT15_DR
.set GND_XTAL_2__INP_DIS, CYREG_PRT15_INP_DIS
.set GND_XTAL_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set GND_XTAL_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set GND_XTAL_2__LCD_EN, CYREG_PRT15_LCD_EN
.set GND_XTAL_2__MASK, 0x08
.set GND_XTAL_2__PORT, 15
.set GND_XTAL_2__PRT, CYREG_PRT15_PRT
.set GND_XTAL_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set GND_XTAL_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set GND_XTAL_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set GND_XTAL_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set GND_XTAL_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set GND_XTAL_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set GND_XTAL_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set GND_XTAL_2__PS, CYREG_PRT15_PS
.set GND_XTAL_2__SHIFT, 3
.set GND_XTAL_2__SLW, CYREG_PRT15_SLW

/* IDAC8_1 */
.set IDAC8_1_viDAC8__CR0, CYREG_DAC1_CR0
.set IDAC8_1_viDAC8__CR1, CYREG_DAC1_CR1
.set IDAC8_1_viDAC8__D, CYREG_DAC1_D
.set IDAC8_1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_1_viDAC8__PM_ACT_MSK, 0x02
.set IDAC8_1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_1_viDAC8__PM_STBY_MSK, 0x02
.set IDAC8_1_viDAC8__STROBE, CYREG_DAC1_STROBE
.set IDAC8_1_viDAC8__SW0, CYREG_DAC1_SW0
.set IDAC8_1_viDAC8__SW2, CYREG_DAC1_SW2
.set IDAC8_1_viDAC8__SW3, CYREG_DAC1_SW3
.set IDAC8_1_viDAC8__SW4, CYREG_DAC1_SW4
.set IDAC8_1_viDAC8__TR, CYREG_DAC1_TR
.set IDAC8_1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set IDAC8_1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set IDAC8_1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set IDAC8_1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set IDAC8_1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set IDAC8_1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set IDAC8_1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set IDAC8_1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set IDAC8_1_viDAC8__TST, CYREG_DAC1_TST

/* IDAC8_2 */
.set IDAC8_2_viDAC8__CR0, CYREG_DAC2_CR0
.set IDAC8_2_viDAC8__CR1, CYREG_DAC2_CR1
.set IDAC8_2_viDAC8__D, CYREG_DAC2_D
.set IDAC8_2_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_2_viDAC8__PM_ACT_MSK, 0x04
.set IDAC8_2_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_2_viDAC8__PM_STBY_MSK, 0x04
.set IDAC8_2_viDAC8__STROBE, CYREG_DAC2_STROBE
.set IDAC8_2_viDAC8__SW0, CYREG_DAC2_SW0
.set IDAC8_2_viDAC8__SW2, CYREG_DAC2_SW2
.set IDAC8_2_viDAC8__SW3, CYREG_DAC2_SW3
.set IDAC8_2_viDAC8__SW4, CYREG_DAC2_SW4
.set IDAC8_2_viDAC8__TR, CYREG_DAC2_TR
.set IDAC8_2_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set IDAC8_2_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set IDAC8_2_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set IDAC8_2_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set IDAC8_2_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set IDAC8_2_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set IDAC8_2_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set IDAC8_2_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set IDAC8_2_viDAC8__TST, CYREG_DAC2_TST

/* IDAC8_3 */
.set IDAC8_3_viDAC8__CR0, CYREG_DAC0_CR0
.set IDAC8_3_viDAC8__CR1, CYREG_DAC0_CR1
.set IDAC8_3_viDAC8__D, CYREG_DAC0_D
.set IDAC8_3_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_3_viDAC8__PM_ACT_MSK, 0x01
.set IDAC8_3_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_3_viDAC8__PM_STBY_MSK, 0x01
.set IDAC8_3_viDAC8__STROBE, CYREG_DAC0_STROBE
.set IDAC8_3_viDAC8__SW0, CYREG_DAC0_SW0
.set IDAC8_3_viDAC8__SW2, CYREG_DAC0_SW2
.set IDAC8_3_viDAC8__SW3, CYREG_DAC0_SW3
.set IDAC8_3_viDAC8__SW4, CYREG_DAC0_SW4
.set IDAC8_3_viDAC8__TR, CYREG_DAC0_TR
.set IDAC8_3_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set IDAC8_3_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set IDAC8_3_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set IDAC8_3_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set IDAC8_3_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set IDAC8_3_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set IDAC8_3_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set IDAC8_3_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set IDAC8_3_viDAC8__TST, CYREG_DAC0_TST

/* IDAC8_4 */
.set IDAC8_4_viDAC8__CR0, CYREG_DAC3_CR0
.set IDAC8_4_viDAC8__CR1, CYREG_DAC3_CR1
.set IDAC8_4_viDAC8__D, CYREG_DAC3_D
.set IDAC8_4_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set IDAC8_4_viDAC8__PM_ACT_MSK, 0x08
.set IDAC8_4_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set IDAC8_4_viDAC8__PM_STBY_MSK, 0x08
.set IDAC8_4_viDAC8__STROBE, CYREG_DAC3_STROBE
.set IDAC8_4_viDAC8__SW0, CYREG_DAC3_SW0
.set IDAC8_4_viDAC8__SW2, CYREG_DAC3_SW2
.set IDAC8_4_viDAC8__SW3, CYREG_DAC3_SW3
.set IDAC8_4_viDAC8__SW4, CYREG_DAC3_SW4
.set IDAC8_4_viDAC8__TR, CYREG_DAC3_TR
.set IDAC8_4_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set IDAC8_4_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set IDAC8_4_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set IDAC8_4_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set IDAC8_4_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set IDAC8_4_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set IDAC8_4_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set IDAC8_4_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set IDAC8_4_viDAC8__TST, CYREG_DAC3_TST

/* LED */
.set LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set LED__0__MASK, 0x02
.set LED__0__PC, CYREG_PRT2_PC1
.set LED__0__PORT, 2
.set LED__0__SHIFT, 1
.set LED__AG, CYREG_PRT2_AG
.set LED__AMUX, CYREG_PRT2_AMUX
.set LED__BIE, CYREG_PRT2_BIE
.set LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED__BYP, CYREG_PRT2_BYP
.set LED__CTL, CYREG_PRT2_CTL
.set LED__DM0, CYREG_PRT2_DM0
.set LED__DM1, CYREG_PRT2_DM1
.set LED__DM2, CYREG_PRT2_DM2
.set LED__DR, CYREG_PRT2_DR
.set LED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED__MASK, 0x02
.set LED__PORT, 2
.set LED__PRT, CYREG_PRT2_PRT
.set LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED__PS, CYREG_PRT2_PS
.set LED__SHIFT, 1
.set LED__SLW, CYREG_PRT2_SLW

/* P_CH1 */
.set P_CH1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set P_CH1__0__MASK, 0x01
.set P_CH1__0__PC, CYREG_PRT2_PC0
.set P_CH1__0__PORT, 2
.set P_CH1__0__SHIFT, 0
.set P_CH1__AG, CYREG_PRT2_AG
.set P_CH1__AMUX, CYREG_PRT2_AMUX
.set P_CH1__BIE, CYREG_PRT2_BIE
.set P_CH1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P_CH1__BYP, CYREG_PRT2_BYP
.set P_CH1__CTL, CYREG_PRT2_CTL
.set P_CH1__DM0, CYREG_PRT2_DM0
.set P_CH1__DM1, CYREG_PRT2_DM1
.set P_CH1__DM2, CYREG_PRT2_DM2
.set P_CH1__DR, CYREG_PRT2_DR
.set P_CH1__INP_DIS, CYREG_PRT2_INP_DIS
.set P_CH1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P_CH1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P_CH1__LCD_EN, CYREG_PRT2_LCD_EN
.set P_CH1__MASK, 0x01
.set P_CH1__PORT, 2
.set P_CH1__PRT, CYREG_PRT2_PRT
.set P_CH1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P_CH1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P_CH1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P_CH1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P_CH1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P_CH1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P_CH1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P_CH1__PS, CYREG_PRT2_PS
.set P_CH1__SHIFT, 0
.set P_CH1__SLW, CYREG_PRT2_SLW

/* P_CH2 */
.set P_CH2__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set P_CH2__0__MASK, 0x08
.set P_CH2__0__PC, CYREG_PRT2_PC3
.set P_CH2__0__PORT, 2
.set P_CH2__0__SHIFT, 3
.set P_CH2__AG, CYREG_PRT2_AG
.set P_CH2__AMUX, CYREG_PRT2_AMUX
.set P_CH2__BIE, CYREG_PRT2_BIE
.set P_CH2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P_CH2__BYP, CYREG_PRT2_BYP
.set P_CH2__CTL, CYREG_PRT2_CTL
.set P_CH2__DM0, CYREG_PRT2_DM0
.set P_CH2__DM1, CYREG_PRT2_DM1
.set P_CH2__DM2, CYREG_PRT2_DM2
.set P_CH2__DR, CYREG_PRT2_DR
.set P_CH2__INP_DIS, CYREG_PRT2_INP_DIS
.set P_CH2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P_CH2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P_CH2__LCD_EN, CYREG_PRT2_LCD_EN
.set P_CH2__MASK, 0x08
.set P_CH2__PORT, 2
.set P_CH2__PRT, CYREG_PRT2_PRT
.set P_CH2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P_CH2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P_CH2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P_CH2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P_CH2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P_CH2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P_CH2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P_CH2__PS, CYREG_PRT2_PS
.set P_CH2__SHIFT, 3
.set P_CH2__SLW, CYREG_PRT2_SLW

/* P_CH3 */
.set P_CH3__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set P_CH3__0__MASK, 0x20
.set P_CH3__0__PC, CYREG_PRT2_PC5
.set P_CH3__0__PORT, 2
.set P_CH3__0__SHIFT, 5
.set P_CH3__AG, CYREG_PRT2_AG
.set P_CH3__AMUX, CYREG_PRT2_AMUX
.set P_CH3__BIE, CYREG_PRT2_BIE
.set P_CH3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P_CH3__BYP, CYREG_PRT2_BYP
.set P_CH3__CTL, CYREG_PRT2_CTL
.set P_CH3__DM0, CYREG_PRT2_DM0
.set P_CH3__DM1, CYREG_PRT2_DM1
.set P_CH3__DM2, CYREG_PRT2_DM2
.set P_CH3__DR, CYREG_PRT2_DR
.set P_CH3__INP_DIS, CYREG_PRT2_INP_DIS
.set P_CH3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P_CH3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P_CH3__LCD_EN, CYREG_PRT2_LCD_EN
.set P_CH3__MASK, 0x20
.set P_CH3__PORT, 2
.set P_CH3__PRT, CYREG_PRT2_PRT
.set P_CH3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P_CH3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P_CH3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P_CH3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P_CH3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P_CH3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P_CH3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P_CH3__PS, CYREG_PRT2_PS
.set P_CH3__SHIFT, 5
.set P_CH3__SLW, CYREG_PRT2_SLW

/* P_CH4 */
.set P_CH4__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set P_CH4__0__MASK, 0x80
.set P_CH4__0__PC, CYREG_PRT2_PC7
.set P_CH4__0__PORT, 2
.set P_CH4__0__SHIFT, 7
.set P_CH4__AG, CYREG_PRT2_AG
.set P_CH4__AMUX, CYREG_PRT2_AMUX
.set P_CH4__BIE, CYREG_PRT2_BIE
.set P_CH4__BIT_MASK, CYREG_PRT2_BIT_MASK
.set P_CH4__BYP, CYREG_PRT2_BYP
.set P_CH4__CTL, CYREG_PRT2_CTL
.set P_CH4__DM0, CYREG_PRT2_DM0
.set P_CH4__DM1, CYREG_PRT2_DM1
.set P_CH4__DM2, CYREG_PRT2_DM2
.set P_CH4__DR, CYREG_PRT2_DR
.set P_CH4__INP_DIS, CYREG_PRT2_INP_DIS
.set P_CH4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set P_CH4__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set P_CH4__LCD_EN, CYREG_PRT2_LCD_EN
.set P_CH4__MASK, 0x80
.set P_CH4__PORT, 2
.set P_CH4__PRT, CYREG_PRT2_PRT
.set P_CH4__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set P_CH4__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set P_CH4__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set P_CH4__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set P_CH4__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set P_CH4__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set P_CH4__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set P_CH4__PS, CYREG_PRT2_PS
.set P_CH4__SHIFT, 7
.set P_CH4__SLW, CYREG_PRT2_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* SW */
.set SW__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set SW__0__MASK, 0x04
.set SW__0__PC, CYREG_PRT2_PC2
.set SW__0__PORT, 2
.set SW__0__SHIFT, 2
.set SW__AG, CYREG_PRT2_AG
.set SW__AMUX, CYREG_PRT2_AMUX
.set SW__BIE, CYREG_PRT2_BIE
.set SW__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SW__BYP, CYREG_PRT2_BYP
.set SW__CTL, CYREG_PRT2_CTL
.set SW__DM0, CYREG_PRT2_DM0
.set SW__DM1, CYREG_PRT2_DM1
.set SW__DM2, CYREG_PRT2_DM2
.set SW__DR, CYREG_PRT2_DR
.set SW__INP_DIS, CYREG_PRT2_INP_DIS
.set SW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SW__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SW__LCD_EN, CYREG_PRT2_LCD_EN
.set SW__MASK, 0x04
.set SW__PORT, 2
.set SW__PRT, CYREG_PRT2_PRT
.set SW__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SW__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SW__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SW__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SW__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SW__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SW__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SW__PS, CYREG_PRT2_PS
.set SW__SHIFT, 2
.set SW__SLW, CYREG_PRT2_SLW

/* ShiftReg_1 */
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB06_A0
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB06_A1
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB06_D0
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB06_D1
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB06_F0
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB06_F1
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ShiftReg_1_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ShiftReg_1_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ShiftReg_1_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set ShiftReg_1_bSR_StsReg__3__MASK, 0x08
.set ShiftReg_1_bSR_StsReg__3__POS, 3
.set ShiftReg_1_bSR_StsReg__4__MASK, 0x10
.set ShiftReg_1_bSR_StsReg__4__POS, 4
.set ShiftReg_1_bSR_StsReg__5__MASK, 0x20
.set ShiftReg_1_bSR_StsReg__5__POS, 5
.set ShiftReg_1_bSR_StsReg__6__MASK, 0x40
.set ShiftReg_1_bSR_StsReg__6__POS, 6
.set ShiftReg_1_bSR_StsReg__MASK, 0x78
.set ShiftReg_1_bSR_StsReg__MASK_REG, CYREG_B0_UDB06_MSK
.set ShiftReg_1_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ShiftReg_1_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ShiftReg_1_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ShiftReg_1_bSR_StsReg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set ShiftReg_1_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set ShiftReg_1_bSR_StsReg__STATUS_REG, CYREG_B0_UDB06_ST
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__0__POS, 0
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB06_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set ShiftReg_1_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* ShiftReg_2 */
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB04_A0
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB04_A1
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB04_D0
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB04_D1
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB04_F0
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB04_F1
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ShiftReg_2_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ShiftReg_2_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set ShiftReg_2_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set ShiftReg_2_bSR_StsReg__3__MASK, 0x08
.set ShiftReg_2_bSR_StsReg__3__POS, 3
.set ShiftReg_2_bSR_StsReg__4__MASK, 0x10
.set ShiftReg_2_bSR_StsReg__4__POS, 4
.set ShiftReg_2_bSR_StsReg__5__MASK, 0x20
.set ShiftReg_2_bSR_StsReg__5__POS, 5
.set ShiftReg_2_bSR_StsReg__6__MASK, 0x40
.set ShiftReg_2_bSR_StsReg__6__POS, 6
.set ShiftReg_2_bSR_StsReg__MASK, 0x78
.set ShiftReg_2_bSR_StsReg__MASK_REG, CYREG_B0_UDB03_MSK
.set ShiftReg_2_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ShiftReg_2_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ShiftReg_2_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set ShiftReg_2_bSR_StsReg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set ShiftReg_2_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set ShiftReg_2_bSR_StsReg__STATUS_REG, CYREG_B0_UDB03_ST
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__0__POS, 0
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB03_CTL
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set ShiftReg_2_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB03_MSK

/* ShiftReg_3 */
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__A0_REG, CYREG_B0_UDB05_A0
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__A1_REG, CYREG_B0_UDB05_A1
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__D0_REG, CYREG_B0_UDB05_D0
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__D1_REG, CYREG_B0_UDB05_D1
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__F0_REG, CYREG_B0_UDB05_F0
.set ShiftReg_3_bSR_sC8_BShiftRegDp_u0__F1_REG, CYREG_B0_UDB05_F1
.set ShiftReg_3_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set ShiftReg_3_bSR_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set ShiftReg_3_bSR_StsReg__3__MASK, 0x08
.set ShiftReg_3_bSR_StsReg__3__POS, 3
.set ShiftReg_3_bSR_StsReg__4__MASK, 0x10
.set ShiftReg_3_bSR_StsReg__4__POS, 4
.set ShiftReg_3_bSR_StsReg__5__MASK, 0x20
.set ShiftReg_3_bSR_StsReg__5__POS, 5
.set ShiftReg_3_bSR_StsReg__6__MASK, 0x40
.set ShiftReg_3_bSR_StsReg__6__POS, 6
.set ShiftReg_3_bSR_StsReg__MASK, 0x78
.set ShiftReg_3_bSR_StsReg__MASK_REG, CYREG_B0_UDB02_MSK
.set ShiftReg_3_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set ShiftReg_3_bSR_StsReg__STATUS_REG, CYREG_B0_UDB02_ST
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__0__POS, 0
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB04_CTL
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set ShiftReg_3_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* ShiftReg_4 */
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__A0_REG, CYREG_B1_UDB04_A0
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__A1_REG, CYREG_B1_UDB04_A1
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__D0_REG, CYREG_B1_UDB04_D0
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__D1_REG, CYREG_B1_UDB04_D1
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__F0_REG, CYREG_B1_UDB04_F0
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__F1_REG, CYREG_B1_UDB04_F1
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ShiftReg_4_bSR_sC8_BShiftRegDp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ShiftReg_4_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ShiftReg_4_bSR_StsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set ShiftReg_4_bSR_StsReg__3__MASK, 0x08
.set ShiftReg_4_bSR_StsReg__3__POS, 3
.set ShiftReg_4_bSR_StsReg__4__MASK, 0x10
.set ShiftReg_4_bSR_StsReg__4__POS, 4
.set ShiftReg_4_bSR_StsReg__5__MASK, 0x20
.set ShiftReg_4_bSR_StsReg__5__POS, 5
.set ShiftReg_4_bSR_StsReg__6__MASK, 0x40
.set ShiftReg_4_bSR_StsReg__6__POS, 6
.set ShiftReg_4_bSR_StsReg__MASK, 0x78
.set ShiftReg_4_bSR_StsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set ShiftReg_4_bSR_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ShiftReg_4_bSR_StsReg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ShiftReg_4_bSR_StsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ShiftReg_4_bSR_StsReg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set ShiftReg_4_bSR_StsReg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set ShiftReg_4_bSR_StsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__0__MASK, 0x01
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__0__POS, 0
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB04_CTL
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__MASK, 0x01
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set ShiftReg_4_bSR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB04_MSK

/* Sig_inN */
.set Sig_inN__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Sig_inN__0__MASK, 0x40
.set Sig_inN__0__PC, CYREG_PRT0_PC6
.set Sig_inN__0__PORT, 0
.set Sig_inN__0__SHIFT, 6
.set Sig_inN__AG, CYREG_PRT0_AG
.set Sig_inN__AMUX, CYREG_PRT0_AMUX
.set Sig_inN__BIE, CYREG_PRT0_BIE
.set Sig_inN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sig_inN__BYP, CYREG_PRT0_BYP
.set Sig_inN__CTL, CYREG_PRT0_CTL
.set Sig_inN__DM0, CYREG_PRT0_DM0
.set Sig_inN__DM1, CYREG_PRT0_DM1
.set Sig_inN__DM2, CYREG_PRT0_DM2
.set Sig_inN__DR, CYREG_PRT0_DR
.set Sig_inN__INP_DIS, CYREG_PRT0_INP_DIS
.set Sig_inN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sig_inN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sig_inN__LCD_EN, CYREG_PRT0_LCD_EN
.set Sig_inN__MASK, 0x40
.set Sig_inN__PORT, 0
.set Sig_inN__PRT, CYREG_PRT0_PRT
.set Sig_inN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sig_inN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sig_inN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sig_inN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sig_inN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sig_inN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sig_inN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sig_inN__PS, CYREG_PRT0_PS
.set Sig_inN__SHIFT, 6
.set Sig_inN__SLW, CYREG_PRT0_SLW

/* Sig_inP */
.set Sig_inP__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Sig_inP__0__MASK, 0x80
.set Sig_inP__0__PC, CYREG_PRT0_PC7
.set Sig_inP__0__PORT, 0
.set Sig_inP__0__SHIFT, 7
.set Sig_inP__AG, CYREG_PRT0_AG
.set Sig_inP__AMUX, CYREG_PRT0_AMUX
.set Sig_inP__BIE, CYREG_PRT0_BIE
.set Sig_inP__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sig_inP__BYP, CYREG_PRT0_BYP
.set Sig_inP__CTL, CYREG_PRT0_CTL
.set Sig_inP__DM0, CYREG_PRT0_DM0
.set Sig_inP__DM1, CYREG_PRT0_DM1
.set Sig_inP__DM2, CYREG_PRT0_DM2
.set Sig_inP__DR, CYREG_PRT0_DR
.set Sig_inP__INP_DIS, CYREG_PRT0_INP_DIS
.set Sig_inP__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sig_inP__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sig_inP__LCD_EN, CYREG_PRT0_LCD_EN
.set Sig_inP__MASK, 0x80
.set Sig_inP__PORT, 0
.set Sig_inP__PRT, CYREG_PRT0_PRT
.set Sig_inP__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sig_inP__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sig_inP__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sig_inP__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sig_inP__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sig_inP__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sig_inP__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sig_inP__PS, CYREG_PRT0_PS
.set Sig_inP__SHIFT, 7
.set Sig_inP__SLW, CYREG_PRT0_SLW

/* Track_Hold_1_SC */
.set Track_Hold_1_SC__BST, CYREG_SC2_BST
.set Track_Hold_1_SC__CLK, CYREG_SC2_CLK
.set Track_Hold_1_SC__CMPINV, CYREG_SC_CMPINV
.set Track_Hold_1_SC__CMPINV_MASK, 0x04
.set Track_Hold_1_SC__CPTR, CYREG_SC_CPTR
.set Track_Hold_1_SC__CPTR_MASK, 0x04
.set Track_Hold_1_SC__CR0, CYREG_SC2_CR0
.set Track_Hold_1_SC__CR1, CYREG_SC2_CR1
.set Track_Hold_1_SC__CR2, CYREG_SC2_CR2
.set Track_Hold_1_SC__MSK, CYREG_SC_MSK
.set Track_Hold_1_SC__MSK_MASK, 0x04
.set Track_Hold_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set Track_Hold_1_SC__PM_ACT_MSK, 0x04
.set Track_Hold_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set Track_Hold_1_SC__PM_STBY_MSK, 0x04
.set Track_Hold_1_SC__SR, CYREG_SC_SR
.set Track_Hold_1_SC__SR_MASK, 0x04
.set Track_Hold_1_SC__SW0, CYREG_SC2_SW0
.set Track_Hold_1_SC__SW10, CYREG_SC2_SW10
.set Track_Hold_1_SC__SW2, CYREG_SC2_SW2
.set Track_Hold_1_SC__SW3, CYREG_SC2_SW3
.set Track_Hold_1_SC__SW4, CYREG_SC2_SW4
.set Track_Hold_1_SC__SW6, CYREG_SC2_SW6
.set Track_Hold_1_SC__SW7, CYREG_SC2_SW7
.set Track_Hold_1_SC__SW8, CYREG_SC2_SW8
.set Track_Hold_1_SC__WRK1, CYREG_SC_WRK1
.set Track_Hold_1_SC__WRK1_MASK, 0x04

/* Track_Hold_2_SC */
.set Track_Hold_2_SC__BST, CYREG_SC1_BST
.set Track_Hold_2_SC__CLK, CYREG_SC1_CLK
.set Track_Hold_2_SC__CMPINV, CYREG_SC_CMPINV
.set Track_Hold_2_SC__CMPINV_MASK, 0x02
.set Track_Hold_2_SC__CPTR, CYREG_SC_CPTR
.set Track_Hold_2_SC__CPTR_MASK, 0x02
.set Track_Hold_2_SC__CR0, CYREG_SC1_CR0
.set Track_Hold_2_SC__CR1, CYREG_SC1_CR1
.set Track_Hold_2_SC__CR2, CYREG_SC1_CR2
.set Track_Hold_2_SC__MSK, CYREG_SC_MSK
.set Track_Hold_2_SC__MSK_MASK, 0x02
.set Track_Hold_2_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set Track_Hold_2_SC__PM_ACT_MSK, 0x02
.set Track_Hold_2_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set Track_Hold_2_SC__PM_STBY_MSK, 0x02
.set Track_Hold_2_SC__SR, CYREG_SC_SR
.set Track_Hold_2_SC__SR_MASK, 0x02
.set Track_Hold_2_SC__SW0, CYREG_SC1_SW0
.set Track_Hold_2_SC__SW10, CYREG_SC1_SW10
.set Track_Hold_2_SC__SW2, CYREG_SC1_SW2
.set Track_Hold_2_SC__SW3, CYREG_SC1_SW3
.set Track_Hold_2_SC__SW4, CYREG_SC1_SW4
.set Track_Hold_2_SC__SW6, CYREG_SC1_SW6
.set Track_Hold_2_SC__SW7, CYREG_SC1_SW7
.set Track_Hold_2_SC__SW8, CYREG_SC1_SW8
.set Track_Hold_2_SC__WRK1, CYREG_SC_WRK1
.set Track_Hold_2_SC__WRK1_MASK, 0x02

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART_1_BUART */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB05_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB05_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB05_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB05_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB06_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB06_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB06_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB06_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB06_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB06_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB07_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB07_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB07_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB07_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB07_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB07_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB05_ST

/* UART_1_IntClock */
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x00
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x01
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x01

/* UART_1_RXInternalInterrupt */
.set UART_1_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_1_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_1_RXInternalInterrupt__INTC_MASK, 0x04
.set UART_1_RXInternalInterrupt__INTC_NUMBER, 2
.set UART_1_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_1_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set UART_1_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_1_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* clkADC */
.set clkADC__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set clkADC__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set clkADC__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set clkADC__CFG2_SRC_SEL_MASK, 0x07
.set clkADC__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set clkADC__CFG3_PHASE_DLY_MASK, 0x0F
.set clkADC__INDEX, 0x00
.set clkADC__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set clkADC__PM_ACT_MSK, 0x01
.set clkADC__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set clkADC__PM_STBY_MSK, 0x01

/* internTrigger */
.set internTrigger_Sync_ctrl_reg__0__MASK, 0x01
.set internTrigger_Sync_ctrl_reg__0__POS, 0
.set internTrigger_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set internTrigger_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set internTrigger_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set internTrigger_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set internTrigger_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set internTrigger_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set internTrigger_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set internTrigger_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set internTrigger_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set internTrigger_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set internTrigger_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set internTrigger_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set internTrigger_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB07_CTL
.set internTrigger_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set internTrigger_Sync_ctrl_reg__MASK, 0x01
.set internTrigger_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set internTrigger_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set internTrigger_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB07_MSK

/* isrTrigger */
.set isrTrigger__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isrTrigger__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isrTrigger__INTC_MASK, 0x08
.set isrTrigger__INTC_NUMBER, 3
.set isrTrigger__INTC_PRIOR_NUM, 7
.set isrTrigger__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isrTrigger__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isrTrigger__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_ADC_1 */
.set isr_ADC_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_ADC_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_ADC_1__INTC_MASK, 0x10
.set isr_ADC_1__INTC_NUMBER, 4
.set isr_ADC_1__INTC_PRIOR_NUM, 5
.set isr_ADC_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_ADC_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_ADC_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_ADC_2 */
.set isr_ADC_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_ADC_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_ADC_2__INTC_MASK, 0x20
.set isr_ADC_2__INTC_NUMBER, 5
.set isr_ADC_2__INTC_PRIOR_NUM, 4
.set isr_ADC_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_ADC_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_ADC_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_DAC_1 */
.set isr_DAC_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_DAC_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_DAC_1__INTC_MASK, 0x40
.set isr_DAC_1__INTC_NUMBER, 6
.set isr_DAC_1__INTC_PRIOR_NUM, 0
.set isr_DAC_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_DAC_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_DAC_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_DAC_2 */
.set isr_DAC_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_DAC_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_DAC_2__INTC_MASK, 0x80
.set isr_DAC_2__INTC_NUMBER, 7
.set isr_DAC_2__INTC_PRIOR_NUM, 1
.set isr_DAC_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_DAC_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_DAC_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_DAC_3 */
.set isr_DAC_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_DAC_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_DAC_3__INTC_MASK, 0x100
.set isr_DAC_3__INTC_NUMBER, 8
.set isr_DAC_3__INTC_PRIOR_NUM, 2
.set isr_DAC_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set isr_DAC_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_DAC_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_DAC_4 */
.set isr_DAC_4__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_DAC_4__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_DAC_4__INTC_MASK, 0x200
.set isr_DAC_4__INTC_NUMBER, 9
.set isr_DAC_4__INTC_PRIOR_NUM, 3
.set isr_DAC_4__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set isr_DAC_4__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_DAC_4__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* pwmSAMPLING */
.set pwmSAMPLING_PWMHW__CAP0, CYREG_TMR0_CAP0
.set pwmSAMPLING_PWMHW__CAP1, CYREG_TMR0_CAP1
.set pwmSAMPLING_PWMHW__CFG0, CYREG_TMR0_CFG0
.set pwmSAMPLING_PWMHW__CFG1, CYREG_TMR0_CFG1
.set pwmSAMPLING_PWMHW__CFG2, CYREG_TMR0_CFG2
.set pwmSAMPLING_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set pwmSAMPLING_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set pwmSAMPLING_PWMHW__PER0, CYREG_TMR0_PER0
.set pwmSAMPLING_PWMHW__PER1, CYREG_TMR0_PER1
.set pwmSAMPLING_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set pwmSAMPLING_PWMHW__PM_ACT_MSK, 0x01
.set pwmSAMPLING_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set pwmSAMPLING_PWMHW__PM_STBY_MSK, 0x01
.set pwmSAMPLING_PWMHW__RT0, CYREG_TMR0_RT0
.set pwmSAMPLING_PWMHW__RT1, CYREG_TMR0_RT1
.set pwmSAMPLING_PWMHW__SR0, CYREG_TMR0_SR0

/* refOut_ABuf */
.set refOut_ABuf__CR, CYREG_OPAMP2_CR
.set refOut_ABuf__MX, CYREG_OPAMP2_MX
.set refOut_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set refOut_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set refOut_ABuf__PM_ACT_MSK, 0x04
.set refOut_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set refOut_ABuf__PM_STBY_MSK, 0x04
.set refOut_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set refOut_ABuf__SW, CYREG_OPAMP2_SW
.set refOut_ABuf__TR0, CYREG_OPAMP2_TR0
.set refOut_ABuf__TR1, CYREG_OPAMP2_TR1

/* sigBuf_ABuf */
.set sigBuf_ABuf__CR, CYREG_OPAMP3_CR
.set sigBuf_ABuf__MX, CYREG_OPAMP3_MX
.set sigBuf_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set sigBuf_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set sigBuf_ABuf__PM_ACT_MSK, 0x08
.set sigBuf_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set sigBuf_ABuf__PM_STBY_MSK, 0x08
.set sigBuf_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set sigBuf_ABuf__SW, CYREG_OPAMP3_SW
.set sigBuf_ABuf__TR0, CYREG_OPAMP3_TR0
.set sigBuf_ABuf__TR1, CYREG_OPAMP3_TR1

/* triggerIn */
.set triggerIn__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set triggerIn__0__MASK, 0x01
.set triggerIn__0__PC, CYREG_PRT3_PC0
.set triggerIn__0__PORT, 3
.set triggerIn__0__SHIFT, 0
.set triggerIn__AG, CYREG_PRT3_AG
.set triggerIn__AMUX, CYREG_PRT3_AMUX
.set triggerIn__BIE, CYREG_PRT3_BIE
.set triggerIn__BIT_MASK, CYREG_PRT3_BIT_MASK
.set triggerIn__BYP, CYREG_PRT3_BYP
.set triggerIn__CTL, CYREG_PRT3_CTL
.set triggerIn__DM0, CYREG_PRT3_DM0
.set triggerIn__DM1, CYREG_PRT3_DM1
.set triggerIn__DM2, CYREG_PRT3_DM2
.set triggerIn__DR, CYREG_PRT3_DR
.set triggerIn__INP_DIS, CYREG_PRT3_INP_DIS
.set triggerIn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set triggerIn__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set triggerIn__LCD_EN, CYREG_PRT3_LCD_EN
.set triggerIn__MASK, 0x01
.set triggerIn__PORT, 3
.set triggerIn__PRT, CYREG_PRT3_PRT
.set triggerIn__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set triggerIn__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set triggerIn__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set triggerIn__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set triggerIn__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set triggerIn__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set triggerIn__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set triggerIn__PS, CYREG_PRT3_PS
.set triggerIn__SHIFT, 0
.set triggerIn__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 72000000
.set BCLK__BUS_CLK__KHZ, 72000
.set BCLK__BUS_CLK__MHZ, 72
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000003FF
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU3_INTTYPE7
.set Dedicated_Output__MASK, 0x80
.set Dedicated_Output__PC, CYREG_PRT3_PC7
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 7
.set Dedicated_Output_1__INTTYPE, CYREG_PICU0_INTTYPE0
.set Dedicated_Output_1__MASK, 0x01
.set Dedicated_Output_1__PC, CYREG_PRT0_PC0
.set Dedicated_Output_1__PORT, 0
.set Dedicated_Output_1__SHIFT, 0
.set DMA_CHANNELS_USED__MASK0, 0x0000003F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
