# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_4.srcs/sources_1/imports/1195_Labs/Lab_2/Lab_2.srcs/sources_1/new/ALU.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/new/ALU_Comp.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/new/ALU_Logical.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/new/ALU_Mux.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/new/ALU_Shift.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/src/Arith_Unit.vhd" \
"../../../../Lab_4.srcs/sources_1/new/CLO_unit.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/src/CPU_memory.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/sources_1/new/Control_Unit.vhd" \
"../../../../Lab_4.srcs/sources_1/new/Control_Unit_CPU.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/sources_1/new/Generic_bit_counter.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/1195_Labs/Lab_3/Lab_3.srcs/sources_1/new/LSL_Resgister_AsyncReset.vhd" \
"../../../../Lab_4.srcs/sources_1/new/LSL_set.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/1195_Labs/Lab_3/Lab_3.srcs/sources_1/new/LSR_Register_AsyncReset.vhd" \
"../../../../Lab_4.srcs/sources_1/new/MUX_2.vhd" \
"../../../../Lab_4.srcs/sources_1/new/MUX_4.vhd" \
"../../../../Lab_4.srcs/sources_1/new/MUX_7.vhd" \
"../../../../Lab_4.srcs/sources_1/new/Mips_CPU.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/new/Multiplyer_unit.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/1195_Labs/Lab_3/Lab_3.srcs/sources_1/new/Register_AsyncReset.vhd" \
"../../../../Lab_4.srcs/sources_1/new/Register_File.vhd" \
"../../../../Lab_4.srcs/sources_1/new/SignExtender.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/adder/adder.vhd" \
"../../../../Lab_4.srcs/sources_1/imports/IntraLab_resources/flipflop.vhd" \
"../../../../Lab_4.srcs/sim_1/new/CPU_TB.vhd" \

# Do not sort compile order
nosort
