{"nl": null, "pnl": null, "pnl-sdf-friendly": null, "pnl-npc": null, "def": "./tt_um_MichaelBell_tinyQV.def", "lef": null, "openroad-lef": null, "odb": "./tt_um_MichaelBell_tinyQV.odb", "sdc": null, "sdf": null, "spef": null, "lib": null, "spice": null, "mag": null, "gds": null, "mag_gds": null, "klayout_gds": null, "json_h": null, "vh": null, "metrics": {"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 9, "design__inferred_latch__count": 0, "design__instance__count": 6462, "design__instance__area": 58552.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 49, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.00581344, "power__switching__total": 0.00189558, "power__leakage__total": 2.91425e-08, "power__total": 0.00770905, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.072654, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.072654, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.277329, "timing__setup__ws__corner:nom_tt_025C_1v80": 1.0718, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.277329, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.0718, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 681, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 125, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -3.391961, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -3.391961, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.611522, "timing__setup__ws__corner:nom_ss_100C_1v60": -4.592655, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -545.069641, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -4.592655, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.611522, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 306, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -4.592659, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 305, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 75, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 125, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -2.307802, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -2.307802, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.028621, "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.185556, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.028621, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 2.009137, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 49, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.072654, "clock__skew__worst_setup": 0.072654, "timing__hold__ws": 0.277329, "timing__setup__ws": 1.0718, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.277329, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 1.0718, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 334.88 225.76", "design__core__bbox": "2.76 2.72 332.12 223.04", "design__io": 45, "design__die__area": 75602.5, "design__core__area": 72564.6, "design__instance__count__stdcell": 6462, "design__instance__area__stdcell": 58552.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.8069, "design__instance__utilization__stdcell": 0.8069, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 16035.8, "design__instance__displacement__mean": 2.42, "design__instance__displacement__max": 125.42, "route__wirelength__estimated": 151944, "design__violations": 0, "design__instance__count__setup_buffer": 20, "design__instance__count__hold_buffer": 348}}