Analysis & Synthesis report for alu
Sun Jan 21 10:53:01 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                             ;
+-----------------------------+--------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Jan 21 10:53:01 2018      ;
; Quartus II 64-Bit Version   ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name               ; alu                                        ;
; Top-level Entity Name       ; alu                                        ;
; Family                      ; MAX II                                     ;
; Total logic elements        ; 28                                         ;
; Total pins                  ; 39                                         ;
; Total virtual pins          ; 0                                          ;
; UFM blocks                  ; 0 / 1 ( 0 % )                              ;
+-----------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM240T100C5       ;                    ;
; Top-level entity name                                                      ; alu                ; alu                ;
; Family name                                                                ; MAX II             ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                        ;
+----------------------------------+-----------------+-----------------+------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------+---------+
; alu.vhd                          ; yes             ; User VHDL File  ; C:/altera/14.0/alu/alu.vhd   ;         ;
+----------------------------------+-----------------+-----------------+------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Total logic elements                        ; 28                 ;
;     -- Combinational with no register       ; 28                 ;
;     -- Register only                        ; 0                  ;
;     -- Combinational with a register        ; 0                  ;
;                                             ;                    ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 7                  ;
;     -- 3 input functions                    ; 20                 ;
;     -- 2 input functions                    ; 1                  ;
;     -- 1 input functions                    ; 0                  ;
;     -- 0 input functions                    ; 0                  ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 28                 ;
;     -- arithmetic mode                      ; 0                  ;
;     -- qfbk mode                            ; 0                  ;
;     -- register cascade mode                ; 0                  ;
;     -- synchronous clear/load mode          ; 0                  ;
;     -- asynchronous clear/load mode         ; 0                  ;
;                                             ;                    ;
; Total registers                             ; 0                  ;
; I/O pins                                    ; 39                 ;
; Maximum fan-out node                        ; W_output_temp[7]~0 ;
; Maximum fan-out                             ; 16                 ;
; Total fan-out                               ; 106                ;
; Average fan-out                             ; 1.58               ;
+---------------------------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                  ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
; |alu                       ; 28 (28)     ; 0            ; 0          ; 39   ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |alu                ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; W_output_temp[0]                                    ; W_output_temp[7]    ; yes                    ;
; W_output_temp[1]                                    ; W_output_temp[7]    ; yes                    ;
; W_output_temp[2]                                    ; W_output_temp[7]    ; yes                    ;
; W_output_temp[3]                                    ; W_output_temp[7]    ; yes                    ;
; W_output_temp[4]                                    ; W_output_temp[7]    ; yes                    ;
; W_output_temp[5]                                    ; W_output_temp[7]    ; yes                    ;
; W_output_temp[6]                                    ; W_output_temp[7]    ; yes                    ;
; W_output_temp[7]                                    ; W_output_temp[7]    ; yes                    ;
; F_output_temp[0]                                    ; W_output_temp[7]    ; yes                    ;
; F_output_temp[1]                                    ; W_output_temp[7]    ; yes                    ;
; F_output_temp[2]                                    ; W_output_temp[7]    ; yes                    ;
; F_output_temp[3]                                    ; W_output_temp[7]    ; yes                    ;
; F_output_temp[4]                                    ; W_output_temp[7]    ; yes                    ;
; F_output_temp[5]                                    ; W_output_temp[7]    ; yes                    ;
; F_output_temp[6]                                    ; W_output_temp[7]    ; yes                    ;
; F_output_temp[7]                                    ; W_output_temp[7]    ; yes                    ;
; temp_output[0]                                      ; GND                 ; yes                    ;
; temp_output[1]                                      ; GND                 ; yes                    ;
; temp_output[2]                                      ; GND                 ; yes                    ;
; temp_output[3]                                      ; GND                 ; yes                    ;
; temp_output[4]                                      ; Equal1              ; yes                    ;
; temp_output[5]                                      ; Equal1              ; yes                    ;
; temp_output[6]                                      ; Equal1              ; yes                    ;
; temp_output[7]                                      ; Equal1              ; yes                    ;
; Number of user-specified and inferred latches = 24  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sun Jan 21 10:53:00 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-alu_process
    Info (12023): Found entity 1: alu
Info (12127): Elaborating entity "alu" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at alu.vhd(30): signal "temp_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(31): signal "W_output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(37): signal "temp_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(38): signal "W_output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(50): signal "temp_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(51): signal "F_output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(52): signal "W_output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(56): signal "temp_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(57): signal "temp_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(58): signal "W_output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(60): signal "temp_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(61): signal "temp_output" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at alu.vhd(62): signal "F_output_temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at alu.vhd(24): inferring latch(es) for signal or variable "temp_output", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at alu.vhd(24): inferring latch(es) for signal or variable "F_output_temp", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at alu.vhd(24): inferring latch(es) for signal or variable "W_output_temp", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "W_output_temp[0]" at alu.vhd(24)
Info (10041): Inferred latch for "W_output_temp[1]" at alu.vhd(24)
Info (10041): Inferred latch for "W_output_temp[2]" at alu.vhd(24)
Info (10041): Inferred latch for "W_output_temp[3]" at alu.vhd(24)
Info (10041): Inferred latch for "W_output_temp[4]" at alu.vhd(24)
Info (10041): Inferred latch for "W_output_temp[5]" at alu.vhd(24)
Info (10041): Inferred latch for "W_output_temp[6]" at alu.vhd(24)
Info (10041): Inferred latch for "W_output_temp[7]" at alu.vhd(24)
Info (10041): Inferred latch for "F_output_temp[0]" at alu.vhd(24)
Info (10041): Inferred latch for "F_output_temp[1]" at alu.vhd(24)
Info (10041): Inferred latch for "F_output_temp[2]" at alu.vhd(24)
Info (10041): Inferred latch for "F_output_temp[3]" at alu.vhd(24)
Info (10041): Inferred latch for "F_output_temp[4]" at alu.vhd(24)
Info (10041): Inferred latch for "F_output_temp[5]" at alu.vhd(24)
Info (10041): Inferred latch for "F_output_temp[6]" at alu.vhd(24)
Info (10041): Inferred latch for "F_output_temp[7]" at alu.vhd(24)
Info (10041): Inferred latch for "temp_output[0]" at alu.vhd(24)
Info (10041): Inferred latch for "temp_output[1]" at alu.vhd(24)
Info (10041): Inferred latch for "temp_output[2]" at alu.vhd(24)
Info (10041): Inferred latch for "temp_output[3]" at alu.vhd(24)
Info (10041): Inferred latch for "temp_output[4]" at alu.vhd(24)
Info (10041): Inferred latch for "temp_output[5]" at alu.vhd(24)
Info (10041): Inferred latch for "temp_output[6]" at alu.vhd(24)
Info (10041): Inferred latch for "temp_output[7]" at alu.vhd(24)
Warning (13012): Latch temp_output[4] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Op_code[3]
Warning (13012): Latch temp_output[5] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Op_code[3]
Warning (13012): Latch temp_output[6] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Op_code[3]
Warning (13012): Latch temp_output[7] has unsafe behavior
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal Op_code[3]
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "W_input[0]"
    Warning (15610): No output dependent on input pin "W_input[1]"
    Warning (15610): No output dependent on input pin "W_input[2]"
    Warning (15610): No output dependent on input pin "W_input[3]"
    Warning (15610): No output dependent on input pin "W_input[4]"
    Warning (15610): No output dependent on input pin "W_input[5]"
    Warning (15610): No output dependent on input pin "W_input[6]"
    Warning (15610): No output dependent on input pin "W_input[7]"
    Warning (15610): No output dependent on input pin "F_input[0]"
    Warning (15610): No output dependent on input pin "F_input[1]"
    Warning (15610): No output dependent on input pin "F_input[2]"
    Warning (15610): No output dependent on input pin "F_input[3]"
Info (21057): Implemented 67 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 28 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 629 megabytes
    Info: Processing ended: Sun Jan 21 10:53:02 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


