
frequency_a7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002de8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00011eec  08002f78  08002f78  00003f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014e64  08014e64  00016064  2**0
                  CONTENTS
  4 .ARM          00000008  08014e64  08014e64  00015e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014e6c  08014e6c  00016064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014e6c  08014e6c  00015e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014e70  08014e70  00015e70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08014e74  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001174  20000064  08014ed8  00016064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200011d8  08014ed8  000161d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00016064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000afff  00000000  00000000  00016094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ff2  00000000  00000000  00021093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000778  00000000  00000000  00023088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000463  00000000  00000000  00023800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002581f  00000000  00000000  00023c63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007f60  00000000  00000000  00049482  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4128  00000000  00000000  000513e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  0013550a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001de8  00000000  00000000  001355c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001373a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000046a3  00000000  00000000  00137407  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000130  00000000  00000000  0013baaa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002f60 	.word	0x08002f60

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08002f60 	.word	0x08002f60

080001d0 <arm_bitreversal_32>:
 80001d0:	1c4b      	adds	r3, r1, #1
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	bf98      	it	ls
 80001d6:	4770      	bxls	lr
 80001d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001dc:	1c91      	adds	r1, r2, #2
 80001de:	089b      	lsrs	r3, r3, #2

080001e0 <arm_bitreversal_32_0>:
 80001e0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001e4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001e8:	880a      	ldrh	r2, [r1, #0]
 80001ea:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001ee:	4480      	add	r8, r0
 80001f0:	4481      	add	r9, r0
 80001f2:	4402      	add	r2, r0
 80001f4:	4484      	add	ip, r0
 80001f6:	f8d9 7000 	ldr.w	r7, [r9]
 80001fa:	f8d8 6000 	ldr.w	r6, [r8]
 80001fe:	6815      	ldr	r5, [r2, #0]
 8000200:	f8dc 4000 	ldr.w	r4, [ip]
 8000204:	f8c9 6000 	str.w	r6, [r9]
 8000208:	f8c8 7000 	str.w	r7, [r8]
 800020c:	f8cc 5000 	str.w	r5, [ip]
 8000210:	6014      	str	r4, [r2, #0]
 8000212:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000216:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800021a:	6855      	ldr	r5, [r2, #4]
 800021c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000220:	f8c9 6004 	str.w	r6, [r9, #4]
 8000224:	f8c8 7004 	str.w	r7, [r8, #4]
 8000228:	f8cc 5004 	str.w	r5, [ip, #4]
 800022c:	6054      	str	r4, [r2, #4]
 800022e:	3108      	adds	r1, #8
 8000230:	3b01      	subs	r3, #1
 8000232:	d1d5      	bne.n	80001e0 <arm_bitreversal_32_0>
 8000234:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000238:	4770      	bx	lr

0800023a <arm_bitreversal_16>:
 800023a:	1c4b      	adds	r3, r1, #1
 800023c:	2b01      	cmp	r3, #1
 800023e:	bf98      	it	ls
 8000240:	4770      	bxls	lr
 8000242:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000246:	1c91      	adds	r1, r2, #2
 8000248:	089b      	lsrs	r3, r3, #2

0800024a <arm_bitreversal_16_0>:
 800024a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800024e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000252:	880a      	ldrh	r2, [r1, #0]
 8000254:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000258:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800025c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000260:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000264:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000268:	f8d9 7000 	ldr.w	r7, [r9]
 800026c:	f8d8 6000 	ldr.w	r6, [r8]
 8000270:	6815      	ldr	r5, [r2, #0]
 8000272:	f8dc 4000 	ldr.w	r4, [ip]
 8000276:	f8c9 6000 	str.w	r6, [r9]
 800027a:	f8c8 7000 	str.w	r7, [r8]
 800027e:	f8cc 5000 	str.w	r5, [ip]
 8000282:	6014      	str	r4, [r2, #0]
 8000284:	3108      	adds	r1, #8
 8000286:	3b01      	subs	r3, #1
 8000288:	d1df      	bne.n	800024a <arm_bitreversal_16_0>
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800028e:	4770      	bx	lr

08000290 <memchr>:
 8000290:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000294:	2a10      	cmp	r2, #16
 8000296:	db2b      	blt.n	80002f0 <memchr+0x60>
 8000298:	f010 0f07 	tst.w	r0, #7
 800029c:	d008      	beq.n	80002b0 <memchr+0x20>
 800029e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a2:	3a01      	subs	r2, #1
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d02d      	beq.n	8000304 <memchr+0x74>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	b342      	cbz	r2, 8000300 <memchr+0x70>
 80002ae:	d1f6      	bne.n	800029e <memchr+0xe>
 80002b0:	b4f0      	push	{r4, r5, r6, r7}
 80002b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ba:	f022 0407 	bic.w	r4, r2, #7
 80002be:	f07f 0700 	mvns.w	r7, #0
 80002c2:	2300      	movs	r3, #0
 80002c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002c8:	3c08      	subs	r4, #8
 80002ca:	ea85 0501 	eor.w	r5, r5, r1
 80002ce:	ea86 0601 	eor.w	r6, r6, r1
 80002d2:	fa85 f547 	uadd8	r5, r5, r7
 80002d6:	faa3 f587 	sel	r5, r3, r7
 80002da:	fa86 f647 	uadd8	r6, r6, r7
 80002de:	faa5 f687 	sel	r6, r5, r7
 80002e2:	b98e      	cbnz	r6, 8000308 <memchr+0x78>
 80002e4:	d1ee      	bne.n	80002c4 <memchr+0x34>
 80002e6:	bcf0      	pop	{r4, r5, r6, r7}
 80002e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ec:	f002 0207 	and.w	r2, r2, #7
 80002f0:	b132      	cbz	r2, 8000300 <memchr+0x70>
 80002f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f6:	3a01      	subs	r2, #1
 80002f8:	ea83 0301 	eor.w	r3, r3, r1
 80002fc:	b113      	cbz	r3, 8000304 <memchr+0x74>
 80002fe:	d1f8      	bne.n	80002f2 <memchr+0x62>
 8000300:	2000      	movs	r0, #0
 8000302:	4770      	bx	lr
 8000304:	3801      	subs	r0, #1
 8000306:	4770      	bx	lr
 8000308:	2d00      	cmp	r5, #0
 800030a:	bf06      	itte	eq
 800030c:	4635      	moveq	r5, r6
 800030e:	3803      	subeq	r0, #3
 8000310:	3807      	subne	r0, #7
 8000312:	f015 0f01 	tst.w	r5, #1
 8000316:	d107      	bne.n	8000328 <memchr+0x98>
 8000318:	3001      	adds	r0, #1
 800031a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800031e:	bf02      	ittt	eq
 8000320:	3001      	addeq	r0, #1
 8000322:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000326:	3001      	addeq	r0, #1
 8000328:	bcf0      	pop	{r4, r5, r6, r7}
 800032a:	3801      	subs	r0, #1
 800032c:	4770      	bx	lr
 800032e:	bf00      	nop

08000330 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000330:	b480      	push	{r7}
 8000332:	b083      	sub	sp, #12
 8000334:	af00      	add	r7, sp, #0
 8000336:	4603      	mov	r3, r0
 8000338:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800033a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800033e:	2b00      	cmp	r3, #0
 8000340:	db0b      	blt.n	800035a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000342:	79fb      	ldrb	r3, [r7, #7]
 8000344:	f003 021f 	and.w	r2, r3, #31
 8000348:	4907      	ldr	r1, [pc, #28]	@ (8000368 <__NVIC_EnableIRQ+0x38>)
 800034a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800034e:	095b      	lsrs	r3, r3, #5
 8000350:	2001      	movs	r0, #1
 8000352:	fa00 f202 	lsl.w	r2, r0, r2
 8000356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800035a:	bf00      	nop
 800035c:	370c      	adds	r7, #12
 800035e:	46bd      	mov	sp, r7
 8000360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000364:	4770      	bx	lr
 8000366:	bf00      	nop
 8000368:	e000e100 	.word	0xe000e100

0800036c <ADC_pin_init>:
 *      Author: danny
 */

#include "ADC.h"

void ADC_pin_init() {
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000370:	4b0d      	ldr	r3, [pc, #52]	@ (80003a8 <ADC_pin_init+0x3c>)
 8000372:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000374:	4a0c      	ldr	r2, [pc, #48]	@ (80003a8 <ADC_pin_init+0x3c>)
 8000376:	f043 0301 	orr.w	r3, r3, #1
 800037a:	64d3      	str	r3, [r2, #76]	@ 0x4c
    GPIOA->MODER |= GPIO_MODER_MODE0; // Analog mode
 800037c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000386:	f043 0303 	orr.w	r3, r3, #3
 800038a:	6013      	str	r3, [r2, #0]
    GPIOA->ASCR |= GPIO_ASCR_ASC0;  // Connect analog switch to ADC input
 800038c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000392:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000396:	f043 0301 	orr.w	r3, r3, #1
 800039a:	62d3      	str	r3, [r2, #44]	@ 0x2c

    return;
 800039c:	bf00      	nop
}
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	40021000 	.word	0x40021000

080003ac <ADC_init>:


void ADC_init() {
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b082      	sub	sp, #8
 80003b0:	af00      	add	r7, sp, #0
    ADC_pin_init();
 80003b2:	f7ff ffdb 	bl	800036c <ADC_pin_init>

    RCC->AHB2ENR |= RCC_AHB2ENR_ADCEN;
 80003b6:	4b35      	ldr	r3, [pc, #212]	@ (800048c <ADC_init+0xe0>)
 80003b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003ba:	4a34      	ldr	r2, [pc, #208]	@ (800048c <ADC_init+0xe0>)
 80003bc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80003c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
    ADC123_COMMON->CCR |= (1 << ADC_CCR_CKMODE_Pos); // HCLK / 1
 80003c2:	4b33      	ldr	r3, [pc, #204]	@ (8000490 <ADC_init+0xe4>)
 80003c4:	689b      	ldr	r3, [r3, #8]
 80003c6:	4a32      	ldr	r2, [pc, #200]	@ (8000490 <ADC_init+0xe4>)
 80003c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80003cc:	6093      	str	r3, [r2, #8]
    ADC1->CR &= ~ADC_CR_DEEPPWD; // wake up from deep-power-down mode
 80003ce:	4b31      	ldr	r3, [pc, #196]	@ (8000494 <ADC_init+0xe8>)
 80003d0:	689b      	ldr	r3, [r3, #8]
 80003d2:	4a30      	ldr	r2, [pc, #192]	@ (8000494 <ADC_init+0xe8>)
 80003d4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80003d8:	6093      	str	r3, [r2, #8]
    ADC1->CR |= ADC_CR_ADVREGEN; // turn on voltage regulator
 80003da:	4b2e      	ldr	r3, [pc, #184]	@ (8000494 <ADC_init+0xe8>)
 80003dc:	689b      	ldr	r3, [r3, #8]
 80003de:	4a2d      	ldr	r2, [pc, #180]	@ (8000494 <ADC_init+0xe8>)
 80003e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003e4:	6093      	str	r3, [r2, #8]
    for (int _=0; _<40; _++); // wait for regulator to start up 
 80003e6:	2300      	movs	r3, #0
 80003e8:	607b      	str	r3, [r7, #4]
 80003ea:	e002      	b.n	80003f2 <ADC_init+0x46>
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	3301      	adds	r3, #1
 80003f0:	607b      	str	r3, [r7, #4]
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	2b27      	cmp	r3, #39	@ 0x27
 80003f6:	ddf9      	ble.n	80003ec <ADC_init+0x40>
    // ! for 4MHz but will work for higher freqs

    ADC1->CR &= ~ADC_CR_ADCALDIF; // single-ended calibration
 80003f8:	4b26      	ldr	r3, [pc, #152]	@ (8000494 <ADC_init+0xe8>)
 80003fa:	689b      	ldr	r3, [r3, #8]
 80003fc:	4a25      	ldr	r2, [pc, #148]	@ (8000494 <ADC_init+0xe8>)
 80003fe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8000402:	6093      	str	r3, [r2, #8]
    ADC1->CR |= ADC_CR_ADCAL; // start calibration
 8000404:	4b23      	ldr	r3, [pc, #140]	@ (8000494 <ADC_init+0xe8>)
 8000406:	689b      	ldr	r3, [r3, #8]
 8000408:	4a22      	ldr	r2, [pc, #136]	@ (8000494 <ADC_init+0xe8>)
 800040a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800040e:	6093      	str	r3, [r2, #8]
    while (ADC1->CR & ADC_CR_ADCAL); // wait for calibration to finish
 8000410:	bf00      	nop
 8000412:	4b20      	ldr	r3, [pc, #128]	@ (8000494 <ADC_init+0xe8>)
 8000414:	689b      	ldr	r3, [r3, #8]
 8000416:	2b00      	cmp	r3, #0
 8000418:	dbfb      	blt.n	8000412 <ADC_init+0x66>

    ADC1->DIFSEL &= ~ADC_DIFSEL_DIFSEL_0; // single-ended mode
 800041a:	4b1e      	ldr	r3, [pc, #120]	@ (8000494 <ADC_init+0xe8>)
 800041c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8000420:	4a1c      	ldr	r2, [pc, #112]	@ (8000494 <ADC_init+0xe8>)
 8000422:	f023 0301 	bic.w	r3, r3, #1
 8000426:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

    ADC1->ISR |= ADC_ISR_ADRDY; // clear ready flag
 800042a:	4b1a      	ldr	r3, [pc, #104]	@ (8000494 <ADC_init+0xe8>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	4a19      	ldr	r2, [pc, #100]	@ (8000494 <ADC_init+0xe8>)
 8000430:	f043 0301 	orr.w	r3, r3, #1
 8000434:	6013      	str	r3, [r2, #0]
    ADC1->CR |= ADC_CR_ADEN; // enable ADC
 8000436:	4b17      	ldr	r3, [pc, #92]	@ (8000494 <ADC_init+0xe8>)
 8000438:	689b      	ldr	r3, [r3, #8]
 800043a:	4a16      	ldr	r2, [pc, #88]	@ (8000494 <ADC_init+0xe8>)
 800043c:	f043 0301 	orr.w	r3, r3, #1
 8000440:	6093      	str	r3, [r2, #8]
    while (!(ADC1->ISR & ADC_ISR_ADRDY)); // wait for ADC to be ready
 8000442:	bf00      	nop
 8000444:	4b13      	ldr	r3, [pc, #76]	@ (8000494 <ADC_init+0xe8>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	f003 0301 	and.w	r3, r3, #1
 800044c:	2b00      	cmp	r3, #0
 800044e:	d0f9      	beq.n	8000444 <ADC_init+0x98>

    // ADC1->CFGR = 0; // single conversion, right-aligned data, 12-bit resolution
    ADC1->OFR1 = (ADC_OFR1_OFFSET1_EN | 5 << ADC_OFR1_OFFSET1_CH_Pos | (3 << ADC_OFR1_OFFSET1_Pos)); // offset calibration
 8000450:	4b10      	ldr	r3, [pc, #64]	@ (8000494 <ADC_init+0xe8>)
 8000452:	4a11      	ldr	r2, [pc, #68]	@ (8000498 <ADC_init+0xec>)
 8000454:	661a      	str	r2, [r3, #96]	@ 0x60
    ADC1->CFGR = (ADC_CFGR_ALIGN); // single conversion, left-aligned data, 12-bit resolution
 8000456:	4b0f      	ldr	r3, [pc, #60]	@ (8000494 <ADC_init+0xe8>)
 8000458:	2220      	movs	r2, #32
 800045a:	60da      	str	r2, [r3, #12]
    ADC1->SQR1 = (5 << ADC_SQR1_SQ1_Pos); // one conversion in sequence
 800045c:	4b0d      	ldr	r3, [pc, #52]	@ (8000494 <ADC_init+0xe8>)
 800045e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000462:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC1->SMPR1 = (4 << ADC_SMPR1_SMP5_Pos); // 47.5 clock sample on channel 5
 8000464:	4b0b      	ldr	r3, [pc, #44]	@ (8000494 <ADC_init+0xe8>)
 8000466:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800046a:	615a      	str	r2, [r3, #20]

    ADC1->IER |= ADC_IER_EOCIE; // enable end-of-conversion interrupt
 800046c:	4b09      	ldr	r3, [pc, #36]	@ (8000494 <ADC_init+0xe8>)
 800046e:	685b      	ldr	r3, [r3, #4]
 8000470:	4a08      	ldr	r2, [pc, #32]	@ (8000494 <ADC_init+0xe8>)
 8000472:	f043 0304 	orr.w	r3, r3, #4
 8000476:	6053      	str	r3, [r2, #4]
    NVIC_EnableIRQ(ADC1_IRQn); // enable ADC interrupt
 8000478:	2012      	movs	r0, #18
 800047a:	f7ff ff59 	bl	8000330 <__NVIC_EnableIRQ>
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800047e:	b662      	cpsie	i
}
 8000480:	bf00      	nop
    __enable_irq();

    return;
 8000482:	bf00      	nop
}
 8000484:	3708      	adds	r7, #8
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	40021000 	.word	0x40021000
 8000490:	50040300 	.word	0x50040300
 8000494:	50040000 	.word	0x50040000
 8000498:	94000003 	.word	0x94000003

0800049c <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void) {
 800049c:	b580      	push	{r7, lr}
 800049e:	f5ad 5dc2 	sub.w	sp, sp, #6208	@ 0x1840
 80004a2:	af00      	add	r7, sp, #0
    HAL_Init();
 80004a4:	f000 fb2b 	bl	8000afe <HAL_Init>
    SystemClock_Config();
 80004a8:	f000 f8e0 	bl	800066c <SystemClock_Config>

    // init stuff
    ADC_init();
 80004ac:	f7ff ff7e 	bl	80003ac <ADC_init>
    uart_init();
 80004b0:	f000 fa88 	bl	80009c4 <uart_init>
    arm_rfft_instance_q15 rfft_instance;
    arm_status status = arm_rfft_init_q15(&rfft_instance, FFT_SIZE_DIV_2, 0, 1);
 80004b4:	f507 50c1 	add.w	r0, r7, #6176	@ 0x1820
 80004b8:	2301      	movs	r3, #1
 80004ba:	2200      	movs	r2, #0
 80004bc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004c0:	f001 fbc2 	bl	8001c48 <arm_rfft_init_q15>
 80004c4:	4603      	mov	r3, r0
 80004c6:	f507 52c1 	add.w	r2, r7, #6176	@ 0x1820
 80004ca:	f102 021f 	add.w	r2, r2, #31
 80004ce:	7013      	strb	r3, [r2, #0]
    while (status != ARM_MATH_SUCCESS) {
 80004d0:	e00d      	b.n	80004ee <main+0x52>
        status = arm_rfft_init_q15(&rfft_instance, FFT_SIZE_DIV_2, 0, 1);
 80004d2:	f507 50c1 	add.w	r0, r7, #6176	@ 0x1820
 80004d6:	2301      	movs	r3, #1
 80004d8:	2200      	movs	r2, #0
 80004da:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004de:	f001 fbb3 	bl	8001c48 <arm_rfft_init_q15>
 80004e2:	4603      	mov	r3, r0
 80004e4:	f507 52c1 	add.w	r2, r7, #6176	@ 0x1820
 80004e8:	f102 021f 	add.w	r2, r2, #31
 80004ec:	7013      	strb	r3, [r2, #0]
    while (status != ARM_MATH_SUCCESS) {
 80004ee:	f507 53c1 	add.w	r3, r7, #6176	@ 0x1820
 80004f2:	f103 031f 	add.w	r3, r3, #31
 80004f6:	f993 3000 	ldrsb.w	r3, [r3]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d1e9      	bne.n	80004d2 <main+0x36>
    }
    timer_init(SAMPLING_RATE);
 80004fe:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8000502:	f000 f9c5 	bl	8000890 <timer_init>
    q15_t max;
    uint32_t max_ind;
    char freq_str[FREQ_STR_LEN];

    while (1) {
        if (adc_read_flag) {
 8000506:	4b31      	ldr	r3, [pc, #196]	@ (80005cc <main+0x130>)
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	2b00      	cmp	r3, #0
 800050c:	d0fb      	beq.n	8000506 <main+0x6a>
            if (adc_ind == 0) {
 800050e:	4b30      	ldr	r3, [pc, #192]	@ (80005d0 <main+0x134>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	2b00      	cmp	r3, #0
 8000514:	d109      	bne.n	800052a <main+0x8e>
                arm_rfft_q15(&rfft_instance, p_ADC_VALS_half2, fft_out);
 8000516:	4b2f      	ldr	r3, [pc, #188]	@ (80005d4 <main+0x138>)
 8000518:	6819      	ldr	r1, [r3, #0]
 800051a:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 800051e:	f507 53c1 	add.w	r3, r7, #6176	@ 0x1820
 8000522:	4618      	mov	r0, r3
 8000524:	f001 fb32 	bl	8001b8c <arm_rfft_q15>
 8000528:	e00d      	b.n	8000546 <main+0xaa>
            }

            else if (adc_ind == FFT_SIZE_DIV_2) {
 800052a:	4b29      	ldr	r3, [pc, #164]	@ (80005d0 <main+0x134>)
 800052c:	681b      	ldr	r3, [r3, #0]
 800052e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000532:	d108      	bne.n	8000546 <main+0xaa>
                arm_rfft_q15(&rfft_instance, p_ADC_VALS_half1, fft_out);
 8000534:	4b28      	ldr	r3, [pc, #160]	@ (80005d8 <main+0x13c>)
 8000536:	6819      	ldr	r1, [r3, #0]
 8000538:	f507 6202 	add.w	r2, r7, #2080	@ 0x820
 800053c:	f507 53c1 	add.w	r3, r7, #6176	@ 0x1820
 8000540:	4618      	mov	r0, r3
 8000542:	f001 fb23 	bl	8001b8c <arm_rfft_q15>
            }

            arm_cmplx_mag_q15(fft_out, mag_out, FFT_SIZE_DIV_2);
 8000546:	f107 0120 	add.w	r1, r7, #32
 800054a:	f507 6302 	add.w	r3, r7, #2080	@ 0x820
 800054e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000552:	4618      	mov	r0, r3
 8000554:	f001 fc00 	bl	8001d58 <arm_cmplx_mag_q15>
            mag_out[0] = 0; // kill DC component
 8000558:	f507 6304 	add.w	r3, r7, #2112	@ 0x840
 800055c:	f5a3 6302 	sub.w	r3, r3, #2080	@ 0x820
 8000560:	2200      	movs	r2, #0
 8000562:	801a      	strh	r2, [r3, #0]
            arm_max_q15(mag_out, FFT_SIZE_DIV_4, &max, &max_ind);
 8000564:	f107 0320 	add.w	r3, r7, #32
 8000568:	3b08      	subs	r3, #8
 800056a:	f107 0220 	add.w	r2, r7, #32
 800056e:	3a02      	subs	r2, #2
 8000570:	f107 0020 	add.w	r0, r7, #32
 8000574:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000578:	f001 fa48 	bl	8001a0c <arm_max_q15>
            freq = max_ind * SAMPLING_RATE / FFT_SIZE_DIV_2;
 800057c:	f507 6304 	add.w	r3, r7, #2112	@ 0x840
 8000580:	f6a3 0328 	subw	r3, r3, #2088	@ 0x828
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 800058a:	fb02 f303 	mul.w	r3, r2, r3
 800058e:	0a9b      	lsrs	r3, r3, #10
 8000590:	f507 52c1 	add.w	r2, r7, #6176	@ 0x1820
 8000594:	f102 0218 	add.w	r2, r2, #24
 8000598:	6013      	str	r3, [r2, #0]
            
            snprintf(freq_str, FREQ_STR_LEN, "Freq: %ld Hz", freq);
 800059a:	f107 0020 	add.w	r0, r7, #32
 800059e:	381c      	subs	r0, #28
 80005a0:	f507 53c1 	add.w	r3, r7, #6176	@ 0x1820
 80005a4:	f103 0318 	add.w	r3, r3, #24
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4a0c      	ldr	r2, [pc, #48]	@ (80005dc <main+0x140>)
 80005ac:	2114      	movs	r1, #20
 80005ae:	f002 f823 	bl	80025f8 <sniprintf>
            uart_clear_screen();
 80005b2:	f000 fa6d 	bl	8000a90 <uart_clear_screen>
            uart_send_string(freq_str);
 80005b6:	f107 0320 	add.w	r3, r7, #32
 80005ba:	3b1c      	subs	r3, #28
 80005bc:	4618      	mov	r0, r3
 80005be:	f000 fa43 	bl	8000a48 <uart_send_string>
            
            adc_read_flag = 0;
 80005c2:	4b02      	ldr	r3, [pc, #8]	@ (80005cc <main+0x130>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
        if (adc_read_flag) {
 80005c8:	e79d      	b.n	8000506 <main+0x6a>
 80005ca:	bf00      	nop
 80005cc:	20001084 	.word	0x20001084
 80005d0:	20001080 	.word	0x20001080
 80005d4:	20000004 	.word	0x20000004
 80005d8:	20000000 	.word	0x20000000
 80005dc:	08002f78 	.word	0x08002f78

080005e0 <TIM2_IRQHandler>:

    return 0;
}


void TIM2_IRQHandler() {
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
    ADC_start_conversion();
 80005e4:	4b09      	ldr	r3, [pc, #36]	@ (800060c <TIM2_IRQHandler+0x2c>)
 80005e6:	689b      	ldr	r3, [r3, #8]
 80005e8:	4a08      	ldr	r2, [pc, #32]	@ (800060c <TIM2_IRQHandler+0x2c>)
 80005ea:	f043 0304 	orr.w	r3, r3, #4
 80005ee:	6093      	str	r3, [r2, #8]
    TIM2->SR &= ~TIM_SR_UIF;
 80005f0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80005f4:	691b      	ldr	r3, [r3, #16]
 80005f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80005fa:	f023 0301 	bic.w	r3, r3, #1
 80005fe:	6113      	str	r3, [r2, #16]
    return;
 8000600:	bf00      	nop
}
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	50040000 	.word	0x50040000

08000610 <ADC1_2_IRQHandler>:

void ADC1_2_IRQHandler() {
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
    adc_vals[adc_ind] = ADC1->DR;
 8000614:	4b11      	ldr	r3, [pc, #68]	@ (800065c <ADC1_2_IRQHandler+0x4c>)
 8000616:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000618:	4b11      	ldr	r3, [pc, #68]	@ (8000660 <ADC1_2_IRQHandler+0x50>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	b211      	sxth	r1, r2
 800061e:	4a11      	ldr	r2, [pc, #68]	@ (8000664 <ADC1_2_IRQHandler+0x54>)
 8000620:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    adc_ind = (adc_ind + 1) & FFT_SIZE_MASK;
 8000624:	4b0e      	ldr	r3, [pc, #56]	@ (8000660 <ADC1_2_IRQHandler+0x50>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	3301      	adds	r3, #1
 800062a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800062e:	4a0c      	ldr	r2, [pc, #48]	@ (8000660 <ADC1_2_IRQHandler+0x50>)
 8000630:	6013      	str	r3, [r2, #0]
    adc_read_flag = (adc_ind == FFT_HALF_POINT || adc_ind == FFT_FULL_POINT);
 8000632:	4b0b      	ldr	r3, [pc, #44]	@ (8000660 <ADC1_2_IRQHandler+0x50>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 800063a:	4293      	cmp	r3, r2
 800063c:	d003      	beq.n	8000646 <ADC1_2_IRQHandler+0x36>
 800063e:	4b08      	ldr	r3, [pc, #32]	@ (8000660 <ADC1_2_IRQHandler+0x50>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	2b00      	cmp	r3, #0
 8000644:	d101      	bne.n	800064a <ADC1_2_IRQHandler+0x3a>
 8000646:	2301      	movs	r3, #1
 8000648:	e000      	b.n	800064c <ADC1_2_IRQHandler+0x3c>
 800064a:	2300      	movs	r3, #0
 800064c:	4a06      	ldr	r2, [pc, #24]	@ (8000668 <ADC1_2_IRQHandler+0x58>)
 800064e:	6013      	str	r3, [r2, #0]

    return;
 8000650:	bf00      	nop
}
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	50040000 	.word	0x50040000
 8000660:	20001080 	.word	0x20001080
 8000664:	20000080 	.word	0x20000080
 8000668:	20001084 	.word	0x20001084

0800066c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b096      	sub	sp, #88	@ 0x58
 8000670:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000672:	f107 0314 	add.w	r3, r7, #20
 8000676:	2244      	movs	r2, #68	@ 0x44
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f001 fff0 	bl	8002660 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000680:	463b      	mov	r3, r7
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
 8000686:	605a      	str	r2, [r3, #4]
 8000688:	609a      	str	r2, [r3, #8]
 800068a:	60da      	str	r2, [r3, #12]
 800068c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800068e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000692:	f000 fb9d 	bl	8000dd0 <HAL_PWREx_ControlVoltageScaling>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800069c:	f000 f838 	bl	8000710 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006a0:	2310      	movs	r3, #16
 80006a2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006a4:	2301      	movs	r3, #1
 80006a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006a8:	2300      	movs	r3, #0
 80006aa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006ac:	2360      	movs	r3, #96	@ 0x60
 80006ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b0:	2302      	movs	r3, #2
 80006b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006b4:	2301      	movs	r3, #1
 80006b6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006b8:	2301      	movs	r3, #1
 80006ba:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 80006bc:	231e      	movs	r3, #30
 80006be:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80006c0:	2307      	movs	r3, #7
 80006c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006c4:	2302      	movs	r3, #2
 80006c6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006cc:	f107 0314 	add.w	r3, r7, #20
 80006d0:	4618      	mov	r0, r3
 80006d2:	f000 fbd3 	bl	8000e7c <HAL_RCC_OscConfig>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80006dc:	f000 f818 	bl	8000710 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e0:	230f      	movs	r3, #15
 80006e2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e4:	2303      	movs	r3, #3
 80006e6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e8:	2300      	movs	r3, #0
 80006ea:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f0:	2300      	movs	r3, #0
 80006f2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80006f4:	463b      	mov	r3, r7
 80006f6:	2103      	movs	r1, #3
 80006f8:	4618      	mov	r0, r3
 80006fa:	f000 ff9b 	bl	8001634 <HAL_RCC_ClockConfig>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000704:	f000 f804 	bl	8000710 <Error_Handler>
  }
}
 8000708:	bf00      	nop
 800070a:	3758      	adds	r7, #88	@ 0x58
 800070c:	46bd      	mov	sp, r7
 800070e:	bd80      	pop	{r7, pc}

08000710 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000710:	b480      	push	{r7}
 8000712:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000714:	b672      	cpsid	i
}
 8000716:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000718:	bf00      	nop
 800071a:	e7fd      	b.n	8000718 <Error_Handler+0x8>

0800071c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000722:	4b0f      	ldr	r3, [pc, #60]	@ (8000760 <HAL_MspInit+0x44>)
 8000724:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000726:	4a0e      	ldr	r2, [pc, #56]	@ (8000760 <HAL_MspInit+0x44>)
 8000728:	f043 0301 	orr.w	r3, r3, #1
 800072c:	6613      	str	r3, [r2, #96]	@ 0x60
 800072e:	4b0c      	ldr	r3, [pc, #48]	@ (8000760 <HAL_MspInit+0x44>)
 8000730:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000732:	f003 0301 	and.w	r3, r3, #1
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800073a:	4b09      	ldr	r3, [pc, #36]	@ (8000760 <HAL_MspInit+0x44>)
 800073c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800073e:	4a08      	ldr	r2, [pc, #32]	@ (8000760 <HAL_MspInit+0x44>)
 8000740:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000744:	6593      	str	r3, [r2, #88]	@ 0x58
 8000746:	4b06      	ldr	r3, [pc, #24]	@ (8000760 <HAL_MspInit+0x44>)
 8000748:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800074a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800074e:	603b      	str	r3, [r7, #0]
 8000750:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000752:	bf00      	nop
 8000754:	370c      	adds	r7, #12
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop
 8000760:	40021000 	.word	0x40021000

08000764 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000768:	bf00      	nop
 800076a:	e7fd      	b.n	8000768 <NMI_Handler+0x4>

0800076c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000770:	bf00      	nop
 8000772:	e7fd      	b.n	8000770 <HardFault_Handler+0x4>

08000774 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000778:	bf00      	nop
 800077a:	e7fd      	b.n	8000778 <MemManage_Handler+0x4>

0800077c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000780:	bf00      	nop
 8000782:	e7fd      	b.n	8000780 <BusFault_Handler+0x4>

08000784 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000788:	bf00      	nop
 800078a:	e7fd      	b.n	8000788 <UsageFault_Handler+0x4>

0800078c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr

0800079a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800079a:	b480      	push	{r7}
 800079c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800079e:	bf00      	nop
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr

080007a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007a8:	b480      	push	{r7}
 80007aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ac:	bf00      	nop
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr

080007b6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007b6:	b580      	push	{r7, lr}
 80007b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007ba:	f000 f9f5 	bl	8000ba8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007be:	bf00      	nop
 80007c0:	bd80      	pop	{r7, pc}
	...

080007c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b086      	sub	sp, #24
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007cc:	4a14      	ldr	r2, [pc, #80]	@ (8000820 <_sbrk+0x5c>)
 80007ce:	4b15      	ldr	r3, [pc, #84]	@ (8000824 <_sbrk+0x60>)
 80007d0:	1ad3      	subs	r3, r2, r3
 80007d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007d4:	697b      	ldr	r3, [r7, #20]
 80007d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007d8:	4b13      	ldr	r3, [pc, #76]	@ (8000828 <_sbrk+0x64>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d102      	bne.n	80007e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007e0:	4b11      	ldr	r3, [pc, #68]	@ (8000828 <_sbrk+0x64>)
 80007e2:	4a12      	ldr	r2, [pc, #72]	@ (800082c <_sbrk+0x68>)
 80007e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007e6:	4b10      	ldr	r3, [pc, #64]	@ (8000828 <_sbrk+0x64>)
 80007e8:	681a      	ldr	r2, [r3, #0]
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	4413      	add	r3, r2
 80007ee:	693a      	ldr	r2, [r7, #16]
 80007f0:	429a      	cmp	r2, r3
 80007f2:	d207      	bcs.n	8000804 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007f4:	f001 ff3c 	bl	8002670 <__errno>
 80007f8:	4603      	mov	r3, r0
 80007fa:	220c      	movs	r2, #12
 80007fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000802:	e009      	b.n	8000818 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000804:	4b08      	ldr	r3, [pc, #32]	@ (8000828 <_sbrk+0x64>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800080a:	4b07      	ldr	r3, [pc, #28]	@ (8000828 <_sbrk+0x64>)
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	4413      	add	r3, r2
 8000812:	4a05      	ldr	r2, [pc, #20]	@ (8000828 <_sbrk+0x64>)
 8000814:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000816:	68fb      	ldr	r3, [r7, #12]
}
 8000818:	4618      	mov	r0, r3
 800081a:	3718      	adds	r7, #24
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	20018000 	.word	0x20018000
 8000824:	00000400 	.word	0x00000400
 8000828:	20001088 	.word	0x20001088
 800082c:	200011d8 	.word	0x200011d8

08000830 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000834:	4b06      	ldr	r3, [pc, #24]	@ (8000850 <SystemInit+0x20>)
 8000836:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800083a:	4a05      	ldr	r2, [pc, #20]	@ (8000850 <SystemInit+0x20>)
 800083c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000840:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000844:	bf00      	nop
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop
 8000850:	e000ed00 	.word	0xe000ed00

08000854 <__NVIC_EnableIRQ>:
{
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	4603      	mov	r3, r0
 800085c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800085e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000862:	2b00      	cmp	r3, #0
 8000864:	db0b      	blt.n	800087e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000866:	79fb      	ldrb	r3, [r7, #7]
 8000868:	f003 021f 	and.w	r2, r3, #31
 800086c:	4907      	ldr	r1, [pc, #28]	@ (800088c <__NVIC_EnableIRQ+0x38>)
 800086e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000872:	095b      	lsrs	r3, r3, #5
 8000874:	2001      	movs	r0, #1
 8000876:	fa00 f202 	lsl.w	r2, r0, r2
 800087a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800087e:	bf00      	nop
 8000880:	370c      	adds	r7, #12
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
 800088a:	bf00      	nop
 800088c:	e000e100 	.word	0xe000e100

08000890 <timer_init>:
 *  Created on: May 16, 2024
 *      Author: danny
 */
#include "timer.h"

void timer_init(uint32_t freq) {
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
    RCC->APB1ENR1 |= RCC_APB1ENR1_TIM2EN;
 8000898:	4b15      	ldr	r3, [pc, #84]	@ (80008f0 <timer_init+0x60>)
 800089a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800089c:	4a14      	ldr	r2, [pc, #80]	@ (80008f0 <timer_init+0x60>)
 800089e:	f043 0301 	orr.w	r3, r3, #1
 80008a2:	6593      	str	r3, [r2, #88]	@ 0x58
    
    TIM2->ARR = CPU_FREQ / freq - 1;
 80008a4:	4a13      	ldr	r2, [pc, #76]	@ (80008f4 <timer_init+0x64>)
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008b0:	3b01      	subs	r3, #1
 80008b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM2->PSC = 0;
 80008b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80008b8:	2200      	movs	r2, #0
 80008ba:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->DIER |= TIM_DIER_UIE;
 80008bc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80008c0:	68db      	ldr	r3, [r3, #12]
 80008c2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008c6:	f043 0301 	orr.w	r3, r3, #1
 80008ca:	60d3      	str	r3, [r2, #12]

//    DBGMCU->APB1FZR1 |= 1;

    NVIC_EnableIRQ(TIM2_IRQn);
 80008cc:	201c      	movs	r0, #28
 80008ce:	f7ff ffc1 	bl	8000854 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80008d2:	b662      	cpsie	i
}
 80008d4:	bf00      	nop
    __enable_irq();
    TIM2->CR1 |= TIM_CR1_CEN;
 80008d6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	6013      	str	r3, [r2, #0]
    
    return;
 80008e6:	bf00      	nop
}
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	40021000 	.word	0x40021000
 80008f4:	03938700 	.word	0x03938700

080008f8 <__NVIC_EnableIRQ>:
{
 80008f8:	b480      	push	{r7}
 80008fa:	b083      	sub	sp, #12
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	4603      	mov	r3, r0
 8000900:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000902:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000906:	2b00      	cmp	r3, #0
 8000908:	db0b      	blt.n	8000922 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800090a:	79fb      	ldrb	r3, [r7, #7]
 800090c:	f003 021f 	and.w	r2, r3, #31
 8000910:	4907      	ldr	r1, [pc, #28]	@ (8000930 <__NVIC_EnableIRQ+0x38>)
 8000912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000916:	095b      	lsrs	r3, r3, #5
 8000918:	2001      	movs	r0, #1
 800091a:	fa00 f202 	lsl.w	r2, r0, r2
 800091e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000922:	bf00      	nop
 8000924:	370c      	adds	r7, #12
 8000926:	46bd      	mov	sp, r7
 8000928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	e000e100 	.word	0xe000e100

08000934 <uart_pin_init>:
 */

#include "uart.h"

// configure the USART pins
void uart_pin_init(void) {
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000938:	4b21      	ldr	r3, [pc, #132]	@ (80009c0 <uart_pin_init+0x8c>)
 800093a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093c:	4a20      	ldr	r2, [pc, #128]	@ (80009c0 <uart_pin_init+0x8c>)
 800093e:	f043 0301 	orr.w	r3, r3, #1
 8000942:	64d3      	str	r3, [r2, #76]	@ 0x4c

    USART_PORT->AFR[0] &= ~(GPIO_AFRL_AFSEL2 | GPIO_AFRL_AFSEL3);
 8000944:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000948:	6a1b      	ldr	r3, [r3, #32]
 800094a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800094e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000952:	6213      	str	r3, [r2, #32]
    USART_PORT->AFR[0] |= (USART_AF << GPIO_AFRL_AFSEL2_Pos | USART_AF << GPIO_AFRL_AFSEL3_Pos);
 8000954:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000958:	6a1b      	ldr	r3, [r3, #32]
 800095a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800095e:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000962:	6213      	str	r3, [r2, #32]

    USART_PORT->MODER &= ~(GPIO_MODER_MODE2 | GPIO_MODER_MODE3);
 8000964:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800096e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000972:	6013      	str	r3, [r2, #0]
    USART_PORT->MODER |= (GPIO_MODER_MODE2_1 | GPIO_MODER_MODE3_1);
 8000974:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800097e:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000982:	6013      	str	r3, [r2, #0]
    USART_PORT->OSPEEDR |= (GPIO_OSPEEDR_OSPEED2 | GPIO_OSPEEDR_OSPEED3);
 8000984:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000988:	689b      	ldr	r3, [r3, #8]
 800098a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800098e:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8000992:	6093      	str	r3, [r2, #8]
    USART_PORT->PUPDR &= ~(GPIO_PUPDR_PUPD2 | GPIO_PUPDR_PUPD3);
 8000994:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000998:	68db      	ldr	r3, [r3, #12]
 800099a:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800099e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80009a2:	60d3      	str	r3, [r2, #12]
    USART_PORT->OTYPER &= ~(GPIO_OTYPER_OT2 | GPIO_OTYPER_OT3);
 80009a4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80009a8:	685b      	ldr	r3, [r3, #4]
 80009aa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80009ae:	f023 030c 	bic.w	r3, r3, #12
 80009b2:	6053      	str	r3, [r2, #4]
    return;
 80009b4:	bf00      	nop
}
 80009b6:	46bd      	mov	sp, r7
 80009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	40021000 	.word	0x40021000

080009c4 <uart_init>:

// configure the USART peripheral
void uart_init(void) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
    uart_pin_init();
 80009c8:	f7ff ffb4 	bl	8000934 <uart_pin_init>

    RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;
 80009cc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a0c <uart_init+0x48>)
 80009ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009d0:	4a0e      	ldr	r2, [pc, #56]	@ (8000a0c <uart_init+0x48>)
 80009d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009d6:	6593      	str	r3, [r2, #88]	@ 0x58
    // 8-bit data, oversampling by 16, 1 stop bit, no parity bit, rx interrupt enabled
    USART2->CR1 = (USART_CR1_TE | USART_CR1_RE | USART_CR1_RXNEIE); // might not need rx intr
 80009d8:	4b0d      	ldr	r3, [pc, #52]	@ (8000a10 <uart_init+0x4c>)
 80009da:	222c      	movs	r2, #44	@ 0x2c
 80009dc:	601a      	str	r2, [r3, #0]
    USART2->BRR = USART_BRR;        // set baud rate
 80009de:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <uart_init+0x4c>)
 80009e0:	f44f 7202 	mov.w	r2, #520	@ 0x208
 80009e4:	60da      	str	r2, [r3, #12]

    NVIC_EnableIRQ(USART2_IRQn);
 80009e6:	2026      	movs	r0, #38	@ 0x26
 80009e8:	f7ff ff86 	bl	80008f8 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 80009ec:	b662      	cpsie	i
}
 80009ee:	bf00      	nop
    __enable_irq();

    USART2->CR1 |= USART_CR1_UE;   // enable USART2
 80009f0:	4b07      	ldr	r3, [pc, #28]	@ (8000a10 <uart_init+0x4c>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a06      	ldr	r2, [pc, #24]	@ (8000a10 <uart_init+0x4c>)
 80009f6:	f043 0301 	orr.w	r3, r3, #1
 80009fa:	6013      	str	r3, [r2, #0]

    uart_clear_screen();
 80009fc:	f000 f848 	bl	8000a90 <uart_clear_screen>
    uart_send_escape("[?25l"); // hide cursor
 8000a00:	4804      	ldr	r0, [pc, #16]	@ (8000a14 <uart_init+0x50>)
 8000a02:	f000 f836 	bl	8000a72 <uart_send_escape>
    return;
 8000a06:	bf00      	nop
}
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40021000 	.word	0x40021000
 8000a10:	40004400 	.word	0x40004400
 8000a14:	08002f88 	.word	0x08002f88

08000a18 <uart_send_char>:

void uart_send_char(char c) {
 8000a18:	b480      	push	{r7}
 8000a1a:	b083      	sub	sp, #12
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	71fb      	strb	r3, [r7, #7]
    while (!(USART2->ISR & USART_ISR_TXE));
 8000a22:	bf00      	nop
 8000a24:	4b07      	ldr	r3, [pc, #28]	@ (8000a44 <uart_send_char+0x2c>)
 8000a26:	69db      	ldr	r3, [r3, #28]
 8000a28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d0f9      	beq.n	8000a24 <uart_send_char+0xc>
    USART2->TDR = c;
 8000a30:	4b04      	ldr	r3, [pc, #16]	@ (8000a44 <uart_send_char+0x2c>)
 8000a32:	79fa      	ldrb	r2, [r7, #7]
 8000a34:	b292      	uxth	r2, r2
 8000a36:	851a      	strh	r2, [r3, #40]	@ 0x28

    return;
 8000a38:	bf00      	nop
}
 8000a3a:	370c      	adds	r7, #12
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr
 8000a44:	40004400 	.word	0x40004400

08000a48 <uart_send_string>:

void uart_send_string(const char* str) {
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
    while (*str != '\0') {
 8000a50:	e007      	b.n	8000a62 <uart_send_string+0x1a>
        uart_send_char(*str);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff ffde 	bl	8000a18 <uart_send_char>
        str++;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	3301      	adds	r3, #1
 8000a60:	607b      	str	r3, [r7, #4]
    while (*str != '\0') {
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d1f3      	bne.n	8000a52 <uart_send_string+0xa>
    }

    return;
 8000a6a:	bf00      	nop
}
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}

08000a72 <uart_send_escape>:

void uart_send_escape(const char* str) {
 8000a72:	b580      	push	{r7, lr}
 8000a74:	b082      	sub	sp, #8
 8000a76:	af00      	add	r7, sp, #0
 8000a78:	6078      	str	r0, [r7, #4]
    uart_send_char(ESC_CHAR);
 8000a7a:	201b      	movs	r0, #27
 8000a7c:	f7ff ffcc 	bl	8000a18 <uart_send_char>
    uart_send_string(str);
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f7ff ffe1 	bl	8000a48 <uart_send_string>

    return;
 8000a86:	bf00      	nop
}
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
	...

08000a90 <uart_clear_screen>:


void uart_clear_screen(void) {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
    uart_send_escape("[2J");
 8000a94:	4803      	ldr	r0, [pc, #12]	@ (8000aa4 <uart_clear_screen+0x14>)
 8000a96:	f7ff ffec 	bl	8000a72 <uart_send_escape>
    uart_send_escape("[H");
 8000a9a:	4803      	ldr	r0, [pc, #12]	@ (8000aa8 <uart_clear_screen+0x18>)
 8000a9c:	f7ff ffe9 	bl	8000a72 <uart_send_escape>

    return;
 8000aa0:	bf00      	nop
}
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	08002f90 	.word	0x08002f90
 8000aa8:	08002f94 	.word	0x08002f94

08000aac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000aac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ae4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ab0:	f7ff febe 	bl	8000830 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ab4:	480c      	ldr	r0, [pc, #48]	@ (8000ae8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ab6:	490d      	ldr	r1, [pc, #52]	@ (8000aec <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ab8:	4a0d      	ldr	r2, [pc, #52]	@ (8000af0 <LoopForever+0xe>)
  movs r3, #0
 8000aba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000abc:	e002      	b.n	8000ac4 <LoopCopyDataInit>

08000abe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000abe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ac0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ac2:	3304      	adds	r3, #4

08000ac4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ac4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ac6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ac8:	d3f9      	bcc.n	8000abe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aca:	4a0a      	ldr	r2, [pc, #40]	@ (8000af4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000acc:	4c0a      	ldr	r4, [pc, #40]	@ (8000af8 <LoopForever+0x16>)
  movs r3, #0
 8000ace:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ad0:	e001      	b.n	8000ad6 <LoopFillZerobss>

08000ad2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ad2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ad4:	3204      	adds	r2, #4

08000ad6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ad6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ad8:	d3fb      	bcc.n	8000ad2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ada:	f001 fdcf 	bl	800267c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ade:	f7ff fcdd 	bl	800049c <main>

08000ae2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ae2:	e7fe      	b.n	8000ae2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000ae4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000ae8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000aec:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8000af0:	08014e74 	.word	0x08014e74
  ldr r2, =_sbss
 8000af4:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8000af8:	200011d8 	.word	0x200011d8

08000afc <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000afc:	e7fe      	b.n	8000afc <ADC3_IRQHandler>

08000afe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000afe:	b580      	push	{r7, lr}
 8000b00:	b082      	sub	sp, #8
 8000b02:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b04:	2300      	movs	r3, #0
 8000b06:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b08:	2003      	movs	r0, #3
 8000b0a:	f000 f91f 	bl	8000d4c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b0e:	200f      	movs	r0, #15
 8000b10:	f000 f80e 	bl	8000b30 <HAL_InitTick>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d002      	beq.n	8000b20 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	71fb      	strb	r3, [r7, #7]
 8000b1e:	e001      	b.n	8000b24 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b20:	f7ff fdfc 	bl	800071c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b24:	79fb      	ldrb	r3, [r7, #7]
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
	...

08000b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000b3c:	4b17      	ldr	r3, [pc, #92]	@ (8000b9c <HAL_InitTick+0x6c>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d023      	beq.n	8000b8c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000b44:	4b16      	ldr	r3, [pc, #88]	@ (8000ba0 <HAL_InitTick+0x70>)
 8000b46:	681a      	ldr	r2, [r3, #0]
 8000b48:	4b14      	ldr	r3, [pc, #80]	@ (8000b9c <HAL_InitTick+0x6c>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	4619      	mov	r1, r3
 8000b4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f000 f91d 	bl	8000d9a <HAL_SYSTICK_Config>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d10f      	bne.n	8000b86 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2b0f      	cmp	r3, #15
 8000b6a:	d809      	bhi.n	8000b80 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	6879      	ldr	r1, [r7, #4]
 8000b70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b74:	f000 f8f5 	bl	8000d62 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b78:	4a0a      	ldr	r2, [pc, #40]	@ (8000ba4 <HAL_InitTick+0x74>)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	6013      	str	r3, [r2, #0]
 8000b7e:	e007      	b.n	8000b90 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000b80:	2301      	movs	r3, #1
 8000b82:	73fb      	strb	r3, [r7, #15]
 8000b84:	e004      	b.n	8000b90 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000b86:	2301      	movs	r3, #1
 8000b88:	73fb      	strb	r3, [r7, #15]
 8000b8a:	e001      	b.n	8000b90 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3710      	adds	r7, #16
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	20000010 	.word	0x20000010
 8000ba0:	20000008 	.word	0x20000008
 8000ba4:	2000000c 	.word	0x2000000c

08000ba8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bac:	4b06      	ldr	r3, [pc, #24]	@ (8000bc8 <HAL_IncTick+0x20>)
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	4b06      	ldr	r3, [pc, #24]	@ (8000bcc <HAL_IncTick+0x24>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	4a04      	ldr	r2, [pc, #16]	@ (8000bcc <HAL_IncTick+0x24>)
 8000bba:	6013      	str	r3, [r2, #0]
}
 8000bbc:	bf00      	nop
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	20000010 	.word	0x20000010
 8000bcc:	2000108c 	.word	0x2000108c

08000bd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd4:	4b03      	ldr	r3, [pc, #12]	@ (8000be4 <HAL_GetTick+0x14>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	2000108c 	.word	0x2000108c

08000be8 <__NVIC_SetPriorityGrouping>:
{
 8000be8:	b480      	push	{r7}
 8000bea:	b085      	sub	sp, #20
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	f003 0307 	and.w	r3, r3, #7
 8000bf6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c2c <__NVIC_SetPriorityGrouping+0x44>)
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bfe:	68ba      	ldr	r2, [r7, #8]
 8000c00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c04:	4013      	ands	r3, r2
 8000c06:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c1a:	4a04      	ldr	r2, [pc, #16]	@ (8000c2c <__NVIC_SetPriorityGrouping+0x44>)
 8000c1c:	68bb      	ldr	r3, [r7, #8]
 8000c1e:	60d3      	str	r3, [r2, #12]
}
 8000c20:	bf00      	nop
 8000c22:	3714      	adds	r7, #20
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <__NVIC_GetPriorityGrouping>:
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c34:	4b04      	ldr	r3, [pc, #16]	@ (8000c48 <__NVIC_GetPriorityGrouping+0x18>)
 8000c36:	68db      	ldr	r3, [r3, #12]
 8000c38:	0a1b      	lsrs	r3, r3, #8
 8000c3a:	f003 0307 	and.w	r3, r3, #7
}
 8000c3e:	4618      	mov	r0, r3
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr
 8000c48:	e000ed00 	.word	0xe000ed00

08000c4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b083      	sub	sp, #12
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	6039      	str	r1, [r7, #0]
 8000c56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	db0a      	blt.n	8000c76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	b2da      	uxtb	r2, r3
 8000c64:	490c      	ldr	r1, [pc, #48]	@ (8000c98 <__NVIC_SetPriority+0x4c>)
 8000c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6a:	0112      	lsls	r2, r2, #4
 8000c6c:	b2d2      	uxtb	r2, r2
 8000c6e:	440b      	add	r3, r1
 8000c70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c74:	e00a      	b.n	8000c8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	b2da      	uxtb	r2, r3
 8000c7a:	4908      	ldr	r1, [pc, #32]	@ (8000c9c <__NVIC_SetPriority+0x50>)
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	f003 030f 	and.w	r3, r3, #15
 8000c82:	3b04      	subs	r3, #4
 8000c84:	0112      	lsls	r2, r2, #4
 8000c86:	b2d2      	uxtb	r2, r2
 8000c88:	440b      	add	r3, r1
 8000c8a:	761a      	strb	r2, [r3, #24]
}
 8000c8c:	bf00      	nop
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	e000e100 	.word	0xe000e100
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b089      	sub	sp, #36	@ 0x24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	f003 0307 	and.w	r3, r3, #7
 8000cb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cb4:	69fb      	ldr	r3, [r7, #28]
 8000cb6:	f1c3 0307 	rsb	r3, r3, #7
 8000cba:	2b04      	cmp	r3, #4
 8000cbc:	bf28      	it	cs
 8000cbe:	2304      	movcs	r3, #4
 8000cc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	3304      	adds	r3, #4
 8000cc6:	2b06      	cmp	r3, #6
 8000cc8:	d902      	bls.n	8000cd0 <NVIC_EncodePriority+0x30>
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	3b03      	subs	r3, #3
 8000cce:	e000      	b.n	8000cd2 <NVIC_EncodePriority+0x32>
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cd8:	69bb      	ldr	r3, [r7, #24]
 8000cda:	fa02 f303 	lsl.w	r3, r2, r3
 8000cde:	43da      	mvns	r2, r3
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	401a      	ands	r2, r3
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ce8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf2:	43d9      	mvns	r1, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf8:	4313      	orrs	r3, r2
         );
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3724      	adds	r7, #36	@ 0x24
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
	...

08000d08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d18:	d301      	bcc.n	8000d1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e00f      	b.n	8000d3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d48 <SysTick_Config+0x40>)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	3b01      	subs	r3, #1
 8000d24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d26:	210f      	movs	r1, #15
 8000d28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d2c:	f7ff ff8e 	bl	8000c4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d30:	4b05      	ldr	r3, [pc, #20]	@ (8000d48 <SysTick_Config+0x40>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d36:	4b04      	ldr	r3, [pc, #16]	@ (8000d48 <SysTick_Config+0x40>)
 8000d38:	2207      	movs	r2, #7
 8000d3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d3c:	2300      	movs	r3, #0
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	e000e010 	.word	0xe000e010

08000d4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff ff47 	bl	8000be8 <__NVIC_SetPriorityGrouping>
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b086      	sub	sp, #24
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	4603      	mov	r3, r0
 8000d6a:	60b9      	str	r1, [r7, #8]
 8000d6c:	607a      	str	r2, [r7, #4]
 8000d6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000d70:	2300      	movs	r3, #0
 8000d72:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d74:	f7ff ff5c 	bl	8000c30 <__NVIC_GetPriorityGrouping>
 8000d78:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d7a:	687a      	ldr	r2, [r7, #4]
 8000d7c:	68b9      	ldr	r1, [r7, #8]
 8000d7e:	6978      	ldr	r0, [r7, #20]
 8000d80:	f7ff ff8e 	bl	8000ca0 <NVIC_EncodePriority>
 8000d84:	4602      	mov	r2, r0
 8000d86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d8a:	4611      	mov	r1, r2
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f7ff ff5d 	bl	8000c4c <__NVIC_SetPriority>
}
 8000d92:	bf00      	nop
 8000d94:	3718      	adds	r7, #24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b082      	sub	sp, #8
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000da2:	6878      	ldr	r0, [r7, #4]
 8000da4:	f7ff ffb0 	bl	8000d08 <SysTick_Config>
 8000da8:	4603      	mov	r3, r0
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
	...

08000db4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000db8:	4b04      	ldr	r3, [pc, #16]	@ (8000dcc <HAL_PWREx_GetVoltageRange+0x18>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	40007000 	.word	0x40007000

08000dd0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000dde:	d130      	bne.n	8000e42 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000de0:	4b23      	ldr	r3, [pc, #140]	@ (8000e70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000de8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000dec:	d038      	beq.n	8000e60 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dee:	4b20      	ldr	r3, [pc, #128]	@ (8000e70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000df6:	4a1e      	ldr	r2, [pc, #120]	@ (8000e70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000df8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000dfc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000dfe:	4b1d      	ldr	r3, [pc, #116]	@ (8000e74 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	2232      	movs	r2, #50	@ 0x32
 8000e04:	fb02 f303 	mul.w	r3, r2, r3
 8000e08:	4a1b      	ldr	r2, [pc, #108]	@ (8000e78 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e0e:	0c9b      	lsrs	r3, r3, #18
 8000e10:	3301      	adds	r3, #1
 8000e12:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000e14:	e002      	b.n	8000e1c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000e16:	68fb      	ldr	r3, [r7, #12]
 8000e18:	3b01      	subs	r3, #1
 8000e1a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000e1c:	4b14      	ldr	r3, [pc, #80]	@ (8000e70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e1e:	695b      	ldr	r3, [r3, #20]
 8000e20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e28:	d102      	bne.n	8000e30 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d1f2      	bne.n	8000e16 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000e30:	4b0f      	ldr	r3, [pc, #60]	@ (8000e70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e32:	695b      	ldr	r3, [r3, #20]
 8000e34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e3c:	d110      	bne.n	8000e60 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	e00f      	b.n	8000e62 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000e42:	4b0b      	ldr	r3, [pc, #44]	@ (8000e70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000e4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e4e:	d007      	beq.n	8000e60 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e50:	4b07      	ldr	r3, [pc, #28]	@ (8000e70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000e58:	4a05      	ldr	r2, [pc, #20]	@ (8000e70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000e5a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000e5e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3714      	adds	r7, #20
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr
 8000e6e:	bf00      	nop
 8000e70:	40007000 	.word	0x40007000
 8000e74:	20000008 	.word	0x20000008
 8000e78:	431bde83 	.word	0x431bde83

08000e7c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b088      	sub	sp, #32
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d101      	bne.n	8000e8e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	e3ca      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000e8e:	4b97      	ldr	r3, [pc, #604]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000e90:	689b      	ldr	r3, [r3, #8]
 8000e92:	f003 030c 	and.w	r3, r3, #12
 8000e96:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000e98:	4b94      	ldr	r3, [pc, #592]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	f003 0303 	and.w	r3, r3, #3
 8000ea0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f003 0310 	and.w	r3, r3, #16
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	f000 80e4 	beq.w	8001078 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d007      	beq.n	8000ec6 <HAL_RCC_OscConfig+0x4a>
 8000eb6:	69bb      	ldr	r3, [r7, #24]
 8000eb8:	2b0c      	cmp	r3, #12
 8000eba:	f040 808b 	bne.w	8000fd4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	f040 8087 	bne.w	8000fd4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ec6:	4b89      	ldr	r3, [pc, #548]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f003 0302 	and.w	r3, r3, #2
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d005      	beq.n	8000ede <HAL_RCC_OscConfig+0x62>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	699b      	ldr	r3, [r3, #24]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d101      	bne.n	8000ede <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000eda:	2301      	movs	r3, #1
 8000edc:	e3a2      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	6a1a      	ldr	r2, [r3, #32]
 8000ee2:	4b82      	ldr	r3, [pc, #520]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f003 0308 	and.w	r3, r3, #8
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d004      	beq.n	8000ef8 <HAL_RCC_OscConfig+0x7c>
 8000eee:	4b7f      	ldr	r3, [pc, #508]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000ef6:	e005      	b.n	8000f04 <HAL_RCC_OscConfig+0x88>
 8000ef8:	4b7c      	ldr	r3, [pc, #496]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000efa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000efe:	091b      	lsrs	r3, r3, #4
 8000f00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d223      	bcs.n	8000f50 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6a1b      	ldr	r3, [r3, #32]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f000 fd1d 	bl	800194c <RCC_SetFlashLatencyFromMSIRange>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000f18:	2301      	movs	r3, #1
 8000f1a:	e383      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f1c:	4b73      	ldr	r3, [pc, #460]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a72      	ldr	r2, [pc, #456]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000f22:	f043 0308 	orr.w	r3, r3, #8
 8000f26:	6013      	str	r3, [r2, #0]
 8000f28:	4b70      	ldr	r3, [pc, #448]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	6a1b      	ldr	r3, [r3, #32]
 8000f34:	496d      	ldr	r1, [pc, #436]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000f36:	4313      	orrs	r3, r2
 8000f38:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f3a:	4b6c      	ldr	r3, [pc, #432]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	69db      	ldr	r3, [r3, #28]
 8000f46:	021b      	lsls	r3, r3, #8
 8000f48:	4968      	ldr	r1, [pc, #416]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	604b      	str	r3, [r1, #4]
 8000f4e:	e025      	b.n	8000f9c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000f50:	4b66      	ldr	r3, [pc, #408]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a65      	ldr	r2, [pc, #404]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000f56:	f043 0308 	orr.w	r3, r3, #8
 8000f5a:	6013      	str	r3, [r2, #0]
 8000f5c:	4b63      	ldr	r3, [pc, #396]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6a1b      	ldr	r3, [r3, #32]
 8000f68:	4960      	ldr	r1, [pc, #384]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000f6e:	4b5f      	ldr	r3, [pc, #380]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	69db      	ldr	r3, [r3, #28]
 8000f7a:	021b      	lsls	r3, r3, #8
 8000f7c:	495b      	ldr	r1, [pc, #364]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000f82:	69bb      	ldr	r3, [r7, #24]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d109      	bne.n	8000f9c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6a1b      	ldr	r3, [r3, #32]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f000 fcdd 	bl	800194c <RCC_SetFlashLatencyFromMSIRange>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e343      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000f9c:	f000 fc4a 	bl	8001834 <HAL_RCC_GetSysClockFreq>
 8000fa0:	4602      	mov	r2, r0
 8000fa2:	4b52      	ldr	r3, [pc, #328]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	091b      	lsrs	r3, r3, #4
 8000fa8:	f003 030f 	and.w	r3, r3, #15
 8000fac:	4950      	ldr	r1, [pc, #320]	@ (80010f0 <HAL_RCC_OscConfig+0x274>)
 8000fae:	5ccb      	ldrb	r3, [r1, r3]
 8000fb0:	f003 031f 	and.w	r3, r3, #31
 8000fb4:	fa22 f303 	lsr.w	r3, r2, r3
 8000fb8:	4a4e      	ldr	r2, [pc, #312]	@ (80010f4 <HAL_RCC_OscConfig+0x278>)
 8000fba:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000fbc:	4b4e      	ldr	r3, [pc, #312]	@ (80010f8 <HAL_RCC_OscConfig+0x27c>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff fdb5 	bl	8000b30 <HAL_InitTick>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d052      	beq.n	8001076 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000fd0:	7bfb      	ldrb	r3, [r7, #15]
 8000fd2:	e327      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	699b      	ldr	r3, [r3, #24]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d032      	beq.n	8001042 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000fdc:	4b43      	ldr	r3, [pc, #268]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4a42      	ldr	r2, [pc, #264]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8000fe2:	f043 0301 	orr.w	r3, r3, #1
 8000fe6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000fe8:	f7ff fdf2 	bl	8000bd0 <HAL_GetTick>
 8000fec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000fee:	e008      	b.n	8001002 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ff0:	f7ff fdee 	bl	8000bd0 <HAL_GetTick>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	693b      	ldr	r3, [r7, #16]
 8000ff8:	1ad3      	subs	r3, r2, r3
 8000ffa:	2b02      	cmp	r3, #2
 8000ffc:	d901      	bls.n	8001002 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000ffe:	2303      	movs	r3, #3
 8001000:	e310      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001002:	4b3a      	ldr	r3, [pc, #232]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f003 0302 	and.w	r3, r3, #2
 800100a:	2b00      	cmp	r3, #0
 800100c:	d0f0      	beq.n	8000ff0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800100e:	4b37      	ldr	r3, [pc, #220]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a36      	ldr	r2, [pc, #216]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8001014:	f043 0308 	orr.w	r3, r3, #8
 8001018:	6013      	str	r3, [r2, #0]
 800101a:	4b34      	ldr	r3, [pc, #208]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6a1b      	ldr	r3, [r3, #32]
 8001026:	4931      	ldr	r1, [pc, #196]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8001028:	4313      	orrs	r3, r2
 800102a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800102c:	4b2f      	ldr	r3, [pc, #188]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	69db      	ldr	r3, [r3, #28]
 8001038:	021b      	lsls	r3, r3, #8
 800103a:	492c      	ldr	r1, [pc, #176]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 800103c:	4313      	orrs	r3, r2
 800103e:	604b      	str	r3, [r1, #4]
 8001040:	e01a      	b.n	8001078 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001042:	4b2a      	ldr	r3, [pc, #168]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a29      	ldr	r2, [pc, #164]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8001048:	f023 0301 	bic.w	r3, r3, #1
 800104c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800104e:	f7ff fdbf 	bl	8000bd0 <HAL_GetTick>
 8001052:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001054:	e008      	b.n	8001068 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001056:	f7ff fdbb 	bl	8000bd0 <HAL_GetTick>
 800105a:	4602      	mov	r2, r0
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	2b02      	cmp	r3, #2
 8001062:	d901      	bls.n	8001068 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8001064:	2303      	movs	r3, #3
 8001066:	e2dd      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001068:	4b20      	ldr	r3, [pc, #128]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f003 0302 	and.w	r3, r3, #2
 8001070:	2b00      	cmp	r3, #0
 8001072:	d1f0      	bne.n	8001056 <HAL_RCC_OscConfig+0x1da>
 8001074:	e000      	b.n	8001078 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001076:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 0301 	and.w	r3, r3, #1
 8001080:	2b00      	cmp	r3, #0
 8001082:	d074      	beq.n	800116e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001084:	69bb      	ldr	r3, [r7, #24]
 8001086:	2b08      	cmp	r3, #8
 8001088:	d005      	beq.n	8001096 <HAL_RCC_OscConfig+0x21a>
 800108a:	69bb      	ldr	r3, [r7, #24]
 800108c:	2b0c      	cmp	r3, #12
 800108e:	d10e      	bne.n	80010ae <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	2b03      	cmp	r3, #3
 8001094:	d10b      	bne.n	80010ae <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001096:	4b15      	ldr	r3, [pc, #84]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d064      	beq.n	800116c <HAL_RCC_OscConfig+0x2f0>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d160      	bne.n	800116c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e2ba      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010b6:	d106      	bne.n	80010c6 <HAL_RCC_OscConfig+0x24a>
 80010b8:	4b0c      	ldr	r3, [pc, #48]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a0b      	ldr	r2, [pc, #44]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 80010be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010c2:	6013      	str	r3, [r2, #0]
 80010c4:	e026      	b.n	8001114 <HAL_RCC_OscConfig+0x298>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010ce:	d115      	bne.n	80010fc <HAL_RCC_OscConfig+0x280>
 80010d0:	4b06      	ldr	r3, [pc, #24]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4a05      	ldr	r2, [pc, #20]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 80010d6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010da:	6013      	str	r3, [r2, #0]
 80010dc:	4b03      	ldr	r3, [pc, #12]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a02      	ldr	r2, [pc, #8]	@ (80010ec <HAL_RCC_OscConfig+0x270>)
 80010e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010e6:	6013      	str	r3, [r2, #0]
 80010e8:	e014      	b.n	8001114 <HAL_RCC_OscConfig+0x298>
 80010ea:	bf00      	nop
 80010ec:	40021000 	.word	0x40021000
 80010f0:	08002f98 	.word	0x08002f98
 80010f4:	20000008 	.word	0x20000008
 80010f8:	2000000c 	.word	0x2000000c
 80010fc:	4ba0      	ldr	r3, [pc, #640]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a9f      	ldr	r2, [pc, #636]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 8001102:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001106:	6013      	str	r3, [r2, #0]
 8001108:	4b9d      	ldr	r3, [pc, #628]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a9c      	ldr	r2, [pc, #624]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 800110e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001112:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d013      	beq.n	8001144 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800111c:	f7ff fd58 	bl	8000bd0 <HAL_GetTick>
 8001120:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001122:	e008      	b.n	8001136 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001124:	f7ff fd54 	bl	8000bd0 <HAL_GetTick>
 8001128:	4602      	mov	r2, r0
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	1ad3      	subs	r3, r2, r3
 800112e:	2b64      	cmp	r3, #100	@ 0x64
 8001130:	d901      	bls.n	8001136 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001132:	2303      	movs	r3, #3
 8001134:	e276      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001136:	4b92      	ldr	r3, [pc, #584]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800113e:	2b00      	cmp	r3, #0
 8001140:	d0f0      	beq.n	8001124 <HAL_RCC_OscConfig+0x2a8>
 8001142:	e014      	b.n	800116e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001144:	f7ff fd44 	bl	8000bd0 <HAL_GetTick>
 8001148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800114a:	e008      	b.n	800115e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800114c:	f7ff fd40 	bl	8000bd0 <HAL_GetTick>
 8001150:	4602      	mov	r2, r0
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	2b64      	cmp	r3, #100	@ 0x64
 8001158:	d901      	bls.n	800115e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800115a:	2303      	movs	r3, #3
 800115c:	e262      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800115e:	4b88      	ldr	r3, [pc, #544]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d1f0      	bne.n	800114c <HAL_RCC_OscConfig+0x2d0>
 800116a:	e000      	b.n	800116e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800116c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	2b00      	cmp	r3, #0
 8001178:	d060      	beq.n	800123c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800117a:	69bb      	ldr	r3, [r7, #24]
 800117c:	2b04      	cmp	r3, #4
 800117e:	d005      	beq.n	800118c <HAL_RCC_OscConfig+0x310>
 8001180:	69bb      	ldr	r3, [r7, #24]
 8001182:	2b0c      	cmp	r3, #12
 8001184:	d119      	bne.n	80011ba <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	2b02      	cmp	r3, #2
 800118a:	d116      	bne.n	80011ba <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800118c:	4b7c      	ldr	r3, [pc, #496]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001194:	2b00      	cmp	r3, #0
 8001196:	d005      	beq.n	80011a4 <HAL_RCC_OscConfig+0x328>
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d101      	bne.n	80011a4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80011a0:	2301      	movs	r3, #1
 80011a2:	e23f      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011a4:	4b76      	ldr	r3, [pc, #472]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	691b      	ldr	r3, [r3, #16]
 80011b0:	061b      	lsls	r3, r3, #24
 80011b2:	4973      	ldr	r1, [pc, #460]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 80011b4:	4313      	orrs	r3, r2
 80011b6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011b8:	e040      	b.n	800123c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	68db      	ldr	r3, [r3, #12]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d023      	beq.n	800120a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80011c2:	4b6f      	ldr	r3, [pc, #444]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	4a6e      	ldr	r2, [pc, #440]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 80011c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011ce:	f7ff fcff 	bl	8000bd0 <HAL_GetTick>
 80011d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011d4:	e008      	b.n	80011e8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011d6:	f7ff fcfb 	bl	8000bd0 <HAL_GetTick>
 80011da:	4602      	mov	r2, r0
 80011dc:	693b      	ldr	r3, [r7, #16]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d901      	bls.n	80011e8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80011e4:	2303      	movs	r3, #3
 80011e6:	e21d      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80011e8:	4b65      	ldr	r3, [pc, #404]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d0f0      	beq.n	80011d6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011f4:	4b62      	ldr	r3, [pc, #392]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	691b      	ldr	r3, [r3, #16]
 8001200:	061b      	lsls	r3, r3, #24
 8001202:	495f      	ldr	r1, [pc, #380]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 8001204:	4313      	orrs	r3, r2
 8001206:	604b      	str	r3, [r1, #4]
 8001208:	e018      	b.n	800123c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800120a:	4b5d      	ldr	r3, [pc, #372]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a5c      	ldr	r2, [pc, #368]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 8001210:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001214:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001216:	f7ff fcdb 	bl	8000bd0 <HAL_GetTick>
 800121a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800121c:	e008      	b.n	8001230 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800121e:	f7ff fcd7 	bl	8000bd0 <HAL_GetTick>
 8001222:	4602      	mov	r2, r0
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	2b02      	cmp	r3, #2
 800122a:	d901      	bls.n	8001230 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800122c:	2303      	movs	r3, #3
 800122e:	e1f9      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001230:	4b53      	ldr	r3, [pc, #332]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001238:	2b00      	cmp	r3, #0
 800123a:	d1f0      	bne.n	800121e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f003 0308 	and.w	r3, r3, #8
 8001244:	2b00      	cmp	r3, #0
 8001246:	d03c      	beq.n	80012c2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	695b      	ldr	r3, [r3, #20]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d01c      	beq.n	800128a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001250:	4b4b      	ldr	r3, [pc, #300]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 8001252:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001256:	4a4a      	ldr	r2, [pc, #296]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 8001258:	f043 0301 	orr.w	r3, r3, #1
 800125c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001260:	f7ff fcb6 	bl	8000bd0 <HAL_GetTick>
 8001264:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001266:	e008      	b.n	800127a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001268:	f7ff fcb2 	bl	8000bd0 <HAL_GetTick>
 800126c:	4602      	mov	r2, r0
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	2b02      	cmp	r3, #2
 8001274:	d901      	bls.n	800127a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8001276:	2303      	movs	r3, #3
 8001278:	e1d4      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800127a:	4b41      	ldr	r3, [pc, #260]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 800127c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001280:	f003 0302 	and.w	r3, r3, #2
 8001284:	2b00      	cmp	r3, #0
 8001286:	d0ef      	beq.n	8001268 <HAL_RCC_OscConfig+0x3ec>
 8001288:	e01b      	b.n	80012c2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800128a:	4b3d      	ldr	r3, [pc, #244]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 800128c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001290:	4a3b      	ldr	r2, [pc, #236]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 8001292:	f023 0301 	bic.w	r3, r3, #1
 8001296:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800129a:	f7ff fc99 	bl	8000bd0 <HAL_GetTick>
 800129e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012a0:	e008      	b.n	80012b4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012a2:	f7ff fc95 	bl	8000bd0 <HAL_GetTick>
 80012a6:	4602      	mov	r2, r0
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d901      	bls.n	80012b4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80012b0:	2303      	movs	r3, #3
 80012b2:	e1b7      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012b4:	4b32      	ldr	r3, [pc, #200]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 80012b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80012ba:	f003 0302 	and.w	r3, r3, #2
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d1ef      	bne.n	80012a2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0304 	and.w	r3, r3, #4
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	f000 80a6 	beq.w	800141c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80012d0:	2300      	movs	r3, #0
 80012d2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80012d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 80012d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d10d      	bne.n	80012fc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012e0:	4b27      	ldr	r3, [pc, #156]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 80012e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012e4:	4a26      	ldr	r2, [pc, #152]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 80012e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80012ec:	4b24      	ldr	r3, [pc, #144]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 80012ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012f4:	60bb      	str	r3, [r7, #8]
 80012f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012f8:	2301      	movs	r3, #1
 80012fa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80012fc:	4b21      	ldr	r3, [pc, #132]	@ (8001384 <HAL_RCC_OscConfig+0x508>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001304:	2b00      	cmp	r3, #0
 8001306:	d118      	bne.n	800133a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001308:	4b1e      	ldr	r3, [pc, #120]	@ (8001384 <HAL_RCC_OscConfig+0x508>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a1d      	ldr	r2, [pc, #116]	@ (8001384 <HAL_RCC_OscConfig+0x508>)
 800130e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001312:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001314:	f7ff fc5c 	bl	8000bd0 <HAL_GetTick>
 8001318:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800131a:	e008      	b.n	800132e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800131c:	f7ff fc58 	bl	8000bd0 <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2b02      	cmp	r3, #2
 8001328:	d901      	bls.n	800132e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800132a:	2303      	movs	r3, #3
 800132c:	e17a      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800132e:	4b15      	ldr	r3, [pc, #84]	@ (8001384 <HAL_RCC_OscConfig+0x508>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001336:	2b00      	cmp	r3, #0
 8001338:	d0f0      	beq.n	800131c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	2b01      	cmp	r3, #1
 8001340:	d108      	bne.n	8001354 <HAL_RCC_OscConfig+0x4d8>
 8001342:	4b0f      	ldr	r3, [pc, #60]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 8001344:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001348:	4a0d      	ldr	r2, [pc, #52]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 800134a:	f043 0301 	orr.w	r3, r3, #1
 800134e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001352:	e029      	b.n	80013a8 <HAL_RCC_OscConfig+0x52c>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	2b05      	cmp	r3, #5
 800135a:	d115      	bne.n	8001388 <HAL_RCC_OscConfig+0x50c>
 800135c:	4b08      	ldr	r3, [pc, #32]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 800135e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001362:	4a07      	ldr	r2, [pc, #28]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 8001364:	f043 0304 	orr.w	r3, r3, #4
 8001368:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800136c:	4b04      	ldr	r3, [pc, #16]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 800136e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001372:	4a03      	ldr	r2, [pc, #12]	@ (8001380 <HAL_RCC_OscConfig+0x504>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800137c:	e014      	b.n	80013a8 <HAL_RCC_OscConfig+0x52c>
 800137e:	bf00      	nop
 8001380:	40021000 	.word	0x40021000
 8001384:	40007000 	.word	0x40007000
 8001388:	4b9c      	ldr	r3, [pc, #624]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 800138a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800138e:	4a9b      	ldr	r2, [pc, #620]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 8001390:	f023 0301 	bic.w	r3, r3, #1
 8001394:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001398:	4b98      	ldr	r3, [pc, #608]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 800139a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800139e:	4a97      	ldr	r2, [pc, #604]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 80013a0:	f023 0304 	bic.w	r3, r3, #4
 80013a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d016      	beq.n	80013de <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013b0:	f7ff fc0e 	bl	8000bd0 <HAL_GetTick>
 80013b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013b6:	e00a      	b.n	80013ce <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013b8:	f7ff fc0a 	bl	8000bd0 <HAL_GetTick>
 80013bc:	4602      	mov	r2, r0
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	1ad3      	subs	r3, r2, r3
 80013c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d901      	bls.n	80013ce <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80013ca:	2303      	movs	r3, #3
 80013cc:	e12a      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80013ce:	4b8b      	ldr	r3, [pc, #556]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 80013d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013d4:	f003 0302 	and.w	r3, r3, #2
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d0ed      	beq.n	80013b8 <HAL_RCC_OscConfig+0x53c>
 80013dc:	e015      	b.n	800140a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013de:	f7ff fbf7 	bl	8000bd0 <HAL_GetTick>
 80013e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013e4:	e00a      	b.n	80013fc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013e6:	f7ff fbf3 	bl	8000bd0 <HAL_GetTick>
 80013ea:	4602      	mov	r2, r0
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d901      	bls.n	80013fc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80013f8:	2303      	movs	r3, #3
 80013fa:	e113      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013fc:	4b7f      	ldr	r3, [pc, #508]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 80013fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001402:	f003 0302 	and.w	r3, r3, #2
 8001406:	2b00      	cmp	r3, #0
 8001408:	d1ed      	bne.n	80013e6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800140a:	7ffb      	ldrb	r3, [r7, #31]
 800140c:	2b01      	cmp	r3, #1
 800140e:	d105      	bne.n	800141c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001410:	4b7a      	ldr	r3, [pc, #488]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 8001412:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001414:	4a79      	ldr	r2, [pc, #484]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 8001416:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800141a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001420:	2b00      	cmp	r3, #0
 8001422:	f000 80fe 	beq.w	8001622 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800142a:	2b02      	cmp	r3, #2
 800142c:	f040 80d0 	bne.w	80015d0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001430:	4b72      	ldr	r3, [pc, #456]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	f003 0203 	and.w	r2, r3, #3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001440:	429a      	cmp	r2, r3
 8001442:	d130      	bne.n	80014a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800144e:	3b01      	subs	r3, #1
 8001450:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001452:	429a      	cmp	r2, r3
 8001454:	d127      	bne.n	80014a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001460:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001462:	429a      	cmp	r2, r3
 8001464:	d11f      	bne.n	80014a6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001470:	2a07      	cmp	r2, #7
 8001472:	bf14      	ite	ne
 8001474:	2201      	movne	r2, #1
 8001476:	2200      	moveq	r2, #0
 8001478:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800147a:	4293      	cmp	r3, r2
 800147c:	d113      	bne.n	80014a6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001488:	085b      	lsrs	r3, r3, #1
 800148a:	3b01      	subs	r3, #1
 800148c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800148e:	429a      	cmp	r2, r3
 8001490:	d109      	bne.n	80014a6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149c:	085b      	lsrs	r3, r3, #1
 800149e:	3b01      	subs	r3, #1
 80014a0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80014a2:	429a      	cmp	r2, r3
 80014a4:	d06e      	beq.n	8001584 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80014a6:	69bb      	ldr	r3, [r7, #24]
 80014a8:	2b0c      	cmp	r3, #12
 80014aa:	d069      	beq.n	8001580 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80014ac:	4b53      	ldr	r3, [pc, #332]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d105      	bne.n	80014c4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80014b8:	4b50      	ldr	r3, [pc, #320]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e0ad      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80014c8:	4b4c      	ldr	r3, [pc, #304]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a4b      	ldr	r2, [pc, #300]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 80014ce:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80014d2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80014d4:	f7ff fb7c 	bl	8000bd0 <HAL_GetTick>
 80014d8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014da:	e008      	b.n	80014ee <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014dc:	f7ff fb78 	bl	8000bd0 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	693b      	ldr	r3, [r7, #16]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e09a      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80014ee:	4b43      	ldr	r3, [pc, #268]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d1f0      	bne.n	80014dc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014fa:	4b40      	ldr	r3, [pc, #256]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 80014fc:	68da      	ldr	r2, [r3, #12]
 80014fe:	4b40      	ldr	r3, [pc, #256]	@ (8001600 <HAL_RCC_OscConfig+0x784>)
 8001500:	4013      	ands	r3, r2
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800150a:	3a01      	subs	r2, #1
 800150c:	0112      	lsls	r2, r2, #4
 800150e:	4311      	orrs	r1, r2
 8001510:	687a      	ldr	r2, [r7, #4]
 8001512:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001514:	0212      	lsls	r2, r2, #8
 8001516:	4311      	orrs	r1, r2
 8001518:	687a      	ldr	r2, [r7, #4]
 800151a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800151c:	0852      	lsrs	r2, r2, #1
 800151e:	3a01      	subs	r2, #1
 8001520:	0552      	lsls	r2, r2, #21
 8001522:	4311      	orrs	r1, r2
 8001524:	687a      	ldr	r2, [r7, #4]
 8001526:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001528:	0852      	lsrs	r2, r2, #1
 800152a:	3a01      	subs	r2, #1
 800152c:	0652      	lsls	r2, r2, #25
 800152e:	4311      	orrs	r1, r2
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001534:	0912      	lsrs	r2, r2, #4
 8001536:	0452      	lsls	r2, r2, #17
 8001538:	430a      	orrs	r2, r1
 800153a:	4930      	ldr	r1, [pc, #192]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 800153c:	4313      	orrs	r3, r2
 800153e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001540:	4b2e      	ldr	r3, [pc, #184]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	4a2d      	ldr	r2, [pc, #180]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 8001546:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800154a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800154c:	4b2b      	ldr	r3, [pc, #172]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	4a2a      	ldr	r2, [pc, #168]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 8001552:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001556:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001558:	f7ff fb3a 	bl	8000bd0 <HAL_GetTick>
 800155c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800155e:	e008      	b.n	8001572 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001560:	f7ff fb36 	bl	8000bd0 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	2b02      	cmp	r3, #2
 800156c:	d901      	bls.n	8001572 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e058      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001572:	4b22      	ldr	r3, [pc, #136]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d0f0      	beq.n	8001560 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800157e:	e050      	b.n	8001622 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e04f      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001584:	4b1d      	ldr	r3, [pc, #116]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d148      	bne.n	8001622 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001590:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a19      	ldr	r2, [pc, #100]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 8001596:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800159a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800159c:	4b17      	ldr	r3, [pc, #92]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	4a16      	ldr	r2, [pc, #88]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 80015a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80015a6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80015a8:	f7ff fb12 	bl	8000bd0 <HAL_GetTick>
 80015ac:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015ae:	e008      	b.n	80015c2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015b0:	f7ff fb0e 	bl	8000bd0 <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d901      	bls.n	80015c2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e030      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80015c2:	4b0e      	ldr	r3, [pc, #56]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d0f0      	beq.n	80015b0 <HAL_RCC_OscConfig+0x734>
 80015ce:	e028      	b.n	8001622 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	2b0c      	cmp	r3, #12
 80015d4:	d023      	beq.n	800161e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015d6:	4b09      	ldr	r3, [pc, #36]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a08      	ldr	r2, [pc, #32]	@ (80015fc <HAL_RCC_OscConfig+0x780>)
 80015dc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80015e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e2:	f7ff faf5 	bl	8000bd0 <HAL_GetTick>
 80015e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015e8:	e00c      	b.n	8001604 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015ea:	f7ff faf1 	bl	8000bd0 <HAL_GetTick>
 80015ee:	4602      	mov	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d905      	bls.n	8001604 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e013      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
 80015fc:	40021000 	.word	0x40021000
 8001600:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001604:	4b09      	ldr	r3, [pc, #36]	@ (800162c <HAL_RCC_OscConfig+0x7b0>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800160c:	2b00      	cmp	r3, #0
 800160e:	d1ec      	bne.n	80015ea <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001610:	4b06      	ldr	r3, [pc, #24]	@ (800162c <HAL_RCC_OscConfig+0x7b0>)
 8001612:	68da      	ldr	r2, [r3, #12]
 8001614:	4905      	ldr	r1, [pc, #20]	@ (800162c <HAL_RCC_OscConfig+0x7b0>)
 8001616:	4b06      	ldr	r3, [pc, #24]	@ (8001630 <HAL_RCC_OscConfig+0x7b4>)
 8001618:	4013      	ands	r3, r2
 800161a:	60cb      	str	r3, [r1, #12]
 800161c:	e001      	b.n	8001622 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e000      	b.n	8001624 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001622:	2300      	movs	r3, #0
}
 8001624:	4618      	mov	r0, r3
 8001626:	3720      	adds	r7, #32
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40021000 	.word	0x40021000
 8001630:	feeefffc 	.word	0xfeeefffc

08001634 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d101      	bne.n	8001648 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e0e7      	b.n	8001818 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001648:	4b75      	ldr	r3, [pc, #468]	@ (8001820 <HAL_RCC_ClockConfig+0x1ec>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 0307 	and.w	r3, r3, #7
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	429a      	cmp	r2, r3
 8001654:	d910      	bls.n	8001678 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001656:	4b72      	ldr	r3, [pc, #456]	@ (8001820 <HAL_RCC_ClockConfig+0x1ec>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f023 0207 	bic.w	r2, r3, #7
 800165e:	4970      	ldr	r1, [pc, #448]	@ (8001820 <HAL_RCC_ClockConfig+0x1ec>)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	4313      	orrs	r3, r2
 8001664:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001666:	4b6e      	ldr	r3, [pc, #440]	@ (8001820 <HAL_RCC_ClockConfig+0x1ec>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0307 	and.w	r3, r3, #7
 800166e:	683a      	ldr	r2, [r7, #0]
 8001670:	429a      	cmp	r2, r3
 8001672:	d001      	beq.n	8001678 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e0cf      	b.n	8001818 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	2b00      	cmp	r3, #0
 8001682:	d010      	beq.n	80016a6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	689a      	ldr	r2, [r3, #8]
 8001688:	4b66      	ldr	r3, [pc, #408]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 800168a:	689b      	ldr	r3, [r3, #8]
 800168c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001690:	429a      	cmp	r2, r3
 8001692:	d908      	bls.n	80016a6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001694:	4b63      	ldr	r3, [pc, #396]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	4960      	ldr	r1, [pc, #384]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 80016a2:	4313      	orrs	r3, r2
 80016a4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d04c      	beq.n	800174c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	2b03      	cmp	r3, #3
 80016b8:	d107      	bne.n	80016ca <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016ba:	4b5a      	ldr	r3, [pc, #360]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d121      	bne.n	800170a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80016c6:	2301      	movs	r3, #1
 80016c8:	e0a6      	b.n	8001818 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d107      	bne.n	80016e2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016d2:	4b54      	ldr	r3, [pc, #336]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d115      	bne.n	800170a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	e09a      	b.n	8001818 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d107      	bne.n	80016fa <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80016ea:	4b4e      	ldr	r3, [pc, #312]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 0302 	and.w	r3, r3, #2
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d109      	bne.n	800170a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e08e      	b.n	8001818 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80016fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001702:	2b00      	cmp	r3, #0
 8001704:	d101      	bne.n	800170a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e086      	b.n	8001818 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800170a:	4b46      	ldr	r3, [pc, #280]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	f023 0203 	bic.w	r2, r3, #3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	4943      	ldr	r1, [pc, #268]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 8001718:	4313      	orrs	r3, r2
 800171a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800171c:	f7ff fa58 	bl	8000bd0 <HAL_GetTick>
 8001720:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001722:	e00a      	b.n	800173a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001724:	f7ff fa54 	bl	8000bd0 <HAL_GetTick>
 8001728:	4602      	mov	r2, r0
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001732:	4293      	cmp	r3, r2
 8001734:	d901      	bls.n	800173a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001736:	2303      	movs	r3, #3
 8001738:	e06e      	b.n	8001818 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800173a:	4b3a      	ldr	r3, [pc, #232]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 800173c:	689b      	ldr	r3, [r3, #8]
 800173e:	f003 020c 	and.w	r2, r3, #12
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	009b      	lsls	r3, r3, #2
 8001748:	429a      	cmp	r2, r3
 800174a:	d1eb      	bne.n	8001724 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0302 	and.w	r3, r3, #2
 8001754:	2b00      	cmp	r3, #0
 8001756:	d010      	beq.n	800177a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	689a      	ldr	r2, [r3, #8]
 800175c:	4b31      	ldr	r3, [pc, #196]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001764:	429a      	cmp	r2, r3
 8001766:	d208      	bcs.n	800177a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001768:	4b2e      	ldr	r3, [pc, #184]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	492b      	ldr	r1, [pc, #172]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 8001776:	4313      	orrs	r3, r2
 8001778:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800177a:	4b29      	ldr	r3, [pc, #164]	@ (8001820 <HAL_RCC_ClockConfig+0x1ec>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 0307 	and.w	r3, r3, #7
 8001782:	683a      	ldr	r2, [r7, #0]
 8001784:	429a      	cmp	r2, r3
 8001786:	d210      	bcs.n	80017aa <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001788:	4b25      	ldr	r3, [pc, #148]	@ (8001820 <HAL_RCC_ClockConfig+0x1ec>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f023 0207 	bic.w	r2, r3, #7
 8001790:	4923      	ldr	r1, [pc, #140]	@ (8001820 <HAL_RCC_ClockConfig+0x1ec>)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	4313      	orrs	r3, r2
 8001796:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001798:	4b21      	ldr	r3, [pc, #132]	@ (8001820 <HAL_RCC_ClockConfig+0x1ec>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f003 0307 	and.w	r3, r3, #7
 80017a0:	683a      	ldr	r2, [r7, #0]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	d001      	beq.n	80017aa <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e036      	b.n	8001818 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0304 	and.w	r3, r3, #4
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d008      	beq.n	80017c8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	68db      	ldr	r3, [r3, #12]
 80017c2:	4918      	ldr	r1, [pc, #96]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 80017c4:	4313      	orrs	r3, r2
 80017c6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0308 	and.w	r3, r3, #8
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d009      	beq.n	80017e8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017d4:	4b13      	ldr	r3, [pc, #76]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	00db      	lsls	r3, r3, #3
 80017e2:	4910      	ldr	r1, [pc, #64]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 80017e4:	4313      	orrs	r3, r2
 80017e6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80017e8:	f000 f824 	bl	8001834 <HAL_RCC_GetSysClockFreq>
 80017ec:	4602      	mov	r2, r0
 80017ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001824 <HAL_RCC_ClockConfig+0x1f0>)
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	091b      	lsrs	r3, r3, #4
 80017f4:	f003 030f 	and.w	r3, r3, #15
 80017f8:	490b      	ldr	r1, [pc, #44]	@ (8001828 <HAL_RCC_ClockConfig+0x1f4>)
 80017fa:	5ccb      	ldrb	r3, [r1, r3]
 80017fc:	f003 031f 	and.w	r3, r3, #31
 8001800:	fa22 f303 	lsr.w	r3, r2, r3
 8001804:	4a09      	ldr	r2, [pc, #36]	@ (800182c <HAL_RCC_ClockConfig+0x1f8>)
 8001806:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001808:	4b09      	ldr	r3, [pc, #36]	@ (8001830 <HAL_RCC_ClockConfig+0x1fc>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff f98f 	bl	8000b30 <HAL_InitTick>
 8001812:	4603      	mov	r3, r0
 8001814:	72fb      	strb	r3, [r7, #11]

  return status;
 8001816:	7afb      	ldrb	r3, [r7, #11]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3710      	adds	r7, #16
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	40022000 	.word	0x40022000
 8001824:	40021000 	.word	0x40021000
 8001828:	08002f98 	.word	0x08002f98
 800182c:	20000008 	.word	0x20000008
 8001830:	2000000c 	.word	0x2000000c

08001834 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001834:	b480      	push	{r7}
 8001836:	b089      	sub	sp, #36	@ 0x24
 8001838:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800183a:	2300      	movs	r3, #0
 800183c:	61fb      	str	r3, [r7, #28]
 800183e:	2300      	movs	r3, #0
 8001840:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001842:	4b3e      	ldr	r3, [pc, #248]	@ (800193c <HAL_RCC_GetSysClockFreq+0x108>)
 8001844:	689b      	ldr	r3, [r3, #8]
 8001846:	f003 030c 	and.w	r3, r3, #12
 800184a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800184c:	4b3b      	ldr	r3, [pc, #236]	@ (800193c <HAL_RCC_GetSysClockFreq+0x108>)
 800184e:	68db      	ldr	r3, [r3, #12]
 8001850:	f003 0303 	and.w	r3, r3, #3
 8001854:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d005      	beq.n	8001868 <HAL_RCC_GetSysClockFreq+0x34>
 800185c:	693b      	ldr	r3, [r7, #16]
 800185e:	2b0c      	cmp	r3, #12
 8001860:	d121      	bne.n	80018a6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d11e      	bne.n	80018a6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001868:	4b34      	ldr	r3, [pc, #208]	@ (800193c <HAL_RCC_GetSysClockFreq+0x108>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0308 	and.w	r3, r3, #8
 8001870:	2b00      	cmp	r3, #0
 8001872:	d107      	bne.n	8001884 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001874:	4b31      	ldr	r3, [pc, #196]	@ (800193c <HAL_RCC_GetSysClockFreq+0x108>)
 8001876:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800187a:	0a1b      	lsrs	r3, r3, #8
 800187c:	f003 030f 	and.w	r3, r3, #15
 8001880:	61fb      	str	r3, [r7, #28]
 8001882:	e005      	b.n	8001890 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001884:	4b2d      	ldr	r3, [pc, #180]	@ (800193c <HAL_RCC_GetSysClockFreq+0x108>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	091b      	lsrs	r3, r3, #4
 800188a:	f003 030f 	and.w	r3, r3, #15
 800188e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001890:	4a2b      	ldr	r2, [pc, #172]	@ (8001940 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001898:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d10d      	bne.n	80018bc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80018a0:	69fb      	ldr	r3, [r7, #28]
 80018a2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80018a4:	e00a      	b.n	80018bc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	2b04      	cmp	r3, #4
 80018aa:	d102      	bne.n	80018b2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80018ac:	4b25      	ldr	r3, [pc, #148]	@ (8001944 <HAL_RCC_GetSysClockFreq+0x110>)
 80018ae:	61bb      	str	r3, [r7, #24]
 80018b0:	e004      	b.n	80018bc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	2b08      	cmp	r3, #8
 80018b6:	d101      	bne.n	80018bc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80018b8:	4b23      	ldr	r3, [pc, #140]	@ (8001948 <HAL_RCC_GetSysClockFreq+0x114>)
 80018ba:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	2b0c      	cmp	r3, #12
 80018c0:	d134      	bne.n	800192c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80018c2:	4b1e      	ldr	r3, [pc, #120]	@ (800193c <HAL_RCC_GetSysClockFreq+0x108>)
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	f003 0303 	and.w	r3, r3, #3
 80018ca:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80018cc:	68bb      	ldr	r3, [r7, #8]
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d003      	beq.n	80018da <HAL_RCC_GetSysClockFreq+0xa6>
 80018d2:	68bb      	ldr	r3, [r7, #8]
 80018d4:	2b03      	cmp	r3, #3
 80018d6:	d003      	beq.n	80018e0 <HAL_RCC_GetSysClockFreq+0xac>
 80018d8:	e005      	b.n	80018e6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80018da:	4b1a      	ldr	r3, [pc, #104]	@ (8001944 <HAL_RCC_GetSysClockFreq+0x110>)
 80018dc:	617b      	str	r3, [r7, #20]
      break;
 80018de:	e005      	b.n	80018ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80018e0:	4b19      	ldr	r3, [pc, #100]	@ (8001948 <HAL_RCC_GetSysClockFreq+0x114>)
 80018e2:	617b      	str	r3, [r7, #20]
      break;
 80018e4:	e002      	b.n	80018ec <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	617b      	str	r3, [r7, #20]
      break;
 80018ea:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80018ec:	4b13      	ldr	r3, [pc, #76]	@ (800193c <HAL_RCC_GetSysClockFreq+0x108>)
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	091b      	lsrs	r3, r3, #4
 80018f2:	f003 0307 	and.w	r3, r3, #7
 80018f6:	3301      	adds	r3, #1
 80018f8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80018fa:	4b10      	ldr	r3, [pc, #64]	@ (800193c <HAL_RCC_GetSysClockFreq+0x108>)
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	0a1b      	lsrs	r3, r3, #8
 8001900:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001904:	697a      	ldr	r2, [r7, #20]
 8001906:	fb03 f202 	mul.w	r2, r3, r2
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001910:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001912:	4b0a      	ldr	r3, [pc, #40]	@ (800193c <HAL_RCC_GetSysClockFreq+0x108>)
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	0e5b      	lsrs	r3, r3, #25
 8001918:	f003 0303 	and.w	r3, r3, #3
 800191c:	3301      	adds	r3, #1
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001922:	697a      	ldr	r2, [r7, #20]
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	fbb2 f3f3 	udiv	r3, r2, r3
 800192a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800192c:	69bb      	ldr	r3, [r7, #24]
}
 800192e:	4618      	mov	r0, r3
 8001930:	3724      	adds	r7, #36	@ 0x24
 8001932:	46bd      	mov	sp, r7
 8001934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	40021000 	.word	0x40021000
 8001940:	08002fa8 	.word	0x08002fa8
 8001944:	00f42400 	.word	0x00f42400
 8001948:	007a1200 	.word	0x007a1200

0800194c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001954:	2300      	movs	r3, #0
 8001956:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001958:	4b2a      	ldr	r3, [pc, #168]	@ (8001a04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800195a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800195c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001960:	2b00      	cmp	r3, #0
 8001962:	d003      	beq.n	800196c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001964:	f7ff fa26 	bl	8000db4 <HAL_PWREx_GetVoltageRange>
 8001968:	6178      	str	r0, [r7, #20]
 800196a:	e014      	b.n	8001996 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800196c:	4b25      	ldr	r3, [pc, #148]	@ (8001a04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800196e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001970:	4a24      	ldr	r2, [pc, #144]	@ (8001a04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001972:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001976:	6593      	str	r3, [r2, #88]	@ 0x58
 8001978:	4b22      	ldr	r3, [pc, #136]	@ (8001a04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800197a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800197c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001984:	f7ff fa16 	bl	8000db4 <HAL_PWREx_GetVoltageRange>
 8001988:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800198a:	4b1e      	ldr	r3, [pc, #120]	@ (8001a04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800198c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800198e:	4a1d      	ldr	r2, [pc, #116]	@ (8001a04 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001990:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001994:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800199c:	d10b      	bne.n	80019b6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2b80      	cmp	r3, #128	@ 0x80
 80019a2:	d919      	bls.n	80019d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2ba0      	cmp	r3, #160	@ 0xa0
 80019a8:	d902      	bls.n	80019b0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80019aa:	2302      	movs	r3, #2
 80019ac:	613b      	str	r3, [r7, #16]
 80019ae:	e013      	b.n	80019d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80019b0:	2301      	movs	r3, #1
 80019b2:	613b      	str	r3, [r7, #16]
 80019b4:	e010      	b.n	80019d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2b80      	cmp	r3, #128	@ 0x80
 80019ba:	d902      	bls.n	80019c2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80019bc:	2303      	movs	r3, #3
 80019be:	613b      	str	r3, [r7, #16]
 80019c0:	e00a      	b.n	80019d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2b80      	cmp	r3, #128	@ 0x80
 80019c6:	d102      	bne.n	80019ce <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80019c8:	2302      	movs	r3, #2
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	e004      	b.n	80019d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2b70      	cmp	r3, #112	@ 0x70
 80019d2:	d101      	bne.n	80019d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80019d4:	2301      	movs	r3, #1
 80019d6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80019d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001a08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f023 0207 	bic.w	r2, r3, #7
 80019e0:	4909      	ldr	r1, [pc, #36]	@ (8001a08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	4313      	orrs	r3, r2
 80019e6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80019e8:	4b07      	ldr	r3, [pc, #28]	@ (8001a08 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f003 0307 	and.w	r3, r3, #7
 80019f0:	693a      	ldr	r2, [r7, #16]
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d001      	beq.n	80019fa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e000      	b.n	80019fc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80019fa:	2300      	movs	r3, #0
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3718      	adds	r7, #24
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40021000 	.word	0x40021000
 8001a08:	40022000 	.word	0x40022000

08001a0c <arm_max_q15>:
 8001a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a10:	f101 38ff 	add.w	r8, r1, #4294967295	@ 0xffffffff
 8001a14:	b083      	sub	sp, #12
 8001a16:	ea5f 0b98 	movs.w	fp, r8, lsr #2
 8001a1a:	9301      	str	r3, [sp, #4]
 8001a1c:	f100 0a02 	add.w	sl, r0, #2
 8001a20:	8807      	ldrh	r7, [r0, #0]
 8001a22:	d054      	beq.n	8001ace <arm_max_q15+0xc2>
 8001a24:	300a      	adds	r0, #10
 8001a26:	46d9      	mov	r9, fp
 8001a28:	f04f 0c04 	mov.w	ip, #4
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	463c      	mov	r4, r7
 8001a30:	f930 7c08 	ldrsh.w	r7, [r0, #-8]
 8001a34:	f930 ec06 	ldrsh.w	lr, [r0, #-6]
 8001a38:	f930 6c02 	ldrsh.w	r6, [r0, #-2]
 8001a3c:	b224      	sxth	r4, r4
 8001a3e:	f1ac 0503 	sub.w	r5, ip, #3
 8001a42:	42a7      	cmp	r7, r4
 8001a44:	bfd8      	it	le
 8001a46:	461d      	movle	r5, r3
 8001a48:	42a7      	cmp	r7, r4
 8001a4a:	bfb8      	it	lt
 8001a4c:	4627      	movlt	r7, r4
 8001a4e:	f1ac 0402 	sub.w	r4, ip, #2
 8001a52:	4577      	cmp	r7, lr
 8001a54:	bfa8      	it	ge
 8001a56:	462c      	movge	r4, r5
 8001a58:	f930 3c04 	ldrsh.w	r3, [r0, #-4]
 8001a5c:	4577      	cmp	r7, lr
 8001a5e:	bfb8      	it	lt
 8001a60:	4677      	movlt	r7, lr
 8001a62:	f10c 35ff 	add.w	r5, ip, #4294967295	@ 0xffffffff
 8001a66:	429f      	cmp	r7, r3
 8001a68:	bfa8      	it	ge
 8001a6a:	4625      	movge	r5, r4
 8001a6c:	429f      	cmp	r7, r3
 8001a6e:	bfb8      	it	lt
 8001a70:	461f      	movlt	r7, r3
 8001a72:	42b7      	cmp	r7, r6
 8001a74:	463c      	mov	r4, r7
 8001a76:	bfb8      	it	lt
 8001a78:	4634      	movlt	r4, r6
 8001a7a:	42b7      	cmp	r7, r6
 8001a7c:	bfac      	ite	ge
 8001a7e:	462b      	movge	r3, r5
 8001a80:	4663      	movlt	r3, ip
 8001a82:	f1b9 0901 	subs.w	r9, r9, #1
 8001a86:	b2a4      	uxth	r4, r4
 8001a88:	f10c 0c04 	add.w	ip, ip, #4
 8001a8c:	f100 0008 	add.w	r0, r0, #8
 8001a90:	d1ce      	bne.n	8001a30 <arm_max_q15+0x24>
 8001a92:	4627      	mov	r7, r4
 8001a94:	eb0a 0acb 	add.w	sl, sl, fp, lsl #3
 8001a98:	f018 0803 	ands.w	r8, r8, #3
 8001a9c:	d019      	beq.n	8001ad2 <arm_max_q15+0xc6>
 8001a9e:	ebc8 0801 	rsb	r8, r8, r1
 8001aa2:	f93a 4b02 	ldrsh.w	r4, [sl], #2
 8001aa6:	b23f      	sxth	r7, r7
 8001aa8:	42a7      	cmp	r7, r4
 8001aaa:	4638      	mov	r0, r7
 8001aac:	bfb8      	it	lt
 8001aae:	4620      	movlt	r0, r4
 8001ab0:	42bc      	cmp	r4, r7
 8001ab2:	bfc8      	it	gt
 8001ab4:	4643      	movgt	r3, r8
 8001ab6:	f108 0801 	add.w	r8, r8, #1
 8001aba:	b280      	uxth	r0, r0
 8001abc:	4588      	cmp	r8, r1
 8001abe:	b287      	uxth	r7, r0
 8001ac0:	d1ef      	bne.n	8001aa2 <arm_max_q15+0x96>
 8001ac2:	8010      	strh	r0, [r2, #0]
 8001ac4:	9a01      	ldr	r2, [sp, #4]
 8001ac6:	6013      	str	r3, [r2, #0]
 8001ac8:	b003      	add	sp, #12
 8001aca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ace:	465b      	mov	r3, fp
 8001ad0:	e7e2      	b.n	8001a98 <arm_max_q15+0x8c>
 8001ad2:	4638      	mov	r0, r7
 8001ad4:	e7f5      	b.n	8001ac2 <arm_max_q15+0xb6>
 8001ad6:	bf00      	nop

08001ad8 <arm_split_rfft_q15>:
 8001ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001adc:	b083      	sub	sp, #12
 8001ade:	f101 4480 	add.w	r4, r1, #1073741824	@ 0x40000000
 8001ae2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8001ae4:	9001      	str	r0, [sp, #4]
 8001ae6:	3c01      	subs	r4, #1
 8001ae8:	ea4f 0a85 	mov.w	sl, r5, lsl #2
 8001aec:	00a0      	lsls	r0, r4, #2
 8001aee:	ea4f 0ec1 	mov.w	lr, r1, lsl #3
 8001af2:	3901      	subs	r1, #1
 8001af4:	9000      	str	r0, [sp, #0]
 8001af6:	4452      	add	r2, sl
 8001af8:	4453      	add	r3, sl
 8001afa:	d02f      	beq.n	8001b5c <arm_split_rfft_q15+0x84>
 8001afc:	f100 0904 	add.w	r9, r0, #4
 8001b00:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8001b02:	9c01      	ldr	r4, [sp, #4]
 8001b04:	f1ae 0e08 	sub.w	lr, lr, #8
 8001b08:	4486      	add	lr, r0
 8001b0a:	980c      	ldr	r0, [sp, #48]	@ 0x30
 8001b0c:	44a1      	add	r9, r4
 8001b0e:	f100 0808 	add.w	r8, r0, #8
 8001b12:	46a3      	mov	fp, r4
 8001b14:	f04f 0c00 	mov.w	ip, #0
 8001b18:	f85b 4f04 	ldr.w	r4, [fp, #4]!
 8001b1c:	f852 000c 	ldr.w	r0, [r2, ip]
 8001b20:	fb44 f500 	smusd	r5, r4, r0
 8001b24:	f859 6d04 	ldr.w	r6, [r9, #-4]!
 8001b28:	f853 700c 	ldr.w	r7, [r3, ip]
 8001b2c:	fb26 5507 	smlad	r5, r6, r7, r5
 8001b30:	fb46 f617 	smusdx	r6, r6, r7
 8001b34:	fb24 6010 	smladx	r0, r4, r0, r6
 8001b38:	1400      	asrs	r0, r0, #16
 8001b3a:	0c2c      	lsrs	r4, r5, #16
 8001b3c:	4246      	negs	r6, r0
 8001b3e:	3901      	subs	r1, #1
 8001b40:	f828 0c02 	strh.w	r0, [r8, #-2]
 8001b44:	f828 4c04 	strh.w	r4, [r8, #-4]
 8001b48:	44d4      	add	ip, sl
 8001b4a:	f8ae 6006 	strh.w	r6, [lr, #6]
 8001b4e:	f8ae 4004 	strh.w	r4, [lr, #4]
 8001b52:	f108 0804 	add.w	r8, r8, #4
 8001b56:	f1ae 0e04 	sub.w	lr, lr, #4
 8001b5a:	d1dd      	bne.n	8001b18 <arm_split_rfft_q15+0x40>
 8001b5c:	9801      	ldr	r0, [sp, #4]
 8001b5e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8001b60:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8001b64:	f9b0 3000 	ldrsh.w	r3, [r0]
 8001b68:	9900      	ldr	r1, [sp, #0]
 8001b6a:	1a9b      	subs	r3, r3, r2
 8001b6c:	4421      	add	r1, r4
 8001b6e:	2200      	movs	r2, #0
 8001b70:	105b      	asrs	r3, r3, #1
 8001b72:	808b      	strh	r3, [r1, #4]
 8001b74:	80ca      	strh	r2, [r1, #6]
 8001b76:	f9b0 1000 	ldrsh.w	r1, [r0]
 8001b7a:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 8001b7e:	8062      	strh	r2, [r4, #2]
 8001b80:	440b      	add	r3, r1
 8001b82:	105b      	asrs	r3, r3, #1
 8001b84:	8023      	strh	r3, [r4, #0]
 8001b86:	b003      	add	sp, #12
 8001b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001b8c <arm_rfft_q15>:
 8001b8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b90:	4617      	mov	r7, r2
 8001b92:	7902      	ldrb	r2, [r0, #4]
 8001b94:	6805      	ldr	r5, [r0, #0]
 8001b96:	6943      	ldr	r3, [r0, #20]
 8001b98:	b085      	sub	sp, #20
 8001b9a:	2a01      	cmp	r2, #1
 8001b9c:	4606      	mov	r6, r0
 8001b9e:	9303      	str	r3, [sp, #12]
 8001ba0:	ea4f 0555 	mov.w	r5, r5, lsr #1
 8001ba4:	4688      	mov	r8, r1
 8001ba6:	d00f      	beq.n	8001bc8 <arm_rfft_q15+0x3c>
 8001ba8:	4618      	mov	r0, r3
 8001baa:	7973      	ldrb	r3, [r6, #5]
 8001bac:	f000 fa6a 	bl	8002084 <arm_cfft_q15>
 8001bb0:	68b4      	ldr	r4, [r6, #8]
 8001bb2:	68f2      	ldr	r2, [r6, #12]
 8001bb4:	6933      	ldr	r3, [r6, #16]
 8001bb6:	9700      	str	r7, [sp, #0]
 8001bb8:	4640      	mov	r0, r8
 8001bba:	4629      	mov	r1, r5
 8001bbc:	9401      	str	r4, [sp, #4]
 8001bbe:	f7ff ff8b 	bl	8001ad8 <arm_split_rfft_q15>
 8001bc2:	b005      	add	sp, #20
 8001bc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001bc8:	f100 0308 	add.w	r3, r0, #8
 8001bcc:	e893 5008 	ldmia.w	r3, {r3, ip, lr}
 8001bd0:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8001bd4:	b31d      	cbz	r5, 8001c1e <arm_rfft_q15+0x92>
 8001bd6:	f109 0904 	add.w	r9, r9, #4
 8001bda:	4489      	add	r9, r1
 8001bdc:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8001be0:	46bb      	mov	fp, r7
 8001be2:	f859 1d04 	ldr.w	r1, [r9, #-4]!
 8001be6:	f8de 4000 	ldr.w	r4, [lr]
 8001bea:	fb41 f304 	smusd	r3, r1, r4
 8001bee:	f858 0b04 	ldr.w	r0, [r8], #4
 8001bf2:	f8dc 2000 	ldr.w	r2, [ip]
 8001bf6:	fb20 3302 	smlad	r3, r0, r2, r3
 8001bfa:	fb21 f114 	smuadx	r1, r1, r4
 8001bfe:	4249      	negs	r1, r1
 8001c00:	fb42 1210 	smlsdx	r2, r2, r0, r1
 8001c04:	3d01      	subs	r5, #1
 8001c06:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8001c0a:	ea4f 4222 	mov.w	r2, r2, asr #16
 8001c0e:	44d6      	add	lr, sl
 8001c10:	eac3 4202 	pkhbt	r2, r3, r2, lsl #16
 8001c14:	44d4      	add	ip, sl
 8001c16:	f84b 2b04 	str.w	r2, [fp], #4
 8001c1a:	d1e2      	bne.n	8001be2 <arm_rfft_q15+0x56>
 8001c1c:	7932      	ldrb	r2, [r6, #4]
 8001c1e:	7973      	ldrb	r3, [r6, #5]
 8001c20:	9803      	ldr	r0, [sp, #12]
 8001c22:	4639      	mov	r1, r7
 8001c24:	f000 fa2e 	bl	8002084 <arm_cfft_q15>
 8001c28:	6833      	ldr	r3, [r6, #0]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d0c9      	beq.n	8001bc2 <arm_rfft_q15+0x36>
 8001c2e:	3f02      	subs	r7, #2
 8001c30:	2200      	movs	r2, #0
 8001c32:	f937 3f02 	ldrsh.w	r3, [r7, #2]!
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	803b      	strh	r3, [r7, #0]
 8001c3a:	6833      	ldr	r3, [r6, #0]
 8001c3c:	3201      	adds	r2, #1
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d8f7      	bhi.n	8001c32 <arm_rfft_q15+0xa6>
 8001c42:	b005      	add	sp, #20
 8001c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001c48 <arm_rfft_init_q15>:
 8001c48:	b289      	uxth	r1, r1
 8001c4a:	b430      	push	{r4, r5}
 8001c4c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8001c50:	4d36      	ldr	r5, [pc, #216]	@ (8001d2c <arm_rfft_init_q15+0xe4>)
 8001c52:	4c37      	ldr	r4, [pc, #220]	@ (8001d30 <arm_rfft_init_q15+0xe8>)
 8001c54:	7102      	strb	r2, [r0, #4]
 8001c56:	7143      	strb	r3, [r0, #5]
 8001c58:	6001      	str	r1, [r0, #0]
 8001c5a:	60c5      	str	r5, [r0, #12]
 8001c5c:	6104      	str	r4, [r0, #16]
 8001c5e:	d050      	beq.n	8001d02 <arm_rfft_init_q15+0xba>
 8001c60:	d911      	bls.n	8001c86 <arm_rfft_init_q15+0x3e>
 8001c62:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8001c66:	d054      	beq.n	8001d12 <arm_rfft_init_q15+0xca>
 8001c68:	d938      	bls.n	8001cdc <arm_rfft_init_q15+0x94>
 8001c6a:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8001c6e:	d022      	beq.n	8001cb6 <arm_rfft_init_q15+0x6e>
 8001c70:	f5b1 5f00 	cmp.w	r1, #8192	@ 0x2000
 8001c74:	d155      	bne.n	8001d22 <arm_rfft_init_q15+0xda>
 8001c76:	2201      	movs	r2, #1
 8001c78:	4b2e      	ldr	r3, [pc, #184]	@ (8001d34 <arm_rfft_init_q15+0xec>)
 8001c7a:	6082      	str	r2, [r0, #8]
 8001c7c:	6143      	str	r3, [r0, #20]
 8001c7e:	2000      	movs	r0, #0
 8001c80:	b240      	sxtb	r0, r0
 8001c82:	bc30      	pop	{r4, r5}
 8001c84:	4770      	bx	lr
 8001c86:	2940      	cmp	r1, #64	@ 0x40
 8001c88:	d033      	beq.n	8001cf2 <arm_rfft_init_q15+0xaa>
 8001c8a:	d91c      	bls.n	8001cc6 <arm_rfft_init_q15+0x7e>
 8001c8c:	2980      	cmp	r1, #128	@ 0x80
 8001c8e:	d00a      	beq.n	8001ca6 <arm_rfft_init_q15+0x5e>
 8001c90:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8001c94:	d145      	bne.n	8001d22 <arm_rfft_init_q15+0xda>
 8001c96:	2220      	movs	r2, #32
 8001c98:	4b27      	ldr	r3, [pc, #156]	@ (8001d38 <arm_rfft_init_q15+0xf0>)
 8001c9a:	6082      	str	r2, [r0, #8]
 8001c9c:	6143      	str	r3, [r0, #20]
 8001c9e:	2000      	movs	r0, #0
 8001ca0:	b240      	sxtb	r0, r0
 8001ca2:	bc30      	pop	{r4, r5}
 8001ca4:	4770      	bx	lr
 8001ca6:	2240      	movs	r2, #64	@ 0x40
 8001ca8:	4b24      	ldr	r3, [pc, #144]	@ (8001d3c <arm_rfft_init_q15+0xf4>)
 8001caa:	6082      	str	r2, [r0, #8]
 8001cac:	6143      	str	r3, [r0, #20]
 8001cae:	2000      	movs	r0, #0
 8001cb0:	b240      	sxtb	r0, r0
 8001cb2:	bc30      	pop	{r4, r5}
 8001cb4:	4770      	bx	lr
 8001cb6:	2202      	movs	r2, #2
 8001cb8:	4b21      	ldr	r3, [pc, #132]	@ (8001d40 <arm_rfft_init_q15+0xf8>)
 8001cba:	6082      	str	r2, [r0, #8]
 8001cbc:	6143      	str	r3, [r0, #20]
 8001cbe:	2000      	movs	r0, #0
 8001cc0:	b240      	sxtb	r0, r0
 8001cc2:	bc30      	pop	{r4, r5}
 8001cc4:	4770      	bx	lr
 8001cc6:	2920      	cmp	r1, #32
 8001cc8:	d12b      	bne.n	8001d22 <arm_rfft_init_q15+0xda>
 8001cca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cce:	4b1d      	ldr	r3, [pc, #116]	@ (8001d44 <arm_rfft_init_q15+0xfc>)
 8001cd0:	6082      	str	r2, [r0, #8]
 8001cd2:	6143      	str	r3, [r0, #20]
 8001cd4:	2000      	movs	r0, #0
 8001cd6:	b240      	sxtb	r0, r0
 8001cd8:	bc30      	pop	{r4, r5}
 8001cda:	4770      	bx	lr
 8001cdc:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8001ce0:	d11f      	bne.n	8001d22 <arm_rfft_init_q15+0xda>
 8001ce2:	2208      	movs	r2, #8
 8001ce4:	4b18      	ldr	r3, [pc, #96]	@ (8001d48 <arm_rfft_init_q15+0x100>)
 8001ce6:	6082      	str	r2, [r0, #8]
 8001ce8:	6143      	str	r3, [r0, #20]
 8001cea:	2000      	movs	r0, #0
 8001cec:	b240      	sxtb	r0, r0
 8001cee:	bc30      	pop	{r4, r5}
 8001cf0:	4770      	bx	lr
 8001cf2:	2280      	movs	r2, #128	@ 0x80
 8001cf4:	4b15      	ldr	r3, [pc, #84]	@ (8001d4c <arm_rfft_init_q15+0x104>)
 8001cf6:	6082      	str	r2, [r0, #8]
 8001cf8:	6143      	str	r3, [r0, #20]
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	b240      	sxtb	r0, r0
 8001cfe:	bc30      	pop	{r4, r5}
 8001d00:	4770      	bx	lr
 8001d02:	2210      	movs	r2, #16
 8001d04:	4b12      	ldr	r3, [pc, #72]	@ (8001d50 <arm_rfft_init_q15+0x108>)
 8001d06:	6082      	str	r2, [r0, #8]
 8001d08:	6143      	str	r3, [r0, #20]
 8001d0a:	2000      	movs	r0, #0
 8001d0c:	b240      	sxtb	r0, r0
 8001d0e:	bc30      	pop	{r4, r5}
 8001d10:	4770      	bx	lr
 8001d12:	2204      	movs	r2, #4
 8001d14:	4b0f      	ldr	r3, [pc, #60]	@ (8001d54 <arm_rfft_init_q15+0x10c>)
 8001d16:	6082      	str	r2, [r0, #8]
 8001d18:	6143      	str	r3, [r0, #20]
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	b240      	sxtb	r0, r0
 8001d1e:	bc30      	pop	{r4, r5}
 8001d20:	4770      	bx	lr
 8001d22:	20ff      	movs	r0, #255	@ 0xff
 8001d24:	b240      	sxtb	r0, r0
 8001d26:	bc30      	pop	{r4, r5}
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	08002fd8 	.word	0x08002fd8
 8001d30:	08006fd8 	.word	0x08006fd8
 8001d34:	0800b008 	.word	0x0800b008
 8001d38:	0800b048 	.word	0x0800b048
 8001d3c:	0800b028 	.word	0x0800b028
 8001d40:	0800b058 	.word	0x0800b058
 8001d44:	0800afe8 	.word	0x0800afe8
 8001d48:	0800b018 	.word	0x0800b018
 8001d4c:	0800aff8 	.word	0x0800aff8
 8001d50:	0800b038 	.word	0x0800b038
 8001d54:	0800afd8 	.word	0x0800afd8

08001d58 <arm_cmplx_mag_q15>:
 8001d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	0893      	lsrs	r3, r2, #2
 8001d60:	9200      	str	r2, [sp, #0]
 8001d62:	4607      	mov	r7, r0
 8001d64:	460e      	mov	r6, r1
 8001d66:	9301      	str	r3, [sp, #4]
 8001d68:	d034      	beq.n	8001dd4 <arm_cmplx_mag_q15+0x7c>
 8001d6a:	f100 0510 	add.w	r5, r0, #16
 8001d6e:	469b      	mov	fp, r3
 8001d70:	460c      	mov	r4, r1
 8001d72:	f855 0c10 	ldr.w	r0, [r5, #-16]
 8001d76:	fb20 f000 	smuad	r0, r0, r0
 8001d7a:	f855 2c0c 	ldr.w	r2, [r5, #-12]
 8001d7e:	fb22 f802 	smuad	r8, r2, r2
 8001d82:	f855 3c08 	ldr.w	r3, [r5, #-8]
 8001d86:	fb23 fa03 	smuad	sl, r3, r3
 8001d8a:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8001d8e:	fb23 f903 	smuad	r9, r3, r3
 8001d92:	4621      	mov	r1, r4
 8001d94:	1440      	asrs	r0, r0, #17
 8001d96:	f000 f831 	bl	8001dfc <arm_sqrt_q15>
 8001d9a:	1ca1      	adds	r1, r4, #2
 8001d9c:	ea4f 4068 	mov.w	r0, r8, asr #17
 8001da0:	f000 f82c 	bl	8001dfc <arm_sqrt_q15>
 8001da4:	f104 0806 	add.w	r8, r4, #6
 8001da8:	1d21      	adds	r1, r4, #4
 8001daa:	ea4f 406a 	mov.w	r0, sl, asr #17
 8001dae:	f000 f825 	bl	8001dfc <arm_sqrt_q15>
 8001db2:	ea4f 4069 	mov.w	r0, r9, asr #17
 8001db6:	4641      	mov	r1, r8
 8001db8:	f000 f820 	bl	8001dfc <arm_sqrt_q15>
 8001dbc:	f1bb 0b01 	subs.w	fp, fp, #1
 8001dc0:	f105 0510 	add.w	r5, r5, #16
 8001dc4:	f104 0408 	add.w	r4, r4, #8
 8001dc8:	d1d3      	bne.n	8001d72 <arm_cmplx_mag_q15+0x1a>
 8001dca:	9a01      	ldr	r2, [sp, #4]
 8001dcc:	eb07 1702 	add.w	r7, r7, r2, lsl #4
 8001dd0:	eb06 06c2 	add.w	r6, r6, r2, lsl #3
 8001dd4:	9b00      	ldr	r3, [sp, #0]
 8001dd6:	f013 0403 	ands.w	r4, r3, #3
 8001dda:	d00b      	beq.n	8001df4 <arm_cmplx_mag_q15+0x9c>
 8001ddc:	f857 0b04 	ldr.w	r0, [r7], #4
 8001de0:	fb20 f000 	smuad	r0, r0, r0
 8001de4:	4631      	mov	r1, r6
 8001de6:	1440      	asrs	r0, r0, #17
 8001de8:	f000 f808 	bl	8001dfc <arm_sqrt_q15>
 8001dec:	3c01      	subs	r4, #1
 8001dee:	f106 0602 	add.w	r6, r6, #2
 8001df2:	d1f3      	bne.n	8001ddc <arm_cmplx_mag_q15+0x84>
 8001df4:	b003      	add	sp, #12
 8001df6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001dfa:	bf00      	nop

08001dfc <arm_sqrt_q15>:
 8001dfc:	2800      	cmp	r0, #0
 8001dfe:	dd72      	ble.n	8001ee6 <arm_sqrt_q15+0xea>
 8001e00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e02:	fab0 f680 	clz	r6, r0
 8001e06:	3e11      	subs	r6, #17
 8001e08:	b2b6      	uxth	r6, r6
 8001e0a:	f016 0701 	ands.w	r7, r6, #1
 8001e0e:	bf1a      	itte	ne
 8001e10:	f106 32ff 	addne.w	r2, r6, #4294967295	@ 0xffffffff
 8001e14:	fa00 f302 	lslne.w	r3, r0, r2
 8001e18:	fa00 f306 	lsleq.w	r3, r0, r6
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	b21c      	sxth	r4, r3
 8001e20:	ee07 4a90 	vmov	s15, r4
 8001e24:	eefa 7ae8 	vcvt.f32.s32	s15, s15, #15
 8001e28:	4831      	ldr	r0, [pc, #196]	@ (8001ef0 <arm_sqrt_q15+0xf4>)
 8001e2a:	ee17 5a90 	vmov	r5, s15
 8001e2e:	106d      	asrs	r5, r5, #1
 8001e30:	1b40      	subs	r0, r0, r5
 8001e32:	ee07 0a90 	vmov	s15, r0
 8001e36:	eefe 7ac9 	vcvt.s32.f32	s15, s15, #14
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	edcd 7a01 	vstr	s15, [sp, #4]
 8001e40:	f8bd 5004 	ldrh.w	r5, [sp, #4]
 8001e44:	fb15 f005 	smulbb	r0, r5, r5
 8001e48:	f3c4 044f 	ubfx	r4, r4, #1, #16
 8001e4c:	f3c0 30cf 	ubfx	r0, r0, #15, #16
 8001e50:	fb10 f004 	smulbb	r0, r0, r4
 8001e54:	f340 32cf 	sbfx	r2, r0, #15, #16
 8001e58:	f5c2 5040 	rsb	r0, r2, #12288	@ 0x3000
 8001e5c:	b22a      	sxth	r2, r5
 8001e5e:	fb00 f202 	mul.w	r2, r0, r2
 8001e62:	f342 32cf 	sbfx	r2, r2, #15, #16
 8001e66:	0092      	lsls	r2, r2, #2
 8001e68:	b292      	uxth	r2, r2
 8001e6a:	fb12 f002 	smulbb	r0, r2, r2
 8001e6e:	f3c0 30cf 	ubfx	r0, r0, #15, #16
 8001e72:	fb14 f000 	smulbb	r0, r4, r0
 8001e76:	f340 3ecf 	sbfx	lr, r0, #15, #16
 8001e7a:	f5ce 5040 	rsb	r0, lr, #12288	@ 0x3000
 8001e7e:	fa0f fe82 	sxth.w	lr, r2
 8001e82:	fb00 fe0e 	mul.w	lr, r0, lr
 8001e86:	f34e 3ecf 	sbfx	lr, lr, #15, #16
 8001e8a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001e8e:	fa1f fe8e 	uxth.w	lr, lr
 8001e92:	fb1e f50e 	smulbb	r5, lr, lr
 8001e96:	f3c5 35cf 	ubfx	r5, r5, #15, #16
 8001e9a:	fb14 f405 	smulbb	r4, r4, r5
 8001e9e:	f344 32cf 	sbfx	r2, r4, #15, #16
 8001ea2:	f5c2 5440 	rsb	r4, r2, #12288	@ 0x3000
 8001ea6:	fa0f f28e 	sxth.w	r2, lr
 8001eaa:	fb04 f202 	mul.w	r2, r4, r2
 8001eae:	f342 32cf 	sbfx	r2, r2, #15, #16
 8001eb2:	0092      	lsls	r2, r2, #2
 8001eb4:	fb13 f302 	smulbb	r3, r3, r2
 8001eb8:	f343 33cf 	sbfx	r3, r3, #15, #16
 8001ebc:	005b      	lsls	r3, r3, #1
 8001ebe:	b29b      	uxth	r3, r3
 8001ec0:	b15f      	cbz	r7, 8001eda <arm_sqrt_q15+0xde>
 8001ec2:	3e01      	subs	r6, #1
 8001ec4:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 8001ec8:	1076      	asrs	r6, r6, #1
 8001eca:	b21b      	sxth	r3, r3
 8001ecc:	4133      	asrs	r3, r6
 8001ece:	b29b      	uxth	r3, r3
 8001ed0:	2000      	movs	r0, #0
 8001ed2:	b240      	sxtb	r0, r0
 8001ed4:	800b      	strh	r3, [r1, #0]
 8001ed6:	b003      	add	sp, #12
 8001ed8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001eda:	b21b      	sxth	r3, r3
 8001edc:	f346 064e 	sbfx	r6, r6, #1, #15
 8001ee0:	4133      	asrs	r3, r6
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	e7f4      	b.n	8001ed0 <arm_sqrt_q15+0xd4>
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	20ff      	movs	r0, #255	@ 0xff
 8001eea:	800b      	strh	r3, [r1, #0]
 8001eec:	b240      	sxtb	r0, r0
 8001eee:	4770      	bx	lr
 8001ef0:	5f3759df 	.word	0x5f3759df

08001ef4 <arm_cfft_radix4by2_q15>:
 8001ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ef8:	084d      	lsrs	r5, r1, #1
 8001efa:	b081      	sub	sp, #4
 8001efc:	4604      	mov	r4, r0
 8001efe:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 8001f02:	4616      	mov	r6, r2
 8001f04:	d04c      	beq.n	8001fa0 <arm_cfft_radix4by2_q15+0xac>
 8001f06:	46bc      	mov	ip, r7
 8001f08:	4686      	mov	lr, r0
 8001f0a:	4691      	mov	r9, r2
 8001f0c:	4629      	mov	r1, r5
 8001f0e:	f04f 0800 	mov.w	r8, #0
 8001f12:	f859 2b04 	ldr.w	r2, [r9], #4
 8001f16:	f8de 3000 	ldr.w	r3, [lr]
 8001f1a:	fa93 fa28 	shadd16	sl, r3, r8
 8001f1e:	f8dc 0000 	ldr.w	r0, [ip]
 8001f22:	fa90 f028 	shadd16	r0, r0, r8
 8001f26:	fada fb10 	qsub16	fp, sl, r0
 8001f2a:	fa9a f020 	shadd16	r0, sl, r0
 8001f2e:	f84e 0b04 	str.w	r0, [lr], #4
 8001f32:	fb22 f00b 	smuad	r0, r2, fp
 8001f36:	fb42 f21b 	smusdx	r2, r2, fp
 8001f3a:	0c13      	lsrs	r3, r2, #16
 8001f3c:	041b      	lsls	r3, r3, #16
 8001f3e:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 8001f42:	3901      	subs	r1, #1
 8001f44:	f84c 3b04 	str.w	r3, [ip], #4
 8001f48:	d1e3      	bne.n	8001f12 <arm_cfft_radix4by2_q15+0x1e>
 8001f4a:	4629      	mov	r1, r5
 8001f4c:	4620      	mov	r0, r4
 8001f4e:	4632      	mov	r2, r6
 8001f50:	2302      	movs	r3, #2
 8001f52:	f000 f8f5 	bl	8002140 <arm_radix4_butterfly_q15>
 8001f56:	4629      	mov	r1, r5
 8001f58:	2302      	movs	r3, #2
 8001f5a:	4638      	mov	r0, r7
 8001f5c:	4632      	mov	r2, r6
 8001f5e:	f000 f8ef 	bl	8002140 <arm_radix4_butterfly_q15>
 8001f62:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 8001f66:	1ca3      	adds	r3, r4, #2
 8001f68:	f933 7c02 	ldrsh.w	r7, [r3, #-2]
 8001f6c:	f9b4 6002 	ldrsh.w	r6, [r4, #2]
 8001f70:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 8001f74:	f9b4 2006 	ldrsh.w	r2, [r4, #6]
 8001f78:	007f      	lsls	r7, r7, #1
 8001f7a:	0076      	lsls	r6, r6, #1
 8001f7c:	0040      	lsls	r0, r0, #1
 8001f7e:	0052      	lsls	r2, r2, #1
 8001f80:	f823 7c02 	strh.w	r7, [r3, #-2]
 8001f84:	3408      	adds	r4, #8
 8001f86:	f824 6c06 	strh.w	r6, [r4, #-6]
 8001f8a:	f824 0c04 	strh.w	r0, [r4, #-4]
 8001f8e:	f824 2c02 	strh.w	r2, [r4, #-2]
 8001f92:	42ac      	cmp	r4, r5
 8001f94:	f103 0308 	add.w	r3, r3, #8
 8001f98:	d1e6      	bne.n	8001f68 <arm_cfft_radix4by2_q15+0x74>
 8001f9a:	b001      	add	sp, #4
 8001f9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001fa0:	4629      	mov	r1, r5
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	f000 f8cc 	bl	8002140 <arm_radix4_butterfly_q15>
 8001fa8:	4638      	mov	r0, r7
 8001faa:	4629      	mov	r1, r5
 8001fac:	4632      	mov	r2, r6
 8001fae:	2302      	movs	r3, #2
 8001fb0:	b001      	add	sp, #4
 8001fb2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fb6:	f000 b8c3 	b.w	8002140 <arm_radix4_butterfly_q15>
 8001fba:	bf00      	nop

08001fbc <arm_cfft_radix4by2_inverse_q15>:
 8001fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001fc0:	084d      	lsrs	r5, r1, #1
 8001fc2:	b081      	sub	sp, #4
 8001fc4:	4604      	mov	r4, r0
 8001fc6:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 8001fca:	4616      	mov	r6, r2
 8001fcc:	d04c      	beq.n	8002068 <arm_cfft_radix4by2_inverse_q15+0xac>
 8001fce:	46bc      	mov	ip, r7
 8001fd0:	4686      	mov	lr, r0
 8001fd2:	4691      	mov	r9, r2
 8001fd4:	4629      	mov	r1, r5
 8001fd6:	f04f 0800 	mov.w	r8, #0
 8001fda:	f859 2b04 	ldr.w	r2, [r9], #4
 8001fde:	f8de 3000 	ldr.w	r3, [lr]
 8001fe2:	fa93 fa28 	shadd16	sl, r3, r8
 8001fe6:	f8dc 0000 	ldr.w	r0, [ip]
 8001fea:	fa90 f028 	shadd16	r0, r0, r8
 8001fee:	fada fb10 	qsub16	fp, sl, r0
 8001ff2:	fa9a f020 	shadd16	r0, sl, r0
 8001ff6:	f84e 0b04 	str.w	r0, [lr], #4
 8001ffa:	fb42 f00b 	smusd	r0, r2, fp
 8001ffe:	fb22 f21b 	smuadx	r2, r2, fp
 8002002:	0c13      	lsrs	r3, r2, #16
 8002004:	041b      	lsls	r3, r3, #16
 8002006:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 800200a:	3901      	subs	r1, #1
 800200c:	f84c 3b04 	str.w	r3, [ip], #4
 8002010:	d1e3      	bne.n	8001fda <arm_cfft_radix4by2_inverse_q15+0x1e>
 8002012:	4629      	mov	r1, r5
 8002014:	4620      	mov	r0, r4
 8002016:	4632      	mov	r2, r6
 8002018:	2302      	movs	r3, #2
 800201a:	f000 f9bf 	bl	800239c <arm_radix4_butterfly_inverse_q15>
 800201e:	4629      	mov	r1, r5
 8002020:	2302      	movs	r3, #2
 8002022:	4638      	mov	r0, r7
 8002024:	4632      	mov	r2, r6
 8002026:	f000 f9b9 	bl	800239c <arm_radix4_butterfly_inverse_q15>
 800202a:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 800202e:	1ca3      	adds	r3, r4, #2
 8002030:	f933 7c02 	ldrsh.w	r7, [r3, #-2]
 8002034:	f9b4 6002 	ldrsh.w	r6, [r4, #2]
 8002038:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 800203c:	f9b4 2006 	ldrsh.w	r2, [r4, #6]
 8002040:	007f      	lsls	r7, r7, #1
 8002042:	0076      	lsls	r6, r6, #1
 8002044:	0040      	lsls	r0, r0, #1
 8002046:	0052      	lsls	r2, r2, #1
 8002048:	f823 7c02 	strh.w	r7, [r3, #-2]
 800204c:	3408      	adds	r4, #8
 800204e:	f824 6c06 	strh.w	r6, [r4, #-6]
 8002052:	f824 0c04 	strh.w	r0, [r4, #-4]
 8002056:	f824 2c02 	strh.w	r2, [r4, #-2]
 800205a:	42ac      	cmp	r4, r5
 800205c:	f103 0308 	add.w	r3, r3, #8
 8002060:	d1e6      	bne.n	8002030 <arm_cfft_radix4by2_inverse_q15+0x74>
 8002062:	b001      	add	sp, #4
 8002064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002068:	4629      	mov	r1, r5
 800206a:	2302      	movs	r3, #2
 800206c:	f000 f996 	bl	800239c <arm_radix4_butterfly_inverse_q15>
 8002070:	4638      	mov	r0, r7
 8002072:	4629      	mov	r1, r5
 8002074:	4632      	mov	r2, r6
 8002076:	2302      	movs	r3, #2
 8002078:	b001      	add	sp, #4
 800207a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800207e:	f000 b98d 	b.w	800239c <arm_radix4_butterfly_inverse_q15>
 8002082:	bf00      	nop

08002084 <arm_cfft_q15>:
 8002084:	b570      	push	{r4, r5, r6, lr}
 8002086:	2a01      	cmp	r2, #1
 8002088:	460d      	mov	r5, r1
 800208a:	4604      	mov	r4, r0
 800208c:	461e      	mov	r6, r3
 800208e:	8801      	ldrh	r1, [r0, #0]
 8002090:	d024      	beq.n	80020dc <arm_cfft_q15+0x58>
 8002092:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8002096:	d013      	beq.n	80020c0 <arm_cfft_q15+0x3c>
 8002098:	d808      	bhi.n	80020ac <arm_cfft_q15+0x28>
 800209a:	2920      	cmp	r1, #32
 800209c:	d031      	beq.n	8002102 <arm_cfft_q15+0x7e>
 800209e:	d945      	bls.n	800212c <arm_cfft_q15+0xa8>
 80020a0:	2940      	cmp	r1, #64	@ 0x40
 80020a2:	d00d      	beq.n	80020c0 <arm_cfft_q15+0x3c>
 80020a4:	2980      	cmp	r1, #128	@ 0x80
 80020a6:	d02c      	beq.n	8002102 <arm_cfft_q15+0x7e>
 80020a8:	b98e      	cbnz	r6, 80020ce <arm_cfft_q15+0x4a>
 80020aa:	bd70      	pop	{r4, r5, r6, pc}
 80020ac:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80020b0:	d006      	beq.n	80020c0 <arm_cfft_q15+0x3c>
 80020b2:	d923      	bls.n	80020fc <arm_cfft_q15+0x78>
 80020b4:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 80020b8:	d023      	beq.n	8002102 <arm_cfft_q15+0x7e>
 80020ba:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 80020be:	d1f3      	bne.n	80020a8 <arm_cfft_q15+0x24>
 80020c0:	4628      	mov	r0, r5
 80020c2:	6862      	ldr	r2, [r4, #4]
 80020c4:	2301      	movs	r3, #1
 80020c6:	f000 f83b 	bl	8002140 <arm_radix4_butterfly_q15>
 80020ca:	2e00      	cmp	r6, #0
 80020cc:	d0ed      	beq.n	80020aa <arm_cfft_q15+0x26>
 80020ce:	4628      	mov	r0, r5
 80020d0:	89a1      	ldrh	r1, [r4, #12]
 80020d2:	68a2      	ldr	r2, [r4, #8]
 80020d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80020d8:	f7fe b8af 	b.w	800023a <arm_bitreversal_16>
 80020dc:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 80020e0:	d01e      	beq.n	8002120 <arm_cfft_q15+0x9c>
 80020e2:	d813      	bhi.n	800210c <arm_cfft_q15+0x88>
 80020e4:	2920      	cmp	r1, #32
 80020e6:	d004      	beq.n	80020f2 <arm_cfft_q15+0x6e>
 80020e8:	d927      	bls.n	800213a <arm_cfft_q15+0xb6>
 80020ea:	2940      	cmp	r1, #64	@ 0x40
 80020ec:	d018      	beq.n	8002120 <arm_cfft_q15+0x9c>
 80020ee:	2980      	cmp	r1, #128	@ 0x80
 80020f0:	d1da      	bne.n	80020a8 <arm_cfft_q15+0x24>
 80020f2:	4628      	mov	r0, r5
 80020f4:	6862      	ldr	r2, [r4, #4]
 80020f6:	f7ff ff61 	bl	8001fbc <arm_cfft_radix4by2_inverse_q15>
 80020fa:	e7d5      	b.n	80020a8 <arm_cfft_q15+0x24>
 80020fc:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8002100:	d1d2      	bne.n	80020a8 <arm_cfft_q15+0x24>
 8002102:	4628      	mov	r0, r5
 8002104:	6862      	ldr	r2, [r4, #4]
 8002106:	f7ff fef5 	bl	8001ef4 <arm_cfft_radix4by2_q15>
 800210a:	e7cd      	b.n	80020a8 <arm_cfft_q15+0x24>
 800210c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8002110:	d006      	beq.n	8002120 <arm_cfft_q15+0x9c>
 8002112:	d90e      	bls.n	8002132 <arm_cfft_q15+0xae>
 8002114:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8002118:	d0eb      	beq.n	80020f2 <arm_cfft_q15+0x6e>
 800211a:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800211e:	d1c3      	bne.n	80020a8 <arm_cfft_q15+0x24>
 8002120:	4628      	mov	r0, r5
 8002122:	6862      	ldr	r2, [r4, #4]
 8002124:	2301      	movs	r3, #1
 8002126:	f000 f939 	bl	800239c <arm_radix4_butterfly_inverse_q15>
 800212a:	e7bd      	b.n	80020a8 <arm_cfft_q15+0x24>
 800212c:	2910      	cmp	r1, #16
 800212e:	d1bb      	bne.n	80020a8 <arm_cfft_q15+0x24>
 8002130:	e7c6      	b.n	80020c0 <arm_cfft_q15+0x3c>
 8002132:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8002136:	d0dc      	beq.n	80020f2 <arm_cfft_q15+0x6e>
 8002138:	e7b6      	b.n	80020a8 <arm_cfft_q15+0x24>
 800213a:	2910      	cmp	r1, #16
 800213c:	d1b4      	bne.n	80020a8 <arm_cfft_q15+0x24>
 800213e:	e7ef      	b.n	8002120 <arm_cfft_q15+0x9c>

08002140 <arm_radix4_butterfly_q15>:
 8002140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002144:	b08f      	sub	sp, #60	@ 0x3c
 8002146:	469b      	mov	fp, r3
 8002148:	9101      	str	r1, [sp, #4]
 800214a:	0889      	lsrs	r1, r1, #2
 800214c:	460e      	mov	r6, r1
 800214e:	910d      	str	r1, [sp, #52]	@ 0x34
 8002150:	0089      	lsls	r1, r1, #2
 8002152:	4607      	mov	r7, r0
 8002154:	900c      	str	r0, [sp, #48]	@ 0x30
 8002156:	eb0b 034b 	add.w	r3, fp, fp, lsl #1
 800215a:	4408      	add	r0, r1
 800215c:	2400      	movs	r4, #0
 800215e:	1845      	adds	r5, r0, r1
 8002160:	009b      	lsls	r3, r3, #2
 8002162:	4696      	mov	lr, r2
 8002164:	9209      	str	r2, [sp, #36]	@ 0x24
 8002166:	46b2      	mov	sl, r6
 8002168:	4429      	add	r1, r5
 800216a:	9302      	str	r3, [sp, #8]
 800216c:	4626      	mov	r6, r4
 800216e:	4622      	mov	r2, r4
 8002170:	f8cd b000 	str.w	fp, [sp]
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	fa93 fc22 	shadd16	ip, r3, r2
 800217a:	fa9c fc22 	shadd16	ip, ip, r2
 800217e:	682b      	ldr	r3, [r5, #0]
 8002180:	fa93 f322 	shadd16	r3, r3, r2
 8002184:	fa93 f322 	shadd16	r3, r3, r2
 8002188:	fa9c f813 	qadd16	r8, ip, r3
 800218c:	fadc fc13 	qsub16	ip, ip, r3
 8002190:	6803      	ldr	r3, [r0, #0]
 8002192:	fa93 f322 	shadd16	r3, r3, r2
 8002196:	fa93 f922 	shadd16	r9, r3, r2
 800219a:	680b      	ldr	r3, [r1, #0]
 800219c:	fa93 f322 	shadd16	r3, r3, r2
 80021a0:	fa93 f322 	shadd16	r3, r3, r2
 80021a4:	fa99 f313 	qadd16	r3, r9, r3
 80021a8:	fa98 f923 	shadd16	r9, r8, r3
 80021ac:	f847 9b04 	str.w	r9, [r7], #4
 80021b0:	fad8 f313 	qsub16	r3, r8, r3
 80021b4:	f85e 9036 	ldr.w	r9, [lr, r6, lsl #3]
 80021b8:	fb29 fb03 	smuad	fp, r9, r3
 80021bc:	fb49 f913 	smusdx	r9, r9, r3
 80021c0:	6803      	ldr	r3, [r0, #0]
 80021c2:	fa93 f322 	shadd16	r3, r3, r2
 80021c6:	fa93 f822 	shadd16	r8, r3, r2
 80021ca:	ea4f 4919 	mov.w	r9, r9, lsr #16
 80021ce:	ea4f 4909 	mov.w	r9, r9, lsl #16
 80021d2:	ea49 431b 	orr.w	r3, r9, fp, lsr #16
 80021d6:	f840 3b04 	str.w	r3, [r0], #4
 80021da:	680b      	ldr	r3, [r1, #0]
 80021dc:	fa93 f322 	shadd16	r3, r3, r2
 80021e0:	fa93 f322 	shadd16	r3, r3, r2
 80021e4:	fad8 f313 	qsub16	r3, r8, r3
 80021e8:	faac f913 	qasx	r9, ip, r3
 80021ec:	faec fc13 	qsax	ip, ip, r3
 80021f0:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 80021f4:	fb23 f80c 	smuad	r8, r3, ip
 80021f8:	fb43 f31c 	smusdx	r3, r3, ip
 80021fc:	0c1b      	lsrs	r3, r3, #16
 80021fe:	041b      	lsls	r3, r3, #16
 8002200:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 8002204:	f845 3b04 	str.w	r3, [r5], #4
 8002208:	f85e 3004 	ldr.w	r3, [lr, r4]
 800220c:	fb23 fc09 	smuad	ip, r3, r9
 8002210:	fb43 f319 	smusdx	r3, r3, r9
 8002214:	0c1b      	lsrs	r3, r3, #16
 8002216:	041b      	lsls	r3, r3, #16
 8002218:	ea43 431c 	orr.w	r3, r3, ip, lsr #16
 800221c:	f841 3b04 	str.w	r3, [r1], #4
 8002220:	9b00      	ldr	r3, [sp, #0]
 8002222:	441e      	add	r6, r3
 8002224:	9b02      	ldr	r3, [sp, #8]
 8002226:	f1ba 0a01 	subs.w	sl, sl, #1
 800222a:	441c      	add	r4, r3
 800222c:	d1a2      	bne.n	8002174 <arm_radix4_butterfly_q15+0x34>
 800222e:	f8dd b000 	ldr.w	fp, [sp]
 8002232:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8002236:	9306      	str	r3, [sp, #24]
 8002238:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800223a:	2b04      	cmp	r3, #4
 800223c:	f240 8081 	bls.w	8002342 <arm_radix4_butterfly_q15+0x202>
 8002240:	f8cd a008 	str.w	sl, [sp, #8]
 8002244:	930a      	str	r3, [sp, #40]	@ 0x28
 8002246:	469a      	mov	sl, r3
 8002248:	ea4f 039a 	mov.w	r3, sl, lsr #2
 800224c:	2200      	movs	r2, #0
 800224e:	4611      	mov	r1, r2
 8002250:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002252:	9204      	str	r2, [sp, #16]
 8002254:	1e5a      	subs	r2, r3, #1
 8002256:	009b      	lsls	r3, r3, #2
 8002258:	9308      	str	r3, [sp, #32]
 800225a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800225c:	9207      	str	r2, [sp, #28]
 800225e:	9105      	str	r1, [sp, #20]
 8002260:	ea4f 078a 	mov.w	r7, sl, lsl #2
 8002264:	9303      	str	r3, [sp, #12]
 8002266:	9908      	ldr	r1, [sp, #32]
 8002268:	9a03      	ldr	r2, [sp, #12]
 800226a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800226c:	1850      	adds	r0, r2, r1
 800226e:	9a05      	ldr	r2, [sp, #20]
 8002270:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8002274:	f856 c022 	ldr.w	ip, [r6, r2, lsl #2]
 8002278:	f856 9023 	ldr.w	r9, [r6, r3, lsl #2]
 800227c:	9b06      	ldr	r3, [sp, #24]
 800227e:	f856 8032 	ldr.w	r8, [r6, r2, lsl #3]
 8002282:	18d3      	adds	r3, r2, r3
 8002284:	9305      	str	r3, [sp, #20]
 8002286:	9a04      	ldr	r2, [sp, #16]
 8002288:	9b01      	ldr	r3, [sp, #4]
 800228a:	1845      	adds	r5, r0, r1
 800228c:	4293      	cmp	r3, r2
 800228e:	46b6      	mov	lr, r6
 8002290:	eb05 0401 	add.w	r4, r5, r1
 8002294:	9e03      	ldr	r6, [sp, #12]
 8002296:	d941      	bls.n	800231c <arm_radix4_butterfly_q15+0x1dc>
 8002298:	eb02 0e0a 	add.w	lr, r2, sl
 800229c:	6833      	ldr	r3, [r6, #0]
 800229e:	682a      	ldr	r2, [r5, #0]
 80022a0:	fa93 fb12 	qadd16	fp, r3, r2
 80022a4:	fad3 f312 	qsub16	r3, r3, r2
 80022a8:	9300      	str	r3, [sp, #0]
 80022aa:	6802      	ldr	r2, [r0, #0]
 80022ac:	6821      	ldr	r1, [r4, #0]
 80022ae:	fa92 f211 	qadd16	r2, r2, r1
 80022b2:	fa9b f322 	shadd16	r3, fp, r2
 80022b6:	9902      	ldr	r1, [sp, #8]
 80022b8:	fa93 f121 	shadd16	r1, r3, r1
 80022bc:	6031      	str	r1, [r6, #0]
 80022be:	443e      	add	r6, r7
 80022c0:	fadb f222 	shsub16	r2, fp, r2
 80022c4:	fb28 f102 	smuad	r1, r8, r2
 80022c8:	fb48 f212 	smusdx	r2, r8, r2
 80022cc:	0c12      	lsrs	r2, r2, #16
 80022ce:	0412      	lsls	r2, r2, #16
 80022d0:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 80022d4:	6801      	ldr	r1, [r0, #0]
 80022d6:	6002      	str	r2, [r0, #0]
 80022d8:	6822      	ldr	r2, [r4, #0]
 80022da:	4438      	add	r0, r7
 80022dc:	fad1 f212 	qsub16	r2, r1, r2
 80022e0:	9b00      	ldr	r3, [sp, #0]
 80022e2:	faa3 f122 	shasx	r1, r3, r2
 80022e6:	fae3 f322 	shsax	r3, r3, r2
 80022ea:	fb2c fb03 	smuad	fp, ip, r3
 80022ee:	fb4c f313 	smusdx	r3, ip, r3
 80022f2:	0c1b      	lsrs	r3, r3, #16
 80022f4:	041b      	lsls	r3, r3, #16
 80022f6:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 80022fa:	602b      	str	r3, [r5, #0]
 80022fc:	443d      	add	r5, r7
 80022fe:	fb29 f301 	smuad	r3, r9, r1
 8002302:	fb49 f111 	smusdx	r1, r9, r1
 8002306:	0c09      	lsrs	r1, r1, #16
 8002308:	0409      	lsls	r1, r1, #16
 800230a:	9a01      	ldr	r2, [sp, #4]
 800230c:	ea41 4113 	orr.w	r1, r1, r3, lsr #16
 8002310:	4673      	mov	r3, lr
 8002312:	429a      	cmp	r2, r3
 8002314:	6021      	str	r1, [r4, #0]
 8002316:	44d6      	add	lr, sl
 8002318:	443c      	add	r4, r7
 800231a:	d8bf      	bhi.n	800229c <arm_radix4_butterfly_q15+0x15c>
 800231c:	9a03      	ldr	r2, [sp, #12]
 800231e:	9b04      	ldr	r3, [sp, #16]
 8002320:	3204      	adds	r2, #4
 8002322:	9203      	str	r2, [sp, #12]
 8002324:	9a07      	ldr	r2, [sp, #28]
 8002326:	3301      	adds	r3, #1
 8002328:	4293      	cmp	r3, r2
 800232a:	9304      	str	r3, [sp, #16]
 800232c:	d99b      	bls.n	8002266 <arm_radix4_butterfly_q15+0x126>
 800232e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002330:	9a06      	ldr	r2, [sp, #24]
 8002332:	f8dd a02c 	ldr.w	sl, [sp, #44]	@ 0x2c
 8002336:	089b      	lsrs	r3, r3, #2
 8002338:	0092      	lsls	r2, r2, #2
 800233a:	2b04      	cmp	r3, #4
 800233c:	930a      	str	r3, [sp, #40]	@ 0x28
 800233e:	9206      	str	r2, [sp, #24]
 8002340:	d882      	bhi.n	8002248 <arm_radix4_butterfly_q15+0x108>
 8002342:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8002344:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 8002346:	3410      	adds	r4, #16
 8002348:	f854 3c10 	ldr.w	r3, [r4, #-16]
 800234c:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8002350:	fa93 f117 	qadd16	r1, r3, r7
 8002354:	f854 2c0c 	ldr.w	r2, [r4, #-12]
 8002358:	f854 0c04 	ldr.w	r0, [r4, #-4]
 800235c:	fa92 f510 	qadd16	r5, r2, r0
 8002360:	fa91 f525 	shadd16	r5, r1, r5
 8002364:	f844 5c10 	str.w	r5, [r4, #-16]
 8002368:	fa92 f510 	qadd16	r5, r2, r0
 800236c:	fad1 f125 	shsub16	r1, r1, r5
 8002370:	f844 1c0c 	str.w	r1, [r4, #-12]
 8002374:	fad3 f317 	qsub16	r3, r3, r7
 8002378:	fad2 f210 	qsub16	r2, r2, r0
 800237c:	fae3 f122 	shsax	r1, r3, r2
 8002380:	f844 1c08 	str.w	r1, [r4, #-8]
 8002384:	faa3 f322 	shasx	r3, r3, r2
 8002388:	3e01      	subs	r6, #1
 800238a:	f844 3c04 	str.w	r3, [r4, #-4]
 800238e:	f104 0410 	add.w	r4, r4, #16
 8002392:	d1d9      	bne.n	8002348 <arm_radix4_butterfly_q15+0x208>
 8002394:	b00f      	add	sp, #60	@ 0x3c
 8002396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800239a:	bf00      	nop

0800239c <arm_radix4_butterfly_inverse_q15>:
 800239c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023a0:	b08f      	sub	sp, #60	@ 0x3c
 80023a2:	469b      	mov	fp, r3
 80023a4:	9101      	str	r1, [sp, #4]
 80023a6:	0889      	lsrs	r1, r1, #2
 80023a8:	460e      	mov	r6, r1
 80023aa:	910d      	str	r1, [sp, #52]	@ 0x34
 80023ac:	0089      	lsls	r1, r1, #2
 80023ae:	4607      	mov	r7, r0
 80023b0:	900c      	str	r0, [sp, #48]	@ 0x30
 80023b2:	eb0b 034b 	add.w	r3, fp, fp, lsl #1
 80023b6:	4408      	add	r0, r1
 80023b8:	2400      	movs	r4, #0
 80023ba:	1845      	adds	r5, r0, r1
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	4696      	mov	lr, r2
 80023c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80023c2:	46b2      	mov	sl, r6
 80023c4:	4429      	add	r1, r5
 80023c6:	9302      	str	r3, [sp, #8]
 80023c8:	4626      	mov	r6, r4
 80023ca:	4622      	mov	r2, r4
 80023cc:	f8cd b000 	str.w	fp, [sp]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	fa93 fc22 	shadd16	ip, r3, r2
 80023d6:	fa9c fc22 	shadd16	ip, ip, r2
 80023da:	682b      	ldr	r3, [r5, #0]
 80023dc:	fa93 f322 	shadd16	r3, r3, r2
 80023e0:	fa93 f322 	shadd16	r3, r3, r2
 80023e4:	fa9c f813 	qadd16	r8, ip, r3
 80023e8:	fadc fc13 	qsub16	ip, ip, r3
 80023ec:	6803      	ldr	r3, [r0, #0]
 80023ee:	fa93 f322 	shadd16	r3, r3, r2
 80023f2:	fa93 f922 	shadd16	r9, r3, r2
 80023f6:	680b      	ldr	r3, [r1, #0]
 80023f8:	fa93 f322 	shadd16	r3, r3, r2
 80023fc:	fa93 f322 	shadd16	r3, r3, r2
 8002400:	fa99 f313 	qadd16	r3, r9, r3
 8002404:	fa98 f923 	shadd16	r9, r8, r3
 8002408:	f847 9b04 	str.w	r9, [r7], #4
 800240c:	fad8 f313 	qsub16	r3, r8, r3
 8002410:	f85e 9036 	ldr.w	r9, [lr, r6, lsl #3]
 8002414:	fb49 fb03 	smusd	fp, r9, r3
 8002418:	fb29 f913 	smuadx	r9, r9, r3
 800241c:	6803      	ldr	r3, [r0, #0]
 800241e:	fa93 f322 	shadd16	r3, r3, r2
 8002422:	fa93 f822 	shadd16	r8, r3, r2
 8002426:	ea4f 4919 	mov.w	r9, r9, lsr #16
 800242a:	ea4f 4909 	mov.w	r9, r9, lsl #16
 800242e:	ea49 431b 	orr.w	r3, r9, fp, lsr #16
 8002432:	f840 3b04 	str.w	r3, [r0], #4
 8002436:	680b      	ldr	r3, [r1, #0]
 8002438:	fa93 f322 	shadd16	r3, r3, r2
 800243c:	fa93 f322 	shadd16	r3, r3, r2
 8002440:	fad8 f313 	qsub16	r3, r8, r3
 8002444:	faec f913 	qsax	r9, ip, r3
 8002448:	faac fc13 	qasx	ip, ip, r3
 800244c:	f85e 3026 	ldr.w	r3, [lr, r6, lsl #2]
 8002450:	fb43 f80c 	smusd	r8, r3, ip
 8002454:	fb23 f31c 	smuadx	r3, r3, ip
 8002458:	0c1b      	lsrs	r3, r3, #16
 800245a:	041b      	lsls	r3, r3, #16
 800245c:	ea43 4318 	orr.w	r3, r3, r8, lsr #16
 8002460:	f845 3b04 	str.w	r3, [r5], #4
 8002464:	f85e 3004 	ldr.w	r3, [lr, r4]
 8002468:	fb43 fc09 	smusd	ip, r3, r9
 800246c:	fb23 f319 	smuadx	r3, r3, r9
 8002470:	0c1b      	lsrs	r3, r3, #16
 8002472:	041b      	lsls	r3, r3, #16
 8002474:	ea43 431c 	orr.w	r3, r3, ip, lsr #16
 8002478:	f841 3b04 	str.w	r3, [r1], #4
 800247c:	9b00      	ldr	r3, [sp, #0]
 800247e:	441e      	add	r6, r3
 8002480:	9b02      	ldr	r3, [sp, #8]
 8002482:	f1ba 0a01 	subs.w	sl, sl, #1
 8002486:	441c      	add	r4, r3
 8002488:	d1a2      	bne.n	80023d0 <arm_radix4_butterfly_inverse_q15+0x34>
 800248a:	f8dd b000 	ldr.w	fp, [sp]
 800248e:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8002492:	9306      	str	r3, [sp, #24]
 8002494:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002496:	2b04      	cmp	r3, #4
 8002498:	f240 8081 	bls.w	800259e <arm_radix4_butterfly_inverse_q15+0x202>
 800249c:	f8cd a008 	str.w	sl, [sp, #8]
 80024a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80024a2:	469a      	mov	sl, r3
 80024a4:	ea4f 039a 	mov.w	r3, sl, lsr #2
 80024a8:	2200      	movs	r2, #0
 80024aa:	4611      	mov	r1, r2
 80024ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 80024ae:	9204      	str	r2, [sp, #16]
 80024b0:	1e5a      	subs	r2, r3, #1
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	9308      	str	r3, [sp, #32]
 80024b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80024b8:	9207      	str	r2, [sp, #28]
 80024ba:	9105      	str	r1, [sp, #20]
 80024bc:	ea4f 078a 	mov.w	r7, sl, lsl #2
 80024c0:	9303      	str	r3, [sp, #12]
 80024c2:	9908      	ldr	r1, [sp, #32]
 80024c4:	9a03      	ldr	r2, [sp, #12]
 80024c6:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80024c8:	1850      	adds	r0, r2, r1
 80024ca:	9a05      	ldr	r2, [sp, #20]
 80024cc:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 80024d0:	f856 c022 	ldr.w	ip, [r6, r2, lsl #2]
 80024d4:	f856 9023 	ldr.w	r9, [r6, r3, lsl #2]
 80024d8:	9b06      	ldr	r3, [sp, #24]
 80024da:	f856 8032 	ldr.w	r8, [r6, r2, lsl #3]
 80024de:	18d3      	adds	r3, r2, r3
 80024e0:	9305      	str	r3, [sp, #20]
 80024e2:	9a04      	ldr	r2, [sp, #16]
 80024e4:	9b01      	ldr	r3, [sp, #4]
 80024e6:	1845      	adds	r5, r0, r1
 80024e8:	4293      	cmp	r3, r2
 80024ea:	46b6      	mov	lr, r6
 80024ec:	eb05 0401 	add.w	r4, r5, r1
 80024f0:	9e03      	ldr	r6, [sp, #12]
 80024f2:	d941      	bls.n	8002578 <arm_radix4_butterfly_inverse_q15+0x1dc>
 80024f4:	eb02 0e0a 	add.w	lr, r2, sl
 80024f8:	6833      	ldr	r3, [r6, #0]
 80024fa:	682a      	ldr	r2, [r5, #0]
 80024fc:	fa93 fb12 	qadd16	fp, r3, r2
 8002500:	fad3 f312 	qsub16	r3, r3, r2
 8002504:	9300      	str	r3, [sp, #0]
 8002506:	6802      	ldr	r2, [r0, #0]
 8002508:	6821      	ldr	r1, [r4, #0]
 800250a:	fa92 f211 	qadd16	r2, r2, r1
 800250e:	fa9b f322 	shadd16	r3, fp, r2
 8002512:	9902      	ldr	r1, [sp, #8]
 8002514:	fa93 f121 	shadd16	r1, r3, r1
 8002518:	6031      	str	r1, [r6, #0]
 800251a:	443e      	add	r6, r7
 800251c:	fadb f222 	shsub16	r2, fp, r2
 8002520:	fb48 f102 	smusd	r1, r8, r2
 8002524:	fb28 f212 	smuadx	r2, r8, r2
 8002528:	0c12      	lsrs	r2, r2, #16
 800252a:	0412      	lsls	r2, r2, #16
 800252c:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 8002530:	6801      	ldr	r1, [r0, #0]
 8002532:	6002      	str	r2, [r0, #0]
 8002534:	6822      	ldr	r2, [r4, #0]
 8002536:	4438      	add	r0, r7
 8002538:	fad1 f212 	qsub16	r2, r1, r2
 800253c:	9b00      	ldr	r3, [sp, #0]
 800253e:	fae3 f122 	shsax	r1, r3, r2
 8002542:	faa3 f322 	shasx	r3, r3, r2
 8002546:	fb4c fb03 	smusd	fp, ip, r3
 800254a:	fb2c f313 	smuadx	r3, ip, r3
 800254e:	0c1b      	lsrs	r3, r3, #16
 8002550:	041b      	lsls	r3, r3, #16
 8002552:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 8002556:	602b      	str	r3, [r5, #0]
 8002558:	443d      	add	r5, r7
 800255a:	fb49 f301 	smusd	r3, r9, r1
 800255e:	fb29 f111 	smuadx	r1, r9, r1
 8002562:	0c09      	lsrs	r1, r1, #16
 8002564:	0409      	lsls	r1, r1, #16
 8002566:	9a01      	ldr	r2, [sp, #4]
 8002568:	ea41 4113 	orr.w	r1, r1, r3, lsr #16
 800256c:	4673      	mov	r3, lr
 800256e:	429a      	cmp	r2, r3
 8002570:	6021      	str	r1, [r4, #0]
 8002572:	44d6      	add	lr, sl
 8002574:	443c      	add	r4, r7
 8002576:	d8bf      	bhi.n	80024f8 <arm_radix4_butterfly_inverse_q15+0x15c>
 8002578:	9a03      	ldr	r2, [sp, #12]
 800257a:	9b04      	ldr	r3, [sp, #16]
 800257c:	3204      	adds	r2, #4
 800257e:	9203      	str	r2, [sp, #12]
 8002580:	9a07      	ldr	r2, [sp, #28]
 8002582:	3301      	adds	r3, #1
 8002584:	4293      	cmp	r3, r2
 8002586:	9304      	str	r3, [sp, #16]
 8002588:	d99b      	bls.n	80024c2 <arm_radix4_butterfly_inverse_q15+0x126>
 800258a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800258c:	9a06      	ldr	r2, [sp, #24]
 800258e:	f8dd a02c 	ldr.w	sl, [sp, #44]	@ 0x2c
 8002592:	089b      	lsrs	r3, r3, #2
 8002594:	0092      	lsls	r2, r2, #2
 8002596:	2b04      	cmp	r3, #4
 8002598:	930a      	str	r3, [sp, #40]	@ 0x28
 800259a:	9206      	str	r2, [sp, #24]
 800259c:	d882      	bhi.n	80024a4 <arm_radix4_butterfly_inverse_q15+0x108>
 800259e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 80025a0:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
 80025a2:	3410      	adds	r4, #16
 80025a4:	f854 3c10 	ldr.w	r3, [r4, #-16]
 80025a8:	f854 7c08 	ldr.w	r7, [r4, #-8]
 80025ac:	fa93 f117 	qadd16	r1, r3, r7
 80025b0:	f854 2c0c 	ldr.w	r2, [r4, #-12]
 80025b4:	f854 0c04 	ldr.w	r0, [r4, #-4]
 80025b8:	fa92 f510 	qadd16	r5, r2, r0
 80025bc:	fa91 f525 	shadd16	r5, r1, r5
 80025c0:	f844 5c10 	str.w	r5, [r4, #-16]
 80025c4:	fa92 f510 	qadd16	r5, r2, r0
 80025c8:	fad1 f125 	shsub16	r1, r1, r5
 80025cc:	f844 1c0c 	str.w	r1, [r4, #-12]
 80025d0:	fad3 f317 	qsub16	r3, r3, r7
 80025d4:	fad2 f210 	qsub16	r2, r2, r0
 80025d8:	faa3 f122 	shasx	r1, r3, r2
 80025dc:	f844 1c08 	str.w	r1, [r4, #-8]
 80025e0:	fae3 f322 	shsax	r3, r3, r2
 80025e4:	3e01      	subs	r6, #1
 80025e6:	f844 3c04 	str.w	r3, [r4, #-4]
 80025ea:	f104 0410 	add.w	r4, r4, #16
 80025ee:	d1d9      	bne.n	80025a4 <arm_radix4_butterfly_inverse_q15+0x208>
 80025f0:	b00f      	add	sp, #60	@ 0x3c
 80025f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80025f6:	bf00      	nop

080025f8 <sniprintf>:
 80025f8:	b40c      	push	{r2, r3}
 80025fa:	b530      	push	{r4, r5, lr}
 80025fc:	4b17      	ldr	r3, [pc, #92]	@ (800265c <sniprintf+0x64>)
 80025fe:	1e0c      	subs	r4, r1, #0
 8002600:	681d      	ldr	r5, [r3, #0]
 8002602:	b09d      	sub	sp, #116	@ 0x74
 8002604:	da08      	bge.n	8002618 <sniprintf+0x20>
 8002606:	238b      	movs	r3, #139	@ 0x8b
 8002608:	602b      	str	r3, [r5, #0]
 800260a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800260e:	b01d      	add	sp, #116	@ 0x74
 8002610:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002614:	b002      	add	sp, #8
 8002616:	4770      	bx	lr
 8002618:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800261c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8002620:	bf14      	ite	ne
 8002622:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8002626:	4623      	moveq	r3, r4
 8002628:	9304      	str	r3, [sp, #16]
 800262a:	9307      	str	r3, [sp, #28]
 800262c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002630:	9002      	str	r0, [sp, #8]
 8002632:	9006      	str	r0, [sp, #24]
 8002634:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002638:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800263a:	ab21      	add	r3, sp, #132	@ 0x84
 800263c:	a902      	add	r1, sp, #8
 800263e:	4628      	mov	r0, r5
 8002640:	9301      	str	r3, [sp, #4]
 8002642:	f000 f995 	bl	8002970 <_svfiprintf_r>
 8002646:	1c43      	adds	r3, r0, #1
 8002648:	bfbc      	itt	lt
 800264a:	238b      	movlt	r3, #139	@ 0x8b
 800264c:	602b      	strlt	r3, [r5, #0]
 800264e:	2c00      	cmp	r4, #0
 8002650:	d0dd      	beq.n	800260e <sniprintf+0x16>
 8002652:	9b02      	ldr	r3, [sp, #8]
 8002654:	2200      	movs	r2, #0
 8002656:	701a      	strb	r2, [r3, #0]
 8002658:	e7d9      	b.n	800260e <sniprintf+0x16>
 800265a:	bf00      	nop
 800265c:	20000014 	.word	0x20000014

08002660 <memset>:
 8002660:	4402      	add	r2, r0
 8002662:	4603      	mov	r3, r0
 8002664:	4293      	cmp	r3, r2
 8002666:	d100      	bne.n	800266a <memset+0xa>
 8002668:	4770      	bx	lr
 800266a:	f803 1b01 	strb.w	r1, [r3], #1
 800266e:	e7f9      	b.n	8002664 <memset+0x4>

08002670 <__errno>:
 8002670:	4b01      	ldr	r3, [pc, #4]	@ (8002678 <__errno+0x8>)
 8002672:	6818      	ldr	r0, [r3, #0]
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	20000014 	.word	0x20000014

0800267c <__libc_init_array>:
 800267c:	b570      	push	{r4, r5, r6, lr}
 800267e:	4d0d      	ldr	r5, [pc, #52]	@ (80026b4 <__libc_init_array+0x38>)
 8002680:	4c0d      	ldr	r4, [pc, #52]	@ (80026b8 <__libc_init_array+0x3c>)
 8002682:	1b64      	subs	r4, r4, r5
 8002684:	10a4      	asrs	r4, r4, #2
 8002686:	2600      	movs	r6, #0
 8002688:	42a6      	cmp	r6, r4
 800268a:	d109      	bne.n	80026a0 <__libc_init_array+0x24>
 800268c:	4d0b      	ldr	r5, [pc, #44]	@ (80026bc <__libc_init_array+0x40>)
 800268e:	4c0c      	ldr	r4, [pc, #48]	@ (80026c0 <__libc_init_array+0x44>)
 8002690:	f000 fc66 	bl	8002f60 <_init>
 8002694:	1b64      	subs	r4, r4, r5
 8002696:	10a4      	asrs	r4, r4, #2
 8002698:	2600      	movs	r6, #0
 800269a:	42a6      	cmp	r6, r4
 800269c:	d105      	bne.n	80026aa <__libc_init_array+0x2e>
 800269e:	bd70      	pop	{r4, r5, r6, pc}
 80026a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80026a4:	4798      	blx	r3
 80026a6:	3601      	adds	r6, #1
 80026a8:	e7ee      	b.n	8002688 <__libc_init_array+0xc>
 80026aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80026ae:	4798      	blx	r3
 80026b0:	3601      	adds	r6, #1
 80026b2:	e7f2      	b.n	800269a <__libc_init_array+0x1e>
 80026b4:	08014e6c 	.word	0x08014e6c
 80026b8:	08014e6c 	.word	0x08014e6c
 80026bc:	08014e6c 	.word	0x08014e6c
 80026c0:	08014e70 	.word	0x08014e70

080026c4 <__retarget_lock_acquire_recursive>:
 80026c4:	4770      	bx	lr

080026c6 <__retarget_lock_release_recursive>:
 80026c6:	4770      	bx	lr

080026c8 <_free_r>:
 80026c8:	b538      	push	{r3, r4, r5, lr}
 80026ca:	4605      	mov	r5, r0
 80026cc:	2900      	cmp	r1, #0
 80026ce:	d041      	beq.n	8002754 <_free_r+0x8c>
 80026d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80026d4:	1f0c      	subs	r4, r1, #4
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	bfb8      	it	lt
 80026da:	18e4      	addlt	r4, r4, r3
 80026dc:	f000 f8e0 	bl	80028a0 <__malloc_lock>
 80026e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002758 <_free_r+0x90>)
 80026e2:	6813      	ldr	r3, [r2, #0]
 80026e4:	b933      	cbnz	r3, 80026f4 <_free_r+0x2c>
 80026e6:	6063      	str	r3, [r4, #4]
 80026e8:	6014      	str	r4, [r2, #0]
 80026ea:	4628      	mov	r0, r5
 80026ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80026f0:	f000 b8dc 	b.w	80028ac <__malloc_unlock>
 80026f4:	42a3      	cmp	r3, r4
 80026f6:	d908      	bls.n	800270a <_free_r+0x42>
 80026f8:	6820      	ldr	r0, [r4, #0]
 80026fa:	1821      	adds	r1, r4, r0
 80026fc:	428b      	cmp	r3, r1
 80026fe:	bf01      	itttt	eq
 8002700:	6819      	ldreq	r1, [r3, #0]
 8002702:	685b      	ldreq	r3, [r3, #4]
 8002704:	1809      	addeq	r1, r1, r0
 8002706:	6021      	streq	r1, [r4, #0]
 8002708:	e7ed      	b.n	80026e6 <_free_r+0x1e>
 800270a:	461a      	mov	r2, r3
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	b10b      	cbz	r3, 8002714 <_free_r+0x4c>
 8002710:	42a3      	cmp	r3, r4
 8002712:	d9fa      	bls.n	800270a <_free_r+0x42>
 8002714:	6811      	ldr	r1, [r2, #0]
 8002716:	1850      	adds	r0, r2, r1
 8002718:	42a0      	cmp	r0, r4
 800271a:	d10b      	bne.n	8002734 <_free_r+0x6c>
 800271c:	6820      	ldr	r0, [r4, #0]
 800271e:	4401      	add	r1, r0
 8002720:	1850      	adds	r0, r2, r1
 8002722:	4283      	cmp	r3, r0
 8002724:	6011      	str	r1, [r2, #0]
 8002726:	d1e0      	bne.n	80026ea <_free_r+0x22>
 8002728:	6818      	ldr	r0, [r3, #0]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	6053      	str	r3, [r2, #4]
 800272e:	4408      	add	r0, r1
 8002730:	6010      	str	r0, [r2, #0]
 8002732:	e7da      	b.n	80026ea <_free_r+0x22>
 8002734:	d902      	bls.n	800273c <_free_r+0x74>
 8002736:	230c      	movs	r3, #12
 8002738:	602b      	str	r3, [r5, #0]
 800273a:	e7d6      	b.n	80026ea <_free_r+0x22>
 800273c:	6820      	ldr	r0, [r4, #0]
 800273e:	1821      	adds	r1, r4, r0
 8002740:	428b      	cmp	r3, r1
 8002742:	bf04      	itt	eq
 8002744:	6819      	ldreq	r1, [r3, #0]
 8002746:	685b      	ldreq	r3, [r3, #4]
 8002748:	6063      	str	r3, [r4, #4]
 800274a:	bf04      	itt	eq
 800274c:	1809      	addeq	r1, r1, r0
 800274e:	6021      	streq	r1, [r4, #0]
 8002750:	6054      	str	r4, [r2, #4]
 8002752:	e7ca      	b.n	80026ea <_free_r+0x22>
 8002754:	bd38      	pop	{r3, r4, r5, pc}
 8002756:	bf00      	nop
 8002758:	200011d4 	.word	0x200011d4

0800275c <sbrk_aligned>:
 800275c:	b570      	push	{r4, r5, r6, lr}
 800275e:	4e0f      	ldr	r6, [pc, #60]	@ (800279c <sbrk_aligned+0x40>)
 8002760:	460c      	mov	r4, r1
 8002762:	6831      	ldr	r1, [r6, #0]
 8002764:	4605      	mov	r5, r0
 8002766:	b911      	cbnz	r1, 800276e <sbrk_aligned+0x12>
 8002768:	f000 fba6 	bl	8002eb8 <_sbrk_r>
 800276c:	6030      	str	r0, [r6, #0]
 800276e:	4621      	mov	r1, r4
 8002770:	4628      	mov	r0, r5
 8002772:	f000 fba1 	bl	8002eb8 <_sbrk_r>
 8002776:	1c43      	adds	r3, r0, #1
 8002778:	d103      	bne.n	8002782 <sbrk_aligned+0x26>
 800277a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800277e:	4620      	mov	r0, r4
 8002780:	bd70      	pop	{r4, r5, r6, pc}
 8002782:	1cc4      	adds	r4, r0, #3
 8002784:	f024 0403 	bic.w	r4, r4, #3
 8002788:	42a0      	cmp	r0, r4
 800278a:	d0f8      	beq.n	800277e <sbrk_aligned+0x22>
 800278c:	1a21      	subs	r1, r4, r0
 800278e:	4628      	mov	r0, r5
 8002790:	f000 fb92 	bl	8002eb8 <_sbrk_r>
 8002794:	3001      	adds	r0, #1
 8002796:	d1f2      	bne.n	800277e <sbrk_aligned+0x22>
 8002798:	e7ef      	b.n	800277a <sbrk_aligned+0x1e>
 800279a:	bf00      	nop
 800279c:	200011d0 	.word	0x200011d0

080027a0 <_malloc_r>:
 80027a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80027a4:	1ccd      	adds	r5, r1, #3
 80027a6:	f025 0503 	bic.w	r5, r5, #3
 80027aa:	3508      	adds	r5, #8
 80027ac:	2d0c      	cmp	r5, #12
 80027ae:	bf38      	it	cc
 80027b0:	250c      	movcc	r5, #12
 80027b2:	2d00      	cmp	r5, #0
 80027b4:	4606      	mov	r6, r0
 80027b6:	db01      	blt.n	80027bc <_malloc_r+0x1c>
 80027b8:	42a9      	cmp	r1, r5
 80027ba:	d904      	bls.n	80027c6 <_malloc_r+0x26>
 80027bc:	230c      	movs	r3, #12
 80027be:	6033      	str	r3, [r6, #0]
 80027c0:	2000      	movs	r0, #0
 80027c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80027c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800289c <_malloc_r+0xfc>
 80027ca:	f000 f869 	bl	80028a0 <__malloc_lock>
 80027ce:	f8d8 3000 	ldr.w	r3, [r8]
 80027d2:	461c      	mov	r4, r3
 80027d4:	bb44      	cbnz	r4, 8002828 <_malloc_r+0x88>
 80027d6:	4629      	mov	r1, r5
 80027d8:	4630      	mov	r0, r6
 80027da:	f7ff ffbf 	bl	800275c <sbrk_aligned>
 80027de:	1c43      	adds	r3, r0, #1
 80027e0:	4604      	mov	r4, r0
 80027e2:	d158      	bne.n	8002896 <_malloc_r+0xf6>
 80027e4:	f8d8 4000 	ldr.w	r4, [r8]
 80027e8:	4627      	mov	r7, r4
 80027ea:	2f00      	cmp	r7, #0
 80027ec:	d143      	bne.n	8002876 <_malloc_r+0xd6>
 80027ee:	2c00      	cmp	r4, #0
 80027f0:	d04b      	beq.n	800288a <_malloc_r+0xea>
 80027f2:	6823      	ldr	r3, [r4, #0]
 80027f4:	4639      	mov	r1, r7
 80027f6:	4630      	mov	r0, r6
 80027f8:	eb04 0903 	add.w	r9, r4, r3
 80027fc:	f000 fb5c 	bl	8002eb8 <_sbrk_r>
 8002800:	4581      	cmp	r9, r0
 8002802:	d142      	bne.n	800288a <_malloc_r+0xea>
 8002804:	6821      	ldr	r1, [r4, #0]
 8002806:	1a6d      	subs	r5, r5, r1
 8002808:	4629      	mov	r1, r5
 800280a:	4630      	mov	r0, r6
 800280c:	f7ff ffa6 	bl	800275c <sbrk_aligned>
 8002810:	3001      	adds	r0, #1
 8002812:	d03a      	beq.n	800288a <_malloc_r+0xea>
 8002814:	6823      	ldr	r3, [r4, #0]
 8002816:	442b      	add	r3, r5
 8002818:	6023      	str	r3, [r4, #0]
 800281a:	f8d8 3000 	ldr.w	r3, [r8]
 800281e:	685a      	ldr	r2, [r3, #4]
 8002820:	bb62      	cbnz	r2, 800287c <_malloc_r+0xdc>
 8002822:	f8c8 7000 	str.w	r7, [r8]
 8002826:	e00f      	b.n	8002848 <_malloc_r+0xa8>
 8002828:	6822      	ldr	r2, [r4, #0]
 800282a:	1b52      	subs	r2, r2, r5
 800282c:	d420      	bmi.n	8002870 <_malloc_r+0xd0>
 800282e:	2a0b      	cmp	r2, #11
 8002830:	d917      	bls.n	8002862 <_malloc_r+0xc2>
 8002832:	1961      	adds	r1, r4, r5
 8002834:	42a3      	cmp	r3, r4
 8002836:	6025      	str	r5, [r4, #0]
 8002838:	bf18      	it	ne
 800283a:	6059      	strne	r1, [r3, #4]
 800283c:	6863      	ldr	r3, [r4, #4]
 800283e:	bf08      	it	eq
 8002840:	f8c8 1000 	streq.w	r1, [r8]
 8002844:	5162      	str	r2, [r4, r5]
 8002846:	604b      	str	r3, [r1, #4]
 8002848:	4630      	mov	r0, r6
 800284a:	f000 f82f 	bl	80028ac <__malloc_unlock>
 800284e:	f104 000b 	add.w	r0, r4, #11
 8002852:	1d23      	adds	r3, r4, #4
 8002854:	f020 0007 	bic.w	r0, r0, #7
 8002858:	1ac2      	subs	r2, r0, r3
 800285a:	bf1c      	itt	ne
 800285c:	1a1b      	subne	r3, r3, r0
 800285e:	50a3      	strne	r3, [r4, r2]
 8002860:	e7af      	b.n	80027c2 <_malloc_r+0x22>
 8002862:	6862      	ldr	r2, [r4, #4]
 8002864:	42a3      	cmp	r3, r4
 8002866:	bf0c      	ite	eq
 8002868:	f8c8 2000 	streq.w	r2, [r8]
 800286c:	605a      	strne	r2, [r3, #4]
 800286e:	e7eb      	b.n	8002848 <_malloc_r+0xa8>
 8002870:	4623      	mov	r3, r4
 8002872:	6864      	ldr	r4, [r4, #4]
 8002874:	e7ae      	b.n	80027d4 <_malloc_r+0x34>
 8002876:	463c      	mov	r4, r7
 8002878:	687f      	ldr	r7, [r7, #4]
 800287a:	e7b6      	b.n	80027ea <_malloc_r+0x4a>
 800287c:	461a      	mov	r2, r3
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	42a3      	cmp	r3, r4
 8002882:	d1fb      	bne.n	800287c <_malloc_r+0xdc>
 8002884:	2300      	movs	r3, #0
 8002886:	6053      	str	r3, [r2, #4]
 8002888:	e7de      	b.n	8002848 <_malloc_r+0xa8>
 800288a:	230c      	movs	r3, #12
 800288c:	6033      	str	r3, [r6, #0]
 800288e:	4630      	mov	r0, r6
 8002890:	f000 f80c 	bl	80028ac <__malloc_unlock>
 8002894:	e794      	b.n	80027c0 <_malloc_r+0x20>
 8002896:	6005      	str	r5, [r0, #0]
 8002898:	e7d6      	b.n	8002848 <_malloc_r+0xa8>
 800289a:	bf00      	nop
 800289c:	200011d4 	.word	0x200011d4

080028a0 <__malloc_lock>:
 80028a0:	4801      	ldr	r0, [pc, #4]	@ (80028a8 <__malloc_lock+0x8>)
 80028a2:	f7ff bf0f 	b.w	80026c4 <__retarget_lock_acquire_recursive>
 80028a6:	bf00      	nop
 80028a8:	200011cc 	.word	0x200011cc

080028ac <__malloc_unlock>:
 80028ac:	4801      	ldr	r0, [pc, #4]	@ (80028b4 <__malloc_unlock+0x8>)
 80028ae:	f7ff bf0a 	b.w	80026c6 <__retarget_lock_release_recursive>
 80028b2:	bf00      	nop
 80028b4:	200011cc 	.word	0x200011cc

080028b8 <__ssputs_r>:
 80028b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028bc:	688e      	ldr	r6, [r1, #8]
 80028be:	461f      	mov	r7, r3
 80028c0:	42be      	cmp	r6, r7
 80028c2:	680b      	ldr	r3, [r1, #0]
 80028c4:	4682      	mov	sl, r0
 80028c6:	460c      	mov	r4, r1
 80028c8:	4690      	mov	r8, r2
 80028ca:	d82d      	bhi.n	8002928 <__ssputs_r+0x70>
 80028cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80028d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80028d4:	d026      	beq.n	8002924 <__ssputs_r+0x6c>
 80028d6:	6965      	ldr	r5, [r4, #20]
 80028d8:	6909      	ldr	r1, [r1, #16]
 80028da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80028de:	eba3 0901 	sub.w	r9, r3, r1
 80028e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80028e6:	1c7b      	adds	r3, r7, #1
 80028e8:	444b      	add	r3, r9
 80028ea:	106d      	asrs	r5, r5, #1
 80028ec:	429d      	cmp	r5, r3
 80028ee:	bf38      	it	cc
 80028f0:	461d      	movcc	r5, r3
 80028f2:	0553      	lsls	r3, r2, #21
 80028f4:	d527      	bpl.n	8002946 <__ssputs_r+0x8e>
 80028f6:	4629      	mov	r1, r5
 80028f8:	f7ff ff52 	bl	80027a0 <_malloc_r>
 80028fc:	4606      	mov	r6, r0
 80028fe:	b360      	cbz	r0, 800295a <__ssputs_r+0xa2>
 8002900:	6921      	ldr	r1, [r4, #16]
 8002902:	464a      	mov	r2, r9
 8002904:	f000 fae8 	bl	8002ed8 <memcpy>
 8002908:	89a3      	ldrh	r3, [r4, #12]
 800290a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800290e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002912:	81a3      	strh	r3, [r4, #12]
 8002914:	6126      	str	r6, [r4, #16]
 8002916:	6165      	str	r5, [r4, #20]
 8002918:	444e      	add	r6, r9
 800291a:	eba5 0509 	sub.w	r5, r5, r9
 800291e:	6026      	str	r6, [r4, #0]
 8002920:	60a5      	str	r5, [r4, #8]
 8002922:	463e      	mov	r6, r7
 8002924:	42be      	cmp	r6, r7
 8002926:	d900      	bls.n	800292a <__ssputs_r+0x72>
 8002928:	463e      	mov	r6, r7
 800292a:	6820      	ldr	r0, [r4, #0]
 800292c:	4632      	mov	r2, r6
 800292e:	4641      	mov	r1, r8
 8002930:	f000 faa8 	bl	8002e84 <memmove>
 8002934:	68a3      	ldr	r3, [r4, #8]
 8002936:	1b9b      	subs	r3, r3, r6
 8002938:	60a3      	str	r3, [r4, #8]
 800293a:	6823      	ldr	r3, [r4, #0]
 800293c:	4433      	add	r3, r6
 800293e:	6023      	str	r3, [r4, #0]
 8002940:	2000      	movs	r0, #0
 8002942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002946:	462a      	mov	r2, r5
 8002948:	f000 fad4 	bl	8002ef4 <_realloc_r>
 800294c:	4606      	mov	r6, r0
 800294e:	2800      	cmp	r0, #0
 8002950:	d1e0      	bne.n	8002914 <__ssputs_r+0x5c>
 8002952:	6921      	ldr	r1, [r4, #16]
 8002954:	4650      	mov	r0, sl
 8002956:	f7ff feb7 	bl	80026c8 <_free_r>
 800295a:	230c      	movs	r3, #12
 800295c:	f8ca 3000 	str.w	r3, [sl]
 8002960:	89a3      	ldrh	r3, [r4, #12]
 8002962:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002966:	81a3      	strh	r3, [r4, #12]
 8002968:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800296c:	e7e9      	b.n	8002942 <__ssputs_r+0x8a>
	...

08002970 <_svfiprintf_r>:
 8002970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002974:	4698      	mov	r8, r3
 8002976:	898b      	ldrh	r3, [r1, #12]
 8002978:	061b      	lsls	r3, r3, #24
 800297a:	b09d      	sub	sp, #116	@ 0x74
 800297c:	4607      	mov	r7, r0
 800297e:	460d      	mov	r5, r1
 8002980:	4614      	mov	r4, r2
 8002982:	d510      	bpl.n	80029a6 <_svfiprintf_r+0x36>
 8002984:	690b      	ldr	r3, [r1, #16]
 8002986:	b973      	cbnz	r3, 80029a6 <_svfiprintf_r+0x36>
 8002988:	2140      	movs	r1, #64	@ 0x40
 800298a:	f7ff ff09 	bl	80027a0 <_malloc_r>
 800298e:	6028      	str	r0, [r5, #0]
 8002990:	6128      	str	r0, [r5, #16]
 8002992:	b930      	cbnz	r0, 80029a2 <_svfiprintf_r+0x32>
 8002994:	230c      	movs	r3, #12
 8002996:	603b      	str	r3, [r7, #0]
 8002998:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800299c:	b01d      	add	sp, #116	@ 0x74
 800299e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029a2:	2340      	movs	r3, #64	@ 0x40
 80029a4:	616b      	str	r3, [r5, #20]
 80029a6:	2300      	movs	r3, #0
 80029a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80029aa:	2320      	movs	r3, #32
 80029ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80029b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80029b4:	2330      	movs	r3, #48	@ 0x30
 80029b6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002b54 <_svfiprintf_r+0x1e4>
 80029ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80029be:	f04f 0901 	mov.w	r9, #1
 80029c2:	4623      	mov	r3, r4
 80029c4:	469a      	mov	sl, r3
 80029c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80029ca:	b10a      	cbz	r2, 80029d0 <_svfiprintf_r+0x60>
 80029cc:	2a25      	cmp	r2, #37	@ 0x25
 80029ce:	d1f9      	bne.n	80029c4 <_svfiprintf_r+0x54>
 80029d0:	ebba 0b04 	subs.w	fp, sl, r4
 80029d4:	d00b      	beq.n	80029ee <_svfiprintf_r+0x7e>
 80029d6:	465b      	mov	r3, fp
 80029d8:	4622      	mov	r2, r4
 80029da:	4629      	mov	r1, r5
 80029dc:	4638      	mov	r0, r7
 80029de:	f7ff ff6b 	bl	80028b8 <__ssputs_r>
 80029e2:	3001      	adds	r0, #1
 80029e4:	f000 80a7 	beq.w	8002b36 <_svfiprintf_r+0x1c6>
 80029e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80029ea:	445a      	add	r2, fp
 80029ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80029ee:	f89a 3000 	ldrb.w	r3, [sl]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f000 809f 	beq.w	8002b36 <_svfiprintf_r+0x1c6>
 80029f8:	2300      	movs	r3, #0
 80029fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80029fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002a02:	f10a 0a01 	add.w	sl, sl, #1
 8002a06:	9304      	str	r3, [sp, #16]
 8002a08:	9307      	str	r3, [sp, #28]
 8002a0a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002a0e:	931a      	str	r3, [sp, #104]	@ 0x68
 8002a10:	4654      	mov	r4, sl
 8002a12:	2205      	movs	r2, #5
 8002a14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a18:	484e      	ldr	r0, [pc, #312]	@ (8002b54 <_svfiprintf_r+0x1e4>)
 8002a1a:	f7fd fc39 	bl	8000290 <memchr>
 8002a1e:	9a04      	ldr	r2, [sp, #16]
 8002a20:	b9d8      	cbnz	r0, 8002a5a <_svfiprintf_r+0xea>
 8002a22:	06d0      	lsls	r0, r2, #27
 8002a24:	bf44      	itt	mi
 8002a26:	2320      	movmi	r3, #32
 8002a28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002a2c:	0711      	lsls	r1, r2, #28
 8002a2e:	bf44      	itt	mi
 8002a30:	232b      	movmi	r3, #43	@ 0x2b
 8002a32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002a36:	f89a 3000 	ldrb.w	r3, [sl]
 8002a3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a3c:	d015      	beq.n	8002a6a <_svfiprintf_r+0xfa>
 8002a3e:	9a07      	ldr	r2, [sp, #28]
 8002a40:	4654      	mov	r4, sl
 8002a42:	2000      	movs	r0, #0
 8002a44:	f04f 0c0a 	mov.w	ip, #10
 8002a48:	4621      	mov	r1, r4
 8002a4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002a4e:	3b30      	subs	r3, #48	@ 0x30
 8002a50:	2b09      	cmp	r3, #9
 8002a52:	d94b      	bls.n	8002aec <_svfiprintf_r+0x17c>
 8002a54:	b1b0      	cbz	r0, 8002a84 <_svfiprintf_r+0x114>
 8002a56:	9207      	str	r2, [sp, #28]
 8002a58:	e014      	b.n	8002a84 <_svfiprintf_r+0x114>
 8002a5a:	eba0 0308 	sub.w	r3, r0, r8
 8002a5e:	fa09 f303 	lsl.w	r3, r9, r3
 8002a62:	4313      	orrs	r3, r2
 8002a64:	9304      	str	r3, [sp, #16]
 8002a66:	46a2      	mov	sl, r4
 8002a68:	e7d2      	b.n	8002a10 <_svfiprintf_r+0xa0>
 8002a6a:	9b03      	ldr	r3, [sp, #12]
 8002a6c:	1d19      	adds	r1, r3, #4
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	9103      	str	r1, [sp, #12]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	bfbb      	ittet	lt
 8002a76:	425b      	neglt	r3, r3
 8002a78:	f042 0202 	orrlt.w	r2, r2, #2
 8002a7c:	9307      	strge	r3, [sp, #28]
 8002a7e:	9307      	strlt	r3, [sp, #28]
 8002a80:	bfb8      	it	lt
 8002a82:	9204      	strlt	r2, [sp, #16]
 8002a84:	7823      	ldrb	r3, [r4, #0]
 8002a86:	2b2e      	cmp	r3, #46	@ 0x2e
 8002a88:	d10a      	bne.n	8002aa0 <_svfiprintf_r+0x130>
 8002a8a:	7863      	ldrb	r3, [r4, #1]
 8002a8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a8e:	d132      	bne.n	8002af6 <_svfiprintf_r+0x186>
 8002a90:	9b03      	ldr	r3, [sp, #12]
 8002a92:	1d1a      	adds	r2, r3, #4
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	9203      	str	r2, [sp, #12]
 8002a98:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002a9c:	3402      	adds	r4, #2
 8002a9e:	9305      	str	r3, [sp, #20]
 8002aa0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002b64 <_svfiprintf_r+0x1f4>
 8002aa4:	7821      	ldrb	r1, [r4, #0]
 8002aa6:	2203      	movs	r2, #3
 8002aa8:	4650      	mov	r0, sl
 8002aaa:	f7fd fbf1 	bl	8000290 <memchr>
 8002aae:	b138      	cbz	r0, 8002ac0 <_svfiprintf_r+0x150>
 8002ab0:	9b04      	ldr	r3, [sp, #16]
 8002ab2:	eba0 000a 	sub.w	r0, r0, sl
 8002ab6:	2240      	movs	r2, #64	@ 0x40
 8002ab8:	4082      	lsls	r2, r0
 8002aba:	4313      	orrs	r3, r2
 8002abc:	3401      	adds	r4, #1
 8002abe:	9304      	str	r3, [sp, #16]
 8002ac0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ac4:	4824      	ldr	r0, [pc, #144]	@ (8002b58 <_svfiprintf_r+0x1e8>)
 8002ac6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002aca:	2206      	movs	r2, #6
 8002acc:	f7fd fbe0 	bl	8000290 <memchr>
 8002ad0:	2800      	cmp	r0, #0
 8002ad2:	d036      	beq.n	8002b42 <_svfiprintf_r+0x1d2>
 8002ad4:	4b21      	ldr	r3, [pc, #132]	@ (8002b5c <_svfiprintf_r+0x1ec>)
 8002ad6:	bb1b      	cbnz	r3, 8002b20 <_svfiprintf_r+0x1b0>
 8002ad8:	9b03      	ldr	r3, [sp, #12]
 8002ada:	3307      	adds	r3, #7
 8002adc:	f023 0307 	bic.w	r3, r3, #7
 8002ae0:	3308      	adds	r3, #8
 8002ae2:	9303      	str	r3, [sp, #12]
 8002ae4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002ae6:	4433      	add	r3, r6
 8002ae8:	9309      	str	r3, [sp, #36]	@ 0x24
 8002aea:	e76a      	b.n	80029c2 <_svfiprintf_r+0x52>
 8002aec:	fb0c 3202 	mla	r2, ip, r2, r3
 8002af0:	460c      	mov	r4, r1
 8002af2:	2001      	movs	r0, #1
 8002af4:	e7a8      	b.n	8002a48 <_svfiprintf_r+0xd8>
 8002af6:	2300      	movs	r3, #0
 8002af8:	3401      	adds	r4, #1
 8002afa:	9305      	str	r3, [sp, #20]
 8002afc:	4619      	mov	r1, r3
 8002afe:	f04f 0c0a 	mov.w	ip, #10
 8002b02:	4620      	mov	r0, r4
 8002b04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002b08:	3a30      	subs	r2, #48	@ 0x30
 8002b0a:	2a09      	cmp	r2, #9
 8002b0c:	d903      	bls.n	8002b16 <_svfiprintf_r+0x1a6>
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d0c6      	beq.n	8002aa0 <_svfiprintf_r+0x130>
 8002b12:	9105      	str	r1, [sp, #20]
 8002b14:	e7c4      	b.n	8002aa0 <_svfiprintf_r+0x130>
 8002b16:	fb0c 2101 	mla	r1, ip, r1, r2
 8002b1a:	4604      	mov	r4, r0
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e7f0      	b.n	8002b02 <_svfiprintf_r+0x192>
 8002b20:	ab03      	add	r3, sp, #12
 8002b22:	9300      	str	r3, [sp, #0]
 8002b24:	462a      	mov	r2, r5
 8002b26:	4b0e      	ldr	r3, [pc, #56]	@ (8002b60 <_svfiprintf_r+0x1f0>)
 8002b28:	a904      	add	r1, sp, #16
 8002b2a:	4638      	mov	r0, r7
 8002b2c:	f3af 8000 	nop.w
 8002b30:	1c42      	adds	r2, r0, #1
 8002b32:	4606      	mov	r6, r0
 8002b34:	d1d6      	bne.n	8002ae4 <_svfiprintf_r+0x174>
 8002b36:	89ab      	ldrh	r3, [r5, #12]
 8002b38:	065b      	lsls	r3, r3, #25
 8002b3a:	f53f af2d 	bmi.w	8002998 <_svfiprintf_r+0x28>
 8002b3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002b40:	e72c      	b.n	800299c <_svfiprintf_r+0x2c>
 8002b42:	ab03      	add	r3, sp, #12
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	462a      	mov	r2, r5
 8002b48:	4b05      	ldr	r3, [pc, #20]	@ (8002b60 <_svfiprintf_r+0x1f0>)
 8002b4a:	a904      	add	r1, sp, #16
 8002b4c:	4638      	mov	r0, r7
 8002b4e:	f000 f879 	bl	8002c44 <_printf_i>
 8002b52:	e7ed      	b.n	8002b30 <_svfiprintf_r+0x1c0>
 8002b54:	08014e30 	.word	0x08014e30
 8002b58:	08014e3a 	.word	0x08014e3a
 8002b5c:	00000000 	.word	0x00000000
 8002b60:	080028b9 	.word	0x080028b9
 8002b64:	08014e36 	.word	0x08014e36

08002b68 <_printf_common>:
 8002b68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b6c:	4616      	mov	r6, r2
 8002b6e:	4698      	mov	r8, r3
 8002b70:	688a      	ldr	r2, [r1, #8]
 8002b72:	690b      	ldr	r3, [r1, #16]
 8002b74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	bfb8      	it	lt
 8002b7c:	4613      	movlt	r3, r2
 8002b7e:	6033      	str	r3, [r6, #0]
 8002b80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002b84:	4607      	mov	r7, r0
 8002b86:	460c      	mov	r4, r1
 8002b88:	b10a      	cbz	r2, 8002b8e <_printf_common+0x26>
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	6033      	str	r3, [r6, #0]
 8002b8e:	6823      	ldr	r3, [r4, #0]
 8002b90:	0699      	lsls	r1, r3, #26
 8002b92:	bf42      	ittt	mi
 8002b94:	6833      	ldrmi	r3, [r6, #0]
 8002b96:	3302      	addmi	r3, #2
 8002b98:	6033      	strmi	r3, [r6, #0]
 8002b9a:	6825      	ldr	r5, [r4, #0]
 8002b9c:	f015 0506 	ands.w	r5, r5, #6
 8002ba0:	d106      	bne.n	8002bb0 <_printf_common+0x48>
 8002ba2:	f104 0a19 	add.w	sl, r4, #25
 8002ba6:	68e3      	ldr	r3, [r4, #12]
 8002ba8:	6832      	ldr	r2, [r6, #0]
 8002baa:	1a9b      	subs	r3, r3, r2
 8002bac:	42ab      	cmp	r3, r5
 8002bae:	dc26      	bgt.n	8002bfe <_printf_common+0x96>
 8002bb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002bb4:	6822      	ldr	r2, [r4, #0]
 8002bb6:	3b00      	subs	r3, #0
 8002bb8:	bf18      	it	ne
 8002bba:	2301      	movne	r3, #1
 8002bbc:	0692      	lsls	r2, r2, #26
 8002bbe:	d42b      	bmi.n	8002c18 <_printf_common+0xb0>
 8002bc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002bc4:	4641      	mov	r1, r8
 8002bc6:	4638      	mov	r0, r7
 8002bc8:	47c8      	blx	r9
 8002bca:	3001      	adds	r0, #1
 8002bcc:	d01e      	beq.n	8002c0c <_printf_common+0xa4>
 8002bce:	6823      	ldr	r3, [r4, #0]
 8002bd0:	6922      	ldr	r2, [r4, #16]
 8002bd2:	f003 0306 	and.w	r3, r3, #6
 8002bd6:	2b04      	cmp	r3, #4
 8002bd8:	bf02      	ittt	eq
 8002bda:	68e5      	ldreq	r5, [r4, #12]
 8002bdc:	6833      	ldreq	r3, [r6, #0]
 8002bde:	1aed      	subeq	r5, r5, r3
 8002be0:	68a3      	ldr	r3, [r4, #8]
 8002be2:	bf0c      	ite	eq
 8002be4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002be8:	2500      	movne	r5, #0
 8002bea:	4293      	cmp	r3, r2
 8002bec:	bfc4      	itt	gt
 8002bee:	1a9b      	subgt	r3, r3, r2
 8002bf0:	18ed      	addgt	r5, r5, r3
 8002bf2:	2600      	movs	r6, #0
 8002bf4:	341a      	adds	r4, #26
 8002bf6:	42b5      	cmp	r5, r6
 8002bf8:	d11a      	bne.n	8002c30 <_printf_common+0xc8>
 8002bfa:	2000      	movs	r0, #0
 8002bfc:	e008      	b.n	8002c10 <_printf_common+0xa8>
 8002bfe:	2301      	movs	r3, #1
 8002c00:	4652      	mov	r2, sl
 8002c02:	4641      	mov	r1, r8
 8002c04:	4638      	mov	r0, r7
 8002c06:	47c8      	blx	r9
 8002c08:	3001      	adds	r0, #1
 8002c0a:	d103      	bne.n	8002c14 <_printf_common+0xac>
 8002c0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c14:	3501      	adds	r5, #1
 8002c16:	e7c6      	b.n	8002ba6 <_printf_common+0x3e>
 8002c18:	18e1      	adds	r1, r4, r3
 8002c1a:	1c5a      	adds	r2, r3, #1
 8002c1c:	2030      	movs	r0, #48	@ 0x30
 8002c1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002c22:	4422      	add	r2, r4
 8002c24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002c28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002c2c:	3302      	adds	r3, #2
 8002c2e:	e7c7      	b.n	8002bc0 <_printf_common+0x58>
 8002c30:	2301      	movs	r3, #1
 8002c32:	4622      	mov	r2, r4
 8002c34:	4641      	mov	r1, r8
 8002c36:	4638      	mov	r0, r7
 8002c38:	47c8      	blx	r9
 8002c3a:	3001      	adds	r0, #1
 8002c3c:	d0e6      	beq.n	8002c0c <_printf_common+0xa4>
 8002c3e:	3601      	adds	r6, #1
 8002c40:	e7d9      	b.n	8002bf6 <_printf_common+0x8e>
	...

08002c44 <_printf_i>:
 8002c44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002c48:	7e0f      	ldrb	r7, [r1, #24]
 8002c4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002c4c:	2f78      	cmp	r7, #120	@ 0x78
 8002c4e:	4691      	mov	r9, r2
 8002c50:	4680      	mov	r8, r0
 8002c52:	460c      	mov	r4, r1
 8002c54:	469a      	mov	sl, r3
 8002c56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002c5a:	d807      	bhi.n	8002c6c <_printf_i+0x28>
 8002c5c:	2f62      	cmp	r7, #98	@ 0x62
 8002c5e:	d80a      	bhi.n	8002c76 <_printf_i+0x32>
 8002c60:	2f00      	cmp	r7, #0
 8002c62:	f000 80d2 	beq.w	8002e0a <_printf_i+0x1c6>
 8002c66:	2f58      	cmp	r7, #88	@ 0x58
 8002c68:	f000 80b9 	beq.w	8002dde <_printf_i+0x19a>
 8002c6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002c70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002c74:	e03a      	b.n	8002cec <_printf_i+0xa8>
 8002c76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002c7a:	2b15      	cmp	r3, #21
 8002c7c:	d8f6      	bhi.n	8002c6c <_printf_i+0x28>
 8002c7e:	a101      	add	r1, pc, #4	@ (adr r1, 8002c84 <_printf_i+0x40>)
 8002c80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002c84:	08002cdd 	.word	0x08002cdd
 8002c88:	08002cf1 	.word	0x08002cf1
 8002c8c:	08002c6d 	.word	0x08002c6d
 8002c90:	08002c6d 	.word	0x08002c6d
 8002c94:	08002c6d 	.word	0x08002c6d
 8002c98:	08002c6d 	.word	0x08002c6d
 8002c9c:	08002cf1 	.word	0x08002cf1
 8002ca0:	08002c6d 	.word	0x08002c6d
 8002ca4:	08002c6d 	.word	0x08002c6d
 8002ca8:	08002c6d 	.word	0x08002c6d
 8002cac:	08002c6d 	.word	0x08002c6d
 8002cb0:	08002df1 	.word	0x08002df1
 8002cb4:	08002d1b 	.word	0x08002d1b
 8002cb8:	08002dab 	.word	0x08002dab
 8002cbc:	08002c6d 	.word	0x08002c6d
 8002cc0:	08002c6d 	.word	0x08002c6d
 8002cc4:	08002e13 	.word	0x08002e13
 8002cc8:	08002c6d 	.word	0x08002c6d
 8002ccc:	08002d1b 	.word	0x08002d1b
 8002cd0:	08002c6d 	.word	0x08002c6d
 8002cd4:	08002c6d 	.word	0x08002c6d
 8002cd8:	08002db3 	.word	0x08002db3
 8002cdc:	6833      	ldr	r3, [r6, #0]
 8002cde:	1d1a      	adds	r2, r3, #4
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	6032      	str	r2, [r6, #0]
 8002ce4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002ce8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002cec:	2301      	movs	r3, #1
 8002cee:	e09d      	b.n	8002e2c <_printf_i+0x1e8>
 8002cf0:	6833      	ldr	r3, [r6, #0]
 8002cf2:	6820      	ldr	r0, [r4, #0]
 8002cf4:	1d19      	adds	r1, r3, #4
 8002cf6:	6031      	str	r1, [r6, #0]
 8002cf8:	0606      	lsls	r6, r0, #24
 8002cfa:	d501      	bpl.n	8002d00 <_printf_i+0xbc>
 8002cfc:	681d      	ldr	r5, [r3, #0]
 8002cfe:	e003      	b.n	8002d08 <_printf_i+0xc4>
 8002d00:	0645      	lsls	r5, r0, #25
 8002d02:	d5fb      	bpl.n	8002cfc <_printf_i+0xb8>
 8002d04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002d08:	2d00      	cmp	r5, #0
 8002d0a:	da03      	bge.n	8002d14 <_printf_i+0xd0>
 8002d0c:	232d      	movs	r3, #45	@ 0x2d
 8002d0e:	426d      	negs	r5, r5
 8002d10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002d14:	4859      	ldr	r0, [pc, #356]	@ (8002e7c <_printf_i+0x238>)
 8002d16:	230a      	movs	r3, #10
 8002d18:	e011      	b.n	8002d3e <_printf_i+0xfa>
 8002d1a:	6821      	ldr	r1, [r4, #0]
 8002d1c:	6833      	ldr	r3, [r6, #0]
 8002d1e:	0608      	lsls	r0, r1, #24
 8002d20:	f853 5b04 	ldr.w	r5, [r3], #4
 8002d24:	d402      	bmi.n	8002d2c <_printf_i+0xe8>
 8002d26:	0649      	lsls	r1, r1, #25
 8002d28:	bf48      	it	mi
 8002d2a:	b2ad      	uxthmi	r5, r5
 8002d2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8002d2e:	4853      	ldr	r0, [pc, #332]	@ (8002e7c <_printf_i+0x238>)
 8002d30:	6033      	str	r3, [r6, #0]
 8002d32:	bf14      	ite	ne
 8002d34:	230a      	movne	r3, #10
 8002d36:	2308      	moveq	r3, #8
 8002d38:	2100      	movs	r1, #0
 8002d3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002d3e:	6866      	ldr	r6, [r4, #4]
 8002d40:	60a6      	str	r6, [r4, #8]
 8002d42:	2e00      	cmp	r6, #0
 8002d44:	bfa2      	ittt	ge
 8002d46:	6821      	ldrge	r1, [r4, #0]
 8002d48:	f021 0104 	bicge.w	r1, r1, #4
 8002d4c:	6021      	strge	r1, [r4, #0]
 8002d4e:	b90d      	cbnz	r5, 8002d54 <_printf_i+0x110>
 8002d50:	2e00      	cmp	r6, #0
 8002d52:	d04b      	beq.n	8002dec <_printf_i+0x1a8>
 8002d54:	4616      	mov	r6, r2
 8002d56:	fbb5 f1f3 	udiv	r1, r5, r3
 8002d5a:	fb03 5711 	mls	r7, r3, r1, r5
 8002d5e:	5dc7      	ldrb	r7, [r0, r7]
 8002d60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002d64:	462f      	mov	r7, r5
 8002d66:	42bb      	cmp	r3, r7
 8002d68:	460d      	mov	r5, r1
 8002d6a:	d9f4      	bls.n	8002d56 <_printf_i+0x112>
 8002d6c:	2b08      	cmp	r3, #8
 8002d6e:	d10b      	bne.n	8002d88 <_printf_i+0x144>
 8002d70:	6823      	ldr	r3, [r4, #0]
 8002d72:	07df      	lsls	r7, r3, #31
 8002d74:	d508      	bpl.n	8002d88 <_printf_i+0x144>
 8002d76:	6923      	ldr	r3, [r4, #16]
 8002d78:	6861      	ldr	r1, [r4, #4]
 8002d7a:	4299      	cmp	r1, r3
 8002d7c:	bfde      	ittt	le
 8002d7e:	2330      	movle	r3, #48	@ 0x30
 8002d80:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002d84:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8002d88:	1b92      	subs	r2, r2, r6
 8002d8a:	6122      	str	r2, [r4, #16]
 8002d8c:	f8cd a000 	str.w	sl, [sp]
 8002d90:	464b      	mov	r3, r9
 8002d92:	aa03      	add	r2, sp, #12
 8002d94:	4621      	mov	r1, r4
 8002d96:	4640      	mov	r0, r8
 8002d98:	f7ff fee6 	bl	8002b68 <_printf_common>
 8002d9c:	3001      	adds	r0, #1
 8002d9e:	d14a      	bne.n	8002e36 <_printf_i+0x1f2>
 8002da0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002da4:	b004      	add	sp, #16
 8002da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002daa:	6823      	ldr	r3, [r4, #0]
 8002dac:	f043 0320 	orr.w	r3, r3, #32
 8002db0:	6023      	str	r3, [r4, #0]
 8002db2:	4833      	ldr	r0, [pc, #204]	@ (8002e80 <_printf_i+0x23c>)
 8002db4:	2778      	movs	r7, #120	@ 0x78
 8002db6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002dba:	6823      	ldr	r3, [r4, #0]
 8002dbc:	6831      	ldr	r1, [r6, #0]
 8002dbe:	061f      	lsls	r7, r3, #24
 8002dc0:	f851 5b04 	ldr.w	r5, [r1], #4
 8002dc4:	d402      	bmi.n	8002dcc <_printf_i+0x188>
 8002dc6:	065f      	lsls	r7, r3, #25
 8002dc8:	bf48      	it	mi
 8002dca:	b2ad      	uxthmi	r5, r5
 8002dcc:	6031      	str	r1, [r6, #0]
 8002dce:	07d9      	lsls	r1, r3, #31
 8002dd0:	bf44      	itt	mi
 8002dd2:	f043 0320 	orrmi.w	r3, r3, #32
 8002dd6:	6023      	strmi	r3, [r4, #0]
 8002dd8:	b11d      	cbz	r5, 8002de2 <_printf_i+0x19e>
 8002dda:	2310      	movs	r3, #16
 8002ddc:	e7ac      	b.n	8002d38 <_printf_i+0xf4>
 8002dde:	4827      	ldr	r0, [pc, #156]	@ (8002e7c <_printf_i+0x238>)
 8002de0:	e7e9      	b.n	8002db6 <_printf_i+0x172>
 8002de2:	6823      	ldr	r3, [r4, #0]
 8002de4:	f023 0320 	bic.w	r3, r3, #32
 8002de8:	6023      	str	r3, [r4, #0]
 8002dea:	e7f6      	b.n	8002dda <_printf_i+0x196>
 8002dec:	4616      	mov	r6, r2
 8002dee:	e7bd      	b.n	8002d6c <_printf_i+0x128>
 8002df0:	6833      	ldr	r3, [r6, #0]
 8002df2:	6825      	ldr	r5, [r4, #0]
 8002df4:	6961      	ldr	r1, [r4, #20]
 8002df6:	1d18      	adds	r0, r3, #4
 8002df8:	6030      	str	r0, [r6, #0]
 8002dfa:	062e      	lsls	r6, r5, #24
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	d501      	bpl.n	8002e04 <_printf_i+0x1c0>
 8002e00:	6019      	str	r1, [r3, #0]
 8002e02:	e002      	b.n	8002e0a <_printf_i+0x1c6>
 8002e04:	0668      	lsls	r0, r5, #25
 8002e06:	d5fb      	bpl.n	8002e00 <_printf_i+0x1bc>
 8002e08:	8019      	strh	r1, [r3, #0]
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	6123      	str	r3, [r4, #16]
 8002e0e:	4616      	mov	r6, r2
 8002e10:	e7bc      	b.n	8002d8c <_printf_i+0x148>
 8002e12:	6833      	ldr	r3, [r6, #0]
 8002e14:	1d1a      	adds	r2, r3, #4
 8002e16:	6032      	str	r2, [r6, #0]
 8002e18:	681e      	ldr	r6, [r3, #0]
 8002e1a:	6862      	ldr	r2, [r4, #4]
 8002e1c:	2100      	movs	r1, #0
 8002e1e:	4630      	mov	r0, r6
 8002e20:	f7fd fa36 	bl	8000290 <memchr>
 8002e24:	b108      	cbz	r0, 8002e2a <_printf_i+0x1e6>
 8002e26:	1b80      	subs	r0, r0, r6
 8002e28:	6060      	str	r0, [r4, #4]
 8002e2a:	6863      	ldr	r3, [r4, #4]
 8002e2c:	6123      	str	r3, [r4, #16]
 8002e2e:	2300      	movs	r3, #0
 8002e30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e34:	e7aa      	b.n	8002d8c <_printf_i+0x148>
 8002e36:	6923      	ldr	r3, [r4, #16]
 8002e38:	4632      	mov	r2, r6
 8002e3a:	4649      	mov	r1, r9
 8002e3c:	4640      	mov	r0, r8
 8002e3e:	47d0      	blx	sl
 8002e40:	3001      	adds	r0, #1
 8002e42:	d0ad      	beq.n	8002da0 <_printf_i+0x15c>
 8002e44:	6823      	ldr	r3, [r4, #0]
 8002e46:	079b      	lsls	r3, r3, #30
 8002e48:	d413      	bmi.n	8002e72 <_printf_i+0x22e>
 8002e4a:	68e0      	ldr	r0, [r4, #12]
 8002e4c:	9b03      	ldr	r3, [sp, #12]
 8002e4e:	4298      	cmp	r0, r3
 8002e50:	bfb8      	it	lt
 8002e52:	4618      	movlt	r0, r3
 8002e54:	e7a6      	b.n	8002da4 <_printf_i+0x160>
 8002e56:	2301      	movs	r3, #1
 8002e58:	4632      	mov	r2, r6
 8002e5a:	4649      	mov	r1, r9
 8002e5c:	4640      	mov	r0, r8
 8002e5e:	47d0      	blx	sl
 8002e60:	3001      	adds	r0, #1
 8002e62:	d09d      	beq.n	8002da0 <_printf_i+0x15c>
 8002e64:	3501      	adds	r5, #1
 8002e66:	68e3      	ldr	r3, [r4, #12]
 8002e68:	9903      	ldr	r1, [sp, #12]
 8002e6a:	1a5b      	subs	r3, r3, r1
 8002e6c:	42ab      	cmp	r3, r5
 8002e6e:	dcf2      	bgt.n	8002e56 <_printf_i+0x212>
 8002e70:	e7eb      	b.n	8002e4a <_printf_i+0x206>
 8002e72:	2500      	movs	r5, #0
 8002e74:	f104 0619 	add.w	r6, r4, #25
 8002e78:	e7f5      	b.n	8002e66 <_printf_i+0x222>
 8002e7a:	bf00      	nop
 8002e7c:	08014e41 	.word	0x08014e41
 8002e80:	08014e52 	.word	0x08014e52

08002e84 <memmove>:
 8002e84:	4288      	cmp	r0, r1
 8002e86:	b510      	push	{r4, lr}
 8002e88:	eb01 0402 	add.w	r4, r1, r2
 8002e8c:	d902      	bls.n	8002e94 <memmove+0x10>
 8002e8e:	4284      	cmp	r4, r0
 8002e90:	4623      	mov	r3, r4
 8002e92:	d807      	bhi.n	8002ea4 <memmove+0x20>
 8002e94:	1e43      	subs	r3, r0, #1
 8002e96:	42a1      	cmp	r1, r4
 8002e98:	d008      	beq.n	8002eac <memmove+0x28>
 8002e9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002e9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002ea2:	e7f8      	b.n	8002e96 <memmove+0x12>
 8002ea4:	4402      	add	r2, r0
 8002ea6:	4601      	mov	r1, r0
 8002ea8:	428a      	cmp	r2, r1
 8002eaa:	d100      	bne.n	8002eae <memmove+0x2a>
 8002eac:	bd10      	pop	{r4, pc}
 8002eae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002eb2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002eb6:	e7f7      	b.n	8002ea8 <memmove+0x24>

08002eb8 <_sbrk_r>:
 8002eb8:	b538      	push	{r3, r4, r5, lr}
 8002eba:	4d06      	ldr	r5, [pc, #24]	@ (8002ed4 <_sbrk_r+0x1c>)
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	4604      	mov	r4, r0
 8002ec0:	4608      	mov	r0, r1
 8002ec2:	602b      	str	r3, [r5, #0]
 8002ec4:	f7fd fc7e 	bl	80007c4 <_sbrk>
 8002ec8:	1c43      	adds	r3, r0, #1
 8002eca:	d102      	bne.n	8002ed2 <_sbrk_r+0x1a>
 8002ecc:	682b      	ldr	r3, [r5, #0]
 8002ece:	b103      	cbz	r3, 8002ed2 <_sbrk_r+0x1a>
 8002ed0:	6023      	str	r3, [r4, #0]
 8002ed2:	bd38      	pop	{r3, r4, r5, pc}
 8002ed4:	200011c8 	.word	0x200011c8

08002ed8 <memcpy>:
 8002ed8:	440a      	add	r2, r1
 8002eda:	4291      	cmp	r1, r2
 8002edc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8002ee0:	d100      	bne.n	8002ee4 <memcpy+0xc>
 8002ee2:	4770      	bx	lr
 8002ee4:	b510      	push	{r4, lr}
 8002ee6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002eea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002eee:	4291      	cmp	r1, r2
 8002ef0:	d1f9      	bne.n	8002ee6 <memcpy+0xe>
 8002ef2:	bd10      	pop	{r4, pc}

08002ef4 <_realloc_r>:
 8002ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ef8:	4680      	mov	r8, r0
 8002efa:	4615      	mov	r5, r2
 8002efc:	460c      	mov	r4, r1
 8002efe:	b921      	cbnz	r1, 8002f0a <_realloc_r+0x16>
 8002f00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f04:	4611      	mov	r1, r2
 8002f06:	f7ff bc4b 	b.w	80027a0 <_malloc_r>
 8002f0a:	b92a      	cbnz	r2, 8002f18 <_realloc_r+0x24>
 8002f0c:	f7ff fbdc 	bl	80026c8 <_free_r>
 8002f10:	2400      	movs	r4, #0
 8002f12:	4620      	mov	r0, r4
 8002f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f18:	f000 f81a 	bl	8002f50 <_malloc_usable_size_r>
 8002f1c:	4285      	cmp	r5, r0
 8002f1e:	4606      	mov	r6, r0
 8002f20:	d802      	bhi.n	8002f28 <_realloc_r+0x34>
 8002f22:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8002f26:	d8f4      	bhi.n	8002f12 <_realloc_r+0x1e>
 8002f28:	4629      	mov	r1, r5
 8002f2a:	4640      	mov	r0, r8
 8002f2c:	f7ff fc38 	bl	80027a0 <_malloc_r>
 8002f30:	4607      	mov	r7, r0
 8002f32:	2800      	cmp	r0, #0
 8002f34:	d0ec      	beq.n	8002f10 <_realloc_r+0x1c>
 8002f36:	42b5      	cmp	r5, r6
 8002f38:	462a      	mov	r2, r5
 8002f3a:	4621      	mov	r1, r4
 8002f3c:	bf28      	it	cs
 8002f3e:	4632      	movcs	r2, r6
 8002f40:	f7ff ffca 	bl	8002ed8 <memcpy>
 8002f44:	4621      	mov	r1, r4
 8002f46:	4640      	mov	r0, r8
 8002f48:	f7ff fbbe 	bl	80026c8 <_free_r>
 8002f4c:	463c      	mov	r4, r7
 8002f4e:	e7e0      	b.n	8002f12 <_realloc_r+0x1e>

08002f50 <_malloc_usable_size_r>:
 8002f50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f54:	1f18      	subs	r0, r3, #4
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	bfbc      	itt	lt
 8002f5a:	580b      	ldrlt	r3, [r1, r0]
 8002f5c:	18c0      	addlt	r0, r0, r3
 8002f5e:	4770      	bx	lr

08002f60 <_init>:
 8002f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f62:	bf00      	nop
 8002f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f66:	bc08      	pop	{r3}
 8002f68:	469e      	mov	lr, r3
 8002f6a:	4770      	bx	lr

08002f6c <_fini>:
 8002f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f6e:	bf00      	nop
 8002f70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f72:	bc08      	pop	{r3}
 8002f74:	469e      	mov	lr, r3
 8002f76:	4770      	bx	lr
