

================================================================
== Vitis HLS Report for 'nondf_kernel_2mm_x0'
================================================================
* Date:           Fri Sep 16 02:30:12 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   469353|   469353|  1.564 ms|  1.564 ms|  469353|  469353|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nondf_kernel_2mm_x0_loop_1     |     3168|     3168|        99|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x0_loop_2    |       97|       97|         3|          -|          -|    32|        no|
        |- nondf_kernel_2mm_x0_loop_3     |   297024|   297024|      9282|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x0_loop_4    |     9280|     9280|       290|          -|          -|    32|        no|
        |  ++ nondf_kernel_2mm_x0_loop_5  |      288|      288|         9|          -|          -|    32|        no|
        |- nondf_kernel_2mm_x0_loop_6     |   166976|   166976|      5218|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x0_loop_7    |     5216|     5216|       163|          -|          -|    32|        no|
        |  ++ nondf_kernel_2mm_x0_loop_8  |      160|      160|         5|          -|          -|    32|        no|
        |- nondf_kernel_2mm_x0_loop_9     |     2112|     2112|        66|          -|          -|    32|        no|
        | + nondf_kernel_2mm_x0_loop_10   |       64|       64|         2|          -|          -|    32|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 96
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 75 
72 --> 73 
73 --> 74 71 
74 --> 72 
75 --> 76 86 
76 --> 77 75 
77 --> 78 76 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 77 
86 --> 87 94 
87 --> 88 86 
88 --> 89 
89 --> 90 87 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 89 
94 --> 95 
95 --> 96 94 
96 --> 95 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%xout_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %xout"   --->   Operation 97 'read' 'xout_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_V = alloca i64 1" [./dut.cpp:21]   --->   Operation 98 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%A_V = alloca i64 1" [./dut.cpp:22]   --->   Operation 99 'alloca' 'A_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%B_V = alloca i64 1" [./dut.cpp:23]   --->   Operation 100 'alloca' 'B_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%C_V = alloca i64 1" [./dut.cpp:24]   --->   Operation 101 'alloca' 'C_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%D_input_V = alloca i64 1" [./dut.cpp:25]   --->   Operation 102 'alloca' 'D_input_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%D_output_V = alloca i64 1" [./dut.cpp:26]   --->   Operation 103 'alloca' 'D_output_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %xout_read, i32 6, i32 63" [./dut.cpp:28]   --->   Operation 104 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i58 %trunc_ln" [./dut.cpp:28]   --->   Operation 105 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%gmem_A_addr = getelementptr i512 %gmem_A, i64 %sext_ln28" [./dut.cpp:28]   --->   Operation 106 'getelementptr' 'gmem_A_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [70/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 108 [69/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 108 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 109 [68/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 109 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 110 [67/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 110 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 111 [66/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 111 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 112 [65/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 112 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 113 [64/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 113 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 114 [63/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 114 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 115 [62/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 115 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 116 [61/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 116 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 117 [60/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 117 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 118 [59/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 118 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 119 [58/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 119 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 120 [57/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 120 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 121 [56/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 121 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 122 [55/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 123 [54/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 123 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 124 [53/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 124 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 125 [52/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 125 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 126 [51/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 126 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 127 [50/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 127 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 128 [49/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 128 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 129 [48/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 129 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 130 [47/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 130 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 131 [46/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 131 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 132 [45/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 132 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 133 [44/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 133 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 134 [43/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 135 [42/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 136 [41/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 137 [40/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 138 [39/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 139 [38/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 140 [37/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 141 [36/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 141 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 142 [35/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 142 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 143 [34/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 143 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 144 [33/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 144 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 145 [32/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 145 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 146 [31/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 146 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 147 [30/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 147 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 148 [29/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 149 [28/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 149 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 150 [27/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 151 [26/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 151 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 152 [25/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 152 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 153 [24/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 153 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 154 [23/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 154 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 155 [22/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 155 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 156 [21/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 156 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 157 [20/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 157 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 158 [19/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 158 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 159 [18/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 159 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 160 [17/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 160 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 161 [16/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 161 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 162 [15/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 162 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 163 [14/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 163 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 164 [13/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 164 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 165 [12/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 165 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 166 [11/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 166 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 167 [10/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 167 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 168 [9/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 168 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 169 [8/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 169 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 170 [7/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 170 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 171 [6/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 171 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 172 [5/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 172 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 173 [4/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 173 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 174 [3/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 174 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 175 [2/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_A, void @empty_915, i32 0, i32 0, void @empty_2404, i32 64, i32 0, void @empty_925, void @empty_142, void @empty_2404, i32 16, i32 16, i32 16, i32 16, void @empty_2404, void @empty_2404"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 177 [1/70] (2.43ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem_A_addr, i32 1024" [./dut.cpp:28]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 178 [1/1] (0.38ns)   --->   "%br_ln28 = br void" [./dut.cpp:28]   --->   Operation 178 'br' 'br_ln28' <Predicate = true> <Delay = 0.38>

State 71 <SV = 70> <Delay = 0.70>
ST_71 : Operation 179 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln28, void, i6 0, void" [./dut.cpp:28]   --->   Operation 179 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 180 [1/1] (0.70ns)   --->   "%add_ln28 = add i6 %i, i6 1" [./dut.cpp:28]   --->   Operation 180 'add' 'add_ln28' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i6 %i" [./dut.cpp:30]   --->   Operation 181 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln30, i5 0" [./dut.cpp:28]   --->   Operation 182 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 183 [1/1] (0.61ns)   --->   "%icmp_ln28 = icmp_eq  i6 %i, i6 32" [./dut.cpp:28]   --->   Operation 183 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 184 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 184 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %.split18, void %.preheader1.preheader" [./dut.cpp:28]   --->   Operation 185 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_928" [./dut.cpp:28]   --->   Operation 186 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_71 : Operation 187 [1/1] (0.38ns)   --->   "%br_ln29 = br void" [./dut.cpp:29]   --->   Operation 187 'br' 'br_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.38>
ST_71 : Operation 188 [1/1] (0.38ns)   --->   "%br_ln42 = br void %.preheader1" [./dut.cpp:42]   --->   Operation 188 'br' 'br_ln42' <Predicate = (icmp_ln28)> <Delay = 0.38>

State 72 <SV = 71> <Delay = 0.72>
ST_72 : Operation 189 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln29, void %.split16, i6 0, void %.split18" [./dut.cpp:29]   --->   Operation 189 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 190 [1/1] (0.70ns)   --->   "%add_ln29 = add i6 %j, i6 1" [./dut.cpp:29]   --->   Operation 190 'add' 'add_ln29' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i6 %j" [./dut.cpp:30]   --->   Operation 191 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 192 [1/1] (0.72ns)   --->   "%add_ln30 = add i10 %tmp_cast, i10 %zext_ln30" [./dut.cpp:30]   --->   Operation 192 'add' 'add_ln30' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 193 [1/1] (0.61ns)   --->   "%icmp_ln29 = icmp_eq  i6 %j, i6 32" [./dut.cpp:29]   --->   Operation 193 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i10 %add_ln30" [./dut.cpp:30]   --->   Operation 194 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_V_addr = getelementptr i32 %tmp_V, i64 0, i64 %zext_ln30_1" [./dut.cpp:30]   --->   Operation 195 'getelementptr' 'tmp_V_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 196 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i512 %A_V, i64 0, i64 %zext_ln30_1" [./dut.cpp:31]   --->   Operation 196 'getelementptr' 'A_V_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 197 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i512 %B_V, i64 0, i64 %zext_ln30_1" [./dut.cpp:32]   --->   Operation 197 'getelementptr' 'B_V_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 198 [1/1] (0.00ns)   --->   "%C_V_addr = getelementptr i32 %C_V, i64 0, i64 %zext_ln30_1" [./dut.cpp:33]   --->   Operation 198 'getelementptr' 'C_V_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 199 [1/1] (0.00ns)   --->   "%D_input_V_addr = getelementptr i32 %D_input_V, i64 0, i64 %zext_ln30_1" [./dut.cpp:34]   --->   Operation 199 'getelementptr' 'D_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 200 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 200 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split16, void" [./dut.cpp:29]   --->   Operation 201 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 202 [1/1] (2.43ns)   --->   "%gmem_A_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_A_addr" [./dut.cpp:30]   --->   Operation 202 'read' 'gmem_A_addr_read' <Predicate = (!icmp_ln29)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i512 %gmem_A_addr_read" [./dut.cpp:30]   --->   Operation 203 'trunc' 'trunc_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_73 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 204 'br' 'br_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 74 <SV = 73> <Delay = 1.20>
ST_74 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_934" [./dut.cpp:29]   --->   Operation 205 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 206 [1/1] (1.20ns)   --->   "%store_ln30 = store i32 %trunc_ln30_1, i10 %tmp_V_addr" [./dut.cpp:30]   --->   Operation 206 'store' 'store_ln30' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 207 [1/1] (1.20ns)   --->   "%store_ln31 = store i512 %gmem_A_addr_read, i10 %A_V_addr" [./dut.cpp:31]   --->   Operation 207 'store' 'store_ln31' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_74 : Operation 208 [1/1] (1.20ns)   --->   "%store_ln32 = store i512 %gmem_A_addr_read, i10 %B_V_addr" [./dut.cpp:32]   --->   Operation 208 'store' 'store_ln32' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_74 : Operation 209 [1/1] (1.20ns)   --->   "%store_ln33 = store i32 %trunc_ln30_1, i10 %C_V_addr" [./dut.cpp:33]   --->   Operation 209 'store' 'store_ln33' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 210 [1/1] (1.20ns)   --->   "%store_ln34 = store i32 %trunc_ln30_1, i10 %D_input_V_addr" [./dut.cpp:34]   --->   Operation 210 'store' 'store_ln34' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_74 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 211 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 75 <SV = 71> <Delay = 0.70>
ST_75 : Operation 212 [1/1] (0.00ns)   --->   "%i_4 = phi i6 %add_ln39, void, i6 0, void %.preheader1.preheader" [./dut.cpp:39]   --->   Operation 212 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 213 [1/1] (0.70ns)   --->   "%add_ln39 = add i6 %i_4, i6 1" [./dut.cpp:39]   --->   Operation 213 'add' 'add_ln39' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i6 %i_4" [./dut.cpp:42]   --->   Operation 214 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln42, i5 0" [./dut.cpp:39]   --->   Operation 215 'bitconcatenate' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 216 [1/1] (0.61ns)   --->   "%icmp_ln39 = icmp_eq  i6 %i_4, i6 32" [./dut.cpp:39]   --->   Operation 216 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 217 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 217 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split14, void %.preheader18.preheader" [./dut.cpp:39]   --->   Operation 218 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_766" [./dut.cpp:19]   --->   Operation 219 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_75 : Operation 220 [1/1] (0.38ns)   --->   "%br_ln40 = br void" [./dut.cpp:40]   --->   Operation 220 'br' 'br_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.38>
ST_75 : Operation 221 [1/1] (0.38ns)   --->   "%br_ln215 = br void %.preheader18"   --->   Operation 221 'br' 'br_ln215' <Predicate = (icmp_ln39)> <Delay = 0.38>

State 76 <SV = 72> <Delay = 0.72>
ST_76 : Operation 222 [1/1] (0.00ns)   --->   "%j_4 = phi i6 %add_ln40, void, i6 0, void %.split14" [./dut.cpp:40]   --->   Operation 222 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 223 [1/1] (0.70ns)   --->   "%add_ln40 = add i6 %j_4, i6 1" [./dut.cpp:40]   --->   Operation 223 'add' 'add_ln40' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i6 %j_4" [./dut.cpp:42]   --->   Operation 224 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 225 [1/1] (0.72ns)   --->   "%add_ln42 = add i10 %tmp_10_cast, i10 %zext_ln42" [./dut.cpp:42]   --->   Operation 225 'add' 'add_ln42' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i10 %add_ln42" [./dut.cpp:42]   --->   Operation 226 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_V_addr_3 = getelementptr i32 %tmp_V, i64 0, i64 %zext_ln42_1" [./dut.cpp:42]   --->   Operation 227 'getelementptr' 'tmp_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 228 [1/1] (0.61ns)   --->   "%icmp_ln40 = icmp_eq  i6 %j_4, i6 32" [./dut.cpp:40]   --->   Operation 228 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 229 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 229 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split12, void" [./dut.cpp:40]   --->   Operation 230 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 231 [1/1] (0.00ns)   --->   "%specloopname_ln301 = specloopname void @_ssdm_op_SpecLoopName, void @empty_923"   --->   Operation 231 'specloopname' 'specloopname_ln301' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_76 : Operation 232 [1/1] (0.38ns)   --->   "%br_ln43 = br void" [./dut.cpp:43]   --->   Operation 232 'br' 'br_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.38>
ST_76 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 233 'br' 'br_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 77 <SV = 73> <Delay = 1.92>
ST_77 : Operation 234 [1/1] (0.00ns)   --->   "%k = phi i6 %add_ln43, void %.split10, i6 0, void %.split12" [./dut.cpp:43]   --->   Operation 234 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 235 [1/1] (0.00ns)   --->   "%conv3_i15 = phi i512 %add_ln691, void %.split10, i512 0, void %.split12"   --->   Operation 235 'phi' 'conv3_i15' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 236 [1/1] (0.70ns)   --->   "%add_ln43 = add i6 %k, i6 1" [./dut.cpp:43]   --->   Operation 236 'add' 'add_ln43' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i6 %k"   --->   Operation 237 'zext' 'zext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 238 [1/1] (0.72ns)   --->   "%add_ln215_5 = add i10 %tmp_10_cast, i10 %zext_ln215_9"   --->   Operation 238 'add' 'add_ln215_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i10 %add_ln215_5"   --->   Operation 239 'zext' 'zext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 240 [1/1] (0.00ns)   --->   "%A_V_addr_2 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_10"   --->   Operation 240 'getelementptr' 'A_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln215_3 = trunc i6 %k"   --->   Operation 241 'trunc' 'trunc_ln215_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_13_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215_3, i5 0"   --->   Operation 242 'bitconcatenate' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 243 [1/1] (0.72ns)   --->   "%add_ln215_6 = add i10 %tmp_13_cast, i10 %zext_ln42"   --->   Operation 243 'add' 'add_ln215_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i10 %add_ln215_6"   --->   Operation 244 'zext' 'zext_ln215_11' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 245 [1/1] (0.00ns)   --->   "%B_V_addr_2 = getelementptr i512 %B_V, i64 0, i64 %zext_ln215_11"   --->   Operation 245 'getelementptr' 'B_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 246 [1/1] (0.61ns)   --->   "%icmp_ln43 = icmp_eq  i6 %k, i6 32" [./dut.cpp:43]   --->   Operation 246 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 247 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 247 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split10, void" [./dut.cpp:43]   --->   Operation 248 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 249 [2/2] (1.20ns)   --->   "%A_V_load = load i10 %A_V_addr_2"   --->   Operation 249 'load' 'A_V_load' <Predicate = (!icmp_ln43)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_77 : Operation 250 [2/2] (1.20ns)   --->   "%B_V_load = load i10 %B_V_addr_2"   --->   Operation 250 'load' 'B_V_load' <Predicate = (!icmp_ln43)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_77 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i512 %conv3_i15" [./dut.cpp:43]   --->   Operation 251 'trunc' 'trunc_ln43' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_77 : Operation 252 [1/1] (1.20ns)   --->   "%store_ln691 = store i32 %trunc_ln43, i10 %tmp_V_addr_3"   --->   Operation 252 'store' 'store_ln691' <Predicate = (icmp_ln43)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_77 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 253 'br' 'br_ln0' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 78 <SV = 74> <Delay = 1.20>
ST_78 : Operation 254 [1/2] (1.20ns)   --->   "%A_V_load = load i10 %A_V_addr_2"   --->   Operation 254 'load' 'A_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_78 : Operation 255 [1/2] (1.20ns)   --->   "%B_V_load = load i10 %B_V_addr_2"   --->   Operation 255 'load' 'B_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>

State 79 <SV = 75> <Delay = 2.15>
ST_79 : Operation 256 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 256 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 76> <Delay = 2.15>
ST_80 : Operation 257 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 257 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 77> <Delay = 2.15>
ST_81 : Operation 258 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 258 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 78> <Delay = 2.15>
ST_82 : Operation 259 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 259 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 79> <Delay = 2.15>
ST_83 : Operation 260 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i512 %A_V_load, i512 %B_V_load"   --->   Operation 260 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 80> <Delay = 1.16>
ST_84 : Operation 261 [2/2] (1.16ns)   --->   "%add_ln691 = add i512 %mul_ln691, i512 %conv3_i15"   --->   Operation 261 'add' 'add_ln691' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 81> <Delay = 1.16>
ST_85 : Operation 262 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_931" [./dut.cpp:19]   --->   Operation 262 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 263 [1/2] (1.16ns)   --->   "%add_ln691 = add i512 %mul_ln691, i512 %conv3_i15"   --->   Operation 263 'add' 'add_ln691' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 264 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 86 <SV = 72> <Delay = 0.70>
ST_86 : Operation 265 [1/1] (0.00ns)   --->   "%i_5 = phi i6 %add_ln46, void, i6 0, void %.preheader18.preheader" [./dut.cpp:46]   --->   Operation 265 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 266 [1/1] (0.70ns)   --->   "%add_ln46 = add i6 %i_5, i6 1" [./dut.cpp:46]   --->   Operation 266 'add' 'add_ln46' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i6 %i_5"   --->   Operation 267 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215, i5 0" [./dut.cpp:46]   --->   Operation 268 'bitconcatenate' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 269 [1/1] (0.61ns)   --->   "%icmp_ln46 = icmp_eq  i6 %i_5, i6 32" [./dut.cpp:46]   --->   Operation 269 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 270 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 270 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split8, void %.preheader.preheader" [./dut.cpp:46]   --->   Operation 271 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 272 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_921" [./dut.cpp:19]   --->   Operation 272 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_86 : Operation 273 [1/1] (0.38ns)   --->   "%br_ln47 = br void" [./dut.cpp:47]   --->   Operation 273 'br' 'br_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.38>
ST_86 : Operation 274 [1/1] (0.38ns)   --->   "%br_ln58 = br void %.preheader" [./dut.cpp:58]   --->   Operation 274 'br' 'br_ln58' <Predicate = (icmp_ln46)> <Delay = 0.38>

State 87 <SV = 73> <Delay = 1.92>
ST_87 : Operation 275 [1/1] (0.00ns)   --->   "%j_5 = phi i6 %add_ln47, void, i6 0, void %.split8" [./dut.cpp:47]   --->   Operation 275 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 276 [1/1] (0.70ns)   --->   "%add_ln47 = add i6 %j_5, i6 1" [./dut.cpp:47]   --->   Operation 276 'add' 'add_ln47' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i6 %j_5"   --->   Operation 277 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 278 [1/1] (0.72ns)   --->   "%add_ln215 = add i10 %tmp_11_cast, i10 %zext_ln215"   --->   Operation 278 'add' 'add_ln215' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i10 %add_ln215"   --->   Operation 279 'zext' 'zext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 280 [1/1] (0.00ns)   --->   "%D_input_V_addr_2 = getelementptr i32 %D_input_V, i64 0, i64 %zext_ln215_8"   --->   Operation 280 'getelementptr' 'D_input_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 281 [1/1] (0.00ns)   --->   "%D_output_V_addr_2 = getelementptr i32 %D_output_V, i64 0, i64 %zext_ln215_8" [./dut.cpp:52]   --->   Operation 281 'getelementptr' 'D_output_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 282 [1/1] (0.61ns)   --->   "%icmp_ln47 = icmp_eq  i6 %j_5, i6 32" [./dut.cpp:47]   --->   Operation 282 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 283 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 283 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split6, void" [./dut.cpp:47]   --->   Operation 284 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 285 [2/2] (1.20ns)   --->   "%sum = load i10 %D_input_V_addr_2" [./dut.cpp:49]   --->   Operation 285 'load' 'sum' <Predicate = (!icmp_ln47)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_87 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader18"   --->   Operation 286 'br' 'br_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 88 <SV = 74> <Delay = 1.20>
ST_88 : Operation 287 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_205" [./dut.cpp:19]   --->   Operation 287 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 288 [1/2] (1.20ns)   --->   "%sum = load i10 %D_input_V_addr_2" [./dut.cpp:49]   --->   Operation 288 'load' 'sum' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_88 : Operation 289 [1/1] (0.38ns)   --->   "%br_ln50 = br void" [./dut.cpp:50]   --->   Operation 289 'br' 'br_ln50' <Predicate = true> <Delay = 0.38>

State 89 <SV = 75> <Delay = 1.92>
ST_89 : Operation 290 [1/1] (0.00ns)   --->   "%k_2 = phi i6 %add_ln50, void %.split4, i6 0, void %.split6" [./dut.cpp:50]   --->   Operation 290 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 291 [1/1] (0.00ns)   --->   "%sum_3 = phi i32 %sum_4, void %.split4, i32 %sum, void %.split6"   --->   Operation 291 'phi' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 292 [1/1] (0.70ns)   --->   "%add_ln50 = add i6 %k_2, i6 1" [./dut.cpp:50]   --->   Operation 292 'add' 'add_ln50' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i6 %k_2"   --->   Operation 293 'zext' 'zext_ln215_12' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 294 [1/1] (0.72ns)   --->   "%add_ln215_7 = add i10 %tmp_11_cast, i10 %zext_ln215_12"   --->   Operation 294 'add' 'add_ln215_7' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i10 %add_ln215_7"   --->   Operation 295 'zext' 'zext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_V_addr_4 = getelementptr i32 %tmp_V, i64 0, i64 %zext_ln215_13"   --->   Operation 296 'getelementptr' 'tmp_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln215_4 = trunc i6 %k_2"   --->   Operation 297 'trunc' 'trunc_ln215_4' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_16_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln215_4, i5 0"   --->   Operation 298 'bitconcatenate' 'tmp_16_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 299 [1/1] (0.72ns)   --->   "%add_ln215_8 = add i10 %tmp_16_cast, i10 %zext_ln215"   --->   Operation 299 'add' 'add_ln215_8' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln215_14 = zext i10 %add_ln215_8"   --->   Operation 300 'zext' 'zext_ln215_14' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 301 [1/1] (0.00ns)   --->   "%C_V_addr_2 = getelementptr i32 %C_V, i64 0, i64 %zext_ln215_14"   --->   Operation 301 'getelementptr' 'C_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 302 [1/1] (0.61ns)   --->   "%icmp_ln50 = icmp_eq  i6 %k_2, i6 32" [./dut.cpp:50]   --->   Operation 302 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 303 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 303 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %.split4, void" [./dut.cpp:50]   --->   Operation 304 'br' 'br_ln50' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 305 [2/2] (1.20ns)   --->   "%tmp_V_load = load i10 %tmp_V_addr_4" [./dut.cpp:51]   --->   Operation 305 'load' 'tmp_V_load' <Predicate = (!icmp_ln50)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 306 [2/2] (1.20ns)   --->   "%C_V_load = load i10 %C_V_addr_2" [./dut.cpp:51]   --->   Operation 306 'load' 'C_V_load' <Predicate = (!icmp_ln50)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 307 [1/1] (1.20ns)   --->   "%store_ln52 = store i32 %sum_3, i10 %D_output_V_addr_2" [./dut.cpp:52]   --->   Operation 307 'store' 'store_ln52' <Predicate = (icmp_ln50)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_89 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 308 'br' 'br_ln0' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 90 <SV = 76> <Delay = 1.20>
ST_90 : Operation 309 [1/2] (1.20ns)   --->   "%tmp_V_load = load i10 %tmp_V_addr_4" [./dut.cpp:51]   --->   Operation 309 'load' 'tmp_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_90 : Operation 310 [1/2] (1.20ns)   --->   "%C_V_load = load i10 %C_V_addr_2" [./dut.cpp:51]   --->   Operation 310 'load' 'C_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 91 <SV = 77> <Delay = 2.29>
ST_91 : Operation 311 [2/2] (2.29ns)   --->   "%mul_ln51 = mul i32 %C_V_load, i32 %tmp_V_load" [./dut.cpp:51]   --->   Operation 311 'mul' 'mul_ln51' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 78> <Delay = 2.29>
ST_92 : Operation 312 [1/2] (2.29ns)   --->   "%mul_ln51 = mul i32 %C_V_load, i32 %tmp_V_load" [./dut.cpp:51]   --->   Operation 312 'mul' 'mul_ln51' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 79> <Delay = 0.88>
ST_93 : Operation 313 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_815" [./dut.cpp:49]   --->   Operation 313 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 314 [1/1] (0.88ns)   --->   "%sum_4 = add i32 %mul_ln51, i32 %sum_3" [./dut.cpp:51]   --->   Operation 314 'add' 'sum_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 315 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 94 <SV = 73> <Delay = 0.70>
ST_94 : Operation 316 [1/1] (0.00ns)   --->   "%i_6 = phi i6 %add_ln56, void, i6 0, void %.preheader.preheader" [./dut.cpp:56]   --->   Operation 316 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 317 [1/1] (0.70ns)   --->   "%add_ln56 = add i6 %i_6, i6 1" [./dut.cpp:56]   --->   Operation 317 'add' 'add_ln56' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i6 %i_6" [./dut.cpp:58]   --->   Operation 318 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_12_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln58, i5 0" [./dut.cpp:56]   --->   Operation 319 'bitconcatenate' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 320 [1/1] (0.61ns)   --->   "%icmp_ln56 = icmp_eq  i6 %i_6, i6 32" [./dut.cpp:56]   --->   Operation 320 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 321 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 321 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split2, void" [./dut.cpp:56]   --->   Operation 322 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 323 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_711" [./dut.cpp:56]   --->   Operation 323 'specloopname' 'specloopname_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_94 : Operation 324 [1/1] (0.38ns)   --->   "%br_ln57 = br void" [./dut.cpp:57]   --->   Operation 324 'br' 'br_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.38>
ST_94 : Operation 325 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [./dut.cpp:61]   --->   Operation 325 'ret' 'ret_ln61' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 95 <SV = 74> <Delay = 1.92>
ST_95 : Operation 326 [1/1] (0.00ns)   --->   "%j_6 = phi i6 %add_ln57, void %.split, i6 0, void %.split2" [./dut.cpp:57]   --->   Operation 326 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 327 [1/1] (0.70ns)   --->   "%add_ln57 = add i6 %j_6, i6 1" [./dut.cpp:57]   --->   Operation 327 'add' 'add_ln57' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i6 %j_6" [./dut.cpp:58]   --->   Operation 328 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 329 [1/1] (0.72ns)   --->   "%add_ln58 = add i10 %tmp_12_cast, i10 %zext_ln58" [./dut.cpp:58]   --->   Operation 329 'add' 'add_ln58' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i10 %add_ln58" [./dut.cpp:58]   --->   Operation 330 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 331 [1/1] (0.00ns)   --->   "%D_output_V_addr = getelementptr i32 %D_output_V, i64 0, i64 %zext_ln58_1" [./dut.cpp:58]   --->   Operation 331 'getelementptr' 'D_output_V_addr' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 332 [1/1] (0.61ns)   --->   "%icmp_ln57 = icmp_eq  i6 %j_6, i6 32" [./dut.cpp:57]   --->   Operation 332 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 333 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 333 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %.split, void" [./dut.cpp:57]   --->   Operation 334 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 335 [2/2] (1.20ns)   --->   "%D_output_V_load = load i10 %D_output_V_addr" [./dut.cpp:58]   --->   Operation 335 'load' 'D_output_V_load' <Predicate = (!icmp_ln57)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_95 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 336 'br' 'br_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 96 <SV = 75> <Delay = 2.40>
ST_96 : Operation 337 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_182" [./dut.cpp:57]   --->   Operation 337 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 338 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i32 %xin, i64 0, i64 %zext_ln58_1" [./dut.cpp:58]   --->   Operation 338 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 339 [1/2] (1.20ns)   --->   "%D_output_V_load = load i10 %D_output_V_addr" [./dut.cpp:58]   --->   Operation 339 'load' 'D_output_V_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 340 [1/1] (1.20ns)   --->   "%store_ln58 = store i32 %D_output_V_load, i10 %xin_addr" [./dut.cpp:58]   --->   Operation 340 'store' 'store_ln58' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_96 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 341 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.43ns
The critical path consists of the following:
	wire read on port 'xout' [5]  (0 ns)
	'getelementptr' operation ('gmem_A_addr', ./dut.cpp:28) [14]  (0 ns)
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request on port 'gmem_A' (./dut.cpp:28) [15]  (2.43 ns)

 <State 71>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:28) with incoming values : ('add_ln28', ./dut.cpp:28) [18]  (0 ns)
	'add' operation ('add_ln28', ./dut.cpp:28) [19]  (0.706 ns)

 <State 72>: 0.725ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:29) with incoming values : ('add_ln29', ./dut.cpp:29) [29]  (0 ns)
	'add' operation ('add_ln30', ./dut.cpp:30) [32]  (0.725 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus read on port 'gmem_A' (./dut.cpp:30) [44]  (2.43 ns)

 <State 74>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln30', ./dut.cpp:30) of variable 'trunc_ln30_1', ./dut.cpp:30 on array 'tmp.V', ./dut.cpp:21 [46]  (1.2 ns)

 <State 75>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:39) with incoming values : ('add_ln39', ./dut.cpp:39) [57]  (0 ns)
	'add' operation ('add_ln39', ./dut.cpp:39) [58]  (0.706 ns)

 <State 76>: 0.725ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:40) with incoming values : ('add_ln40', ./dut.cpp:40) [68]  (0 ns)
	'add' operation ('add_ln42', ./dut.cpp:42) [71]  (0.725 ns)

 <State 77>: 1.92ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:43) with incoming values : ('add_ln43', ./dut.cpp:43) [81]  (0 ns)
	'add' operation ('add_ln215_5') [85]  (0.725 ns)
	'getelementptr' operation ('A_V_addr_2') [87]  (0 ns)
	'load' operation ('A_V_load') on array 'A.V', ./dut.cpp:22 [98]  (1.2 ns)

 <State 78>: 1.2ns
The critical path consists of the following:
	'load' operation ('A_V_load') on array 'A.V', ./dut.cpp:22 [98]  (1.2 ns)

 <State 79>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [100]  (2.16 ns)

 <State 80>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [100]  (2.16 ns)

 <State 81>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [100]  (2.16 ns)

 <State 82>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [100]  (2.16 ns)

 <State 83>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln691') [100]  (2.16 ns)

 <State 84>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln691') [101]  (1.17 ns)

 <State 85>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln691') [101]  (1.17 ns)

 <State 86>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:46) with incoming values : ('add_ln46', ./dut.cpp:46) [112]  (0 ns)
	'add' operation ('add_ln46', ./dut.cpp:46) [113]  (0.706 ns)

 <State 87>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:47) with incoming values : ('add_ln47', ./dut.cpp:47) [123]  (0 ns)
	'add' operation ('add_ln215') [126]  (0.725 ns)
	'getelementptr' operation ('D_input_V_addr_2') [128]  (0 ns)
	'load' operation ('sum', ./dut.cpp:49) on array 'D_input.V', ./dut.cpp:25 [135]  (1.2 ns)

 <State 88>: 1.2ns
The critical path consists of the following:
	'load' operation ('sum', ./dut.cpp:49) on array 'D_input.V', ./dut.cpp:25 [135]  (1.2 ns)

 <State 89>: 1.92ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:50) with incoming values : ('add_ln50', ./dut.cpp:50) [138]  (0 ns)
	'add' operation ('add_ln215_7') [142]  (0.725 ns)
	'getelementptr' operation ('tmp_V_addr_4') [144]  (0 ns)
	'load' operation ('tmp_V_load', ./dut.cpp:51) on array 'tmp.V', ./dut.cpp:21 [155]  (1.2 ns)

 <State 90>: 1.2ns
The critical path consists of the following:
	'load' operation ('tmp_V_load', ./dut.cpp:51) on array 'tmp.V', ./dut.cpp:21 [155]  (1.2 ns)

 <State 91>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln51', ./dut.cpp:51) [157]  (2.29 ns)

 <State 92>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln51', ./dut.cpp:51) [157]  (2.29 ns)

 <State 93>: 0.88ns
The critical path consists of the following:
	'add' operation ('sum', ./dut.cpp:51) [158]  (0.88 ns)

 <State 94>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:56) with incoming values : ('add_ln56', ./dut.cpp:56) [168]  (0 ns)
	'add' operation ('add_ln56', ./dut.cpp:56) [169]  (0.706 ns)

 <State 95>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:57) with incoming values : ('add_ln57', ./dut.cpp:57) [179]  (0 ns)
	'add' operation ('add_ln58', ./dut.cpp:58) [182]  (0.725 ns)
	'getelementptr' operation ('D_output_V_addr', ./dut.cpp:58) [184]  (0 ns)
	'load' operation ('D_output_V_load', ./dut.cpp:58) on array 'D_output.V', ./dut.cpp:26 [191]  (1.2 ns)

 <State 96>: 2.4ns
The critical path consists of the following:
	'load' operation ('D_output_V_load', ./dut.cpp:58) on array 'D_output.V', ./dut.cpp:26 [191]  (1.2 ns)
	'store' operation ('store_ln58', ./dut.cpp:58) of variable 'D_output_V_load', ./dut.cpp:58 on array 'xin' [192]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
