//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_add_div_exp_log_mul_pow_sub_sum_4 // -- Begin function triton_poi_fused_add_div_exp_log_mul_pow_sub_sum_4
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_poi_fused_add_div_exp_log_mul_pow_sub_sum_4
.visible .entry triton_poi_fused_add_div_exp_log_mul_pow_sub_sum_4(
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_div_exp_log_mul_pow_sub_sum_4_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_div_exp_log_mul_pow_sub_sum_4_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_div_exp_log_mul_pow_sub_sum_4_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_div_exp_log_mul_pow_sub_sum_4_param_3,
	.param .u32 triton_poi_fused_add_div_exp_log_mul_pow_sub_sum_4_param_4
)
.reqntid 32, 1, 1
{
	.reg .pred 	%p<33>;
	.reg .b32 	%r<96>;
	.reg .f32 	%f<9>;
	.reg .b64 	%rd<47>;
	.reg .f64 	%fd<245>;
	.loc	1 19 0                          // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:19:0

// %bb.0:
	ld.param.u64 	%rd28, [triton_poi_fused_add_div_exp_log_mul_pow_sub_sum_4_param_0];
	ld.param.u64 	%rd3, [triton_poi_fused_add_div_exp_log_mul_pow_sub_sum_4_param_1];
$L__tmp0:
	.loc	1 21 28                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:21:28
	// begin inline asm
	mov.u32 %r25, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:21:33
	shl.b32 	%r26, %r25, 2;
	ld.param.u64 	%rd29, [triton_poi_fused_add_div_exp_log_mul_pow_sub_sum_4_param_2];
	.loc	1 22 36                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:22:36
	mov.u32 	%r1, %tid.x;
	ld.param.u64 	%rd30, [triton_poi_fused_add_div_exp_log_mul_pow_sub_sum_4_param_3];
	and.b32  	%r27, %r1, 3;
	.loc	1 22 23                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:22:23
	or.b32  	%r2, %r26, %r27;
	.loc	1 23 21                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:23:21
	setp.lt.s32 	%p2, %r2, 4;
	mov.pred 	%p1, -1;
	.loc	1 25 19                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:25:19
	// begin inline asm
	mov.u64 %rd2, 0x0;
	@%p1 ld.global.b64 { %rd2 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 27 32                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:27:32
	shl.b32 	%r28, %r2, 2;
	.loc	1 27 30                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:27:30
	mul.wide.s32 	%rd31, %r28, 8;
	add.s64 	%rd5, %rd29, %rd31;
	.loc	1 27 37                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:27:37
	// begin inline asm
	mov.u64 %rd4, 0x0;
	@%p2 ld.global.L1::evict_last.b64 { %rd4 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 28 30                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:28:30
	add.s64 	%rd7, %rd30, %rd31;
	.loc	1 28 37                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:28:37
	// begin inline asm
	mov.u64 %rd6, 0x0;
	@%p2 ld.global.L1::evict_last.b64 { %rd6 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b64 	%fd1, %rd6;
	.loc	1 29 30                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:29:30
	add.s64 	%rd9, %rd3, 8;
	.loc	1 29 19                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:29:19
	// begin inline asm
	mov.u64 %rd8, 0x0;
	@%p1 ld.global.b64 { %rd8 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 31 31                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:31:31
	add.s64 	%rd11, %rd5, 8;
	.loc	1 31 42                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:31:42
	// begin inline asm
	mov.u64 %rd10, 0x0;
	@%p2 ld.global.L1::evict_last.b64 { %rd10 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 32 31                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:32:31
	add.s64 	%rd13, %rd7, 8;
	.loc	1 32 42                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:32:42
	// begin inline asm
	mov.u64 %rd12, 0x0;
	@%p2 ld.global.L1::evict_last.b64 { %rd12 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b64 	%fd4, %rd12;
	.loc	1 33 31                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:33:31
	add.s64 	%rd15, %rd3, 16;
	.loc	1 33 20                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:33:20
	// begin inline asm
	mov.u64 %rd14, 0x0;
	@%p1 ld.global.b64 { %rd14 }, [ %rd15 + 0 ];
	// end inline asm
	.loc	1 35 31                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:35:31
	add.s64 	%rd17, %rd5, 16;
	.loc	1 35 42                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:35:42
	// begin inline asm
	mov.u64 %rd16, 0x0;
	@%p2 ld.global.L1::evict_last.b64 { %rd16 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:36:31
	add.s64 	%rd19, %rd7, 16;
	.loc	1 36 42                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:36:42
	// begin inline asm
	mov.u64 %rd18, 0x0;
	@%p2 ld.global.L1::evict_last.b64 { %rd18 }, [ %rd19 + 0 ];
	// end inline asm
	.loc	1 37 31                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:37:31
	add.s64 	%rd21, %rd3, 24;
	.loc	1 37 20                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:37:20
	// begin inline asm
	mov.u64 %rd20, 0x0;
	@%p1 ld.global.b64 { %rd20 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 39 31                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:39:31
	add.s64 	%rd23, %rd5, 24;
	.loc	1 39 42                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:39:42
	// begin inline asm
	mov.u64 %rd22, 0x0;
	@%p2 ld.global.L1::evict_last.b64 { %rd22 }, [ %rd23 + 0 ];
	// end inline asm
	.loc	1 40 31                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:40:31
	add.s64 	%rd25, %rd7, 24;
	.loc	1 40 42                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:40:42
	// begin inline asm
	mov.u64 %rd24, 0x0;
	@%p2 ld.global.L1::evict_last.b64 { %rd24 }, [ %rd25 + 0 ];
	// end inline asm
	.loc	1 41 35                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:41:35
	mul.wide.s32 	%rd32, %r2, 8;
	add.s64 	%rd46, %rd28, %rd32;
	.loc	1 41 40                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:41:40
	// begin inline asm
	mov.u64 %rd26, 0x0;
	@%p2 ld.global.b64 { %rd26 }, [ %rd46 + 0 ];
	// end inline asm
	mov.f64 	%fd46, 0d4338000000000000;
	mov.f64 	%fd47, 0d3FF71547652B82FE;
	.loc	1 43 25                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:43:25
	fma.rn.f64 	%fd48, %fd1, %fd47, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r3, %temp}, %fd48;
	}
	mov.f64 	%fd49, 0dC338000000000000;
	add.rn.f64 	%fd50, %fd48, %fd49;
	mov.f64 	%fd51, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd52, %fd50, %fd51, %fd1;
	mov.f64 	%fd53, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd54, %fd50, %fd53, %fd52;
	mov.f64 	%fd55, 0d3E928AF3FCA213EA;
	mov.f64 	%fd56, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd57, %fd56, %fd54, %fd55;
	mov.f64 	%fd58, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd59, %fd57, %fd54, %fd58;
	mov.f64 	%fd60, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd61, %fd59, %fd54, %fd60;
	mov.f64 	%fd62, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd63, %fd61, %fd54, %fd62;
	mov.f64 	%fd64, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd65, %fd63, %fd54, %fd64;
	mov.f64 	%fd66, 0d3F81111111122322;
	fma.rn.f64 	%fd67, %fd65, %fd54, %fd66;
	mov.f64 	%fd68, 0d3FA55555555502A1;
	fma.rn.f64 	%fd69, %fd67, %fd54, %fd68;
	mov.f64 	%fd70, 0d3FC5555555555511;
	fma.rn.f64 	%fd71, %fd69, %fd54, %fd70;
	mov.f64 	%fd72, 0d3FE000000000000B;
	fma.rn.f64 	%fd73, %fd71, %fd54, %fd72;
	mov.f64 	%fd74, 0d3FF0000000000000;
	fma.rn.f64 	%fd75, %fd73, %fd54, %fd74;
	fma.rn.f64 	%fd76, %fd75, %fd54, %fd74;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r4, %temp}, %fd76;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r5}, %fd76;
	}
	shl.b32 	%r29, %r3, 20;
	add.s32 	%r30, %r5, %r29;
	mov.b64 	%fd238, {%r4, %r30};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r31}, %fd1;
	}
	mov.b32 	%f5, %r31;
	abs.ftz.f32 	%f1, %f5;
	setp.lt.f32 	%p14, %f1, 0f4086232B;
	@%p14 bra 	$L__BB0_3;
// %bb.1:                               // %__internal_fast_icmp_abs_lt.exit.i
	setp.lt.f64 	%p15, %fd1, 0d0000000000000000;
	add.f64 	%fd77, %fd1, 0d7FF0000000000000;
	selp.f64 	%fd238, 0d0000000000000000, %fd77, %p15;
	setp.geu.f32 	%p16, %f1, 0f40874800;
	@%p16 bra 	$L__BB0_3;
// %bb.2:
	shr.u32 	%r32, %r3, 31;
	add.s32 	%r33, %r3, %r32;
	shr.s32 	%r34, %r33, 1;
	shl.b32 	%r35, %r34, 20;
	add.s32 	%r36, %r5, %r35;
	mov.b64 	%fd78, {%r4, %r36};
	sub.s32 	%r37, %r3, %r34;
	shl.b32 	%r38, %r37, 20;
	add.s32 	%r39, %r38, 1072693248;
	mov.b32 	%r40, 0;
	mov.b64 	%fd79, {%r40, %r39};
	mul.f64 	%fd238, %fd79, %fd78;
$L__BB0_3:                              // %__nv_exp.exit
	.loc	1 0 0                           // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:0:0
	mov.b64 	%fd44, %rd2;
	mov.b64 	%fd45, %rd4;
	mov.b64 	%fd2, %rd8;
	mov.b64 	%fd3, %rd10;
	mov.b64 	%fd5, %rd14;
	mov.b64 	%fd6, %rd16;
	mov.b64 	%fd7, %rd18;
	.loc	1 47 26                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:47:26
	fma.rn.f64 	%fd82, %fd4, %fd47, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r6, %temp}, %fd82;
	}
	add.rn.f64 	%fd84, %fd82, %fd49;
	fma.rn.f64 	%fd86, %fd84, %fd51, %fd4;
	fma.rn.f64 	%fd88, %fd84, %fd53, %fd86;
	fma.rn.f64 	%fd91, %fd56, %fd88, %fd55;
	fma.rn.f64 	%fd93, %fd91, %fd88, %fd58;
	fma.rn.f64 	%fd95, %fd93, %fd88, %fd60;
	fma.rn.f64 	%fd97, %fd95, %fd88, %fd62;
	fma.rn.f64 	%fd99, %fd97, %fd88, %fd64;
	fma.rn.f64 	%fd101, %fd99, %fd88, %fd66;
	fma.rn.f64 	%fd103, %fd101, %fd88, %fd68;
	fma.rn.f64 	%fd105, %fd103, %fd88, %fd70;
	fma.rn.f64 	%fd107, %fd105, %fd88, %fd72;
	fma.rn.f64 	%fd109, %fd107, %fd88, %fd74;
	fma.rn.f64 	%fd110, %fd109, %fd88, %fd74;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r7, %temp}, %fd110;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd110;
	}
	shl.b32 	%r41, %r6, 20;
	add.s32 	%r42, %r8, %r41;
	mov.b64 	%fd239, {%r7, %r42};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r43}, %fd4;
	}
	mov.b32 	%f6, %r43;
	abs.ftz.f32 	%f2, %f6;
	setp.lt.f32 	%p17, %f2, 0f4086232B;
	@%p17 bra 	$L__BB0_6;
// %bb.4:                               // %__internal_fast_icmp_abs_lt.exit.i4
	setp.lt.f64 	%p18, %fd4, 0d0000000000000000;
	add.f64 	%fd111, %fd4, 0d7FF0000000000000;
	selp.f64 	%fd239, 0d0000000000000000, %fd111, %p18;
	setp.geu.f32 	%p19, %f2, 0f40874800;
	@%p19 bra 	$L__BB0_6;
// %bb.5:
	shr.u32 	%r44, %r6, 31;
	add.s32 	%r45, %r6, %r44;
	shr.s32 	%r46, %r45, 1;
	shl.b32 	%r47, %r46, 20;
	add.s32 	%r48, %r8, %r47;
	mov.b64 	%fd112, {%r7, %r48};
	sub.s32 	%r49, %r6, %r46;
	shl.b32 	%r50, %r49, 20;
	add.s32 	%r51, %r50, 1072693248;
	mov.b32 	%r52, 0;
	mov.b64 	%fd113, {%r52, %r51};
	mul.f64 	%fd239, %fd113, %fd112;
$L__BB0_6:                              // %__nv_exp.exit9
	.loc	1 0 0                           // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:0:0
	sub.f64 	%fd12, %fd44, %fd45;
	sub.f64 	%fd18, %fd2, %fd3;
	mov.b64 	%fd8, %rd20;
	mov.b64 	%fd9, %rd22;
	mov.b64 	%fd10, %rd24;
	.loc	1 51 20                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:51:20
	sub.f64 	%fd24, %fd5, %fd6;
	.loc	1 52 26                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:52:26
	fma.rn.f64 	%fd116, %fd7, %fd47, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r9, %temp}, %fd116;
	}
	add.rn.f64 	%fd118, %fd116, %fd49;
	fma.rn.f64 	%fd120, %fd118, %fd51, %fd7;
	fma.rn.f64 	%fd122, %fd118, %fd53, %fd120;
	fma.rn.f64 	%fd125, %fd56, %fd122, %fd55;
	fma.rn.f64 	%fd127, %fd125, %fd122, %fd58;
	fma.rn.f64 	%fd129, %fd127, %fd122, %fd60;
	fma.rn.f64 	%fd131, %fd129, %fd122, %fd62;
	fma.rn.f64 	%fd133, %fd131, %fd122, %fd64;
	fma.rn.f64 	%fd135, %fd133, %fd122, %fd66;
	fma.rn.f64 	%fd137, %fd135, %fd122, %fd68;
	fma.rn.f64 	%fd139, %fd137, %fd122, %fd70;
	fma.rn.f64 	%fd141, %fd139, %fd122, %fd72;
	fma.rn.f64 	%fd143, %fd141, %fd122, %fd74;
	fma.rn.f64 	%fd144, %fd143, %fd122, %fd74;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r10, %temp}, %fd144;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r11}, %fd144;
	}
	shl.b32 	%r53, %r9, 20;
	add.s32 	%r54, %r11, %r53;
	mov.b64 	%fd240, {%r10, %r54};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r55}, %fd7;
	}
	mov.b32 	%f7, %r55;
	abs.ftz.f32 	%f3, %f7;
	setp.lt.f32 	%p20, %f3, 0f4086232B;
	@%p20 bra 	$L__BB0_9;
// %bb.7:                               // %__internal_fast_icmp_abs_lt.exit.i12
	setp.lt.f64 	%p21, %fd7, 0d0000000000000000;
	add.f64 	%fd145, %fd7, 0d7FF0000000000000;
	selp.f64 	%fd240, 0d0000000000000000, %fd145, %p21;
	setp.geu.f32 	%p22, %f3, 0f40874800;
	@%p22 bra 	$L__BB0_9;
// %bb.8:
	shr.u32 	%r56, %r9, 31;
	add.s32 	%r57, %r9, %r56;
	shr.s32 	%r58, %r57, 1;
	shl.b32 	%r59, %r58, 20;
	add.s32 	%r60, %r11, %r59;
	mov.b64 	%fd146, {%r10, %r60};
	sub.s32 	%r61, %r9, %r58;
	shl.b32 	%r62, %r61, 20;
	add.s32 	%r63, %r62, 1072693248;
	mov.b32 	%r64, 0;
	mov.b64 	%fd147, {%r64, %r63};
	mul.f64 	%fd240, %fd147, %fd146;
$L__BB0_9:                              // %__nv_exp.exit17
	.loc	1 0 0                           // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:0:0
	mov.b64 	%rd34, %fd12;
	mov.b64 	%rd35, %fd238;
	mov.b64 	%rd37, %fd18;
	mov.b64 	%rd38, %fd239;
	mov.b64 	%fd242, %rd26;
	.loc	1 53 20                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:53:20
	mov.b64 	%rd40, %fd24;
	mov.b64 	%rd41, %fd240;
	.loc	1 56 20                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:56:20
	sub.f64 	%fd30, %fd8, %fd9;
	.loc	1 57 26                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:57:26
	fma.rn.f64 	%fd150, %fd10, %fd47, %fd46;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r12, %temp}, %fd150;
	}
	add.rn.f64 	%fd152, %fd150, %fd49;
	fma.rn.f64 	%fd154, %fd152, %fd51, %fd10;
	fma.rn.f64 	%fd156, %fd152, %fd53, %fd154;
	fma.rn.f64 	%fd159, %fd56, %fd156, %fd55;
	fma.rn.f64 	%fd161, %fd159, %fd156, %fd58;
	fma.rn.f64 	%fd163, %fd161, %fd156, %fd60;
	fma.rn.f64 	%fd165, %fd163, %fd156, %fd62;
	fma.rn.f64 	%fd167, %fd165, %fd156, %fd64;
	fma.rn.f64 	%fd169, %fd167, %fd156, %fd66;
	fma.rn.f64 	%fd171, %fd169, %fd156, %fd68;
	fma.rn.f64 	%fd173, %fd171, %fd156, %fd70;
	fma.rn.f64 	%fd175, %fd173, %fd156, %fd72;
	fma.rn.f64 	%fd177, %fd175, %fd156, %fd74;
	fma.rn.f64 	%fd178, %fd177, %fd156, %fd74;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd178;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r14}, %fd178;
	}
	shl.b32 	%r65, %r12, 20;
	add.s32 	%r66, %r14, %r65;
	mov.b64 	%fd241, {%r13, %r66};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r67}, %fd10;
	}
	mov.b32 	%f8, %r67;
	abs.ftz.f32 	%f4, %f8;
	setp.lt.f32 	%p23, %f4, 0f4086232B;
	@%p23 bra 	$L__BB0_12;
// %bb.10:                              // %__internal_fast_icmp_abs_lt.exit.i20
	setp.lt.f64 	%p24, %fd10, 0d0000000000000000;
	add.f64 	%fd179, %fd10, 0d7FF0000000000000;
	selp.f64 	%fd241, 0d0000000000000000, %fd179, %p24;
	setp.geu.f32 	%p25, %f4, 0f40874800;
	@%p25 bra 	$L__BB0_12;
// %bb.11:
	shr.u32 	%r68, %r12, 31;
	add.s32 	%r69, %r12, %r68;
	shr.s32 	%r70, %r69, 1;
	shl.b32 	%r71, %r70, 20;
	add.s32 	%r72, %r14, %r71;
	mov.b64 	%fd180, {%r13, %r72};
	sub.s32 	%r73, %r12, %r70;
	shl.b32 	%r74, %r73, 20;
	add.s32 	%r75, %r74, 1072693248;
	mov.b32 	%r76, 0;
	mov.b64 	%fd181, {%r76, %r75};
	mul.f64 	%fd241, %fd181, %fd180;
$L__BB0_12:                             // %__nv_exp.exit25
	.loc	1 0 0                           // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:0:0
	// begin inline asm
	div.rn.f64 %rd33, %rd34, %rd35;
	// end inline asm
	// begin inline asm
	div.rn.f64 %rd36, %rd37, %rd38;
	// end inline asm
	// begin inline asm
	div.rn.f64 %rd39, %rd40, %rd41;
	// end inline asm
	.loc	1 58 20                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:58:20
	mov.b64 	%rd43, %fd30;
	mov.b64 	%rd44, %fd241;
	// begin inline asm
	div.rn.f64 %rd42, %rd43, %rd44;
	// end inline asm
	.loc	1 61 26                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:61:26
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd242;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r93, %temp}, %fd242;
	}
	setp.gt.s32 	%p26, %r92, 1048575;
	mov.b32 	%r94, -1023;
	@%p26 bra 	$L__BB0_14;
// %bb.13:
	.loc	1 0 26                          // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:0:26
	mul.f64 	%fd242, %fd242, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r92}, %fd242;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r93, %temp}, %fd242;
	}
	mov.b32 	%r94, -1077;
$L__BB0_14:
	mov.b64 	%fd17, %rd33;
	mov.b64 	%fd23, %rd36;
	mov.b64 	%fd29, %rd39;
	mov.b64 	%fd35, %rd42;
	.loc	1 61 26                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:61:26
	add.s32 	%r79, %r92, -1;
	setp.gt.u32 	%p27, %r79, 2146435070;
	@%p27 bra 	$L__BB0_18;
// %bb.15:
	shr.u32 	%r82, %r92, 20;
	add.s32 	%r95, %r94, %r82;
	and.b32  	%r83, %r92, 1048575;
	or.b32  	%r84, %r83, 1072693248;
	mov.b64 	%fd243, {%r93, %r84};
	setp.lt.u32 	%p29, %r84, 1073127583;
	@%p29 bra 	$L__BB0_17;
// %bb.16:
	.loc	1 0 26                          // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:0:26
	{
	.reg .b32 %temp; 
	mov.b64 	{%r85, %temp}, %fd243;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r86}, %fd243;
	}
	add.s32 	%r87, %r86, -1048576;
	mov.b64 	%fd243, {%r85, %r87};
	add.s32 	%r95, %r95, 1;
$L__BB0_17:
	.loc	1 61 26                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:61:26
	add.f64 	%fd184, %fd243, 0dBFF0000000000000;
	add.f64 	%fd185, %fd243, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd186, %fd185;
	neg.f64 	%fd187, %fd185;
	fma.rn.f64 	%fd189, %fd187, %fd186, %fd74;
	fma.rn.f64 	%fd190, %fd189, %fd189, %fd189;
	fma.rn.f64 	%fd191, %fd190, %fd186, %fd186;
	mul.f64 	%fd192, %fd184, %fd191;
	fma.rn.f64 	%fd193, %fd184, %fd191, %fd192;
	mul.f64 	%fd194, %fd193, %fd193;
	mov.f64 	%fd195, 0d3ED0EE258B7A8B04;
	mov.f64 	%fd196, 0d3EB1380B3AE80F1E;
	fma.rn.f64 	%fd197, %fd196, %fd194, %fd195;
	mov.f64 	%fd198, 0d3EF3B2669F02676F;
	fma.rn.f64 	%fd199, %fd197, %fd194, %fd198;
	mov.f64 	%fd200, 0d3F1745CBA9AB0956;
	fma.rn.f64 	%fd201, %fd199, %fd194, %fd200;
	mov.f64 	%fd202, 0d3F3C71C72D1B5154;
	fma.rn.f64 	%fd203, %fd201, %fd194, %fd202;
	mov.f64 	%fd204, 0d3F624924923BE72D;
	fma.rn.f64 	%fd205, %fd203, %fd194, %fd204;
	mov.f64 	%fd206, 0d3F8999999999A3C4;
	fma.rn.f64 	%fd207, %fd205, %fd194, %fd206;
	mov.f64 	%fd208, 0d3FB5555555555554;
	fma.rn.f64 	%fd209, %fd207, %fd194, %fd208;
	sub.f64 	%fd210, %fd184, %fd193;
	add.f64 	%fd211, %fd210, %fd210;
	neg.f64 	%fd212, %fd193;
	fma.rn.f64 	%fd213, %fd212, %fd184, %fd211;
	mul.f64 	%fd214, %fd191, %fd213;
	mul.f64 	%fd215, %fd194, %fd209;
	fma.rn.f64 	%fd216, %fd215, %fd193, %fd214;
	xor.b32  	%r88, %r95, -2147483648;
	mov.b32 	%r89, 1127219200;
	mov.b64 	%fd217, {%r88, %r89};
	mov.b32 	%r90, -2147483648;
	mov.b64 	%fd218, {%r90, %r89};
	sub.f64 	%fd219, %fd217, %fd218;
	mov.f64 	%fd220, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd221, %fd219, %fd220, %fd193;
	neg.f64 	%fd222, %fd219;
	fma.rn.f64 	%fd223, %fd222, %fd220, %fd221;
	sub.f64 	%fd224, %fd223, %fd193;
	sub.f64 	%fd225, %fd216, %fd224;
	mov.f64 	%fd226, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd227, %fd219, %fd226, %fd225;
	add.f64 	%fd244, %fd221, %fd227;
	bra.uni 	$L__BB0_19;
$L__BB0_18:
	.loc	1 0 26                          // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:0:26
	mov.f64 	%fd182, 0d7FF0000000000000;
	.loc	1 61 26                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:61:26
	fma.rn.f64 	%fd183, %fd242, %fd182, %fd182;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r80}, %fd242;
	}
	and.b32  	%r81, %r80, 2147483647;
	setp.eq.s32 	%p28, %r81, 0;
	selp.f64 	%fd244, 0dFFF0000000000000, %fd183, %p28;
$L__BB0_19:                             // %__nv_log.exit
	.loc	1 49 20                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:49:20
	mul.f64 	%fd228, %fd23, %fd23;
	.loc	1 50 19                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:50:19
	fma.rn.f64 	%fd229, %fd17, %fd17, %fd228;
	.loc	1 55 20                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:55:20
	fma.rn.f64 	%fd230, %fd29, %fd29, %fd229;
	.loc	1 60 20                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:60:20
	fma.rn.f64 	%fd231, %fd35, %fd35, %fd230;
	.loc	1 22 36                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:22:36
	and.b32  	%r91, %r1, 28;
	.loc	1 63 20                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:63:20
	add.f64 	%fd232, %fd244, 0dC00D67F1C864BEB4;
	.loc	1 66 20                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:66:20
	fma.rn.f64 	%fd233, %fd231, 0dBFE0000000000000, %fd232;
	.loc	1 67 19                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:67:19
	add.f64 	%fd234, %fd1, %fd4;
	.loc	1 68 20                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:68:20
	add.f64 	%fd235, %fd234, %fd7;
	.loc	1 69 20                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:69:20
	add.f64 	%fd236, %fd235, %fd10;
	.loc	1 70 20                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:70:20
	sub.f64 	%fd237, %fd233, %fd236;
	.loc	1 71 40                         // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:71:40
	setp.eq.s32 	%p32, %r91, 0;
	mov.b64 	%rd45, %fd237;
	and.pred  	%p30, %p32, %p2;
	// begin inline asm
	@%p30 st.global.b64 [ %rd46 + 0 ], { %rd45 };
	// end inline asm
	.loc	1 71 4                          // cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py:71:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/c3/cc3yyvlgkktq7qldehpkprvyvsoyh7aayv7sw2yzfmay5cjlp5lz.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 99
.b8 51
.b8 121
.b8 121
.b8 118
.b8 108
.b8 103
.b8 107
.b8 107
.b8 116
.b8 113
.b8 55
.b8 113
.b8 108
.b8 100
.b8 101
.b8 104
.b8 112
.b8 107
.b8 112
.b8 114
.b8 118
.b8 121
.b8 118
.b8 115
.b8 111
.b8 121
.b8 104
.b8 55
.b8 97
.b8 97
.b8 121
.b8 118
.b8 55
.b8 115
.b8 119
.b8 50
.b8 121
.b8 122
.b8 102
.b8 109
.b8 97
.b8 121
.b8 53
.b8 99
.b8 106
.b8 108
.b8 112
.b8 53
.b8 108
.b8 122
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 99
.b8 51
.b8 0
	}
	.section	.debug_macinfo	{	}
