 
cpldfit:  version M.63c                             Xilinx Inc.
                                  Fitter Report
Design Name: dice                                Date:  5-17-2011,  9:12PM
Device Used: XC9572-7-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
12 /72  ( 17%) 29  /360  (  8%) 13 /144 (  9%)   5  /72  (  7%) 9  /34  ( 26%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1           8/18        7/36        7          22/90       3/ 9
FB2           2/18        3/36        3           4/90       2/ 9
FB3           2/18        3/36        3           3/90       2/ 8
FB4           0/18        0/36        0           0/90       0/ 8
             -----       -----                   -----       -----     
             12/72       13/144                  29/360      7/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    2           2    |  I/O              :     9      28
Output        :    7           7    |  GCK/IO           :     0       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    0           0    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total      9           9

** Power Data **

There are 12 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'dice.ise'.
*************************  Summary of Mapped Logic  ************************

** 7 Outputs **

Signal                        Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                          Pts   Inps          No.  Type    Use     Mode Rate State
LEDs<1>                       1     3     FB1_6   3    I/O     O       STD  FAST 
LEDs<6>                       2     3     FB1_15  8    I/O     O       STD  FAST 
LEDs<5>                       2     3     FB1_17  9    I/O     O       STD  FAST 
LEDs<0>                       2     3     FB2_6   37   I/O     O       STD  FAST 
LEDs<3>                       2     3     FB2_17  44   I/O     O       STD  FAST 
LEDs<2>                       2     3     FB3_2   11   I/O     O       STD  FAST 
LEDs<4>                       1     3     FB3_9   14   I/O     O       STD  FAST 

** 5 Buried Nodes **

Signal                        Total Total Loc     Pwr  Reg Init
Name                          Pts   Inps          Mode State
tmp_Q<0>                      3     3     FB1_12  STD  RESET
Inst_activator/crst_FSM_FFd2  3     4     FB1_13  STD  RESET
Inst_activator/crst_FSM_FFd1  3     4     FB1_14  STD  RESET
tmp_Q<2>                      4     6     FB1_16  STD  RESET
tmp_Q<1>                      4     6     FB1_18  STD  RESET

** 2 Inputs **

Signal                        Loc     Pin  Pin     Pin     
Name                                  No.  Type    Use     
clk                           FB2_2   35   I/O     I
button                        FB2_5   36   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               7/29
Number of signals used by logic mapping into function block:  7
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1         (b)     
(unused)              0       0     0   5     FB1_2   1     I/O     
(unused)              0       0     0   5     FB1_3         (b)     
(unused)              0       0     0   5     FB1_4         (b)     
(unused)              0       0     0   5     FB1_5   2     I/O     
LEDs<1>               1       0     0   4     FB1_6   3     I/O     O
(unused)              0       0     0   5     FB1_7         (b)     
(unused)              0       0     0   5     FB1_8   4     I/O     
(unused)              0       0     0   5     FB1_9   5     GCK/I/O 
(unused)              0       0     0   5     FB1_10        (b)     
(unused)              0       0     0   5     FB1_11  6     GCK/I/O 
tmp_Q<0>              3       0     0   2     FB1_12        (b)     (b)
Inst_activator/crst_FSM_FFd2
                      3       0     0   2     FB1_13        (b)     (b)
Inst_activator/crst_FSM_FFd1
                      3       0     0   2     FB1_14  7     GCK/I/O (b)
LEDs<6>               2       0     0   3     FB1_15  8     I/O     O
tmp_Q<2>              4       0     0   1     FB1_16        (b)     (b)
LEDs<5>               2       0     0   3     FB1_17  9     I/O     O
tmp_Q<1>              4       0     0   1     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: Inst_activator/crst_FSM_FFd1.LFBK   4: clk                6: tmp_Q<1>.LFBK 
  2: Inst_activator/crst_FSM_FFd2.LFBK   5: tmp_Q<0>.LFBK      7: tmp_Q<2>.LFBK 
  3: button                            

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
LEDs<1>              ....XXX................................. 3       3
tmp_Q<0>             XX.X.................................... 3       3
Inst_activator/crst_FSM_FFd2 
                     XXXX.................................... 4       4
Inst_activator/crst_FSM_FFd1 
                     XXXX.................................... 4       4
LEDs<6>              ....XXX................................. 3       3
tmp_Q<2>             XX.XXXX................................. 6       6
LEDs<5>              ....XXX................................. 3       3
tmp_Q<1>             XX.XXXX................................. 6       6
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               3/33
Number of signals used by logic mapping into function block:  3
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1         (b)     
(unused)              0       0     0   5     FB2_2   35    I/O     I
(unused)              0       0     0   5     FB2_3         (b)     
(unused)              0       0     0   5     FB2_4         (b)     
(unused)              0       0     0   5     FB2_5   36    I/O     I
LEDs<0>               2       0     0   3     FB2_6   37    I/O     O
(unused)              0       0     0   5     FB2_7         (b)     
(unused)              0       0     0   5     FB2_8   38    I/O     
(unused)              0       0     0   5     FB2_9   39    GSR/I/O 
(unused)              0       0     0   5     FB2_10        (b)     
(unused)              0       0     0   5     FB2_11  40    GTS/I/O 
(unused)              0       0     0   5     FB2_12        (b)     
(unused)              0       0     0   5     FB2_13        (b)     
(unused)              0       0     0   5     FB2_14  42    GTS/I/O 
(unused)              0       0     0   5     FB2_15  43    I/O     
(unused)              0       0     0   5     FB2_16        (b)     
LEDs<3>               2       0     0   3     FB2_17  44    I/O     O
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block
  1: tmp_Q<0>           2: tmp_Q<1>           3: tmp_Q<2> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
LEDs<0>              XXX..................................... 3       3
LEDs<3>              XXX..................................... 3       3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB3  ***********************************
Number of function block inputs used/remaining:               3/33
Number of signals used by logic mapping into function block:  3
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB3_1         (b)     
LEDs<2>               2       0     0   3     FB3_2   11    I/O     O
(unused)              0       0     0   5     FB3_3         (b)     
(unused)              0       0     0   5     FB3_4         (b)     
(unused)              0       0     0   5     FB3_5   12    I/O     
(unused)              0       0     0   5     FB3_6         (b)     
(unused)              0       0     0   5     FB3_7         (b)     
(unused)              0       0     0   5     FB3_8   13    I/O     
LEDs<4>               1       0     0   4     FB3_9   14    I/O     O
(unused)              0       0     0   5     FB3_10        (b)     
(unused)              0       0     0   5     FB3_11  18    I/O     
(unused)              0       0     0   5     FB3_12        (b)     
(unused)              0       0     0   5     FB3_13        (b)     
(unused)              0       0     0   5     FB3_14  19    I/O     
(unused)              0       0     0   5     FB3_15  20    I/O     
(unused)              0       0     0   5     FB3_16        (b)     
(unused)              0       0     0   5     FB3_17  22    I/O     
(unused)              0       0     0   5     FB3_18        (b)     

Signals Used by Logic in Function Block
  1: tmp_Q<0>           2: tmp_Q<1>           3: tmp_Q<2> 

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
LEDs<2>              XXX..................................... 3       3
LEDs<4>              XXX..................................... 3       3
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB4  ***********************************
Number of function block inputs used/remaining:               0/36
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB4_1         (b)     
(unused)              0       0     0   5     FB4_2   24    I/O     
(unused)              0       0     0   5     FB4_3         (b)     
(unused)              0       0     0   5     FB4_4         (b)     
(unused)              0       0     0   5     FB4_5   25    I/O     
(unused)              0       0     0   5     FB4_6         (b)     
(unused)              0       0     0   5     FB4_7         (b)     
(unused)              0       0     0   5     FB4_8   26    I/O     
(unused)              0       0     0   5     FB4_9   27    I/O     
(unused)              0       0     0   5     FB4_10        (b)     
(unused)              0       0     0   5     FB4_11  28    I/O     
(unused)              0       0     0   5     FB4_12        (b)     
(unused)              0       0     0   5     FB4_13        (b)     
(unused)              0       0     0   5     FB4_14  29    I/O     
(unused)              0       0     0   5     FB4_15  33    I/O     
(unused)              0       0     0   5     FB4_16        (b)     
(unused)              0       0     0   5     FB4_17  34    I/O     
(unused)              0       0     0   5     FB4_18        (b)     
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_Inst_activator/crst_FSM_FFd1: FDCPE port map (Inst_activator/crst_FSM_FFd1,Inst_activator/crst_FSM_FFd1_D,clk,'0','0');
Inst_activator/crst_FSM_FFd1_D <= ((button AND Inst_activator/crst_FSM_FFd1.LFBK)
	OR (NOT button AND Inst_activator/crst_FSM_FFd2.LFBK));

FDCPE_Inst_activator/crst_FSM_FFd2: FDCPE port map (Inst_activator/crst_FSM_FFd2,Inst_activator/crst_FSM_FFd2_D,clk,'0','0');
Inst_activator/crst_FSM_FFd2_D <= ((button AND NOT Inst_activator/crst_FSM_FFd1.LFBK)
	OR (NOT button AND Inst_activator/crst_FSM_FFd2.LFBK));


LEDs(0) <= ((NOT tmp_Q(0) AND tmp_Q(2))
	OR (NOT tmp_Q(1) AND tmp_Q(2)));


LEDs(1) <= (NOT tmp_Q(0).LFBK AND tmp_Q(1).LFBK AND tmp_Q(2).LFBK);


LEDs(2) <= NOT (((NOT tmp_Q(1) AND NOT tmp_Q(2))
	OR (tmp_Q(0) AND tmp_Q(1) AND tmp_Q(2))));


LEDs(3) <= NOT (((NOT tmp_Q(1) AND NOT tmp_Q(2))
	OR (tmp_Q(0) AND tmp_Q(1) AND tmp_Q(2))));


LEDs(4) <= (NOT tmp_Q(0) AND tmp_Q(1) AND tmp_Q(2));


LEDs(5) <= ((NOT tmp_Q(0).LFBK AND tmp_Q(2).LFBK)
	OR (NOT tmp_Q(1).LFBK AND tmp_Q(2).LFBK));


LEDs(6) <= ((tmp_Q(0).LFBK AND NOT tmp_Q(1).LFBK)
	OR (tmp_Q(0).LFBK AND NOT tmp_Q(2).LFBK));

FTCPE_tmp_Q0: FTCPE port map (tmp_Q(0),tmp_Q_T(0),clk,NOT Inst_activator/crst_FSM_FFd2.LFBK,'0');
tmp_Q_T(0) <= (Inst_activator/crst_FSM_FFd2.LFBK AND 
	NOT Inst_activator/crst_FSM_FFd1.LFBK);

FTCPE_tmp_Q1: FTCPE port map (tmp_Q(1),tmp_Q_T(1),clk,NOT Inst_activator/crst_FSM_FFd2.LFBK,'0');
tmp_Q_T(1) <= ((Inst_activator/crst_FSM_FFd2.LFBK AND 
	NOT Inst_activator/crst_FSM_FFd1.LFBK AND tmp_Q(0).LFBK)
	OR (Inst_activator/crst_FSM_FFd2.LFBK AND 
	NOT Inst_activator/crst_FSM_FFd1.LFBK AND tmp_Q(1).LFBK AND tmp_Q(2).LFBK));

FTCPE_tmp_Q2: FTCPE port map (tmp_Q(2),tmp_Q_T(2),clk,NOT Inst_activator/crst_FSM_FFd2.LFBK,'0');
tmp_Q_T(2) <= ((Inst_activator/crst_FSM_FFd2.LFBK AND 
	NOT Inst_activator/crst_FSM_FFd1.LFBK AND tmp_Q(0).LFBK AND tmp_Q(1).LFBK)
	OR (Inst_activator/crst_FSM_FFd2.LFBK AND 
	NOT Inst_activator/crst_FSM_FFd1.LFBK AND tmp_Q(1).LFBK AND tmp_Q(2).LFBK));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9572-7-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11         XC9572-7-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 TIE                              23 GND                           
  2 TIE                              24 TIE                           
  3 LEDs<1>                          25 TIE                           
  4 TIE                              26 TIE                           
  5 TIE                              27 TIE                           
  6 TIE                              28 TIE                           
  7 TIE                              29 TIE                           
  8 LEDs<6>                          30 TDO                           
  9 LEDs<5>                          31 GND                           
 10 GND                              32 VCC                           
 11 LEDs<2>                          33 TIE                           
 12 TIE                              34 TIE                           
 13 TIE                              35 clk                           
 14 LEDs<4>                          36 button                        
 15 TDI                              37 LEDs<0>                       
 16 TMS                              38 TIE                           
 17 TCK                              39 TIE                           
 18 TIE                              40 TIE                           
 19 TIE                              41 VCC                           
 20 TIE                              42 TIE                           
 21 VCC                              43 TIE                           
 22 TIE                              44 LEDs<3>                       


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9572-7-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
