<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='961' u='c' c='_ZNK4llvm11SIInstrInfo21getMCOpcodeFromPseudoEj'/>
<dec f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1053' type='int llvm::SIInstrInfo::pseudoToMCOpcode(int Opcode) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1050'>/// \brief Return a target-specific opcode if Opcode is a pseudo instruction.
  /// Return -1 if the target-specific opcode for the pseudo instruction does
  /// not exist. If Opcode is not a pseudo instruction, this is identity.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp' l='186' u='c' c='_ZNK12_GLOBAL__N_117AMDGPUMCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp' l='198' u='c' c='_ZNK12_GLOBAL__N_117AMDGPUMCInstLower5lowerEPKN4llvm12MachineInstrERNS1_6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='640' u='c' c='_ZNK4llvm12GCNSubtarget9hasMadF16Ev'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNDPPCombine.cpp' l='123' u='c' c='_ZNK12_GLOBAL__N_113GCNDPPCombine8getDPPOpEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4131' u='c' c='_ZNK4llvm16SITargetLowering27EmitInstrWithCustomInserterERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9016' u='c' c='_ZNK4llvm16SITargetLowering17performAndCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='9113' u='c' c='_ZNK4llvm16SITargetLowering16performOrCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='933' u='c' c='_ZNK4llvm11SIInstrInfo13commuteOpcodeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='939' u='c' c='_ZNK4llvm11SIInstrInfo13commuteOpcodeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2734' u='c' c='_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2819' u='c' c='_ZNK4llvm11SIInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3037' u='c' c='_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_12M1961135'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3051' u='c' c='_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_12M1961135'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3062' u='c' c='_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_12M1961135'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3079' u='c' c='_ZNK4llvm11SIInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_12M1961135'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3389' u='c' c='_ZNK4llvm11SIInstrInfo20hasVALU32BitEncodingEj'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='7111' ll='7153' type='int llvm::SIInstrInfo::pseudoToMCOpcode(int Opcode) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPeepholeSDWA.cpp' l='958' u='c' c='_ZNK12_GLOBAL__N_114SIPeepholeSDWA19isConvertibleToSDWAERN4llvm12MachineInstrERKNS1_12GCNSubtargetE'/>
