# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab3.srcs/sources_1/new/full_adder.vhd" \
"../../../../lab3.srcs/sim_1/new/full_adder_tb.vhd" \

# Do not sort compile order
nosort
