// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition"

// DATE "05/06/2025 22:14:08"

// 
// Device: Altera EP4CE10E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	A_i,
	B_i,
	C_i,
	D_i,
	Q_o);
input 	clk;
input 	rst;
input 	[63:0] A_i;
input 	[63:0] B_i;
input 	[63:0] C_i;
input 	[63:0] D_i;
output 	[127:0] Q_o;

// Design Ports Information
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q_o[0]	=>  Location: LCCOMB_X26_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[1]	=>  Location: LCCOMB_X26_Y18_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[2]	=>  Location: LCCOMB_X30_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[3]	=>  Location: LCCOMB_X28_Y18_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[4]	=>  Location: LCCOMB_X29_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[5]	=>  Location: LCCOMB_X28_Y18_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[6]	=>  Location: LCCOMB_X26_Y18_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[7]	=>  Location: LCCOMB_X28_Y18_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[8]	=>  Location: LCCOMB_X26_Y18_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[9]	=>  Location: LCCOMB_X26_Y18_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[10]	=>  Location: LCCOMB_X26_Y18_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[11]	=>  Location: LCCOMB_X29_Y19_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[12]	=>  Location: LCCOMB_X28_Y18_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[13]	=>  Location: LCCOMB_X28_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[14]	=>  Location: LCCOMB_X30_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[15]	=>  Location: LCCOMB_X25_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[16]	=>  Location: LCCOMB_X23_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[17]	=>  Location: LCCOMB_X23_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[18]	=>  Location: LCCOMB_X26_Y20_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[19]	=>  Location: LCCOMB_X25_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[20]	=>  Location: LCCOMB_X23_Y20_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[21]	=>  Location: LCCOMB_X25_Y20_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[22]	=>  Location: LCCOMB_X25_Y20_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[23]	=>  Location: LCCOMB_X25_Y20_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[24]	=>  Location: LCCOMB_X25_Y20_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[25]	=>  Location: LCCOMB_X25_Y20_N12,	 I/O Standard: None,	 Current Strength: Default
// Q_o[26]	=>  Location: LCCOMB_X26_Y20_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[27]	=>  Location: LCCOMB_X25_Y20_N14,	 I/O Standard: None,	 Current Strength: Default
// Q_o[28]	=>  Location: LCCOMB_X25_Y20_N16,	 I/O Standard: None,	 Current Strength: Default
// Q_o[29]	=>  Location: LCCOMB_X25_Y20_N18,	 I/O Standard: None,	 Current Strength: Default
// Q_o[30]	=>  Location: LCCOMB_X26_Y20_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[31]	=>  Location: LCCOMB_X23_Y20_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[32]	=>  Location: LCCOMB_X26_Y16_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[33]	=>  Location: LCCOMB_X26_Y16_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[34]	=>  Location: LCCOMB_X26_Y16_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[35]	=>  Location: LCCOMB_X26_Y16_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[36]	=>  Location: LCCOMB_X26_Y16_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[37]	=>  Location: LCCOMB_X26_Y16_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[38]	=>  Location: LCCOMB_X26_Y16_N12,	 I/O Standard: None,	 Current Strength: Default
// Q_o[39]	=>  Location: LCCOMB_X26_Y16_N14,	 I/O Standard: None,	 Current Strength: Default
// Q_o[40]	=>  Location: LCCOMB_X26_Y16_N16,	 I/O Standard: None,	 Current Strength: Default
// Q_o[41]	=>  Location: LCCOMB_X26_Y16_N18,	 I/O Standard: None,	 Current Strength: Default
// Q_o[42]	=>  Location: LCCOMB_X26_Y16_N20,	 I/O Standard: None,	 Current Strength: Default
// Q_o[43]	=>  Location: LCCOMB_X26_Y16_N22,	 I/O Standard: None,	 Current Strength: Default
// Q_o[44]	=>  Location: LCCOMB_X26_Y16_N24,	 I/O Standard: None,	 Current Strength: Default
// Q_o[45]	=>  Location: LCCOMB_X26_Y16_N26,	 I/O Standard: None,	 Current Strength: Default
// Q_o[46]	=>  Location: LCCOMB_X26_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[47]	=>  Location: LCCOMB_X26_Y16_N28,	 I/O Standard: None,	 Current Strength: Default
// Q_o[48]	=>  Location: LCCOMB_X26_Y16_N30,	 I/O Standard: None,	 Current Strength: Default
// Q_o[49]	=>  Location: LCCOMB_X26_Y19_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[50]	=>  Location: LCCOMB_X29_Y19_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[51]	=>  Location: LCCOMB_X26_Y19_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[52]	=>  Location: LCCOMB_X26_Y19_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[53]	=>  Location: LCCOMB_X26_Y19_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[54]	=>  Location: LCCOMB_X26_Y19_N12,	 I/O Standard: None,	 Current Strength: Default
// Q_o[55]	=>  Location: LCCOMB_X26_Y19_N14,	 I/O Standard: None,	 Current Strength: Default
// Q_o[56]	=>  Location: LCCOMB_X26_Y19_N16,	 I/O Standard: None,	 Current Strength: Default
// Q_o[57]	=>  Location: LCCOMB_X26_Y19_N18,	 I/O Standard: None,	 Current Strength: Default
// Q_o[58]	=>  Location: LCCOMB_X26_Y19_N20,	 I/O Standard: None,	 Current Strength: Default
// Q_o[59]	=>  Location: LCCOMB_X26_Y19_N22,	 I/O Standard: None,	 Current Strength: Default
// Q_o[60]	=>  Location: LCCOMB_X26_Y19_N24,	 I/O Standard: None,	 Current Strength: Default
// Q_o[61]	=>  Location: LCCOMB_X26_Y19_N26,	 I/O Standard: None,	 Current Strength: Default
// Q_o[62]	=>  Location: LCCOMB_X26_Y19_N28,	 I/O Standard: None,	 Current Strength: Default
// Q_o[63]	=>  Location: LCCOMB_X26_Y19_N30,	 I/O Standard: None,	 Current Strength: Default
// Q_o[64]	=>  Location: LCCOMB_X26_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[65]	=>  Location: LCCOMB_X26_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[66]	=>  Location: LCCOMB_X26_Y14_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[67]	=>  Location: LCCOMB_X26_Y14_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[68]	=>  Location: LCCOMB_X26_Y14_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[69]	=>  Location: LCCOMB_X26_Y14_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[70]	=>  Location: LCCOMB_X26_Y14_N12,	 I/O Standard: None,	 Current Strength: Default
// Q_o[71]	=>  Location: LCCOMB_X26_Y14_N14,	 I/O Standard: None,	 Current Strength: Default
// Q_o[72]	=>  Location: LCCOMB_X26_Y14_N16,	 I/O Standard: None,	 Current Strength: Default
// Q_o[73]	=>  Location: LCCOMB_X26_Y14_N18,	 I/O Standard: None,	 Current Strength: Default
// Q_o[74]	=>  Location: LCCOMB_X26_Y14_N20,	 I/O Standard: None,	 Current Strength: Default
// Q_o[75]	=>  Location: LCCOMB_X26_Y14_N22,	 I/O Standard: None,	 Current Strength: Default
// Q_o[76]	=>  Location: LCCOMB_X26_Y14_N24,	 I/O Standard: None,	 Current Strength: Default
// Q_o[77]	=>  Location: LCCOMB_X26_Y14_N26,	 I/O Standard: None,	 Current Strength: Default
// Q_o[78]	=>  Location: LCCOMB_X26_Y14_N28,	 I/O Standard: None,	 Current Strength: Default
// Q_o[79]	=>  Location: LCCOMB_X26_Y14_N30,	 I/O Standard: None,	 Current Strength: Default
// Q_o[80]	=>  Location: LCCOMB_X25_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[81]	=>  Location: LCCOMB_X25_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[82]	=>  Location: LCCOMB_X25_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[83]	=>  Location: LCCOMB_X28_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[84]	=>  Location: LCCOMB_X25_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[85]	=>  Location: LCCOMB_X28_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[86]	=>  Location: LCCOMB_X25_Y9_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[87]	=>  Location: LCCOMB_X25_Y9_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[88]	=>  Location: LCCOMB_X28_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[89]	=>  Location: LCCOMB_X25_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[90]	=>  Location: LCCOMB_X25_Y9_N12,	 I/O Standard: None,	 Current Strength: Default
// Q_o[91]	=>  Location: LCCOMB_X25_Y9_N14,	 I/O Standard: None,	 Current Strength: Default
// Q_o[92]	=>  Location: LCCOMB_X25_Y9_N16,	 I/O Standard: None,	 Current Strength: Default
// Q_o[93]	=>  Location: LCCOMB_X25_Y9_N18,	 I/O Standard: None,	 Current Strength: Default
// Q_o[94]	=>  Location: LCCOMB_X25_Y9_N20,	 I/O Standard: None,	 Current Strength: Default
// Q_o[95]	=>  Location: LCCOMB_X25_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[96]	=>  Location: LCCOMB_X25_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[97]	=>  Location: LCCOMB_X25_Y9_N22,	 I/O Standard: None,	 Current Strength: Default
// Q_o[98]	=>  Location: LCCOMB_X25_Y10_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[99]	=>  Location: LCCOMB_X25_Y10_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[100]	=>  Location: LCCOMB_X25_Y10_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[101]	=>  Location: LCCOMB_X25_Y10_N12,	 I/O Standard: None,	 Current Strength: Default
// Q_o[102]	=>  Location: LCCOMB_X25_Y10_N14,	 I/O Standard: None,	 Current Strength: Default
// Q_o[103]	=>  Location: LCCOMB_X25_Y10_N16,	 I/O Standard: None,	 Current Strength: Default
// Q_o[104]	=>  Location: LCCOMB_X25_Y10_N18,	 I/O Standard: None,	 Current Strength: Default
// Q_o[105]	=>  Location: LCCOMB_X25_Y10_N20,	 I/O Standard: None,	 Current Strength: Default
// Q_o[106]	=>  Location: LCCOMB_X25_Y10_N22,	 I/O Standard: None,	 Current Strength: Default
// Q_o[107]	=>  Location: LCCOMB_X25_Y9_N24,	 I/O Standard: None,	 Current Strength: Default
// Q_o[108]	=>  Location: LCCOMB_X25_Y10_N24,	 I/O Standard: None,	 Current Strength: Default
// Q_o[109]	=>  Location: LCCOMB_X25_Y10_N26,	 I/O Standard: None,	 Current Strength: Default
// Q_o[110]	=>  Location: LCCOMB_X25_Y10_N28,	 I/O Standard: None,	 Current Strength: Default
// Q_o[111]	=>  Location: LCCOMB_X25_Y10_N30,	 I/O Standard: None,	 Current Strength: Default
// Q_o[112]	=>  Location: LCCOMB_X26_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[113]	=>  Location: LCCOMB_X26_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// Q_o[114]	=>  Location: LCCOMB_X26_Y11_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[115]	=>  Location: LCCOMB_X26_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// Q_o[116]	=>  Location: LCCOMB_X26_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[117]	=>  Location: LCCOMB_X26_Y11_N4,	 I/O Standard: None,	 Current Strength: Default
// Q_o[118]	=>  Location: LCCOMB_X26_Y10_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[119]	=>  Location: LCCOMB_X26_Y11_N6,	 I/O Standard: None,	 Current Strength: Default
// Q_o[120]	=>  Location: LCCOMB_X26_Y11_N8,	 I/O Standard: None,	 Current Strength: Default
// Q_o[121]	=>  Location: LCCOMB_X26_Y11_N10,	 I/O Standard: None,	 Current Strength: Default
// Q_o[122]	=>  Location: LCCOMB_X26_Y11_N12,	 I/O Standard: None,	 Current Strength: Default
// Q_o[123]	=>  Location: LCCOMB_X26_Y11_N14,	 I/O Standard: None,	 Current Strength: Default
// Q_o[124]	=>  Location: LCCOMB_X26_Y11_N16,	 I/O Standard: None,	 Current Strength: Default
// Q_o[125]	=>  Location: LCCOMB_X26_Y11_N18,	 I/O Standard: None,	 Current Strength: Default
// Q_o[126]	=>  Location: LCCOMB_X26_Y11_N20,	 I/O Standard: None,	 Current Strength: Default
// Q_o[127]	=>  Location: LCCOMB_X26_Y11_N22,	 I/O Standard: None,	 Current Strength: Default
// D_i[0]	=>  Location: LCCOMB_X30_Y14_N24,	 I/O Standard: None,	 Current Strength: Default
// D_i[1]	=>  Location: LCCOMB_X30_Y13_N24,	 I/O Standard: None,	 Current Strength: Default
// D_i[2]	=>  Location: LCCOMB_X30_Y14_N22,	 I/O Standard: None,	 Current Strength: Default
// D_i[3]	=>  Location: LCCOMB_X30_Y14_N8,	 I/O Standard: None,	 Current Strength: Default
// D_i[4]	=>  Location: LCCOMB_X30_Y14_N10,	 I/O Standard: None,	 Current Strength: Default
// D_i[5]	=>  Location: LCCOMB_X30_Y14_N20,	 I/O Standard: None,	 Current Strength: Default
// D_i[6]	=>  Location: LCCOMB_X30_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
// D_i[7]	=>  Location: LCCOMB_X30_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[8]	=>  Location: LCCOMB_X30_Y14_N14,	 I/O Standard: None,	 Current Strength: Default
// D_i[9]	=>  Location: LCCOMB_X30_Y14_N4,	 I/O Standard: None,	 Current Strength: Default
// D_i[10]	=>  Location: LCCOMB_X30_Y14_N26,	 I/O Standard: None,	 Current Strength: Default
// D_i[11]	=>  Location: LCCOMB_X30_Y14_N28,	 I/O Standard: None,	 Current Strength: Default
// D_i[12]	=>  Location: LCCOMB_X30_Y14_N30,	 I/O Standard: None,	 Current Strength: Default
// D_i[13]	=>  Location: LCCOMB_X30_Y14_N16,	 I/O Standard: None,	 Current Strength: Default
// D_i[14]	=>  Location: LCCOMB_X30_Y14_N6,	 I/O Standard: None,	 Current Strength: Default
// D_i[15]	=>  Location: LCCOMB_X29_Y19_N26,	 I/O Standard: None,	 Current Strength: Default
// D_i[16]	=>  Location: LCCOMB_X30_Y17_N24,	 I/O Standard: None,	 Current Strength: Default
// D_i[17]	=>  Location: LCCOMB_X29_Y19_N28,	 I/O Standard: None,	 Current Strength: Default
// D_i[18]	=>  Location: LCCOMB_X30_Y17_N2,	 I/O Standard: None,	 Current Strength: Default
// D_i[19]	=>  Location: LCCOMB_X29_Y19_N10,	 I/O Standard: None,	 Current Strength: Default
// D_i[20]	=>  Location: LCCOMB_X30_Y17_N12,	 I/O Standard: None,	 Current Strength: Default
// D_i[21]	=>  Location: LCCOMB_X29_Y19_N4,	 I/O Standard: None,	 Current Strength: Default
// D_i[22]	=>  Location: LCCOMB_X22_Y19_N12,	 I/O Standard: None,	 Current Strength: Default
// D_i[23]	=>  Location: LCCOMB_X22_Y19_N14,	 I/O Standard: None,	 Current Strength: Default
// D_i[24]	=>  Location: LCCOMB_X22_Y19_N4,	 I/O Standard: None,	 Current Strength: Default
// D_i[25]	=>  Location: LCCOMB_X26_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
// D_i[26]	=>  Location: LCCOMB_X29_Y19_N2,	 I/O Standard: None,	 Current Strength: Default
// D_i[27]	=>  Location: LCCOMB_X30_Y17_N10,	 I/O Standard: None,	 Current Strength: Default
// D_i[28]	=>  Location: LCCOMB_X22_Y19_N10,	 I/O Standard: None,	 Current Strength: Default
// D_i[29]	=>  Location: LCCOMB_X30_Y17_N8,	 I/O Standard: None,	 Current Strength: Default
// D_i[30]	=>  Location: LCCOMB_X30_Y13_N26,	 I/O Standard: None,	 Current Strength: Default
// D_i[31]	=>  Location: LCCOMB_X30_Y13_N8,	 I/O Standard: None,	 Current Strength: Default
// D_i[32]	=>  Location: LCCOMB_X30_Y13_N6,	 I/O Standard: None,	 Current Strength: Default
// D_i[33]	=>  Location: LCCOMB_X29_Y12_N24,	 I/O Standard: None,	 Current Strength: Default
// D_i[34]	=>  Location: LCCOMB_X29_Y12_N2,	 I/O Standard: None,	 Current Strength: Default
// D_i[35]	=>  Location: LCCOMB_X30_Y13_N12,	 I/O Standard: None,	 Current Strength: Default
// D_i[36]	=>  Location: LCCOMB_X30_Y13_N10,	 I/O Standard: None,	 Current Strength: Default
// D_i[37]	=>  Location: LCCOMB_X30_Y13_N16,	 I/O Standard: None,	 Current Strength: Default
// D_i[38]	=>  Location: LCCOMB_X30_Y13_N22,	 I/O Standard: None,	 Current Strength: Default
// D_i[39]	=>  Location: LCCOMB_X30_Y13_N4,	 I/O Standard: None,	 Current Strength: Default
// D_i[40]	=>  Location: LCCOMB_X29_Y12_N4,	 I/O Standard: None,	 Current Strength: Default
// D_i[41]	=>  Location: LCCOMB_X29_Y12_N10,	 I/O Standard: None,	 Current Strength: Default
// D_i[42]	=>  Location: LCCOMB_X29_Y12_N12,	 I/O Standard: None,	 Current Strength: Default
// D_i[43]	=>  Location: LCCOMB_X30_Y14_N12,	 I/O Standard: None,	 Current Strength: Default
// D_i[44]	=>  Location: LCCOMB_X29_Y12_N22,	 I/O Standard: None,	 Current Strength: Default
// D_i[45]	=>  Location: LCCOMB_X19_Y18_N24,	 I/O Standard: None,	 Current Strength: Default
// D_i[46]	=>  Location: LCCOMB_X21_Y18_N20,	 I/O Standard: None,	 Current Strength: Default
// D_i[47]	=>  Location: LCCOMB_X21_Y18_N14,	 I/O Standard: None,	 Current Strength: Default
// D_i[48]	=>  Location: LCCOMB_X21_Y18_N24,	 I/O Standard: None,	 Current Strength: Default
// D_i[49]	=>  Location: LCCOMB_X21_Y18_N30,	 I/O Standard: None,	 Current Strength: Default
// D_i[50]	=>  Location: LCCOMB_X19_Y18_N10,	 I/O Standard: None,	 Current Strength: Default
// D_i[51]	=>  Location: LCCOMB_X19_Y18_N12,	 I/O Standard: None,	 Current Strength: Default
// D_i[52]	=>  Location: LCCOMB_X21_Y18_N4,	 I/O Standard: None,	 Current Strength: Default
// D_i[53]	=>  Location: LCCOMB_X21_Y18_N22,	 I/O Standard: None,	 Current Strength: Default
// D_i[54]	=>  Location: LCCOMB_X21_Y18_N16,	 I/O Standard: None,	 Current Strength: Default
// D_i[55]	=>  Location: LCCOMB_X19_Y18_N22,	 I/O Standard: None,	 Current Strength: Default
// D_i[56]	=>  Location: LCCOMB_X19_Y18_N20,	 I/O Standard: None,	 Current Strength: Default
// D_i[57]	=>  Location: LCCOMB_X19_Y18_N2,	 I/O Standard: None,	 Current Strength: Default
// D_i[58]	=>  Location: LCCOMB_X21_Y18_N10,	 I/O Standard: None,	 Current Strength: Default
// D_i[59]	=>  Location: LCCOMB_X21_Y18_N12,	 I/O Standard: None,	 Current Strength: Default
// D_i[60]	=>  Location: LCCOMB_X17_Y14_N20,	 I/O Standard: None,	 Current Strength: Default
// D_i[61]	=>  Location: LCCOMB_X17_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
// D_i[62]	=>  Location: LCCOMB_X17_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// D_i[63]	=>  Location: LCCOMB_X17_Y14_N26,	 I/O Standard: None,	 Current Strength: Default
// B_i[0]	=>  Location: LCCOMB_X17_Y14_N8,	 I/O Standard: None,	 Current Strength: Default
// A_i[0]	=>  Location: LCCOMB_X17_Y14_N14,	 I/O Standard: None,	 Current Strength: Default
// B_i[1]	=>  Location: LCCOMB_X17_Y14_N12,	 I/O Standard: None,	 Current Strength: Default
// A_i[1]	=>  Location: LCCOMB_X17_Y14_N10,	 I/O Standard: None,	 Current Strength: Default
// B_i[2]	=>  Location: LCCOMB_X17_Y14_N4,	 I/O Standard: None,	 Current Strength: Default
// A_i[2]	=>  Location: LCCOMB_X17_Y14_N30,	 I/O Standard: None,	 Current Strength: Default
// B_i[3]	=>  Location: LCCOMB_X17_Y14_N16,	 I/O Standard: None,	 Current Strength: Default
// A_i[3]	=>  Location: LCCOMB_X17_Y14_N22,	 I/O Standard: None,	 Current Strength: Default
// B_i[4]	=>  Location: LCCOMB_X17_Y14_N28,	 I/O Standard: None,	 Current Strength: Default
// A_i[4]	=>  Location: LCCOMB_X17_Y14_N18,	 I/O Standard: None,	 Current Strength: Default
// B_i[5]	=>  Location: LCCOMB_X17_Y14_N24,	 I/O Standard: None,	 Current Strength: Default
// A_i[5]	=>  Location: LCCOMB_X16_Y8_N24,	 I/O Standard: None,	 Current Strength: Default
// B_i[6]	=>  Location: LCCOMB_X14_Y8_N24,	 I/O Standard: None,	 Current Strength: Default
// A_i[6]	=>  Location: LCCOMB_X14_Y8_N6,	 I/O Standard: None,	 Current Strength: Default
// B_i[7]	=>  Location: LCCOMB_X14_Y8_N8,	 I/O Standard: None,	 Current Strength: Default
// A_i[7]	=>  Location: LCCOMB_X14_Y8_N22,	 I/O Standard: None,	 Current Strength: Default
// B_i[8]	=>  Location: LCCOMB_X14_Y8_N20,	 I/O Standard: None,	 Current Strength: Default
// A_i[8]	=>  Location: LCCOMB_X17_Y8_N24,	 I/O Standard: None,	 Current Strength: Default
// B_i[9]	=>  Location: LCCOMB_X14_Y8_N30,	 I/O Standard: None,	 Current Strength: Default
// A_i[9]	=>  Location: LCCOMB_X14_Y8_N28,	 I/O Standard: None,	 Current Strength: Default
// B_i[10]	=>  Location: LCCOMB_X10_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[10]	=>  Location: LCCOMB_X14_Y8_N10,	 I/O Standard: None,	 Current Strength: Default
// B_i[11]	=>  Location: LCCOMB_X14_Y8_N12,	 I/O Standard: None,	 Current Strength: Default
// A_i[11]	=>  Location: LCCOMB_X14_Y8_N18,	 I/O Standard: None,	 Current Strength: Default
// B_i[12]	=>  Location: LCCOMB_X17_Y8_N26,	 I/O Standard: None,	 Current Strength: Default
// A_i[12]	=>  Location: LCCOMB_X11_Y5_N4,	 I/O Standard: None,	 Current Strength: Default
// B_i[13]	=>  Location: LCCOMB_X10_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[13]	=>  Location: LCCOMB_X10_Y14_N8,	 I/O Standard: None,	 Current Strength: Default
// B_i[14]	=>  Location: LCCOMB_X10_Y13_N26,	 I/O Standard: None,	 Current Strength: Default
// A_i[14]	=>  Location: LCCOMB_X10_Y13_N28,	 I/O Standard: None,	 Current Strength: Default
// B_i[15]	=>  Location: LCCOMB_X10_Y13_N22,	 I/O Standard: None,	 Current Strength: Default
// A_i[15]	=>  Location: LCCOMB_X10_Y14_N10,	 I/O Standard: None,	 Current Strength: Default
// B_i[16]	=>  Location: LCCOMB_X10_Y13_N20,	 I/O Standard: None,	 Current Strength: Default
// A_i[16]	=>  Location: LCCOMB_X10_Y13_N6,	 I/O Standard: None,	 Current Strength: Default
// B_i[17]	=>  Location: LCCOMB_X10_Y13_N12,	 I/O Standard: None,	 Current Strength: Default
// A_i[17]	=>  Location: LCCOMB_X10_Y14_N4,	 I/O Standard: None,	 Current Strength: Default
// C_i[0]	=>  Location: LCCOMB_X10_Y13_N30,	 I/O Standard: None,	 Current Strength: Default
// C_i[1]	=>  Location: LCCOMB_X10_Y13_N8,	 I/O Standard: None,	 Current Strength: Default
// C_i[2]	=>  Location: LCCOMB_X10_Y13_N18,	 I/O Standard: None,	 Current Strength: Default
// C_i[3]	=>  Location: LCCOMB_X10_Y13_N24,	 I/O Standard: None,	 Current Strength: Default
// C_i[4]	=>  Location: LCCOMB_X10_Y13_N2,	 I/O Standard: None,	 Current Strength: Default
// C_i[5]	=>  Location: LCCOMB_X10_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
// C_i[6]	=>  Location: LCCOMB_X10_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[7]	=>  Location: LCCOMB_X10_Y14_N18,	 I/O Standard: None,	 Current Strength: Default
// C_i[8]	=>  Location: LCCOMB_X10_Y14_N12,	 I/O Standard: None,	 Current Strength: Default
// C_i[9]	=>  Location: LCCOMB_X10_Y14_N22,	 I/O Standard: None,	 Current Strength: Default
// C_i[10]	=>  Location: LCCOMB_X10_Y14_N28,	 I/O Standard: None,	 Current Strength: Default
// C_i[11]	=>  Location: LCCOMB_X10_Y13_N16,	 I/O Standard: None,	 Current Strength: Default
// C_i[12]	=>  Location: LCCOMB_X10_Y14_N26,	 I/O Standard: None,	 Current Strength: Default
// C_i[13]	=>  Location: LCCOMB_X10_Y14_N20,	 I/O Standard: None,	 Current Strength: Default
// C_i[14]	=>  Location: LCCOMB_X10_Y13_N14,	 I/O Standard: None,	 Current Strength: Default
// C_i[15]	=>  Location: LCCOMB_X10_Y13_N4,	 I/O Standard: None,	 Current Strength: Default
// C_i[16]	=>  Location: LCCOMB_X10_Y14_N30,	 I/O Standard: None,	 Current Strength: Default
// C_i[17]	=>  Location: LCCOMB_X10_Y14_N16,	 I/O Standard: None,	 Current Strength: Default
// C_i[18]	=>  Location: LCCOMB_X10_Y14_N14,	 I/O Standard: None,	 Current Strength: Default
// C_i[19]	=>  Location: LCCOMB_X10_Y14_N24,	 I/O Standard: None,	 Current Strength: Default
// C_i[20]	=>  Location: LCCOMB_X10_Y7_N4,	 I/O Standard: None,	 Current Strength: Default
// C_i[21]	=>  Location: LCCOMB_X10_Y7_N22,	 I/O Standard: None,	 Current Strength: Default
// C_i[22]	=>  Location: LCCOMB_X10_Y7_N24,	 I/O Standard: None,	 Current Strength: Default
// C_i[23]	=>  Location: LCCOMB_X10_Y7_N14,	 I/O Standard: None,	 Current Strength: Default
// C_i[24]	=>  Location: LCCOMB_X17_Y7_N8,	 I/O Standard: None,	 Current Strength: Default
// C_i[25]	=>  Location: LCCOMB_X10_Y7_N8,	 I/O Standard: None,	 Current Strength: Default
// C_i[26]	=>  Location: LCCOMB_X14_Y8_N4,	 I/O Standard: None,	 Current Strength: Default
// C_i[27]	=>  Location: LCCOMB_X14_Y8_N26,	 I/O Standard: None,	 Current Strength: Default
// C_i[28]	=>  Location: LCCOMB_X10_Y7_N10,	 I/O Standard: None,	 Current Strength: Default
// C_i[29]	=>  Location: LCCOMB_X16_Y7_N20,	 I/O Standard: None,	 Current Strength: Default
// C_i[30]	=>  Location: LCCOMB_X16_Y7_N10,	 I/O Standard: None,	 Current Strength: Default
// C_i[31]	=>  Location: LCCOMB_X10_Y7_N12,	 I/O Standard: None,	 Current Strength: Default
// C_i[32]	=>  Location: LCCOMB_X10_Y7_N26,	 I/O Standard: None,	 Current Strength: Default
// C_i[33]	=>  Location: LCCOMB_X10_Y7_N20,	 I/O Standard: None,	 Current Strength: Default
// C_i[34]	=>  Location: LCCOMB_X10_Y7_N18,	 I/O Standard: None,	 Current Strength: Default
// C_i[35]	=>  Location: LCCOMB_X7_Y8_N4,	 I/O Standard: None,	 Current Strength: Default
// B_i[18]	=>  Location: LCCOMB_X7_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[18]	=>  Location: LCCOMB_X8_Y8_N24,	 I/O Standard: None,	 Current Strength: Default
// B_i[19]	=>  Location: LCCOMB_X8_Y8_N26,	 I/O Standard: None,	 Current Strength: Default
// A_i[19]	=>  Location: LCCOMB_X8_Y8_N12,	 I/O Standard: None,	 Current Strength: Default
// B_i[20]	=>  Location: LCCOMB_X9_Y7_N24,	 I/O Standard: None,	 Current Strength: Default
// A_i[20]	=>  Location: LCCOMB_X9_Y9_N8,	 I/O Standard: None,	 Current Strength: Default
// B_i[21]	=>  Location: LCCOMB_X8_Y11_N24,	 I/O Standard: None,	 Current Strength: Default
// A_i[21]	=>  Location: LCCOMB_X8_Y11_N14,	 I/O Standard: None,	 Current Strength: Default
// B_i[22]	=>  Location: LCCOMB_X17_Y14_N6,	 I/O Standard: None,	 Current Strength: Default
// A_i[22]	=>  Location: LCCOMB_X7_Y8_N6,	 I/O Standard: None,	 Current Strength: Default
// B_i[23]	=>  Location: LCCOMB_X8_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// A_i[23]	=>  Location: LCCOMB_X9_Y7_N6,	 I/O Standard: None,	 Current Strength: Default
// B_i[24]	=>  Location: LCCOMB_X8_Y9_N12,	 I/O Standard: None,	 Current Strength: Default
// A_i[24]	=>  Location: LCCOMB_X9_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// B_i[25]	=>  Location: LCCOMB_X8_Y8_N10,	 I/O Standard: None,	 Current Strength: Default
// A_i[25]	=>  Location: LCCOMB_X14_Y14_N24,	 I/O Standard: None,	 Current Strength: Default
// B_i[26]	=>  Location: LCCOMB_X19_Y18_N4,	 I/O Standard: None,	 Current Strength: Default
// A_i[26]	=>  Location: LCCOMB_X14_Y14_N22,	 I/O Standard: None,	 Current Strength: Default
// B_i[27]	=>  Location: LCCOMB_X14_Y14_N16,	 I/O Standard: None,	 Current Strength: Default
// A_i[27]	=>  Location: LCCOMB_X14_Y13_N16,	 I/O Standard: None,	 Current Strength: Default
// B_i[28]	=>  Location: LCCOMB_X14_Y14_N26,	 I/O Standard: None,	 Current Strength: Default
// A_i[28]	=>  Location: LCCOMB_X14_Y14_N4,	 I/O Standard: None,	 Current Strength: Default
// B_i[29]	=>  Location: LCCOMB_X14_Y14_N18,	 I/O Standard: None,	 Current Strength: Default
// A_i[29]	=>  Location: LCCOMB_X14_Y14_N12,	 I/O Standard: None,	 Current Strength: Default
// B_i[30]	=>  Location: LCCOMB_X14_Y14_N6,	 I/O Standard: None,	 Current Strength: Default
// A_i[30]	=>  Location: LCCOMB_X14_Y14_N28,	 I/O Standard: None,	 Current Strength: Default
// B_i[31]	=>  Location: LCCOMB_X14_Y14_N14,	 I/O Standard: None,	 Current Strength: Default
// A_i[31]	=>  Location: LCCOMB_X14_Y14_N20,	 I/O Standard: None,	 Current Strength: Default
// B_i[32]	=>  Location: LCCOMB_X14_Y14_N10,	 I/O Standard: None,	 Current Strength: Default
// A_i[32]	=>  Location: LCCOMB_X14_Y14_N8,	 I/O Standard: None,	 Current Strength: Default
// B_i[33]	=>  Location: LCCOMB_X14_Y14_N2,	 I/O Standard: None,	 Current Strength: Default
// A_i[33]	=>  Location: LCCOMB_X9_Y10_N24,	 I/O Standard: None,	 Current Strength: Default
// B_i[34]	=>  Location: LCCOMB_X9_Y10_N10,	 I/O Standard: None,	 Current Strength: Default
// A_i[34]	=>  Location: LCCOMB_X9_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// B_i[35]	=>  Location: LCCOMB_X7_Y10_N28,	 I/O Standard: None,	 Current Strength: Default
// A_i[35]	=>  Location: LCCOMB_X9_Y10_N14,	 I/O Standard: None,	 Current Strength: Default
// C_i[36]	=>  Location: LCCOMB_X9_Y10_N20,	 I/O Standard: None,	 Current Strength: Default
// C_i[37]	=>  Location: LCCOMB_X9_Y10_N26,	 I/O Standard: None,	 Current Strength: Default
// C_i[38]	=>  Location: LCCOMB_X9_Y10_N8,	 I/O Standard: None,	 Current Strength: Default
// C_i[39]	=>  Location: LCCOMB_X9_Y10_N30,	 I/O Standard: None,	 Current Strength: Default
// C_i[40]	=>  Location: LCCOMB_X7_Y10_N10,	 I/O Standard: None,	 Current Strength: Default
// C_i[41]	=>  Location: LCCOMB_X9_Y10_N16,	 I/O Standard: None,	 Current Strength: Default
// C_i[42]	=>  Location: LCCOMB_X9_Y10_N18,	 I/O Standard: None,	 Current Strength: Default
// C_i[43]	=>  Location: LCCOMB_X9_Y10_N28,	 I/O Standard: None,	 Current Strength: Default
// C_i[44]	=>  Location: LCCOMB_X9_Y10_N6,	 I/O Standard: None,	 Current Strength: Default
// C_i[45]	=>  Location: LCCOMB_X9_Y10_N12,	 I/O Standard: None,	 Current Strength: Default
// C_i[46]	=>  Location: LCCOMB_X9_Y8_N8,	 I/O Standard: None,	 Current Strength: Default
// C_i[47]	=>  Location: LCCOMB_X9_Y8_N26,	 I/O Standard: None,	 Current Strength: Default
// C_i[48]	=>  Location: LCCOMB_X9_Y8_N24,	 I/O Standard: None,	 Current Strength: Default
// C_i[49]	=>  Location: LCCOMB_X11_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// C_i[50]	=>  Location: LCCOMB_X9_Y8_N10,	 I/O Standard: None,	 Current Strength: Default
// C_i[51]	=>  Location: LCCOMB_X8_Y9_N26,	 I/O Standard: None,	 Current Strength: Default
// C_i[52]	=>  Location: LCCOMB_X9_Y8_N28,	 I/O Standard: None,	 Current Strength: Default
// C_i[53]	=>  Location: LCCOMB_X9_Y8_N22,	 I/O Standard: None,	 Current Strength: Default
// B_i[36]	=>  Location: LCCOMB_X9_Y8_N4,	 I/O Standard: None,	 Current Strength: Default
// A_i[36]	=>  Location: LCCOMB_X9_Y8_N18,	 I/O Standard: None,	 Current Strength: Default
// B_i[37]	=>  Location: LCCOMB_X9_Y8_N12,	 I/O Standard: None,	 Current Strength: Default
// A_i[37]	=>  Location: LCCOMB_X9_Y8_N30,	 I/O Standard: None,	 Current Strength: Default
// B_i[38]	=>  Location: LCCOMB_X9_Y8_N16,	 I/O Standard: None,	 Current Strength: Default
// A_i[38]	=>  Location: LCCOMB_X9_Y8_N14,	 I/O Standard: None,	 Current Strength: Default
// B_i[39]	=>  Location: LCCOMB_X9_Y8_N20,	 I/O Standard: None,	 Current Strength: Default
// A_i[39]	=>  Location: LCCOMB_X9_Y8_N6,	 I/O Standard: None,	 Current Strength: Default
// B_i[40]	=>  Location: LCCOMB_X16_Y11_N4,	 I/O Standard: None,	 Current Strength: Default
// A_i[40]	=>  Location: LCCOMB_X16_Y11_N14,	 I/O Standard: None,	 Current Strength: Default
// B_i[41]	=>  Location: LCCOMB_X9_Y10_N22,	 I/O Standard: None,	 Current Strength: Default
// A_i[41]	=>  Location: LCCOMB_X16_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[42]	=>  Location: LCCOMB_X17_Y10_N24,	 I/O Standard: None,	 Current Strength: Default
// A_i[42]	=>  Location: LCCOMB_X16_Y11_N22,	 I/O Standard: None,	 Current Strength: Default
// B_i[43]	=>  Location: LCCOMB_X16_Y11_N8,	 I/O Standard: None,	 Current Strength: Default
// A_i[43]	=>  Location: LCCOMB_X17_Y10_N18,	 I/O Standard: None,	 Current Strength: Default
// B_i[44]	=>  Location: LCCOMB_X17_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// A_i[44]	=>  Location: LCCOMB_X17_Y10_N10,	 I/O Standard: None,	 Current Strength: Default
// B_i[45]	=>  Location: LCCOMB_X14_Y14_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[45]	=>  Location: LCCOMB_X16_Y11_N10,	 I/O Standard: None,	 Current Strength: Default
// B_i[46]	=>  Location: LCCOMB_X17_Y10_N20,	 I/O Standard: None,	 Current Strength: Default
// A_i[46]	=>  Location: LCCOMB_X16_Y11_N20,	 I/O Standard: None,	 Current Strength: Default
// B_i[47]	=>  Location: LCCOMB_X9_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[47]	=>  Location: LCCOMB_X17_Y10_N22,	 I/O Standard: None,	 Current Strength: Default
// B_i[48]	=>  Location: LCCOMB_X17_Y10_N12,	 I/O Standard: None,	 Current Strength: Default
// A_i[48]	=>  Location: LCCOMB_X16_Y11_N30,	 I/O Standard: None,	 Current Strength: Default
// B_i[49]	=>  Location: LCCOMB_X16_Y7_N8,	 I/O Standard: None,	 Current Strength: Default
// A_i[49]	=>  Location: LCCOMB_X17_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// B_i[50]	=>  Location: LCCOMB_X12_Y6_N8,	 I/O Standard: None,	 Current Strength: Default
// A_i[50]	=>  Location: LCCOMB_X12_Y6_N10,	 I/O Standard: None,	 Current Strength: Default
// B_i[51]	=>  Location: LCCOMB_X12_Y6_N24,	 I/O Standard: None,	 Current Strength: Default
// A_i[51]	=>  Location: LCCOMB_X12_Y6_N22,	 I/O Standard: None,	 Current Strength: Default
// B_i[52]	=>  Location: LCCOMB_X12_Y6_N4,	 I/O Standard: None,	 Current Strength: Default
// A_i[52]	=>  Location: LCCOMB_X12_Y6_N26,	 I/O Standard: None,	 Current Strength: Default
// B_i[53]	=>  Location: LCCOMB_X10_Y13_N10,	 I/O Standard: None,	 Current Strength: Default
// A_i[53]	=>  Location: LCCOMB_X12_Y6_N28,	 I/O Standard: None,	 Current Strength: Default
// B_i[54]	=>  Location: LCCOMB_X12_Y6_N2,	 I/O Standard: None,	 Current Strength: Default
// A_i[54]	=>  Location: LCCOMB_X12_Y6_N16,	 I/O Standard: None,	 Current Strength: Default
// B_i[55]	=>  Location: LCCOMB_X10_Y14_N6,	 I/O Standard: None,	 Current Strength: Default
// A_i[55]	=>  Location: LCCOMB_X12_Y6_N18,	 I/O Standard: None,	 Current Strength: Default
// B_i[56]	=>  Location: LCCOMB_X12_Y6_N20,	 I/O Standard: None,	 Current Strength: Default
// A_i[56]	=>  Location: LCCOMB_X12_Y6_N30,	 I/O Standard: None,	 Current Strength: Default
// B_i[57]	=>  Location: LCCOMB_X14_Y8_N16,	 I/O Standard: None,	 Current Strength: Default
// A_i[57]	=>  Location: LCCOMB_X12_Y6_N12,	 I/O Standard: None,	 Current Strength: Default
// B_i[58]	=>  Location: LCCOMB_X12_Y6_N14,	 I/O Standard: None,	 Current Strength: Default
// A_i[58]	=>  Location: LCCOMB_X12_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[59]	=>  Location: LCCOMB_X12_Y6_N6,	 I/O Standard: None,	 Current Strength: Default
// A_i[59]	=>  Location: LCCOMB_X9_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// B_i[60]	=>  Location: LCCOMB_X9_Y9_N18,	 I/O Standard: None,	 Current Strength: Default
// A_i[60]	=>  Location: LCCOMB_X9_Y9_N28,	 I/O Standard: None,	 Current Strength: Default
// B_i[61]	=>  Location: LCCOMB_X30_Y13_N18,	 I/O Standard: None,	 Current Strength: Default
// A_i[61]	=>  Location: LCCOMB_X9_Y9_N10,	 I/O Standard: None,	 Current Strength: Default
// B_i[62]	=>  Location: LCCOMB_X9_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// A_i[62]	=>  Location: LCCOMB_X8_Y9_N16,	 I/O Standard: None,	 Current Strength: Default
// B_i[63]	=>  Location: LCCOMB_X22_Y19_N24,	 I/O Standard: None,	 Current Strength: Default
// A_i[63]	=>  Location: LCCOMB_X9_Y9_N16,	 I/O Standard: None,	 Current Strength: Default
// C_i[54]	=>  Location: LCCOMB_X8_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// C_i[55]	=>  Location: LCCOMB_X9_Y9_N14,	 I/O Standard: None,	 Current Strength: Default
// C_i[56]	=>  Location: LCCOMB_X30_Y14_N18,	 I/O Standard: None,	 Current Strength: Default
// C_i[57]	=>  Location: LCCOMB_X9_Y9_N12,	 I/O Standard: None,	 Current Strength: Default
// C_i[58]	=>  Location: LCCOMB_X11_Y8_N26,	 I/O Standard: None,	 Current Strength: Default
// C_i[59]	=>  Location: LCCOMB_X9_Y9_N22,	 I/O Standard: None,	 Current Strength: Default
// C_i[60]	=>  Location: LCCOMB_X9_Y9_N20,	 I/O Standard: None,	 Current Strength: Default
// C_i[61]	=>  Location: LCCOMB_X9_Y9_N30,	 I/O Standard: None,	 Current Strength: Default
// C_i[62]	=>  Location: LCCOMB_X11_Y8_N4,	 I/O Standard: None,	 Current Strength: Default
// C_i[63]	=>  Location: LCCOMB_X9_Y9_N4,	 I/O Standard: None,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~15 ;
wire \Q_o[0]~output_o ;
wire \Q_o[1]~output_o ;
wire \Q_o[2]~output_o ;
wire \Q_o[3]~output_o ;
wire \Q_o[4]~output_o ;
wire \Q_o[5]~output_o ;
wire \Q_o[6]~output_o ;
wire \Q_o[7]~output_o ;
wire \Q_o[8]~output_o ;
wire \Q_o[9]~output_o ;
wire \Q_o[10]~output_o ;
wire \Q_o[11]~output_o ;
wire \Q_o[12]~output_o ;
wire \Q_o[13]~output_o ;
wire \Q_o[14]~output_o ;
wire \Q_o[15]~output_o ;
wire \Q_o[16]~output_o ;
wire \Q_o[17]~output_o ;
wire \Q_o[18]~output_o ;
wire \Q_o[19]~output_o ;
wire \Q_o[20]~output_o ;
wire \Q_o[21]~output_o ;
wire \Q_o[22]~output_o ;
wire \Q_o[23]~output_o ;
wire \Q_o[24]~output_o ;
wire \Q_o[25]~output_o ;
wire \Q_o[26]~output_o ;
wire \Q_o[27]~output_o ;
wire \Q_o[28]~output_o ;
wire \Q_o[29]~output_o ;
wire \Q_o[30]~output_o ;
wire \Q_o[31]~output_o ;
wire \Q_o[32]~output_o ;
wire \Q_o[33]~output_o ;
wire \Q_o[34]~output_o ;
wire \Q_o[35]~output_o ;
wire \Q_o[36]~output_o ;
wire \Q_o[37]~output_o ;
wire \Q_o[38]~output_o ;
wire \Q_o[39]~output_o ;
wire \Q_o[40]~output_o ;
wire \Q_o[41]~output_o ;
wire \Q_o[42]~output_o ;
wire \Q_o[43]~output_o ;
wire \Q_o[44]~output_o ;
wire \Q_o[45]~output_o ;
wire \Q_o[46]~output_o ;
wire \Q_o[47]~output_o ;
wire \Q_o[48]~output_o ;
wire \Q_o[49]~output_o ;
wire \Q_o[50]~output_o ;
wire \Q_o[51]~output_o ;
wire \Q_o[52]~output_o ;
wire \Q_o[53]~output_o ;
wire \Q_o[54]~output_o ;
wire \Q_o[55]~output_o ;
wire \Q_o[56]~output_o ;
wire \Q_o[57]~output_o ;
wire \Q_o[58]~output_o ;
wire \Q_o[59]~output_o ;
wire \Q_o[60]~output_o ;
wire \Q_o[61]~output_o ;
wire \Q_o[62]~output_o ;
wire \Q_o[63]~output_o ;
wire \Q_o[64]~output_o ;
wire \Q_o[65]~output_o ;
wire \Q_o[66]~output_o ;
wire \Q_o[67]~output_o ;
wire \Q_o[68]~output_o ;
wire \Q_o[69]~output_o ;
wire \Q_o[70]~output_o ;
wire \Q_o[71]~output_o ;
wire \Q_o[72]~output_o ;
wire \Q_o[73]~output_o ;
wire \Q_o[74]~output_o ;
wire \Q_o[75]~output_o ;
wire \Q_o[76]~output_o ;
wire \Q_o[77]~output_o ;
wire \Q_o[78]~output_o ;
wire \Q_o[79]~output_o ;
wire \Q_o[80]~output_o ;
wire \Q_o[81]~output_o ;
wire \Q_o[82]~output_o ;
wire \Q_o[83]~output_o ;
wire \Q_o[84]~output_o ;
wire \Q_o[85]~output_o ;
wire \Q_o[86]~output_o ;
wire \Q_o[87]~output_o ;
wire \Q_o[88]~output_o ;
wire \Q_o[89]~output_o ;
wire \Q_o[90]~output_o ;
wire \Q_o[91]~output_o ;
wire \Q_o[92]~output_o ;
wire \Q_o[93]~output_o ;
wire \Q_o[94]~output_o ;
wire \Q_o[95]~output_o ;
wire \Q_o[96]~output_o ;
wire \Q_o[97]~output_o ;
wire \Q_o[98]~output_o ;
wire \Q_o[99]~output_o ;
wire \Q_o[100]~output_o ;
wire \Q_o[101]~output_o ;
wire \Q_o[102]~output_o ;
wire \Q_o[103]~output_o ;
wire \Q_o[104]~output_o ;
wire \Q_o[105]~output_o ;
wire \Q_o[106]~output_o ;
wire \Q_o[107]~output_o ;
wire \Q_o[108]~output_o ;
wire \Q_o[109]~output_o ;
wire \Q_o[110]~output_o ;
wire \Q_o[111]~output_o ;
wire \Q_o[112]~output_o ;
wire \Q_o[113]~output_o ;
wire \Q_o[114]~output_o ;
wire \Q_o[115]~output_o ;
wire \Q_o[116]~output_o ;
wire \Q_o[117]~output_o ;
wire \Q_o[118]~output_o ;
wire \Q_o[119]~output_o ;
wire \Q_o[120]~output_o ;
wire \Q_o[121]~output_o ;
wire \Q_o[122]~output_o ;
wire \Q_o[123]~output_o ;
wire \Q_o[124]~output_o ;
wire \Q_o[125]~output_o ;
wire \Q_o[126]~output_o ;
wire \Q_o[127]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \A_i[0]~input0 ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \B_i[0]~input0 ;
wire \accel|t1_s2[0]~64_combout ;
wire \accel|valid_s1~feeder_combout ;
wire \accel|valid_s1~q ;
wire \accel|valid_s2~feeder_combout ;
wire \accel|valid_s2~q ;
wire \accel|mult_inst|a_reg~0_combout ;
wire \A_i[1]~input0 ;
wire \B_i[1]~input0 ;
wire \accel|t1_s2[0]~65 ;
wire \accel|t1_s2[1]~66_combout ;
wire \accel|mult_inst|a_reg~1_combout ;
wire \B_i[2]~input0 ;
wire \accel|b_s1[2]~feeder_combout ;
wire \A_i[2]~input0 ;
wire \accel|t1_s2[1]~67 ;
wire \accel|t1_s2[2]~68_combout ;
wire \accel|mult_inst|a_reg~2_combout ;
wire \A_i[3]~input0 ;
wire \accel|a_s1[3]~feeder_combout ;
wire \B_i[3]~input0 ;
wire \accel|b_s1[3]~feeder_combout ;
wire \accel|t1_s2[2]~69 ;
wire \accel|t1_s2[3]~70_combout ;
wire \accel|mult_inst|a_reg~3_combout ;
wire \A_i[4]~input0 ;
wire \accel|a_s1[4]~feeder_combout ;
wire \B_i[4]~input0 ;
wire \accel|b_s1[4]~feeder_combout ;
wire \accel|t1_s2[3]~71 ;
wire \accel|t1_s2[4]~72_combout ;
wire \accel|mult_inst|a_reg~4_combout ;
wire \A_i[5]~input0 ;
wire \accel|a_s1[5]~feeder_combout ;
wire \B_i[5]~input0 ;
wire \accel|b_s1[5]~feeder_combout ;
wire \accel|t1_s2[4]~73 ;
wire \accel|t1_s2[5]~74_combout ;
wire \accel|mult_inst|a_reg~5_combout ;
wire \B_i[6]~input0 ;
wire \accel|b_s1[6]~feeder_combout ;
wire \A_i[6]~input0 ;
wire \accel|a_s1[6]~feeder_combout ;
wire \accel|t1_s2[5]~75 ;
wire \accel|t1_s2[6]~76_combout ;
wire \accel|mult_inst|a_reg~6_combout ;
wire \B_i[7]~input0 ;
wire \A_i[7]~input0 ;
wire \accel|a_s1[7]~feeder_combout ;
wire \accel|t1_s2[6]~77 ;
wire \accel|t1_s2[7]~78_combout ;
wire \accel|mult_inst|a_reg~7_combout ;
wire \A_i[8]~input0 ;
wire \B_i[8]~input0 ;
wire \accel|t1_s2[7]~79 ;
wire \accel|t1_s2[8]~80_combout ;
wire \accel|mult_inst|a_reg~8_combout ;
wire \A_i[9]~input0 ;
wire \accel|a_s1[9]~feeder_combout ;
wire \B_i[9]~input0 ;
wire \accel|t1_s2[8]~81 ;
wire \accel|t1_s2[9]~82_combout ;
wire \accel|mult_inst|a_reg~9_combout ;
wire \A_i[10]~input0 ;
wire \B_i[10]~input0 ;
wire \accel|b_s1[10]~feeder_combout ;
wire \accel|t1_s2[9]~83 ;
wire \accel|t1_s2[10]~84_combout ;
wire \accel|mult_inst|a_reg~10_combout ;
wire \B_i[11]~input0 ;
wire \A_i[11]~input0 ;
wire \accel|a_s1[11]~feeder_combout ;
wire \accel|t1_s2[10]~85 ;
wire \accel|t1_s2[11]~86_combout ;
wire \accel|mult_inst|a_reg~11_combout ;
wire \B_i[12]~input0 ;
wire \A_i[12]~input0 ;
wire \accel|a_s1[12]~feeder_combout ;
wire \accel|t1_s2[11]~87 ;
wire \accel|t1_s2[12]~88_combout ;
wire \accel|mult_inst|a_reg~12_combout ;
wire \A_i[13]~input0 ;
wire \accel|a_s1[13]~feeder_combout ;
wire \B_i[13]~input0 ;
wire \accel|t1_s2[12]~89 ;
wire \accel|t1_s2[13]~90_combout ;
wire \accel|mult_inst|a_reg~13_combout ;
wire \A_i[14]~input0 ;
wire \accel|a_s1[14]~feeder_combout ;
wire \B_i[14]~input0 ;
wire \accel|b_s1[14]~feeder_combout ;
wire \accel|t1_s2[13]~91 ;
wire \accel|t1_s2[14]~92_combout ;
wire \accel|mult_inst|a_reg~14_combout ;
wire \A_i[15]~input0 ;
wire \accel|a_s1[15]~feeder_combout ;
wire \B_i[15]~input0 ;
wire \accel|t1_s2[14]~93 ;
wire \accel|t1_s2[15]~94_combout ;
wire \accel|mult_inst|a_reg~15_combout ;
wire \A_i[16]~input0 ;
wire \accel|a_s1[16]~feeder_combout ;
wire \B_i[16]~input0 ;
wire \accel|b_s1[16]~feeder_combout ;
wire \accel|t1_s2[15]~95 ;
wire \accel|t1_s2[16]~96_combout ;
wire \accel|mult_inst|a_reg~16_combout ;
wire \B_i[17]~input0 ;
wire \accel|b_s1[17]~feeder_combout ;
wire \A_i[17]~input0 ;
wire \accel|a_s1[17]~feeder_combout ;
wire \accel|t1_s2[16]~97 ;
wire \accel|t1_s2[17]~98_combout ;
wire \accel|mult_inst|a_reg~17_combout ;
wire \C_i[0]~input0 ;
wire \accel|t2_s2[0]~feeder_combout ;
wire \accel|t4_s3[0]~189_combout ;
wire \accel|mult_inst|b_reg~0_combout ;
wire \C_i[1]~input0 ;
wire \accel|t2_s2[1]~63_combout ;
wire \accel|t4_s3[1]~63_combout ;
wire \accel|mult_inst|b_reg~1_combout ;
wire \C_i[2]~input0 ;
wire \accel|t2_s2[1]~64 ;
wire \accel|t2_s2[2]~65_combout ;
wire \accel|t4_s3[1]~64 ;
wire \accel|t4_s3[2]~65_combout ;
wire \accel|mult_inst|b_reg~2_combout ;
wire \C_i[3]~input0 ;
wire \accel|c_s1[3]~feeder_combout ;
wire \accel|t2_s2[2]~66 ;
wire \accel|t2_s2[3]~67_combout ;
wire \accel|t4_s3[2]~66 ;
wire \accel|t4_s3[3]~67_combout ;
wire \accel|mult_inst|b_reg~3_combout ;
wire \C_i[4]~input0 ;
wire \accel|c_s1[4]~feeder_combout ;
wire \accel|t2_s2[3]~68 ;
wire \accel|t2_s2[4]~69_combout ;
wire \accel|t4_s3[3]~68 ;
wire \accel|t4_s3[4]~69_combout ;
wire \accel|mult_inst|b_reg~4_combout ;
wire \C_i[5]~input0 ;
wire \accel|c_s1[5]~feeder_combout ;
wire \accel|t2_s2[4]~70 ;
wire \accel|t2_s2[5]~71_combout ;
wire \accel|t4_s3[4]~70 ;
wire \accel|t4_s3[5]~71_combout ;
wire \accel|mult_inst|b_reg~5_combout ;
wire \C_i[6]~input0 ;
wire \accel|c_s1[6]~feeder_combout ;
wire \accel|t2_s2[5]~72 ;
wire \accel|t2_s2[6]~73_combout ;
wire \accel|t4_s3[5]~72 ;
wire \accel|t4_s3[6]~73_combout ;
wire \accel|mult_inst|b_reg~6_combout ;
wire \C_i[7]~input0 ;
wire \accel|c_s1[7]~feeder_combout ;
wire \accel|t2_s2[6]~74 ;
wire \accel|t2_s2[7]~75_combout ;
wire \accel|t4_s3[6]~74 ;
wire \accel|t4_s3[7]~75_combout ;
wire \accel|mult_inst|b_reg~7_combout ;
wire \C_i[8]~input0 ;
wire \accel|c_s1[8]~feeder_combout ;
wire \accel|t2_s2[7]~76 ;
wire \accel|t2_s2[8]~77_combout ;
wire \accel|t4_s3[7]~76 ;
wire \accel|t4_s3[8]~77_combout ;
wire \accel|mult_inst|b_reg~8_combout ;
wire \C_i[9]~input0 ;
wire \accel|t2_s2[8]~78 ;
wire \accel|t2_s2[9]~79_combout ;
wire \accel|t4_s3[8]~78 ;
wire \accel|t4_s3[9]~79_combout ;
wire \accel|mult_inst|b_reg~9_combout ;
wire \C_i[10]~input0 ;
wire \accel|t2_s2[9]~80 ;
wire \accel|t2_s2[10]~81_combout ;
wire \accel|t4_s3[9]~80 ;
wire \accel|t4_s3[10]~81_combout ;
wire \accel|mult_inst|b_reg~10_combout ;
wire \C_i[11]~input0 ;
wire \accel|c_s1[11]~feeder_combout ;
wire \accel|t2_s2[10]~82 ;
wire \accel|t2_s2[11]~83_combout ;
wire \accel|t4_s3[10]~82 ;
wire \accel|t4_s3[11]~83_combout ;
wire \accel|mult_inst|b_reg~11_combout ;
wire \C_i[12]~input0 ;
wire \accel|c_s1[12]~feeder_combout ;
wire \accel|t2_s2[11]~84 ;
wire \accel|t2_s2[12]~85_combout ;
wire \accel|t4_s3[11]~84 ;
wire \accel|t4_s3[12]~85_combout ;
wire \accel|mult_inst|b_reg~12_combout ;
wire \C_i[13]~input0 ;
wire \accel|t2_s2[12]~86 ;
wire \accel|t2_s2[13]~87_combout ;
wire \accel|t4_s3[12]~86 ;
wire \accel|t4_s3[13]~87_combout ;
wire \accel|mult_inst|b_reg~13_combout ;
wire \C_i[14]~input0 ;
wire \accel|c_s1[14]~feeder_combout ;
wire \accel|t2_s2[13]~88 ;
wire \accel|t2_s2[14]~89_combout ;
wire \accel|t4_s3[13]~88 ;
wire \accel|t4_s3[14]~89_combout ;
wire \accel|mult_inst|b_reg~14_combout ;
wire \C_i[15]~input0 ;
wire \accel|c_s1[15]~feeder_combout ;
wire \accel|t2_s2[14]~90 ;
wire \accel|t2_s2[15]~91_combout ;
wire \accel|t4_s3[14]~90 ;
wire \accel|t4_s3[15]~91_combout ;
wire \accel|mult_inst|b_reg~15_combout ;
wire \C_i[16]~input0 ;
wire \accel|c_s1[16]~feeder_combout ;
wire \accel|t2_s2[15]~92 ;
wire \accel|t2_s2[16]~93_combout ;
wire \accel|t4_s3[15]~92 ;
wire \accel|t4_s3[16]~93_combout ;
wire \accel|mult_inst|b_reg~16_combout ;
wire \C_i[17]~input0 ;
wire \accel|c_s1[17]~feeder_combout ;
wire \accel|t2_s2[16]~94 ;
wire \accel|t2_s2[17]~95_combout ;
wire \accel|t4_s3[16]~94 ;
wire \accel|t4_s3[17]~95_combout ;
wire \accel|mult_inst|b_reg~17_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \accel|t6_s5[1]~feeder_combout ;
wire \accel|valid_s3~feeder_combout ;
wire \accel|valid_s3~q ;
wire \accel|valid_s4~q ;
wire \accel|q_reg[0]~feeder_combout ;
wire \accel|valid_s5~q ;
wire \D_i[0]~input0 ;
wire \accel|d_s1[0]~feeder_combout ;
wire \accel|t3_s2[2]~feeder_combout ;
wire \accel|t3_s3[2]~feeder_combout ;
wire \accel|t3_s4[2]~feeder_combout ;
wire \accel|t6_s5[2]~127_combout ;
wire \accel|q_reg[1]~feeder_combout ;
wire \D_i[1]~input0 ;
wire \accel|d_s1[1]~feeder_combout ;
wire \accel|t3_s3[3]~feeder_combout ;
wire \accel|t3_s4[3]~feeder_combout ;
wire \accel|t6_s5[2]~128 ;
wire \accel|t6_s5[3]~129_combout ;
wire \accel|q_reg[2]~feeder_combout ;
wire \D_i[2]~input0 ;
wire \accel|d_s1[2]~feeder_combout ;
wire \accel|t3_s2[4]~feeder_combout ;
wire \accel|t3_s4[4]~feeder_combout ;
wire \accel|t6_s5[3]~130 ;
wire \accel|t6_s5[4]~131_combout ;
wire \D_i[3]~input0 ;
wire \accel|d_s1[3]~feeder_combout ;
wire \accel|t3_s3[5]~feeder_combout ;
wire \accel|t3_s4[5]~feeder_combout ;
wire \accel|t6_s5[4]~132 ;
wire \accel|t6_s5[5]~133_combout ;
wire \accel|q_reg[4]~feeder_combout ;
wire \D_i[4]~input0 ;
wire \accel|d_s1[4]~feeder_combout ;
wire \accel|t3_s2[6]~feeder_combout ;
wire \accel|t3_s3[6]~feeder_combout ;
wire \accel|t6_s5[5]~134 ;
wire \accel|t6_s5[6]~135_combout ;
wire \accel|q_reg[5]~feeder_combout ;
wire \D_i[5]~input0 ;
wire \accel|d_s1[5]~feeder_combout ;
wire \accel|t3_s4[7]~feeder_combout ;
wire \accel|t6_s5[6]~136 ;
wire \accel|t6_s5[7]~137_combout ;
wire \accel|q_reg[6]~feeder_combout ;
wire \D_i[6]~input0 ;
wire \accel|d_s1[6]~feeder_combout ;
wire \accel|t3_s2[8]~feeder_combout ;
wire \accel|t3_s3[8]~feeder_combout ;
wire \accel|t3_s4[8]~feeder_combout ;
wire \accel|t6_s5[7]~138 ;
wire \accel|t6_s5[8]~139_combout ;
wire \accel|q_reg[7]~feeder_combout ;
wire \D_i[7]~input0 ;
wire \accel|d_s1[7]~feeder_combout ;
wire \accel|t3_s2[9]~feeder_combout ;
wire \accel|t3_s3[9]~feeder_combout ;
wire \accel|t3_s4[9]~feeder_combout ;
wire \accel|t6_s5[8]~140 ;
wire \accel|t6_s5[9]~141_combout ;
wire \D_i[8]~input0 ;
wire \accel|d_s1[8]~feeder_combout ;
wire \accel|t3_s2[10]~feeder_combout ;
wire \accel|t3_s3[10]~feeder_combout ;
wire \accel|t3_s4[10]~feeder_combout ;
wire \accel|t6_s5[9]~142 ;
wire \accel|t6_s5[10]~143_combout ;
wire \accel|q_reg[9]~feeder_combout ;
wire \D_i[9]~input0 ;
wire \accel|d_s1[9]~feeder_combout ;
wire \accel|t3_s2[11]~feeder_combout ;
wire \accel|t3_s3[11]~feeder_combout ;
wire \accel|t3_s4[11]~feeder_combout ;
wire \accel|t6_s5[10]~144 ;
wire \accel|t6_s5[11]~145_combout ;
wire \accel|q_reg[10]~feeder_combout ;
wire \D_i[10]~input0 ;
wire \accel|d_s1[10]~feeder_combout ;
wire \accel|t3_s3[12]~feeder_combout ;
wire \accel|t3_s4[12]~feeder_combout ;
wire \accel|t6_s5[11]~146 ;
wire \accel|t6_s5[12]~147_combout ;
wire \accel|q_reg[11]~feeder_combout ;
wire \D_i[11]~input0 ;
wire \accel|d_s1[11]~feeder_combout ;
wire \accel|t3_s2[13]~feeder_combout ;
wire \accel|t3_s3[13]~feeder_combout ;
wire \accel|t3_s4[13]~feeder_combout ;
wire \accel|t6_s5[12]~148 ;
wire \accel|t6_s5[13]~149_combout ;
wire \accel|q_reg[12]~feeder_combout ;
wire \D_i[12]~input0 ;
wire \accel|d_s1[12]~feeder_combout ;
wire \accel|t3_s2[14]~feeder_combout ;
wire \accel|t3_s3[14]~feeder_combout ;
wire \accel|t6_s5[13]~150 ;
wire \accel|t6_s5[14]~151_combout ;
wire \D_i[13]~input0 ;
wire \accel|t3_s2[15]~feeder_combout ;
wire \accel|t3_s3[15]~feeder_combout ;
wire \accel|t3_s4[15]~feeder_combout ;
wire \accel|t6_s5[14]~152 ;
wire \accel|t6_s5[15]~153_combout ;
wire \accel|q_reg[14]~feeder_combout ;
wire \D_i[14]~input0 ;
wire \accel|d_s1[14]~feeder_combout ;
wire \accel|t3_s2[16]~feeder_combout ;
wire \accel|t3_s4[16]~feeder_combout ;
wire \accel|t6_s5[15]~154 ;
wire \accel|t6_s5[16]~155_combout ;
wire \accel|q_reg[15]~feeder_combout ;
wire \D_i[15]~input0 ;
wire \accel|d_s1[15]~feeder_combout ;
wire \accel|t6_s5[16]~156 ;
wire \accel|t6_s5[17]~157_combout ;
wire \accel|q_reg[16]~feeder_combout ;
wire \B_i[18]~input0 ;
wire \accel|b_s1[18]~feeder_combout ;
wire \A_i[18]~input0 ;
wire \accel|a_s1[18]~feeder_combout ;
wire \accel|t1_s2[17]~99 ;
wire \accel|t1_s2[18]~100_combout ;
wire \accel|mult_inst|a_reg~18_combout ;
wire \B_i[19]~input0 ;
wire \accel|b_s1[19]~feeder_combout ;
wire \A_i[19]~input0 ;
wire \accel|t1_s2[18]~101 ;
wire \accel|t1_s2[19]~102_combout ;
wire \accel|mult_inst|a_reg~19_combout ;
wire \B_i[20]~input0 ;
wire \accel|b_s1[20]~feeder_combout ;
wire \A_i[20]~input0 ;
wire \accel|a_s1[20]~feeder_combout ;
wire \accel|t1_s2[19]~103 ;
wire \accel|t1_s2[20]~104_combout ;
wire \accel|mult_inst|a_reg~20_combout ;
wire \B_i[21]~input0 ;
wire \accel|b_s1[21]~feeder_combout ;
wire \A_i[21]~input0 ;
wire \accel|a_s1[21]~feeder_combout ;
wire \accel|t1_s2[20]~105 ;
wire \accel|t1_s2[21]~106_combout ;
wire \accel|mult_inst|a_reg~21_combout ;
wire \B_i[22]~input0 ;
wire \accel|b_s1[22]~feeder_combout ;
wire \A_i[22]~input0 ;
wire \accel|a_s1[22]~feeder_combout ;
wire \accel|t1_s2[21]~107 ;
wire \accel|t1_s2[22]~108_combout ;
wire \accel|mult_inst|a_reg~22_combout ;
wire \B_i[23]~input0 ;
wire \accel|b_s1[23]~feeder_combout ;
wire \A_i[23]~input0 ;
wire \accel|a_s1[23]~feeder_combout ;
wire \accel|t1_s2[22]~109 ;
wire \accel|t1_s2[23]~110_combout ;
wire \accel|mult_inst|a_reg~23_combout ;
wire \B_i[24]~input0 ;
wire \accel|b_s1[24]~feeder_combout ;
wire \A_i[24]~input0 ;
wire \accel|t1_s2[23]~111 ;
wire \accel|t1_s2[24]~112_combout ;
wire \accel|mult_inst|a_reg~24_combout ;
wire \B_i[25]~input0 ;
wire \accel|b_s1[25]~feeder_combout ;
wire \A_i[25]~input0 ;
wire \accel|a_s1[25]~feeder_combout ;
wire \accel|t1_s2[24]~113 ;
wire \accel|t1_s2[25]~114_combout ;
wire \accel|mult_inst|a_reg~25_combout ;
wire \B_i[26]~input0 ;
wire \accel|b_s1[26]~feeder_combout ;
wire \A_i[26]~input0 ;
wire \accel|a_s1[26]~feeder_combout ;
wire \accel|t1_s2[25]~115 ;
wire \accel|t1_s2[26]~116_combout ;
wire \accel|mult_inst|a_reg~26_combout ;
wire \A_i[27]~input0 ;
wire \B_i[27]~input0 ;
wire \accel|b_s1[27]~feeder_combout ;
wire \accel|t1_s2[26]~117 ;
wire \accel|t1_s2[27]~118_combout ;
wire \accel|mult_inst|a_reg~27_combout ;
wire \B_i[28]~input0 ;
wire \accel|b_s1[28]~feeder_combout ;
wire \A_i[28]~input0 ;
wire \accel|a_s1[28]~feeder_combout ;
wire \accel|t1_s2[27]~119 ;
wire \accel|t1_s2[28]~120_combout ;
wire \accel|mult_inst|a_reg~28_combout ;
wire \A_i[29]~input0 ;
wire \accel|a_s1[29]~feeder_combout ;
wire \B_i[29]~input0 ;
wire \accel|t1_s2[28]~121 ;
wire \accel|t1_s2[29]~122_combout ;
wire \accel|mult_inst|a_reg~29_combout ;
wire \B_i[30]~input0 ;
wire \accel|b_s1[30]~feeder_combout ;
wire \A_i[30]~input0 ;
wire \accel|a_s1[30]~feeder_combout ;
wire \accel|t1_s2[29]~123 ;
wire \accel|t1_s2[30]~124_combout ;
wire \accel|mult_inst|a_reg~30_combout ;
wire \B_i[31]~input0 ;
wire \A_i[31]~input0 ;
wire \accel|a_s1[31]~feeder_combout ;
wire \accel|t1_s2[30]~125 ;
wire \accel|t1_s2[31]~126_combout ;
wire \accel|mult_inst|a_reg~31_combout ;
wire \B_i[32]~input0 ;
wire \A_i[32]~input0 ;
wire \accel|t1_s2[31]~127 ;
wire \accel|t1_s2[32]~128_combout ;
wire \accel|mult_inst|a_reg~32_combout ;
wire \B_i[33]~input0 ;
wire \accel|b_s1[33]~feeder_combout ;
wire \A_i[33]~input0 ;
wire \accel|a_s1[33]~feeder_combout ;
wire \accel|t1_s2[32]~129 ;
wire \accel|t1_s2[33]~130_combout ;
wire \accel|mult_inst|a_reg~33_combout ;
wire \B_i[34]~input0 ;
wire \accel|b_s1[34]~feeder_combout ;
wire \A_i[34]~input0 ;
wire \accel|t1_s2[33]~131 ;
wire \accel|t1_s2[34]~132_combout ;
wire \accel|mult_inst|a_reg~34_combout ;
wire \B_i[35]~input0 ;
wire \accel|b_s1[35]~feeder_combout ;
wire \A_i[35]~input0 ;
wire \accel|a_s1[35]~feeder_combout ;
wire \accel|t1_s2[34]~133 ;
wire \accel|t1_s2[35]~134_combout ;
wire \accel|mult_inst|a_reg~35_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~dataout ;
wire \C_i[18]~input0 ;
wire \accel|c_s1[18]~feeder_combout ;
wire \accel|t2_s2[17]~96 ;
wire \accel|t2_s2[18]~97_combout ;
wire \accel|t4_s3[17]~96 ;
wire \accel|t4_s3[18]~97_combout ;
wire \accel|mult_inst|b_reg~18_combout ;
wire \C_i[19]~input0 ;
wire \accel|c_s1[19]~feeder_combout ;
wire \accel|t2_s2[18]~98 ;
wire \accel|t2_s2[19]~99_combout ;
wire \accel|t4_s3[18]~98 ;
wire \accel|t4_s3[19]~99_combout ;
wire \accel|mult_inst|b_reg~19_combout ;
wire \C_i[20]~input0 ;
wire \accel|t2_s2[19]~100 ;
wire \accel|t2_s2[20]~101_combout ;
wire \accel|t4_s3[19]~100 ;
wire \accel|t4_s3[20]~101_combout ;
wire \accel|mult_inst|b_reg~20_combout ;
wire \C_i[21]~input0 ;
wire \accel|c_s1[21]~feeder_combout ;
wire \accel|t2_s2[20]~102 ;
wire \accel|t2_s2[21]~103_combout ;
wire \accel|t4_s3[20]~102 ;
wire \accel|t4_s3[21]~103_combout ;
wire \accel|mult_inst|b_reg~21_combout ;
wire \C_i[22]~input0 ;
wire \accel|c_s1[22]~feeder_combout ;
wire \accel|t2_s2[21]~104 ;
wire \accel|t2_s2[22]~105_combout ;
wire \accel|t4_s3[21]~104 ;
wire \accel|t4_s3[22]~105_combout ;
wire \accel|mult_inst|b_reg~22_combout ;
wire \C_i[23]~input0 ;
wire \accel|c_s1[23]~feeder_combout ;
wire \accel|t2_s2[22]~106 ;
wire \accel|t2_s2[23]~107_combout ;
wire \accel|t4_s3[22]~106 ;
wire \accel|t4_s3[23]~107_combout ;
wire \accel|mult_inst|b_reg~23_combout ;
wire \C_i[24]~input0 ;
wire \accel|c_s1[24]~feeder_combout ;
wire \accel|t2_s2[23]~108 ;
wire \accel|t2_s2[24]~109_combout ;
wire \accel|t4_s3[23]~108 ;
wire \accel|t4_s3[24]~109_combout ;
wire \accel|mult_inst|b_reg~24_combout ;
wire \C_i[25]~input0 ;
wire \accel|c_s1[25]~feeder_combout ;
wire \accel|t2_s2[24]~110 ;
wire \accel|t2_s2[25]~111_combout ;
wire \accel|t4_s3[24]~110 ;
wire \accel|t4_s3[25]~111_combout ;
wire \accel|mult_inst|b_reg~25_combout ;
wire \C_i[26]~input0 ;
wire \accel|c_s1[26]~feeder_combout ;
wire \accel|t2_s2[25]~112 ;
wire \accel|t2_s2[26]~113_combout ;
wire \accel|t4_s3[25]~112 ;
wire \accel|t4_s3[26]~113_combout ;
wire \accel|mult_inst|b_reg~26_combout ;
wire \C_i[27]~input0 ;
wire \accel|c_s1[27]~feeder_combout ;
wire \accel|t2_s2[26]~114 ;
wire \accel|t2_s2[27]~115_combout ;
wire \accel|t4_s3[26]~114 ;
wire \accel|t4_s3[27]~115_combout ;
wire \accel|mult_inst|b_reg~27_combout ;
wire \C_i[28]~input0 ;
wire \accel|c_s1[28]~feeder_combout ;
wire \accel|t2_s2[27]~116 ;
wire \accel|t2_s2[28]~117_combout ;
wire \accel|t4_s3[27]~116 ;
wire \accel|t4_s3[28]~117_combout ;
wire \accel|mult_inst|b_reg~28_combout ;
wire \C_i[29]~input0 ;
wire \accel|c_s1[29]~feeder_combout ;
wire \accel|t2_s2[28]~118 ;
wire \accel|t2_s2[29]~119_combout ;
wire \accel|t4_s3[28]~118 ;
wire \accel|t4_s3[29]~119_combout ;
wire \accel|mult_inst|b_reg~29_combout ;
wire \C_i[30]~input0 ;
wire \accel|c_s1[30]~feeder_combout ;
wire \accel|t2_s2[29]~120 ;
wire \accel|t2_s2[30]~121_combout ;
wire \accel|t4_s3[29]~120 ;
wire \accel|t4_s3[30]~121_combout ;
wire \accel|mult_inst|b_reg~30_combout ;
wire \C_i[31]~input0 ;
wire \accel|c_s1[31]~feeder_combout ;
wire \accel|t2_s2[30]~122 ;
wire \accel|t2_s2[31]~123_combout ;
wire \accel|t4_s3[30]~122 ;
wire \accel|t4_s3[31]~123_combout ;
wire \accel|mult_inst|b_reg~31_combout ;
wire \C_i[32]~input0 ;
wire \accel|t2_s2[31]~124 ;
wire \accel|t2_s2[32]~125_combout ;
wire \accel|t4_s3[31]~124 ;
wire \accel|t4_s3[32]~125_combout ;
wire \accel|mult_inst|b_reg~32_combout ;
wire \C_i[33]~input0 ;
wire \accel|c_s1[33]~feeder_combout ;
wire \accel|t2_s2[32]~126 ;
wire \accel|t2_s2[33]~127_combout ;
wire \accel|t4_s3[32]~126 ;
wire \accel|t4_s3[33]~127_combout ;
wire \accel|mult_inst|b_reg~33_combout ;
wire \C_i[34]~input0 ;
wire \accel|c_s1[34]~feeder_combout ;
wire \accel|t2_s2[33]~128 ;
wire \accel|t2_s2[34]~129_combout ;
wire \accel|t4_s3[33]~128 ;
wire \accel|t4_s3[34]~129_combout ;
wire \accel|mult_inst|b_reg~34_combout ;
wire \C_i[35]~input0 ;
wire \accel|c_s1[35]~feeder_combout ;
wire \accel|t2_s2[34]~130 ;
wire \accel|t2_s2[35]~131_combout ;
wire \accel|t4_s3[34]~130 ;
wire \accel|t4_s3[35]~131_combout ;
wire \accel|mult_inst|b_reg~35_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[0]~0_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~0_combout ;
wire \D_i[16]~input0 ;
wire \accel|d_s1[16]~feeder_combout ;
wire \accel|t3_s2[18]~feeder_combout ;
wire \accel|t3_s3[18]~feeder_combout ;
wire \accel|t3_s4[18]~feeder_combout ;
wire \accel|t6_s5[17]~158 ;
wire \accel|t6_s5[18]~159_combout ;
wire \accel|q_reg[17]~feeder_combout ;
wire \D_i[17]~input0 ;
wire \accel|t3_s2[19]~feeder_combout ;
wire \accel|t3_s3[19]~feeder_combout ;
wire \accel|t3_s4[19]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[0]~1 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[1]~2_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~1 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~2_combout ;
wire \accel|t6_s5[18]~160 ;
wire \accel|t6_s5[19]~161_combout ;
wire \D_i[18]~input0 ;
wire \accel|d_s1[18]~feeder_combout ;
wire \accel|t3_s2[20]~feeder_combout ;
wire \accel|t3_s3[20]~feeder_combout ;
wire \accel|t3_s4[20]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[1]~3 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[2]~4_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~3 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~4_combout ;
wire \accel|t6_s5[19]~162 ;
wire \accel|t6_s5[20]~163_combout ;
wire \accel|q_reg[19]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[2]~5 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[3]~6_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~5 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~6_combout ;
wire \D_i[19]~input0 ;
wire \accel|d_s1[19]~feeder_combout ;
wire \accel|t3_s2[21]~feeder_combout ;
wire \accel|t6_s5[20]~164 ;
wire \accel|t6_s5[21]~165_combout ;
wire \accel|q_reg[20]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[3]~7 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[4]~8_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~7 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~8_combout ;
wire \D_i[20]~input0 ;
wire \accel|t3_s2[22]~feeder_combout ;
wire \accel|t3_s3[22]~feeder_combout ;
wire \accel|t3_s4[22]~feeder_combout ;
wire \accel|t6_s5[21]~166 ;
wire \accel|t6_s5[22]~167_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[4]~9 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[5]~10_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~9 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~10_combout ;
wire \D_i[21]~input0 ;
wire \accel|d_s1[21]~feeder_combout ;
wire \accel|t3_s2[23]~feeder_combout ;
wire \accel|t3_s3[23]~feeder_combout ;
wire \accel|t3_s4[23]~feeder_combout ;
wire \accel|t6_s5[22]~168 ;
wire \accel|t6_s5[23]~169_combout ;
wire \accel|q_reg[22]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[5]~11 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[6]~12_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~11 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~12_combout ;
wire \D_i[22]~input0 ;
wire \accel|d_s1[22]~feeder_combout ;
wire \accel|t3_s2[24]~feeder_combout ;
wire \accel|t6_s5[23]~170 ;
wire \accel|t6_s5[24]~171_combout ;
wire \accel|q_reg[23]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[6]~13 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[7]~14_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~13 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~14_combout ;
wire \D_i[23]~input0 ;
wire \accel|d_s1[23]~feeder_combout ;
wire \accel|t3_s2[25]~feeder_combout ;
wire \accel|t3_s3[25]~feeder_combout ;
wire \accel|t3_s4[25]~feeder_combout ;
wire \accel|t6_s5[24]~172 ;
wire \accel|t6_s5[25]~173_combout ;
wire \accel|q_reg[24]~feeder_combout ;
wire \D_i[24]~input0 ;
wire \accel|t3_s2[26]~feeder_combout ;
wire \accel|t3_s3[26]~feeder_combout ;
wire \accel|t3_s4[26]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[7]~15 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[8]~16_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~15 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~16_combout ;
wire \accel|t6_s5[25]~174 ;
wire \accel|t6_s5[26]~175_combout ;
wire \accel|q_reg[25]~feeder_combout ;
wire \D_i[25]~input0 ;
wire \accel|d_s1[25]~feeder_combout ;
wire \accel|t3_s2[27]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[8]~17 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[9]~18_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~17 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~18_combout ;
wire \accel|t6_s5[26]~176 ;
wire \accel|t6_s5[27]~177_combout ;
wire \accel|q_reg[26]~feeder_combout ;
wire \D_i[26]~input0 ;
wire \accel|t3_s2[28]~feeder_combout ;
wire \accel|t3_s3[28]~feeder_combout ;
wire \accel|t3_s4[28]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[9]~19 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[10]~20_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~19 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~20_combout ;
wire \accel|t6_s5[27]~178 ;
wire \accel|t6_s5[28]~179_combout ;
wire \accel|q_reg[27]~feeder_combout ;
wire \D_i[27]~input0 ;
wire \accel|d_s1[27]~feeder_combout ;
wire \accel|t3_s2[29]~feeder_combout ;
wire \accel|t3_s3[29]~feeder_combout ;
wire \accel|t3_s4[29]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[10]~21 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[11]~22_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~21 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~22_combout ;
wire \accel|t6_s5[28]~180 ;
wire \accel|t6_s5[29]~181_combout ;
wire \accel|q_reg[28]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[11]~23 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[12]~24_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~23 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~24_combout ;
wire \D_i[28]~input0 ;
wire \accel|d_s1[28]~feeder_combout ;
wire \accel|t3_s2[30]~feeder_combout ;
wire \accel|t3_s3[30]~feeder_combout ;
wire \accel|t3_s4[30]~feeder_combout ;
wire \accel|t6_s5[29]~182 ;
wire \accel|t6_s5[30]~183_combout ;
wire \D_i[29]~input0 ;
wire \accel|t3_s2[31]~feeder_combout ;
wire \accel|t3_s3[31]~feeder_combout ;
wire \accel|t3_s4[31]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[12]~25 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[13]~26_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~25 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~26_combout ;
wire \accel|t6_s5[30]~184 ;
wire \accel|t6_s5[31]~185_combout ;
wire \accel|q_reg[30]~feeder_combout ;
wire \D_i[30]~input0 ;
wire \accel|d_s1[30]~feeder_combout ;
wire \accel|t3_s2[32]~feeder_combout ;
wire \accel|t3_s3[32]~feeder_combout ;
wire \accel|t3_s4[32]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[13]~27 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[14]~28_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~27 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~28_combout ;
wire \accel|t6_s5[31]~186 ;
wire \accel|t6_s5[32]~187_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[14]~29 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[15]~30_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~29 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~30_combout ;
wire \D_i[31]~input0 ;
wire \accel|t3_s2[33]~feeder_combout ;
wire \accel|t3_s3[33]~feeder_combout ;
wire \accel|t3_s4[33]~feeder_combout ;
wire \accel|t6_s5[32]~188 ;
wire \accel|t6_s5[33]~189_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[15]~31 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[16]~32_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~31 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~32_combout ;
wire \D_i[32]~input0 ;
wire \accel|d_s1[32]~feeder_combout ;
wire \accel|t3_s2[34]~feeder_combout ;
wire \accel|t3_s4[34]~feeder_combout ;
wire \accel|t6_s5[33]~190 ;
wire \accel|t6_s5[34]~191_combout ;
wire \D_i[33]~input0 ;
wire \accel|d_s1[33]~feeder_combout ;
wire \accel|t3_s2[35]~feeder_combout ;
wire \accel|t3_s3[35]~feeder_combout ;
wire \accel|t3_s4[35]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[16]~33 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[17]~34_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~33 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~34_combout ;
wire \accel|t6_s5[34]~192 ;
wire \accel|t6_s5[35]~193_combout ;
wire \D_i[34]~input0 ;
wire \accel|d_s1[34]~feeder_combout ;
wire \accel|t3_s2[36]~feeder_combout ;
wire \accel|t3_s4[36]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[0]~0_combout ;
wire \C_i[36]~input0 ;
wire \accel|c_s1[36]~feeder_combout ;
wire \accel|t2_s2[35]~132 ;
wire \accel|t2_s2[36]~133_combout ;
wire \accel|t4_s3[35]~132 ;
wire \accel|t4_s3[36]~133_combout ;
wire \accel|mult_inst|b_reg~36_combout ;
wire \C_i[37]~input0 ;
wire \accel|t2_s2[36]~134 ;
wire \accel|t2_s2[37]~135_combout ;
wire \accel|t4_s3[36]~134 ;
wire \accel|t4_s3[37]~135_combout ;
wire \accel|mult_inst|b_reg~37_combout ;
wire \C_i[38]~input0 ;
wire \accel|c_s1[38]~feeder_combout ;
wire \accel|t2_s2[37]~136 ;
wire \accel|t2_s2[38]~137_combout ;
wire \accel|t4_s3[37]~136 ;
wire \accel|t4_s3[38]~137_combout ;
wire \accel|mult_inst|b_reg~38_combout ;
wire \C_i[39]~input0 ;
wire \accel|c_s1[39]~feeder_combout ;
wire \accel|t2_s2[38]~138 ;
wire \accel|t2_s2[39]~139_combout ;
wire \accel|t4_s3[38]~138 ;
wire \accel|t4_s3[39]~139_combout ;
wire \accel|mult_inst|b_reg~39_combout ;
wire \C_i[40]~input0 ;
wire \accel|c_s1[40]~feeder_combout ;
wire \accel|t2_s2[39]~140 ;
wire \accel|t2_s2[40]~141_combout ;
wire \accel|t4_s3[39]~140 ;
wire \accel|t4_s3[40]~141_combout ;
wire \accel|mult_inst|b_reg~40_combout ;
wire \C_i[41]~input0 ;
wire \accel|t2_s2[40]~142 ;
wire \accel|t2_s2[41]~143_combout ;
wire \accel|t4_s3[40]~142 ;
wire \accel|t4_s3[41]~143_combout ;
wire \accel|mult_inst|b_reg~41_combout ;
wire \C_i[42]~input0 ;
wire \accel|c_s1[42]~feeder_combout ;
wire \accel|t2_s2[41]~144 ;
wire \accel|t2_s2[42]~145_combout ;
wire \accel|t4_s3[41]~144 ;
wire \accel|t4_s3[42]~145_combout ;
wire \accel|mult_inst|b_reg~42_combout ;
wire \C_i[43]~input0 ;
wire \accel|c_s1[43]~feeder_combout ;
wire \accel|t2_s2[42]~146 ;
wire \accel|t2_s2[43]~147_combout ;
wire \accel|t4_s3[42]~146 ;
wire \accel|t4_s3[43]~147_combout ;
wire \accel|mult_inst|b_reg~43_combout ;
wire \C_i[44]~input0 ;
wire \accel|t2_s2[43]~148 ;
wire \accel|t2_s2[44]~149_combout ;
wire \accel|t4_s3[43]~148 ;
wire \accel|t4_s3[44]~149_combout ;
wire \accel|mult_inst|b_reg~44_combout ;
wire \C_i[45]~input0 ;
wire \accel|c_s1[45]~feeder_combout ;
wire \accel|t2_s2[44]~150 ;
wire \accel|t2_s2[45]~151_combout ;
wire \accel|t4_s3[44]~150 ;
wire \accel|t4_s3[45]~151_combout ;
wire \accel|mult_inst|b_reg~45_combout ;
wire \C_i[46]~input0 ;
wire \accel|c_s1[46]~feeder_combout ;
wire \accel|t2_s2[45]~152 ;
wire \accel|t2_s2[46]~153_combout ;
wire \accel|t4_s3[45]~152 ;
wire \accel|t4_s3[46]~153_combout ;
wire \accel|mult_inst|b_reg~46_combout ;
wire \C_i[47]~input0 ;
wire \accel|t2_s2[46]~154 ;
wire \accel|t2_s2[47]~155_combout ;
wire \accel|t4_s3[46]~154 ;
wire \accel|t4_s3[47]~155_combout ;
wire \accel|mult_inst|b_reg~47_combout ;
wire \C_i[48]~input0 ;
wire \accel|c_s1[48]~feeder_combout ;
wire \accel|t2_s2[47]~156 ;
wire \accel|t2_s2[48]~157_combout ;
wire \accel|t4_s3[47]~156 ;
wire \accel|t4_s3[48]~157_combout ;
wire \accel|mult_inst|b_reg~48_combout ;
wire \C_i[49]~input0 ;
wire \accel|c_s1[49]~feeder_combout ;
wire \accel|t2_s2[48]~158 ;
wire \accel|t2_s2[49]~159_combout ;
wire \accel|t4_s3[48]~158 ;
wire \accel|t4_s3[49]~159_combout ;
wire \accel|mult_inst|b_reg~49_combout ;
wire \C_i[50]~input0 ;
wire \accel|c_s1[50]~feeder_combout ;
wire \accel|t2_s2[49]~160 ;
wire \accel|t2_s2[50]~161_combout ;
wire \accel|t4_s3[49]~160 ;
wire \accel|t4_s3[50]~161_combout ;
wire \accel|mult_inst|b_reg~50_combout ;
wire \C_i[51]~input0 ;
wire \accel|c_s1[51]~feeder_combout ;
wire \accel|t2_s2[50]~162 ;
wire \accel|t2_s2[51]~163_combout ;
wire \accel|t4_s3[50]~162 ;
wire \accel|t4_s3[51]~163_combout ;
wire \accel|mult_inst|b_reg~51_combout ;
wire \C_i[52]~input0 ;
wire \accel|c_s1[52]~feeder_combout ;
wire \accel|t2_s2[51]~164 ;
wire \accel|t2_s2[52]~165_combout ;
wire \accel|t4_s3[51]~164 ;
wire \accel|t4_s3[52]~165_combout ;
wire \accel|mult_inst|b_reg~52_combout ;
wire \C_i[53]~input0 ;
wire \accel|c_s1[53]~feeder_combout ;
wire \accel|t2_s2[52]~166 ;
wire \accel|t2_s2[53]~167_combout ;
wire \accel|t4_s3[52]~166 ;
wire \accel|t4_s3[53]~167_combout ;
wire \accel|mult_inst|b_reg~53_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~dataout ;
wire \B_i[36]~input0 ;
wire \A_i[36]~input0 ;
wire \accel|a_s1[36]~feeder_combout ;
wire \accel|t1_s2[35]~135 ;
wire \accel|t1_s2[36]~136_combout ;
wire \accel|mult_inst|a_reg~36_combout ;
wire \A_i[37]~input0 ;
wire \accel|a_s1[37]~feeder_combout ;
wire \B_i[37]~input0 ;
wire \accel|b_s1[37]~feeder_combout ;
wire \accel|t1_s2[36]~137 ;
wire \accel|t1_s2[37]~138_combout ;
wire \accel|mult_inst|a_reg~37_combout ;
wire \A_i[38]~input0 ;
wire \accel|a_s1[38]~feeder_combout ;
wire \B_i[38]~input0 ;
wire \accel|t1_s2[37]~139 ;
wire \accel|t1_s2[38]~140_combout ;
wire \accel|mult_inst|a_reg~38_combout ;
wire \B_i[39]~input0 ;
wire \accel|b_s1[39]~feeder_combout ;
wire \A_i[39]~input0 ;
wire \accel|t1_s2[38]~141 ;
wire \accel|t1_s2[39]~142_combout ;
wire \accel|mult_inst|a_reg~39_combout ;
wire \A_i[40]~input0 ;
wire \accel|a_s1[40]~feeder_combout ;
wire \B_i[40]~input0 ;
wire \accel|b_s1[40]~feeder_combout ;
wire \accel|t1_s2[39]~143 ;
wire \accel|t1_s2[40]~144_combout ;
wire \accel|mult_inst|a_reg~40_combout ;
wire \B_i[41]~input0 ;
wire \accel|b_s1[41]~feeder_combout ;
wire \A_i[41]~input0 ;
wire \accel|a_s1[41]~feeder_combout ;
wire \accel|t1_s2[40]~145 ;
wire \accel|t1_s2[41]~146_combout ;
wire \accel|mult_inst|a_reg~41_combout ;
wire \A_i[42]~input0 ;
wire \B_i[42]~input0 ;
wire \accel|b_s1[42]~feeder_combout ;
wire \accel|t1_s2[41]~147 ;
wire \accel|t1_s2[42]~148_combout ;
wire \accel|mult_inst|a_reg~42_combout ;
wire \A_i[43]~input0 ;
wire \accel|a_s1[43]~feeder_combout ;
wire \B_i[43]~input0 ;
wire \accel|b_s1[43]~feeder_combout ;
wire \accel|t1_s2[42]~149 ;
wire \accel|t1_s2[43]~150_combout ;
wire \accel|mult_inst|a_reg~43_combout ;
wire \B_i[44]~input0 ;
wire \accel|b_s1[44]~feeder_combout ;
wire \A_i[44]~input0 ;
wire \accel|t1_s2[43]~151 ;
wire \accel|t1_s2[44]~152_combout ;
wire \accel|mult_inst|a_reg~44_combout ;
wire \A_i[45]~input0 ;
wire \B_i[45]~input0 ;
wire \accel|t1_s2[44]~153 ;
wire \accel|t1_s2[45]~154_combout ;
wire \accel|mult_inst|a_reg~45_combout ;
wire \A_i[46]~input0 ;
wire \B_i[46]~input0 ;
wire \accel|t1_s2[45]~155 ;
wire \accel|t1_s2[46]~156_combout ;
wire \accel|mult_inst|a_reg~46_combout ;
wire \A_i[47]~input0 ;
wire \accel|a_s1[47]~feeder_combout ;
wire \B_i[47]~input0 ;
wire \accel|b_s1[47]~feeder_combout ;
wire \accel|t1_s2[46]~157 ;
wire \accel|t1_s2[47]~158_combout ;
wire \accel|mult_inst|a_reg~47_combout ;
wire \A_i[48]~input0 ;
wire \B_i[48]~input0 ;
wire \accel|t1_s2[47]~159 ;
wire \accel|t1_s2[48]~160_combout ;
wire \accel|mult_inst|a_reg~48_combout ;
wire \B_i[49]~input0 ;
wire \accel|b_s1[49]~feeder_combout ;
wire \A_i[49]~input0 ;
wire \accel|a_s1[49]~feeder_combout ;
wire \accel|t1_s2[48]~161 ;
wire \accel|t1_s2[49]~162_combout ;
wire \accel|mult_inst|a_reg~49_combout ;
wire \B_i[50]~input0 ;
wire \accel|b_s1[50]~feeder_combout ;
wire \A_i[50]~input0 ;
wire \accel|a_s1[50]~feeder_combout ;
wire \accel|t1_s2[49]~163 ;
wire \accel|t1_s2[50]~164_combout ;
wire \accel|mult_inst|a_reg~50_combout ;
wire \B_i[51]~input0 ;
wire \accel|b_s1[51]~feeder_combout ;
wire \A_i[51]~input0 ;
wire \accel|a_s1[51]~feeder_combout ;
wire \accel|t1_s2[50]~165 ;
wire \accel|t1_s2[51]~166_combout ;
wire \accel|mult_inst|a_reg~51_combout ;
wire \B_i[52]~input0 ;
wire \accel|b_s1[52]~feeder_combout ;
wire \A_i[52]~input0 ;
wire \accel|a_s1[52]~feeder_combout ;
wire \accel|t1_s2[51]~167 ;
wire \accel|t1_s2[52]~168_combout ;
wire \accel|mult_inst|a_reg~52_combout ;
wire \B_i[53]~input0 ;
wire \accel|b_s1[53]~feeder_combout ;
wire \A_i[53]~input0 ;
wire \accel|a_s1[53]~feeder_combout ;
wire \accel|t1_s2[52]~169 ;
wire \accel|t1_s2[53]~170_combout ;
wire \accel|mult_inst|a_reg~53_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[0]~0_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[17]~35 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[18]~36_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~35 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~36_combout ;
wire \accel|t6_s5[35]~194 ;
wire \accel|t6_s5[36]~195_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[0]~1 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[1]~2_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[18]~37 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[19]~38_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[0]~1 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[1]~2_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~37 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~38_combout ;
wire \D_i[35]~input0 ;
wire \accel|t3_s2[37]~feeder_combout ;
wire \accel|t3_s3[37]~feeder_combout ;
wire \accel|t6_s5[36]~196 ;
wire \accel|t6_s5[37]~197_combout ;
wire \accel|q_reg[36]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[1]~3 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[2]~4_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[19]~39 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[20]~40_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[1]~3 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[2]~4_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~39 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~40_combout ;
wire \D_i[36]~input0 ;
wire \accel|t3_s2[38]~feeder_combout ;
wire \accel|t3_s3[38]~feeder_combout ;
wire \accel|t3_s4[38]~feeder_combout ;
wire \accel|t6_s5[37]~198 ;
wire \accel|t6_s5[38]~199_combout ;
wire \accel|q_reg[37]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[2]~5 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[3]~6_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[2]~5 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[3]~6_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[20]~41 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[21]~42_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~41 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~42_combout ;
wire \D_i[37]~input0 ;
wire \accel|d_s1[37]~feeder_combout ;
wire \accel|t3_s2[39]~feeder_combout ;
wire \accel|t3_s3[39]~feeder_combout ;
wire \accel|t6_s5[38]~200 ;
wire \accel|t6_s5[39]~201_combout ;
wire \accel|q_reg[38]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[3]~7 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[4]~8_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[21]~43 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[22]~44_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[3]~7 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[4]~8_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~43 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~44_combout ;
wire \D_i[38]~input0 ;
wire \accel|d_s1[38]~feeder_combout ;
wire \accel|t3_s2[40]~feeder_combout ;
wire \accel|t3_s3[40]~feeder_combout ;
wire \accel|t3_s4[40]~feeder_combout ;
wire \accel|t6_s5[39]~202 ;
wire \accel|t6_s5[40]~203_combout ;
wire \accel|q_reg[39]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[4]~9 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[5]~10_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[22]~45 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[23]~46_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[4]~9 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[5]~10_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~45 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~46_combout ;
wire \D_i[39]~input0 ;
wire \accel|d_s1[39]~feeder_combout ;
wire \accel|t3_s3[41]~feeder_combout ;
wire \accel|t3_s4[41]~feeder_combout ;
wire \accel|t6_s5[40]~204 ;
wire \accel|t6_s5[41]~205_combout ;
wire \D_i[40]~input0 ;
wire \accel|d_s1[40]~feeder_combout ;
wire \accel|t3_s2[42]~feeder_combout ;
wire \accel|t3_s3[42]~feeder_combout ;
wire \accel|t3_s4[42]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[5]~11 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[6]~12_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[5]~11 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[6]~12_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[23]~47 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[24]~48_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~47 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~48_combout ;
wire \accel|t6_s5[41]~206 ;
wire \accel|t6_s5[42]~207_combout ;
wire \accel|q_reg[41]~feeder_combout ;
wire \D_i[41]~input0 ;
wire \accel|t3_s2[43]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[6]~13 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[7]~14_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[6]~13 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[7]~14_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[24]~49 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[25]~50_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~49 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~50_combout ;
wire \accel|t6_s5[42]~208 ;
wire \accel|t6_s5[43]~209_combout ;
wire \accel|q_reg[42]~feeder_combout ;
wire \D_i[42]~input0 ;
wire \accel|t3_s3[44]~feeder_combout ;
wire \accel|t3_s4[44]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[7]~15 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[8]~16_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[7]~15 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[8]~16_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[25]~51 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[26]~52_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~51 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~52_combout ;
wire \accel|t6_s5[43]~210 ;
wire \accel|t6_s5[44]~211_combout ;
wire \accel|q_reg[43]~feeder_combout ;
wire \D_i[43]~input0 ;
wire \accel|d_s1[43]~feeder_combout ;
wire \accel|t3_s3[45]~feeder_combout ;
wire \accel|t3_s4[45]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[8]~17 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[9]~18_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[8]~17 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[9]~18_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[26]~53 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[27]~54_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~53 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~54_combout ;
wire \accel|t6_s5[44]~212 ;
wire \accel|t6_s5[45]~213_combout ;
wire \accel|q_reg[44]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[9]~19 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[10]~20_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[27]~55 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[28]~56_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[9]~19 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[10]~20_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~55 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~56_combout ;
wire \D_i[44]~input0 ;
wire \accel|d_s1[44]~feeder_combout ;
wire \accel|t3_s2[46]~feeder_combout ;
wire \accel|t3_s4[46]~feeder_combout ;
wire \accel|t6_s5[45]~214 ;
wire \accel|t6_s5[46]~215_combout ;
wire \D_i[45]~input0 ;
wire \accel|d_s1[45]~feeder_combout ;
wire \accel|t3_s2[47]~feeder_combout ;
wire \accel|t3_s3[47]~feeder_combout ;
wire \accel|t3_s4[47]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[10]~21 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[11]~22_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[10]~21 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[11]~22_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[28]~57 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[29]~58_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~57 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~58_combout ;
wire \accel|t6_s5[46]~216 ;
wire \accel|t6_s5[47]~217_combout ;
wire \accel|q_reg[46]~feeder_combout ;
wire \D_i[46]~input0 ;
wire \accel|d_s1[46]~feeder_combout ;
wire \accel|t3_s2[48]~feeder_combout ;
wire \accel|t3_s3[48]~feeder_combout ;
wire \accel|t3_s4[48]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[11]~23 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[12]~24_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[11]~23 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[12]~24_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[29]~59 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[30]~60_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~59 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~60_combout ;
wire \accel|t6_s5[47]~218 ;
wire \accel|t6_s5[48]~219_combout ;
wire \accel|q_reg[47]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[12]~25 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[13]~26_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[30]~61 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[31]~62_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[12]~25 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[13]~26_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~61 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~62_combout ;
wire \D_i[47]~input0 ;
wire \accel|d_s1[47]~feeder_combout ;
wire \accel|t3_s2[49]~feeder_combout ;
wire \accel|t3_s3[49]~feeder_combout ;
wire \accel|t3_s4[49]~feeder_combout ;
wire \accel|t6_s5[48]~220 ;
wire \accel|t6_s5[49]~221_combout ;
wire \accel|q_reg[48]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[13]~27 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[14]~28_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[31]~63 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[32]~64_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[13]~27 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[14]~28_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~63 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~64_combout ;
wire \D_i[48]~input0 ;
wire \accel|d_s1[48]~feeder_combout ;
wire \accel|t3_s2[50]~feeder_combout ;
wire \accel|t3_s3[50]~feeder_combout ;
wire \accel|t3_s4[50]~feeder_combout ;
wire \accel|t6_s5[49]~222 ;
wire \accel|t6_s5[50]~223_combout ;
wire \accel|q_reg[49]~feeder_combout ;
wire \D_i[49]~input0 ;
wire \accel|d_s1[49]~feeder_combout ;
wire \accel|t3_s3[51]~feeder_combout ;
wire \accel|t3_s4[51]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[14]~29 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[15]~30_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[14]~29 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[15]~30_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[32]~65 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[33]~66_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~65 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~66_combout ;
wire \accel|t6_s5[50]~224 ;
wire \accel|t6_s5[51]~225_combout ;
wire \D_i[50]~input0 ;
wire \accel|d_s1[50]~feeder_combout ;
wire \accel|t3_s2[52]~feeder_combout ;
wire \accel|t3_s3[52]~feeder_combout ;
wire \accel|t3_s4[52]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[15]~31 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[16]~32_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[15]~31 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[16]~32_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[33]~67 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[34]~68_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~67 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~68_combout ;
wire \accel|t6_s5[51]~226 ;
wire \accel|t6_s5[52]~227_combout ;
wire \accel|q_reg[51]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[16]~33 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[17]~34_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[34]~69 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[35]~70_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[16]~33 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[17]~34_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~69 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~70_combout ;
wire \D_i[51]~input0 ;
wire \accel|t3_s2[53]~feeder_combout ;
wire \accel|t3_s3[53]~feeder_combout ;
wire \accel|t3_s4[53]~feeder_combout ;
wire \accel|t6_s5[52]~228 ;
wire \accel|t6_s5[53]~229_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT18 ;
wire \A_i[54]~input0 ;
wire \accel|a_s1[54]~feeder_combout ;
wire \B_i[54]~input0 ;
wire \accel|b_s1[54]~feeder_combout ;
wire \accel|t1_s2[53]~171 ;
wire \accel|t1_s2[54]~172_combout ;
wire \accel|mult_inst|a_reg~54_combout ;
wire \A_i[55]~input0 ;
wire \accel|a_s1[55]~feeder_combout ;
wire \B_i[55]~input0 ;
wire \accel|t1_s2[54]~173 ;
wire \accel|t1_s2[55]~174_combout ;
wire \accel|mult_inst|a_reg~55_combout ;
wire \B_i[56]~input0 ;
wire \accel|b_s1[56]~feeder_combout ;
wire \A_i[56]~input0 ;
wire \accel|t1_s2[55]~175 ;
wire \accel|t1_s2[56]~176_combout ;
wire \accel|mult_inst|a_reg~56_combout ;
wire \B_i[57]~input0 ;
wire \accel|b_s1[57]~feeder_combout ;
wire \A_i[57]~input0 ;
wire \accel|a_s1[57]~feeder_combout ;
wire \accel|t1_s2[56]~177 ;
wire \accel|t1_s2[57]~178_combout ;
wire \accel|mult_inst|a_reg~57_combout ;
wire \A_i[58]~input0 ;
wire \B_i[58]~input0 ;
wire \accel|b_s1[58]~feeder_combout ;
wire \accel|t1_s2[57]~179 ;
wire \accel|t1_s2[58]~180_combout ;
wire \accel|mult_inst|a_reg~58_combout ;
wire \A_i[59]~input0 ;
wire \B_i[59]~input0 ;
wire \accel|b_s1[59]~feeder_combout ;
wire \accel|t1_s2[58]~181 ;
wire \accel|t1_s2[59]~182_combout ;
wire \accel|mult_inst|a_reg~59_combout ;
wire \A_i[60]~input0 ;
wire \accel|a_s1[60]~feeder_combout ;
wire \B_i[60]~input0 ;
wire \accel|b_s1[60]~feeder_combout ;
wire \accel|t1_s2[59]~183 ;
wire \accel|t1_s2[60]~184_combout ;
wire \accel|mult_inst|a_reg~60_combout ;
wire \A_i[61]~input0 ;
wire \accel|a_s1[61]~feeder_combout ;
wire \B_i[61]~input0 ;
wire \accel|b_s1[61]~feeder_combout ;
wire \accel|t1_s2[60]~185 ;
wire \accel|t1_s2[61]~186_combout ;
wire \accel|mult_inst|a_reg~61_combout ;
wire \A_i[62]~input0 ;
wire \accel|a_s1[62]~feeder_combout ;
wire \B_i[62]~input0 ;
wire \accel|t1_s2[61]~187 ;
wire \accel|t1_s2[62]~188_combout ;
wire \accel|mult_inst|a_reg~62_combout ;
wire \A_i[63]~input0 ;
wire \B_i[63]~input0 ;
wire \accel|b_s1[63]~feeder_combout ;
wire \accel|t1_s2[62]~189 ;
wire \accel|t1_s2[63]~190_combout ;
wire \accel|mult_inst|a_reg~63_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult25~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[0]~0_combout ;
wire \C_i[54]~input0 ;
wire \accel|c_s1[54]~feeder_combout ;
wire \accel|t2_s2[53]~168 ;
wire \accel|t2_s2[54]~169_combout ;
wire \accel|t4_s3[53]~168 ;
wire \accel|t4_s3[54]~169_combout ;
wire \accel|mult_inst|b_reg~54_combout ;
wire \C_i[55]~input0 ;
wire \accel|c_s1[55]~feeder_combout ;
wire \accel|t2_s2[54]~170 ;
wire \accel|t2_s2[55]~171_combout ;
wire \accel|t4_s3[54]~170 ;
wire \accel|t4_s3[55]~171_combout ;
wire \accel|mult_inst|b_reg~55_combout ;
wire \C_i[56]~input0 ;
wire \accel|c_s1[56]~feeder_combout ;
wire \accel|t2_s2[55]~172 ;
wire \accel|t2_s2[56]~173_combout ;
wire \accel|t4_s3[55]~172 ;
wire \accel|t4_s3[56]~173_combout ;
wire \accel|mult_inst|b_reg~56_combout ;
wire \C_i[57]~input0 ;
wire \accel|c_s1[57]~feeder_combout ;
wire \accel|t2_s2[56]~174 ;
wire \accel|t2_s2[57]~175_combout ;
wire \accel|t4_s3[56]~174 ;
wire \accel|t4_s3[57]~175_combout ;
wire \accel|mult_inst|b_reg~57_combout ;
wire \C_i[58]~input0 ;
wire \accel|c_s1[58]~feeder_combout ;
wire \accel|t2_s2[57]~176 ;
wire \accel|t2_s2[58]~177_combout ;
wire \accel|t4_s3[57]~176 ;
wire \accel|t4_s3[58]~177_combout ;
wire \accel|mult_inst|b_reg~58_combout ;
wire \C_i[59]~input0 ;
wire \accel|c_s1[59]~feeder_combout ;
wire \accel|t2_s2[58]~178 ;
wire \accel|t2_s2[59]~179_combout ;
wire \accel|t4_s3[58]~178 ;
wire \accel|t4_s3[59]~179_combout ;
wire \accel|mult_inst|b_reg~59_combout ;
wire \C_i[60]~input0 ;
wire \accel|c_s1[60]~feeder_combout ;
wire \accel|t2_s2[59]~180 ;
wire \accel|t2_s2[60]~181_combout ;
wire \accel|t4_s3[59]~180 ;
wire \accel|t4_s3[60]~181_combout ;
wire \accel|mult_inst|b_reg~60_combout ;
wire \C_i[61]~input0 ;
wire \accel|c_s1[61]~feeder_combout ;
wire \accel|t2_s2[60]~182 ;
wire \accel|t2_s2[61]~183_combout ;
wire \accel|t4_s3[60]~182 ;
wire \accel|t4_s3[61]~183_combout ;
wire \accel|mult_inst|b_reg~61_combout ;
wire \C_i[62]~input0 ;
wire \accel|c_s1[62]~feeder_combout ;
wire \accel|t2_s2[61]~184 ;
wire \accel|t2_s2[62]~185_combout ;
wire \accel|t4_s3[61]~184 ;
wire \accel|t4_s3[62]~185_combout ;
wire \accel|mult_inst|b_reg~62_combout ;
wire \C_i[63]~input0 ;
wire \accel|t2_s2[62]~186 ;
wire \accel|t2_s2[63]~187_combout ;
wire \accel|t4_s3[62]~186 ;
wire \accel|t4_s3[63]~187_combout ;
wire \accel|mult_inst|b_reg~63_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult7~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[17]~35 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[18]~36_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[35]~71 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[36]~72_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[0]~0_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[17]~35 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[18]~36_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~71 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~72_combout ;
wire \D_i[52]~input0 ;
wire \accel|t3_s3[54]~feeder_combout ;
wire \accel|t3_s4[54]~feeder_combout ;
wire \accel|t6_s5[53]~230 ;
wire \accel|t6_s5[54]~231_combout ;
wire \accel|q_reg[53]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[0]~1 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[1]~2_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[18]~37 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[19]~38_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[36]~73 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[37]~74_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[0]~1 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[1]~2_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[18]~37 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[19]~38_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~73 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~74_combout ;
wire \D_i[53]~input0 ;
wire \accel|d_s1[53]~feeder_combout ;
wire \accel|t3_s2[55]~feeder_combout ;
wire \accel|t3_s4[55]~feeder_combout ;
wire \accel|t6_s5[54]~232 ;
wire \accel|t6_s5[55]~233_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[1]~3 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[2]~4_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[19]~39 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[20]~40_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[1]~3 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[2]~4_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[19]~39 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[20]~40_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[37]~75 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[38]~76_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~75 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~76_combout ;
wire \D_i[54]~input0 ;
wire \accel|t3_s2[56]~feeder_combout ;
wire \accel|t3_s3[56]~feeder_combout ;
wire \accel|t6_s5[55]~234 ;
wire \accel|t6_s5[56]~235_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[2]~5 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[3]~6_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[20]~41 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[21]~42_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[38]~77 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[39]~78_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[2]~5 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[3]~6_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[20]~41 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[21]~42_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~77 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~78_combout ;
wire \D_i[55]~input0 ;
wire \accel|d_s1[55]~feeder_combout ;
wire \accel|t3_s2[57]~feeder_combout ;
wire \accel|t3_s4[57]~feeder_combout ;
wire \accel|t6_s5[56]~236 ;
wire \accel|t6_s5[57]~237_combout ;
wire \accel|q_reg[56]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[3]~7 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[4]~8_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[21]~43 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[22]~44_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[21]~43 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[22]~44_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[3]~7 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[4]~8_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[39]~79 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[40]~80_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~79 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~80_combout ;
wire \D_i[56]~input0 ;
wire \accel|t3_s2[58]~feeder_combout ;
wire \accel|t3_s3[58]~feeder_combout ;
wire \accel|t3_s4[58]~feeder_combout ;
wire \accel|t6_s5[57]~238 ;
wire \accel|t6_s5[58]~239_combout ;
wire \D_i[57]~input0 ;
wire \accel|d_s1[57]~feeder_combout ;
wire \accel|t3_s2[59]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[4]~9 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[5]~10_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[22]~45 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[23]~46_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[4]~9 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[5]~10_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[22]~45 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[23]~46_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[40]~81 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[41]~82_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~81 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~82_combout ;
wire \accel|t6_s5[58]~240 ;
wire \accel|t6_s5[59]~241_combout ;
wire \D_i[58]~input0 ;
wire \accel|d_s1[58]~feeder_combout ;
wire \accel|t3_s2[60]~feeder_combout ;
wire \accel|t3_s3[60]~feeder_combout ;
wire \accel|t3_s4[60]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[5]~11 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[6]~12_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[23]~47 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[24]~48_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[5]~11 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[6]~12_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[23]~47 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[24]~48_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[41]~83 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[42]~84_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~83 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~84_combout ;
wire \accel|t6_s5[59]~242 ;
wire \accel|t6_s5[60]~243_combout ;
wire \accel|q_reg[59]~feeder_combout ;
wire \D_i[59]~input0 ;
wire \accel|d_s1[59]~feeder_combout ;
wire \accel|t3_s2[61]~feeder_combout ;
wire \accel|t3_s3[61]~feeder_combout ;
wire \accel|t3_s4[61]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[6]~13 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[7]~14_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[24]~49 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[25]~50_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[6]~13 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[7]~14_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[24]~49 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[25]~50_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[42]~85 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[43]~86_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~85 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~86_combout ;
wire \accel|t6_s5[60]~244 ;
wire \accel|t6_s5[61]~245_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[25]~51 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[26]~52_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[7]~15 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[8]~16_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[43]~87 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[44]~88_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[7]~15 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[8]~16_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[25]~51 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[26]~52_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~87 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~88_combout ;
wire \D_i[60]~input0 ;
wire \accel|t3_s2[62]~feeder_combout ;
wire \accel|t3_s3[62]~feeder_combout ;
wire \accel|t3_s4[62]~feeder_combout ;
wire \accel|t6_s5[61]~246 ;
wire \accel|t6_s5[62]~247_combout ;
wire \accel|q_reg[61]~feeder_combout ;
wire \D_i[61]~input0 ;
wire \accel|d_s1[61]~feeder_combout ;
wire \accel|t3_s2[63]~feeder_combout ;
wire \accel|t3_s3[63]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[8]~17 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[9]~18_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[26]~53 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[27]~54_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[26]~53 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[27]~54_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[8]~17 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[9]~18_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[44]~89 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[45]~90_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~89 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~90_combout ;
wire \accel|t6_s5[62]~248 ;
wire \accel|t6_s5[63]~249_combout ;
wire \accel|q_reg[62]~feeder_combout ;
wire \D_i[62]~input0 ;
wire \accel|t3_s2[64]~feeder_combout ;
wire \accel|t3_s3[64]~feeder_combout ;
wire \accel|t3_s4[64]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[9]~19 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[10]~20_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[27]~55 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[28]~56_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[9]~19 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[10]~20_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[27]~55 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[28]~56_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[45]~91 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[46]~92_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~91 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~92_combout ;
wire \accel|t6_s5[63]~250 ;
wire \accel|t6_s5[64]~251_combout ;
wire \accel|q_reg[63]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[28]~57 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[29]~58_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[10]~21 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[11]~22_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[46]~93 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[47]~94_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[10]~21 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[11]~22_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[28]~57 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[29]~58_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~93 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~94_combout ;
wire \D_i[63]~input0 ;
wire \accel|d_s1[63]~feeder_combout ;
wire \accel|t3_s2[65]~feeder_combout ;
wire \accel|t6_s5[64]~252 ;
wire \accel|t6_s5[65]~253_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[29]~59 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[30]~60_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[11]~23 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[12]~24_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[47]~95 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[48]~96_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[11]~23 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[12]~24_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[29]~59 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[30]~60_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~95 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~96_combout ;
wire \accel|t6_s5[65]~254 ;
wire \accel|t6_s5[66]~255_combout ;
wire \accel|q_reg[65]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[12]~25 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[13]~26_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[30]~61 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[31]~62_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[30]~61 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[31]~62_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[12]~25 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[13]~26_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[48]~97 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[49]~98_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~97 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~98_combout ;
wire \accel|t6_s5[66]~256 ;
wire \accel|t6_s5[67]~257_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[13]~27 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[14]~28_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[31]~63 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[32]~64_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[31]~63 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[32]~64_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[13]~27 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[14]~28_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[49]~99 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[50]~100_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~99 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~100_combout ;
wire \accel|t6_s5[67]~258 ;
wire \accel|t6_s5[68]~259_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[32]~65 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[33]~66_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[14]~29 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[15]~30_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[50]~101 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[51]~102_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[14]~29 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[15]~30_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[32]~65 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[33]~66_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~101 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~102_combout ;
wire \accel|t6_s5[68]~260 ;
wire \accel|t6_s5[69]~261_combout ;
wire \accel|q_reg[68]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[15]~31 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[16]~32_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[33]~67 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[34]~68_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[51]~103 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[52]~104_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[15]~31 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[16]~32_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[33]~67 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[34]~68_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~103 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~104_combout ;
wire \accel|t6_s5[69]~262 ;
wire \accel|t6_s5[70]~263_combout ;
wire \accel|q_reg[69]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[16]~33 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[17]~34_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[34]~69 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[35]~70_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[52]~105 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[53]~106_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[16]~33 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[17]~34_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[34]~69 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[35]~70_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~105 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~106_combout ;
wire \accel|t6_s5[70]~264 ;
wire \accel|t6_s5[71]~265_combout ;
wire \accel|q_reg[70]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult27~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult15~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[17]~35 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[18]~36_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[35]~71 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[36]~72_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[53]~107 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[54]~108_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[17]~35 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[18]~36_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[35]~71 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[36]~72_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~107 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~108_combout ;
wire \accel|t6_s5[71]~266 ;
wire \accel|t6_s5[72]~267_combout ;
wire \accel|q_reg[71]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[18]~37 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[19]~38_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[36]~73 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[37]~74_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[54]~109 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[55]~110_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[18]~37 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[19]~38_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[36]~73 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[37]~74_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~109 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~110_combout ;
wire \accel|t6_s5[72]~268 ;
wire \accel|t6_s5[73]~269_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[19]~39 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[20]~40_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[37]~75 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[38]~76_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[37]~75 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[38]~76_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[19]~39 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[20]~40_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[55]~111 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[56]~112_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~111 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~112_combout ;
wire \accel|t6_s5[73]~270 ;
wire \accel|t6_s5[74]~271_combout ;
wire \accel|q_reg[73]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[20]~41 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[21]~42_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[38]~77 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[39]~78_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[20]~41 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[21]~42_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[38]~77 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[39]~78_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[56]~113 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[57]~114_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~113 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~114_combout ;
wire \accel|t6_s5[74]~272 ;
wire \accel|t6_s5[75]~273_combout ;
wire \accel|q_reg[74]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[21]~43 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[22]~44_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[39]~79 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[40]~80_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[21]~43 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[22]~44_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[39]~79 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[40]~80_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[57]~115 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[58]~116_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~115 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~116_combout ;
wire \accel|t6_s5[75]~274 ;
wire \accel|t6_s5[76]~275_combout ;
wire \accel|q_reg[75]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[22]~45 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[23]~46_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[40]~81 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[41]~82_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[22]~45 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[23]~46_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[40]~81 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[41]~82_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[58]~117 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[59]~118_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~117 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~118_combout ;
wire \accel|t6_s5[76]~276 ;
wire \accel|t6_s5[77]~277_combout ;
wire \accel|q_reg[76]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[41]~83 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[42]~84_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[23]~47 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[24]~48_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[59]~119 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[60]~120_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[23]~47 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[24]~48_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[41]~83 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[42]~84_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~119 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~120_combout ;
wire \accel|t6_s5[77]~278 ;
wire \accel|t6_s5[78]~279_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[24]~49 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[25]~50_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[42]~85 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[43]~86_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[24]~49 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[25]~50_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[42]~85 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[43]~86_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[60]~121 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[61]~122_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~121 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~122_combout ;
wire \accel|t6_s5[78]~280 ;
wire \accel|t6_s5[79]~281_combout ;
wire \accel|q_reg[78]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[25]~51 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[26]~52_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[43]~87 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[44]~88_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[25]~51 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[26]~52_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[43]~87 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[44]~88_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[61]~123 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[62]~124_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~123 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~124_combout ;
wire \accel|t6_s5[79]~282 ;
wire \accel|t6_s5[80]~283_combout ;
wire \accel|q_reg[79]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[26]~53 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[27]~54_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[44]~89 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[45]~90_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[62]~125 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[63]~126_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[26]~53 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[27]~54_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[44]~89 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[45]~90_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~125 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~126_combout ;
wire \accel|t6_s5[80]~284 ;
wire \accel|t6_s5[81]~285_combout ;
wire \accel|q_reg[80]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[45]~91 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[46]~92_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[63]~127 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[64]~128_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[27]~55 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[28]~56_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[27]~55 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[28]~56_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[45]~91 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[46]~92_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~127 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~128_combout ;
wire \accel|t6_s5[81]~286 ;
wire \accel|t6_s5[82]~287_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[28]~57 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[29]~58_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[28]~57 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[29]~58_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[46]~93 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[47]~94_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[46]~93 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[47]~94_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[64]~129 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[65]~130_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~129 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~130_combout ;
wire \accel|t6_s5[82]~288 ;
wire \accel|t6_s5[83]~289_combout ;
wire \accel|q_reg[82]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[29]~59 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[30]~60_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[29]~59 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[30]~60_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[47]~95 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[48]~96_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[47]~95 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[48]~96_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[65]~131 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[66]~132_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~131 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~132_combout ;
wire \accel|t6_s5[83]~290 ;
wire \accel|t6_s5[84]~291_combout ;
wire \accel|q_reg[83]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[48]~97 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[49]~98_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[66]~133 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[67]~134_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[30]~61 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[31]~62_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[30]~61 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[31]~62_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[48]~97 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[49]~98_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~133 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~134_combout ;
wire \accel|t6_s5[84]~292 ;
wire \accel|t6_s5[85]~293_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[49]~99 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[50]~100_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[67]~135 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[68]~136_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[31]~63 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[32]~64_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[31]~63 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[32]~64_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[49]~99 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[50]~100_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~135 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~136_combout ;
wire \accel|t6_s5[85]~294 ;
wire \accel|t6_s5[86]~295_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[50]~101 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[51]~102_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[68]~137 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[69]~138_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[32]~65 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[33]~66_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[32]~65 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[33]~66_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[50]~101 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[51]~102_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~137 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~138_combout ;
wire \accel|t6_s5[86]~296 ;
wire \accel|t6_s5[87]~297_combout ;
wire \accel|q_reg[86]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[51]~103 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[52]~104_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[69]~139 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[70]~140_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[33]~67 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[34]~68_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[33]~67 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[34]~68_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[51]~103 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[52]~104_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~139 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~140_combout ;
wire \accel|t6_s5[87]~298 ;
wire \accel|t6_s5[88]~299_combout ;
wire \accel|q_reg[87]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[52]~105 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[53]~106_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[70]~141 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[71]~142_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[34]~69 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[35]~70_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[34]~69 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[35]~70_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[52]~105 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[53]~106_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~141 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~142_combout ;
wire \accel|t6_s5[88]~300 ;
wire \accel|t6_s5[89]~301_combout ;
wire \accel|q_reg[88]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[35]~71 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[36]~72_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[35]~71 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[36]~72_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[53]~107 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[54]~108_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult29~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[53]~107 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[54]~108_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult23~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[71]~143 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[72]~144_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~143 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~144_combout ;
wire \accel|t6_s5[89]~302 ;
wire \accel|t6_s5[90]~303_combout ;
wire \accel|q_reg[89]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[36]~73 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[37]~74_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[36]~73 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[37]~74_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[54]~109 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[55]~110_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[54]~109 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[55]~110_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[72]~145 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[73]~146_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~145 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~146_combout ;
wire \accel|t6_s5[90]~304 ;
wire \accel|t6_s5[91]~305_combout ;
wire \accel|q_reg[90]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[37]~75 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[38]~76_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[37]~75 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[38]~76_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[55]~111 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[56]~112_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[55]~111 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[56]~112_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[73]~147 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[74]~148_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~147 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~148_combout ;
wire \accel|t6_s5[91]~306 ;
wire \accel|t6_s5[92]~307_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[38]~77 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[39]~78_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[38]~77 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[39]~78_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[56]~113 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[57]~114_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[56]~113 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[57]~114_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[74]~149 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[75]~150_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~149 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~150_combout ;
wire \accel|t6_s5[92]~308 ;
wire \accel|t6_s5[93]~309_combout ;
wire \accel|q_reg[92]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[57]~115 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[58]~116_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[75]~151 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[76]~152_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[39]~79 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[40]~80_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[39]~79 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[40]~80_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[57]~115 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[58]~116_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~151 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~152_combout ;
wire \accel|t6_s5[93]~310 ;
wire \accel|t6_s5[94]~311_combout ;
wire \accel|q_reg[93]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[40]~81 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[41]~82_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[40]~81 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[41]~82_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[58]~117 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[59]~118_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[58]~117 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[59]~118_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[76]~153 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[77]~154_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~153 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~154_combout ;
wire \accel|t6_s5[94]~312 ;
wire \accel|t6_s5[95]~313_combout ;
wire \accel|q_reg[94]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[41]~83 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[42]~84_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[41]~83 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[42]~84_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[59]~119 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[60]~120_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[59]~119 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[60]~120_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[77]~155 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[78]~156_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~155 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~156_combout ;
wire \accel|t6_s5[95]~314 ;
wire \accel|t6_s5[96]~315_combout ;
wire \accel|q_reg[95]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[60]~121 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[61]~122_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[78]~157 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[79]~158_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[42]~85 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[43]~86_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[42]~85 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[43]~86_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[60]~121 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[61]~122_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~157 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~158_combout ;
wire \accel|t6_s5[96]~316 ;
wire \accel|t6_s5[97]~317_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[61]~123 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[62]~124_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[79]~159 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[80]~160_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[43]~87 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[44]~88_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[43]~87 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[44]~88_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[61]~123 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[62]~124_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~159 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~160_combout ;
wire \accel|t6_s5[97]~318 ;
wire \accel|t6_s5[98]~319_combout ;
wire \accel|q_reg[97]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[44]~89 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[45]~90_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[44]~89 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[45]~90_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[62]~125 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[63]~126_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[62]~125 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[63]~126_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[80]~161 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[81]~162_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~161 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~162_combout ;
wire \accel|t6_s5[98]~320 ;
wire \accel|t6_s5[99]~321_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[45]~91 ;
wire \accel|mult_inst|Mult0|auto_generated|add53_result[46]~92_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT28 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[63]~127 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[64]~128_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[45]~91 ;
wire \accel|mult_inst|Mult0|auto_generated|add49_result[46]~92_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[63]~127 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[64]~128_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[81]~163 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[82]~164_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~163 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~164_combout ;
wire \accel|t6_s5[99]~322 ;
wire \accel|t6_s5[100]~323_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[64]~129 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[65]~130_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[82]~165 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[83]~166_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT29 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[64]~129 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[65]~130_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~165 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~166_combout ;
wire \accel|t6_s5[100]~324 ;
wire \accel|t6_s5[101]~325_combout ;
wire \accel|q_reg[100]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[65]~131 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[66]~132_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[83]~167 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[84]~168_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT30 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[65]~131 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[66]~132_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~167 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~168_combout ;
wire \accel|t6_s5[101]~326 ;
wire \accel|t6_s5[102]~327_combout ;
wire \accel|q_reg[101]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT31 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[66]~133 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[67]~134_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[66]~133 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[67]~134_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[84]~169 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[85]~170_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~169 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~170_combout ;
wire \accel|t6_s5[102]~328 ;
wire \accel|t6_s5[103]~329_combout ;
wire \accel|q_reg[102]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[67]~135 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[68]~136_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[85]~171 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[86]~172_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT32 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[67]~135 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[68]~136_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~171 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~172_combout ;
wire \accel|t6_s5[103]~330 ;
wire \accel|t6_s5[104]~331_combout ;
wire \accel|q_reg[103]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[68]~137 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[69]~138_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[86]~173 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[87]~174_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT33 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[68]~137 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[69]~138_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~173 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~174_combout ;
wire \accel|t6_s5[104]~332 ;
wire \accel|t6_s5[105]~333_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT34 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[69]~139 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[70]~140_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[69]~139 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[70]~140_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[87]~175 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[88]~176_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~175 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~176_combout ;
wire \accel|t6_s5[105]~334 ;
wire \accel|t6_s5[106]~335_combout ;
wire \accel|q_reg[105]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT35 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[70]~141 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[71]~142_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[70]~141 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[71]~142_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[88]~177 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[89]~178_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~177 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~178_combout ;
wire \accel|t6_s5[106]~336 ;
wire \accel|t6_s5[107]~337_combout ;
wire \accel|q_reg[106]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[71]~143 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[72]~144_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~0 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~1 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~2 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~3 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~4 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~5 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~6 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~7 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~8 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~9 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~10 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~11 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~12 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~13 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~14 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_mult31~15 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~dataout ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[71]~143 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[72]~144_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[89]~179 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[90]~180_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~179 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~180_combout ;
wire \accel|t6_s5[107]~338 ;
wire \accel|t6_s5[108]~339_combout ;
wire \accel|q_reg[107]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[72]~145 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[73]~146_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT1 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[72]~145 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[73]~146_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[90]~181 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[91]~182_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~181 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~182_combout ;
wire \accel|t6_s5[108]~340 ;
wire \accel|t6_s5[109]~341_combout ;
wire \accel|q_reg[108]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT2 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[73]~147 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[74]~148_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[91]~183 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[92]~184_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT20 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[73]~147 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[74]~148_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~183 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~184_combout ;
wire \accel|t6_s5[109]~342 ;
wire \accel|t6_s5[110]~343_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[74]~149 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[75]~150_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT21 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT3 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[74]~149 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[75]~150_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[92]~185 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[93]~186_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~185 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~186_combout ;
wire \accel|t6_s5[110]~344 ;
wire \accel|t6_s5[111]~345_combout ;
wire \accel|q_reg[110]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[75]~151 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[76]~152_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT22 ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT4 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[75]~151 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[76]~152_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[93]~187 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[94]~188_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~187 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~188_combout ;
wire \accel|t6_s5[111]~346 ;
wire \accel|t6_s5[112]~347_combout ;
wire \accel|q_reg[111]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT5 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[76]~153 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[77]~154_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[94]~189 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[95]~190_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT23 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[76]~153 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[77]~154_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~189 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~190_combout ;
wire \accel|t6_s5[112]~348 ;
wire \accel|t6_s5[113]~349_combout ;
wire \accel|q_reg[112]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT6 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[77]~155 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[78]~156_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[95]~191 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[96]~192_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT24 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[77]~155 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[78]~156_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~191 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~192_combout ;
wire \accel|t6_s5[113]~350 ;
wire \accel|t6_s5[114]~351_combout ;
wire \accel|q_reg[113]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[78]~157 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[79]~158_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT7 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[78]~157 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[79]~158_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT25 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[96]~193 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[97]~194_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~193 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~194_combout ;
wire \accel|t6_s5[114]~352 ;
wire \accel|t6_s5[115]~353_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[79]~159 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[80]~160_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT8 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[79]~159 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[80]~160_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT26 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[97]~195 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[98]~196_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~195 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~196_combout ;
wire \accel|t6_s5[115]~354 ;
wire \accel|t6_s5[116]~355_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT9 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[80]~161 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[81]~162_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[98]~197 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[99]~198_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT27 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[80]~161 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[81]~162_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~197 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~198_combout ;
wire \accel|t6_s5[116]~356 ;
wire \accel|t6_s5[117]~357_combout ;
wire \accel|q_reg[116]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT10 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[81]~163 ;
wire \accel|mult_inst|Mult0|auto_generated|add41_result[82]~164_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[99]~199 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[100]~200_combout ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[81]~163 ;
wire \accel|mult_inst|Mult0|auto_generated|add45_result[82]~164_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~199 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~200_combout ;
wire \accel|t6_s5[117]~358 ;
wire \accel|t6_s5[118]~359_combout ;
wire \accel|q_reg[117]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT11 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[100]~201 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[101]~202_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~201 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~202_combout ;
wire \accel|t6_s5[118]~360 ;
wire \accel|t6_s5[119]~361_combout ;
wire \accel|q_reg[118]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT12 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[101]~203 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[102]~204_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~203 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~204_combout ;
wire \accel|t6_s5[119]~362 ;
wire \accel|t6_s5[120]~363_combout ;
wire \accel|q_reg[119]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT13 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[102]~205 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[103]~206_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~205 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~206_combout ;
wire \accel|t6_s5[120]~364 ;
wire \accel|t6_s5[121]~365_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT14 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[103]~207 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[104]~208_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~207 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~208_combout ;
wire \accel|t6_s5[121]~366 ;
wire \accel|t6_s5[122]~367_combout ;
wire \accel|q_reg[121]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT15 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[104]~209 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[105]~210_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~209 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~210_combout ;
wire \accel|t6_s5[122]~368 ;
wire \accel|t6_s5[123]~369_combout ;
wire \accel|q_reg[122]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT16 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[105]~211 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[106]~212_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~211 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~212_combout ;
wire \accel|t6_s5[123]~370 ;
wire \accel|t6_s5[124]~371_combout ;
wire \accel|q_reg[123]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT17 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[106]~213 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[107]~214_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~213 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~214_combout ;
wire \accel|t6_s5[124]~372 ;
wire \accel|t6_s5[125]~373_combout ;
wire \accel|q_reg[124]~feeder_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT18 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[107]~215 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[108]~216_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~215 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~216_combout ;
wire \accel|t6_s5[125]~374 ;
wire \accel|t6_s5[126]~375_combout ;
wire \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT19 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[108]~217 ;
wire \accel|mult_inst|Mult0|auto_generated|add33_result[109]~218_combout ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~217 ;
wire \accel|mult_inst|Mult0|auto_generated|op_2~218_combout ;
wire \accel|t6_s5[126]~376 ;
wire \accel|t6_s5[127]~377_combout ;
wire \accel|q_reg[126]~feeder_combout ;
wire \accel|t6_s5[127]~378 ;
wire \accel|t6_s5[128]~379_combout ;
wire \accel|q_reg[127]~feeder_combout ;
wire [130:0] \accel|q_reg ;
wire [131:0] \accel|t6_s5 ;
wire [63:0] \accel|a_s1 ;
wire [127:0] \accel|mult_inst|p_out ;
wire [65:0] \accel|t2_s2 ;
wire [128:0] \accel|mult_inst|Mult0|auto_generated|w2585w ;
wire [66:0] \accel|t4_s3 ;
wire [63:0] \accel|t1_s2 ;
wire [65:0] \accel|t3_s4 ;
wire [65:0] \accel|t3_s3 ;
wire [65:0] \accel|t3_s2 ;
wire [63:0] \accel|d_s1 ;
wire [63:0] \accel|t1_s3 ;
wire [63:0] \accel|b_s1 ;
wire [63:0] \accel|c_s1 ;

wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus ;
wire [35:0] \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus ;

assign \accel|mult_inst|Mult0|auto_generated|w2585w [0] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [1] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [2] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [3] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [4] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [5] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [6] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [7] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [8] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [9] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [10] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [11] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [12] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [13] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [14] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [15] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [16] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|w2585w [17] = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out4~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out10~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out12~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out6~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out18~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out20~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out14~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out26~0  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~1  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~2  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~3  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~4  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~5  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~6  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~7  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out8~0  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~1  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~2  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~3  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~4  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~5  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~6  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~7  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out16~0  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~1  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~2  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~3  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~4  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~5  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~6  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~7  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out28~0  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~1  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~2  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~3  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~4  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~5  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~6  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~7  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out22~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out30~0  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~1  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~2  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~3  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~4  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~5  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~6  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~7  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out24~0  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~1  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~2  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~3  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~4  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~5  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~6  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~7  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_out32~0  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~1  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~2  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~3  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~4  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~5  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~6  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~7  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~8  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~9  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~10  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~11  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~12  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~13  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~14  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~15  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~0  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~1  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~2  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~3  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~4  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~5  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~6  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~7  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~0  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~1  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~2  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~3  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~4  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~5  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~6  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~7  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~0  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~1  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~2  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~3  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~4  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~5  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~6  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~7  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~0  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~1  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~2  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~3  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~4  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~5  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~6  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~7  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT28  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT29  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT30  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT31  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT32  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT33  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT34  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT35  = \accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~0  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~1  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~2  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~3  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~4  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~5  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~6  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~7  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~0  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~1  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~2  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~3  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~4  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~5  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~6  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~7  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT20  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT21  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT22  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT23  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT24  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT25  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT26  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT27  = \accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus [35];

assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~0  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [0];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~1  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [1];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~2  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [2];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~3  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [3];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~4  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [4];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~5  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [5];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~6  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [6];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~7  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [7];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~8  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [8];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~9  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [9];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~10  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [10];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~11  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [11];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~12  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [12];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~13  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [13];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~14  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [14];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~15  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [15];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~dataout  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [16];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT1  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [17];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT2  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [18];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT3  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [19];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT4  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [20];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT5  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [21];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT6  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [22];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT7  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [23];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT8  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [24];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT9  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [25];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT10  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [26];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT11  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [27];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT12  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [28];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT13  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [29];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT14  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [30];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT15  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [31];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT16  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [32];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT17  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [33];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT18  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [34];
assign \accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT19  = \accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus [35];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X26_Y18_N0
cycloneive_io_obuf \Q_o[0]~output (
	.i(\accel|q_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[0]~output .bus_hold = "false";
defparam \Q_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_io_obuf \Q_o[1]~output (
	.i(\accel|q_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[1]~output .bus_hold = "false";
defparam \Q_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_io_obuf \Q_o[2]~output (
	.i(\accel|q_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[2]~output .bus_hold = "false";
defparam \Q_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_io_obuf \Q_o[3]~output (
	.i(\accel|q_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[3]~output .bus_hold = "false";
defparam \Q_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_io_obuf \Q_o[4]~output (
	.i(\accel|q_reg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[4]~output .bus_hold = "false";
defparam \Q_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_io_obuf \Q_o[5]~output (
	.i(\accel|q_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[5]~output .bus_hold = "false";
defparam \Q_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_io_obuf \Q_o[6]~output (
	.i(\accel|q_reg [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[6]~output .bus_hold = "false";
defparam \Q_o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_io_obuf \Q_o[7]~output (
	.i(\accel|q_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[7]~output .bus_hold = "false";
defparam \Q_o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_io_obuf \Q_o[8]~output (
	.i(\accel|q_reg [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[8]~output .bus_hold = "false";
defparam \Q_o[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_io_obuf \Q_o[9]~output (
	.i(\accel|q_reg [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[9]~output .bus_hold = "false";
defparam \Q_o[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_io_obuf \Q_o[10]~output (
	.i(\accel|q_reg [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[10]~output .bus_hold = "false";
defparam \Q_o[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_io_obuf \Q_o[11]~output (
	.i(\accel|q_reg [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[11]~output .bus_hold = "false";
defparam \Q_o[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_io_obuf \Q_o[12]~output (
	.i(\accel|q_reg [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[12]~output .bus_hold = "false";
defparam \Q_o[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_io_obuf \Q_o[13]~output (
	.i(\accel|q_reg [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[13]~output .bus_hold = "false";
defparam \Q_o[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_io_obuf \Q_o[14]~output (
	.i(\accel|q_reg [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[14]~output .bus_hold = "false";
defparam \Q_o[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneive_io_obuf \Q_o[15]~output (
	.i(\accel|q_reg [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[15]~output .bus_hold = "false";
defparam \Q_o[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneive_io_obuf \Q_o[16]~output (
	.i(\accel|q_reg [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[16]~output .bus_hold = "false";
defparam \Q_o[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneive_io_obuf \Q_o[17]~output (
	.i(\accel|q_reg [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[17]~output .bus_hold = "false";
defparam \Q_o[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_io_obuf \Q_o[18]~output (
	.i(\accel|q_reg [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[18]~output .bus_hold = "false";
defparam \Q_o[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneive_io_obuf \Q_o[19]~output (
	.i(\accel|q_reg [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[19]~output .bus_hold = "false";
defparam \Q_o[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N4
cycloneive_io_obuf \Q_o[20]~output (
	.i(\accel|q_reg [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[20]~output .bus_hold = "false";
defparam \Q_o[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneive_io_obuf \Q_o[21]~output (
	.i(\accel|q_reg [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[21]~output .bus_hold = "false";
defparam \Q_o[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneive_io_obuf \Q_o[22]~output (
	.i(\accel|q_reg [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[22]~output .bus_hold = "false";
defparam \Q_o[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneive_io_obuf \Q_o[23]~output (
	.i(\accel|q_reg [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[23]~output .bus_hold = "false";
defparam \Q_o[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneive_io_obuf \Q_o[24]~output (
	.i(\accel|q_reg [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[24]~output .bus_hold = "false";
defparam \Q_o[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneive_io_obuf \Q_o[25]~output (
	.i(\accel|q_reg [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[25]~output .bus_hold = "false";
defparam \Q_o[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_io_obuf \Q_o[26]~output (
	.i(\accel|q_reg [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[26]~output .bus_hold = "false";
defparam \Q_o[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneive_io_obuf \Q_o[27]~output (
	.i(\accel|q_reg [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[27]~output .bus_hold = "false";
defparam \Q_o[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneive_io_obuf \Q_o[28]~output (
	.i(\accel|q_reg [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[28]~output .bus_hold = "false";
defparam \Q_o[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_io_obuf \Q_o[29]~output (
	.i(\accel|q_reg [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[29]~output .bus_hold = "false";
defparam \Q_o[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_io_obuf \Q_o[30]~output (
	.i(\accel|q_reg [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[30]~output .bus_hold = "false";
defparam \Q_o[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneive_io_obuf \Q_o[31]~output (
	.i(\accel|q_reg [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[31]~output .bus_hold = "false";
defparam \Q_o[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_io_obuf \Q_o[32]~output (
	.i(\accel|q_reg [32]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[32]~output .bus_hold = "false";
defparam \Q_o[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_io_obuf \Q_o[33]~output (
	.i(\accel|q_reg [33]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[33]~output .bus_hold = "false";
defparam \Q_o[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_io_obuf \Q_o[34]~output (
	.i(\accel|q_reg [34]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[34]~output .bus_hold = "false";
defparam \Q_o[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_io_obuf \Q_o[35]~output (
	.i(\accel|q_reg [35]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[35]~output .bus_hold = "false";
defparam \Q_o[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cycloneive_io_obuf \Q_o[36]~output (
	.i(\accel|q_reg [36]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[36]~output .bus_hold = "false";
defparam \Q_o[36]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_io_obuf \Q_o[37]~output (
	.i(\accel|q_reg [37]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[37]~output .bus_hold = "false";
defparam \Q_o[37]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cycloneive_io_obuf \Q_o[38]~output (
	.i(\accel|q_reg [38]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[38]~output .bus_hold = "false";
defparam \Q_o[38]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_io_obuf \Q_o[39]~output (
	.i(\accel|q_reg [39]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[39]~output .bus_hold = "false";
defparam \Q_o[39]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cycloneive_io_obuf \Q_o[40]~output (
	.i(\accel|q_reg [40]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[40]~output .bus_hold = "false";
defparam \Q_o[40]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_io_obuf \Q_o[41]~output (
	.i(\accel|q_reg [41]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[41]~output .bus_hold = "false";
defparam \Q_o[41]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_io_obuf \Q_o[42]~output (
	.i(\accel|q_reg [42]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[42]~output .bus_hold = "false";
defparam \Q_o[42]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_io_obuf \Q_o[43]~output (
	.i(\accel|q_reg [43]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[43]~output .bus_hold = "false";
defparam \Q_o[43]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cycloneive_io_obuf \Q_o[44]~output (
	.i(\accel|q_reg [44]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[44]~output .bus_hold = "false";
defparam \Q_o[44]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cycloneive_io_obuf \Q_o[45]~output (
	.i(\accel|q_reg [45]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[45]~output .bus_hold = "false";
defparam \Q_o[45]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_io_obuf \Q_o[46]~output (
	.i(\accel|q_reg [46]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[46]~output .bus_hold = "false";
defparam \Q_o[46]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_io_obuf \Q_o[47]~output (
	.i(\accel|q_reg [47]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[47]~output .bus_hold = "false";
defparam \Q_o[47]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_io_obuf \Q_o[48]~output (
	.i(\accel|q_reg [48]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[48]~output .bus_hold = "false";
defparam \Q_o[48]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_io_obuf \Q_o[49]~output (
	.i(\accel|q_reg [49]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[49]~output .bus_hold = "false";
defparam \Q_o[49]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_io_obuf \Q_o[50]~output (
	.i(\accel|q_reg [50]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[50]~output .bus_hold = "false";
defparam \Q_o[50]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_io_obuf \Q_o[51]~output (
	.i(\accel|q_reg [51]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[51]~output .bus_hold = "false";
defparam \Q_o[51]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_io_obuf \Q_o[52]~output (
	.i(\accel|q_reg [52]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[52]~output .bus_hold = "false";
defparam \Q_o[52]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_io_obuf \Q_o[53]~output (
	.i(\accel|q_reg [53]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[53]~output .bus_hold = "false";
defparam \Q_o[53]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_io_obuf \Q_o[54]~output (
	.i(\accel|q_reg [54]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[54]~output .bus_hold = "false";
defparam \Q_o[54]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_io_obuf \Q_o[55]~output (
	.i(\accel|q_reg [55]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[55]~output .bus_hold = "false";
defparam \Q_o[55]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_io_obuf \Q_o[56]~output (
	.i(\accel|q_reg [56]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[56]~output .bus_hold = "false";
defparam \Q_o[56]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N18
cycloneive_io_obuf \Q_o[57]~output (
	.i(\accel|q_reg [57]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[57]~output .bus_hold = "false";
defparam \Q_o[57]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_io_obuf \Q_o[58]~output (
	.i(\accel|q_reg [58]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[58]~output .bus_hold = "false";
defparam \Q_o[58]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_io_obuf \Q_o[59]~output (
	.i(\accel|q_reg [59]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[59]~output .bus_hold = "false";
defparam \Q_o[59]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_io_obuf \Q_o[60]~output (
	.i(\accel|q_reg [60]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[60]~output .bus_hold = "false";
defparam \Q_o[60]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_io_obuf \Q_o[61]~output (
	.i(\accel|q_reg [61]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[61]~output .bus_hold = "false";
defparam \Q_o[61]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_io_obuf \Q_o[62]~output (
	.i(\accel|q_reg [62]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[62]~output .bus_hold = "false";
defparam \Q_o[62]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_io_obuf \Q_o[63]~output (
	.i(\accel|q_reg [63]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[63]~output .bus_hold = "false";
defparam \Q_o[63]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_io_obuf \Q_o[64]~output (
	.i(\accel|q_reg [64]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[64]~output .bus_hold = "false";
defparam \Q_o[64]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_io_obuf \Q_o[65]~output (
	.i(\accel|q_reg [65]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[65]~output .bus_hold = "false";
defparam \Q_o[65]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cycloneive_io_obuf \Q_o[66]~output (
	.i(\accel|q_reg [66]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[66]~output .bus_hold = "false";
defparam \Q_o[66]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cycloneive_io_obuf \Q_o[67]~output (
	.i(\accel|q_reg [67]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[67]~output .bus_hold = "false";
defparam \Q_o[67]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cycloneive_io_obuf \Q_o[68]~output (
	.i(\accel|q_reg [68]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[68]~output .bus_hold = "false";
defparam \Q_o[68]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cycloneive_io_obuf \Q_o[69]~output (
	.i(\accel|q_reg [69]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[69]~output .bus_hold = "false";
defparam \Q_o[69]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_io_obuf \Q_o[70]~output (
	.i(\accel|q_reg [70]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[70]~output .bus_hold = "false";
defparam \Q_o[70]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneive_io_obuf \Q_o[71]~output (
	.i(\accel|q_reg [71]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[71]~output .bus_hold = "false";
defparam \Q_o[71]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_io_obuf \Q_o[72]~output (
	.i(\accel|q_reg [72]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[72]~output .bus_hold = "false";
defparam \Q_o[72]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_io_obuf \Q_o[73]~output (
	.i(\accel|q_reg [73]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[73]~output .bus_hold = "false";
defparam \Q_o[73]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cycloneive_io_obuf \Q_o[74]~output (
	.i(\accel|q_reg [74]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[74]~output .bus_hold = "false";
defparam \Q_o[74]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cycloneive_io_obuf \Q_o[75]~output (
	.i(\accel|q_reg [75]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[75]~output .bus_hold = "false";
defparam \Q_o[75]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_io_obuf \Q_o[76]~output (
	.i(\accel|q_reg [76]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[76]~output .bus_hold = "false";
defparam \Q_o[76]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_io_obuf \Q_o[77]~output (
	.i(\accel|q_reg [77]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[77]~output .bus_hold = "false";
defparam \Q_o[77]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cycloneive_io_obuf \Q_o[78]~output (
	.i(\accel|q_reg [78]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[78]~output .bus_hold = "false";
defparam \Q_o[78]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_io_obuf \Q_o[79]~output (
	.i(\accel|q_reg [79]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[79]~output .bus_hold = "false";
defparam \Q_o[79]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_io_obuf \Q_o[80]~output (
	.i(\accel|q_reg [80]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[80]~output .bus_hold = "false";
defparam \Q_o[80]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_io_obuf \Q_o[81]~output (
	.i(\accel|q_reg [81]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[81]~output .bus_hold = "false";
defparam \Q_o[81]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_io_obuf \Q_o[82]~output (
	.i(\accel|q_reg [82]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[82]~output .bus_hold = "false";
defparam \Q_o[82]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_io_obuf \Q_o[83]~output (
	.i(\accel|q_reg [83]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[83]~output .bus_hold = "false";
defparam \Q_o[83]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_io_obuf \Q_o[84]~output (
	.i(\accel|q_reg [84]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[84]~output .bus_hold = "false";
defparam \Q_o[84]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_io_obuf \Q_o[85]~output (
	.i(\accel|q_reg [85]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[85]~output .bus_hold = "false";
defparam \Q_o[85]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_io_obuf \Q_o[86]~output (
	.i(\accel|q_reg [86]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[86]~output .bus_hold = "false";
defparam \Q_o[86]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_io_obuf \Q_o[87]~output (
	.i(\accel|q_reg [87]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[87]~output .bus_hold = "false";
defparam \Q_o[87]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_io_obuf \Q_o[88]~output (
	.i(\accel|q_reg [88]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[88]~output .bus_hold = "false";
defparam \Q_o[88]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_io_obuf \Q_o[89]~output (
	.i(\accel|q_reg [89]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[89]~output .bus_hold = "false";
defparam \Q_o[89]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_io_obuf \Q_o[90]~output (
	.i(\accel|q_reg [90]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[90]~output .bus_hold = "false";
defparam \Q_o[90]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_io_obuf \Q_o[91]~output (
	.i(\accel|q_reg [91]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[91]~output .bus_hold = "false";
defparam \Q_o[91]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_io_obuf \Q_o[92]~output (
	.i(\accel|q_reg [92]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[92]~output .bus_hold = "false";
defparam \Q_o[92]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_io_obuf \Q_o[93]~output (
	.i(\accel|q_reg [93]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[93]~output .bus_hold = "false";
defparam \Q_o[93]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_io_obuf \Q_o[94]~output (
	.i(\accel|q_reg [94]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[94]~output .bus_hold = "false";
defparam \Q_o[94]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_io_obuf \Q_o[95]~output (
	.i(\accel|q_reg [95]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[95]~output .bus_hold = "false";
defparam \Q_o[95]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_io_obuf \Q_o[96]~output (
	.i(\accel|q_reg [96]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[96]~output .bus_hold = "false";
defparam \Q_o[96]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_io_obuf \Q_o[97]~output (
	.i(\accel|q_reg [97]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[97]~output .bus_hold = "false";
defparam \Q_o[97]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_io_obuf \Q_o[98]~output (
	.i(\accel|q_reg [98]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[98]~output .bus_hold = "false";
defparam \Q_o[98]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_io_obuf \Q_o[99]~output (
	.i(\accel|q_reg [99]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[99]~output .bus_hold = "false";
defparam \Q_o[99]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_io_obuf \Q_o[100]~output (
	.i(\accel|q_reg [100]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[100]~output .bus_hold = "false";
defparam \Q_o[100]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_io_obuf \Q_o[101]~output (
	.i(\accel|q_reg [101]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[101]~output .bus_hold = "false";
defparam \Q_o[101]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_io_obuf \Q_o[102]~output (
	.i(\accel|q_reg [102]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[102]~output .bus_hold = "false";
defparam \Q_o[102]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_io_obuf \Q_o[103]~output (
	.i(\accel|q_reg [103]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[103]~output .bus_hold = "false";
defparam \Q_o[103]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_io_obuf \Q_o[104]~output (
	.i(\accel|q_reg [104]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[104]~output .bus_hold = "false";
defparam \Q_o[104]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_io_obuf \Q_o[105]~output (
	.i(\accel|q_reg [105]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[105]~output .bus_hold = "false";
defparam \Q_o[105]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_io_obuf \Q_o[106]~output (
	.i(\accel|q_reg [106]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[106]~output .bus_hold = "false";
defparam \Q_o[106]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_io_obuf \Q_o[107]~output (
	.i(\accel|q_reg [107]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[107]~output .bus_hold = "false";
defparam \Q_o[107]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_io_obuf \Q_o[108]~output (
	.i(\accel|q_reg [108]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[108]~output .bus_hold = "false";
defparam \Q_o[108]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_io_obuf \Q_o[109]~output (
	.i(\accel|q_reg [109]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[109]~output .bus_hold = "false";
defparam \Q_o[109]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_io_obuf \Q_o[110]~output (
	.i(\accel|q_reg [110]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[110]~output .bus_hold = "false";
defparam \Q_o[110]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_io_obuf \Q_o[111]~output (
	.i(\accel|q_reg [111]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[111]~output .bus_hold = "false";
defparam \Q_o[111]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_io_obuf \Q_o[112]~output (
	.i(\accel|q_reg [112]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[112]~output .bus_hold = "false";
defparam \Q_o[112]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_io_obuf \Q_o[113]~output (
	.i(\accel|q_reg [113]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[113]~output .bus_hold = "false";
defparam \Q_o[113]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_io_obuf \Q_o[114]~output (
	.i(\accel|q_reg [114]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[114]~output .bus_hold = "false";
defparam \Q_o[114]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_io_obuf \Q_o[115]~output (
	.i(\accel|q_reg [115]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[115]~output .bus_hold = "false";
defparam \Q_o[115]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_io_obuf \Q_o[116]~output (
	.i(\accel|q_reg [116]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[116]~output .bus_hold = "false";
defparam \Q_o[116]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_io_obuf \Q_o[117]~output (
	.i(\accel|q_reg [117]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[117]~output .bus_hold = "false";
defparam \Q_o[117]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_io_obuf \Q_o[118]~output (
	.i(\accel|q_reg [118]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[118]~output .bus_hold = "false";
defparam \Q_o[118]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_io_obuf \Q_o[119]~output (
	.i(\accel|q_reg [119]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[119]~output .bus_hold = "false";
defparam \Q_o[119]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_io_obuf \Q_o[120]~output (
	.i(\accel|q_reg [120]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[120]~output .bus_hold = "false";
defparam \Q_o[120]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_io_obuf \Q_o[121]~output (
	.i(\accel|q_reg [121]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[121]~output .bus_hold = "false";
defparam \Q_o[121]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_io_obuf \Q_o[122]~output (
	.i(\accel|q_reg [122]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[122]~output .bus_hold = "false";
defparam \Q_o[122]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_io_obuf \Q_o[123]~output (
	.i(\accel|q_reg [123]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[123]~output .bus_hold = "false";
defparam \Q_o[123]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_io_obuf \Q_o[124]~output (
	.i(\accel|q_reg [124]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[124]~output .bus_hold = "false";
defparam \Q_o[124]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_io_obuf \Q_o[125]~output (
	.i(\accel|q_reg [125]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[125]~output .bus_hold = "false";
defparam \Q_o[125]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_io_obuf \Q_o[126]~output (
	.i(\accel|q_reg [126]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[126]~output .bus_hold = "false";
defparam \Q_o[126]~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_io_obuf \Q_o[127]~output (
	.i(\accel|q_reg [127]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Q_o[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \Q_o[127]~output .bus_hold = "false";
defparam \Q_o[127]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneive_io_ibuf \A_i[0]~input (
	.i(A_i[0]),
	.ibar(gnd),
	.o(\A_i[0]~input0 ));
// synopsys translate_off
defparam \A_i[0]~input .bus_hold = "false";
defparam \A_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \accel|a_s1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[0]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[0] .is_wysiwyg = "true";
defparam \accel|a_s1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneive_io_ibuf \B_i[0]~input (
	.i(B_i[0]),
	.ibar(gnd),
	.o(\B_i[0]~input0 ));
// synopsys translate_off
defparam \B_i[0]~input .bus_hold = "false";
defparam \B_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \accel|b_s1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[0]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[0] .is_wysiwyg = "true";
defparam \accel|b_s1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cycloneive_lcell_comb \accel|t1_s2[0]~64 (
// Equation(s):
// \accel|t1_s2[0]~64_combout  = (\accel|a_s1 [0] & ((GND) # (!\accel|b_s1 [0]))) # (!\accel|a_s1 [0] & (\accel|b_s1 [0] $ (GND)))
// \accel|t1_s2[0]~65  = CARRY((\accel|a_s1 [0]) # (!\accel|b_s1 [0]))

	.dataa(\accel|a_s1 [0]),
	.datab(\accel|b_s1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|t1_s2[0]~64_combout ),
	.cout(\accel|t1_s2[0]~65 ));
// synopsys translate_off
defparam \accel|t1_s2[0]~64 .lut_mask = 16'h66BB;
defparam \accel|t1_s2[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \accel|valid_s1~feeder (
// Equation(s):
// \accel|valid_s1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|valid_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|valid_s1~feeder .lut_mask = 16'hFFFF;
defparam \accel|valid_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \accel|valid_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|valid_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|valid_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel|valid_s1 .is_wysiwyg = "true";
defparam \accel|valid_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \accel|t1_s2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[0]~64_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[0] .is_wysiwyg = "true";
defparam \accel|t1_s2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \accel|valid_s2~feeder (
// Equation(s):
// \accel|valid_s2~feeder_combout  = \accel|valid_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|valid_s1~q ),
	.cin(gnd),
	.combout(\accel|valid_s2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|valid_s2~feeder .lut_mask = 16'hFF00;
defparam \accel|valid_s2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \accel|valid_s2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|valid_s2~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|valid_s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel|valid_s2 .is_wysiwyg = "true";
defparam \accel|valid_s2 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \accel|t1_s3[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [0]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[0] .is_wysiwyg = "true";
defparam \accel|t1_s3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneive_lcell_comb \accel|mult_inst|a_reg~0 (
// Equation(s):
// \accel|mult_inst|a_reg~0_combout  = (\accel|t1_s3 [0] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [0]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~0 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneive_io_ibuf \A_i[1]~input (
	.i(A_i[1]),
	.ibar(gnd),
	.o(\A_i[1]~input0 ));
// synopsys translate_off
defparam \A_i[1]~input .bus_hold = "false";
defparam \A_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \accel|a_s1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[1]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[1] .is_wysiwyg = "true";
defparam \accel|a_s1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cycloneive_io_ibuf \B_i[1]~input (
	.i(B_i[1]),
	.ibar(gnd),
	.o(\B_i[1]~input0 ));
// synopsys translate_off
defparam \B_i[1]~input .bus_hold = "false";
defparam \B_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \accel|b_s1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[1]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[1] .is_wysiwyg = "true";
defparam \accel|b_s1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cycloneive_lcell_comb \accel|t1_s2[1]~66 (
// Equation(s):
// \accel|t1_s2[1]~66_combout  = (\accel|a_s1 [1] & ((\accel|b_s1 [1] & (!\accel|t1_s2[0]~65 )) # (!\accel|b_s1 [1] & (\accel|t1_s2[0]~65  & VCC)))) # (!\accel|a_s1 [1] & ((\accel|b_s1 [1] & ((\accel|t1_s2[0]~65 ) # (GND))) # (!\accel|b_s1 [1] & 
// (!\accel|t1_s2[0]~65 ))))
// \accel|t1_s2[1]~67  = CARRY((\accel|a_s1 [1] & (\accel|b_s1 [1] & !\accel|t1_s2[0]~65 )) # (!\accel|a_s1 [1] & ((\accel|b_s1 [1]) # (!\accel|t1_s2[0]~65 ))))

	.dataa(\accel|a_s1 [1]),
	.datab(\accel|b_s1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[0]~65 ),
	.combout(\accel|t1_s2[1]~66_combout ),
	.cout(\accel|t1_s2[1]~67 ));
// synopsys translate_off
defparam \accel|t1_s2[1]~66 .lut_mask = 16'h694D;
defparam \accel|t1_s2[1]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N3
dffeas \accel|t1_s2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[1]~66_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[1] .is_wysiwyg = "true";
defparam \accel|t1_s2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N23
dffeas \accel|t1_s3[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [1]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[1] .is_wysiwyg = "true";
defparam \accel|t1_s3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cycloneive_lcell_comb \accel|mult_inst|a_reg~1 (
// Equation(s):
// \accel|mult_inst|a_reg~1_combout  = (\accel|t1_s3 [1] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [1]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~1 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cycloneive_io_ibuf \B_i[2]~input (
	.i(B_i[2]),
	.ibar(gnd),
	.o(\B_i[2]~input0 ));
// synopsys translate_off
defparam \B_i[2]~input .bus_hold = "false";
defparam \B_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneive_lcell_comb \accel|b_s1[2]~feeder (
// Equation(s):
// \accel|b_s1[2]~feeder_combout  = \B_i[2]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[2]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[2]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N11
dffeas \accel|b_s1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[2] .is_wysiwyg = "true";
defparam \accel|b_s1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneive_io_ibuf \A_i[2]~input (
	.i(A_i[2]),
	.ibar(gnd),
	.o(\A_i[2]~input0 ));
// synopsys translate_off
defparam \A_i[2]~input .bus_hold = "false";
defparam \A_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \accel|a_s1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[2]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[2] .is_wysiwyg = "true";
defparam \accel|a_s1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cycloneive_lcell_comb \accel|t1_s2[2]~68 (
// Equation(s):
// \accel|t1_s2[2]~68_combout  = ((\accel|b_s1 [2] $ (\accel|a_s1 [2] $ (\accel|t1_s2[1]~67 )))) # (GND)
// \accel|t1_s2[2]~69  = CARRY((\accel|b_s1 [2] & (\accel|a_s1 [2] & !\accel|t1_s2[1]~67 )) # (!\accel|b_s1 [2] & ((\accel|a_s1 [2]) # (!\accel|t1_s2[1]~67 ))))

	.dataa(\accel|b_s1 [2]),
	.datab(\accel|a_s1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[1]~67 ),
	.combout(\accel|t1_s2[2]~68_combout ),
	.cout(\accel|t1_s2[2]~69 ));
// synopsys translate_off
defparam \accel|t1_s2[2]~68 .lut_mask = 16'h964D;
defparam \accel|t1_s2[2]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N5
dffeas \accel|t1_s2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[2]~68_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[2] .is_wysiwyg = "true";
defparam \accel|t1_s2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N17
dffeas \accel|t1_s3[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [2]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[2] .is_wysiwyg = "true";
defparam \accel|t1_s3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneive_lcell_comb \accel|mult_inst|a_reg~2 (
// Equation(s):
// \accel|mult_inst|a_reg~2_combout  = (\accel|t1_s3 [2] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [2]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~2 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneive_io_ibuf \A_i[3]~input (
	.i(A_i[3]),
	.ibar(gnd),
	.o(\A_i[3]~input0 ));
// synopsys translate_off
defparam \A_i[3]~input .bus_hold = "false";
defparam \A_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneive_lcell_comb \accel|a_s1[3]~feeder (
// Equation(s):
// \accel|a_s1[3]~feeder_combout  = \A_i[3]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[3]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[3]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \accel|a_s1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[3] .is_wysiwyg = "true";
defparam \accel|a_s1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneive_io_ibuf \B_i[3]~input (
	.i(B_i[3]),
	.ibar(gnd),
	.o(\B_i[3]~input0 ));
// synopsys translate_off
defparam \B_i[3]~input .bus_hold = "false";
defparam \B_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneive_lcell_comb \accel|b_s1[3]~feeder (
// Equation(s):
// \accel|b_s1[3]~feeder_combout  = \B_i[3]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[3]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[3]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \accel|b_s1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[3] .is_wysiwyg = "true";
defparam \accel|b_s1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cycloneive_lcell_comb \accel|t1_s2[3]~70 (
// Equation(s):
// \accel|t1_s2[3]~70_combout  = (\accel|a_s1 [3] & ((\accel|b_s1 [3] & (!\accel|t1_s2[2]~69 )) # (!\accel|b_s1 [3] & (\accel|t1_s2[2]~69  & VCC)))) # (!\accel|a_s1 [3] & ((\accel|b_s1 [3] & ((\accel|t1_s2[2]~69 ) # (GND))) # (!\accel|b_s1 [3] & 
// (!\accel|t1_s2[2]~69 ))))
// \accel|t1_s2[3]~71  = CARRY((\accel|a_s1 [3] & (\accel|b_s1 [3] & !\accel|t1_s2[2]~69 )) # (!\accel|a_s1 [3] & ((\accel|b_s1 [3]) # (!\accel|t1_s2[2]~69 ))))

	.dataa(\accel|a_s1 [3]),
	.datab(\accel|b_s1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[2]~69 ),
	.combout(\accel|t1_s2[3]~70_combout ),
	.cout(\accel|t1_s2[3]~71 ));
// synopsys translate_off
defparam \accel|t1_s2[3]~70 .lut_mask = 16'h694D;
defparam \accel|t1_s2[3]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N7
dffeas \accel|t1_s2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[3]~70_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[3] .is_wysiwyg = "true";
defparam \accel|t1_s2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \accel|t1_s3[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [3]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[3] .is_wysiwyg = "true";
defparam \accel|t1_s3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneive_lcell_comb \accel|mult_inst|a_reg~3 (
// Equation(s):
// \accel|mult_inst|a_reg~3_combout  = (\accel|t1_s3 [3] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [3]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~3 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cycloneive_io_ibuf \A_i[4]~input (
	.i(A_i[4]),
	.ibar(gnd),
	.o(\A_i[4]~input0 ));
// synopsys translate_off
defparam \A_i[4]~input .bus_hold = "false";
defparam \A_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneive_lcell_comb \accel|a_s1[4]~feeder (
// Equation(s):
// \accel|a_s1[4]~feeder_combout  = \A_i[4]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[4]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[4]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N17
dffeas \accel|a_s1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[4] .is_wysiwyg = "true";
defparam \accel|a_s1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneive_io_ibuf \B_i[4]~input (
	.i(B_i[4]),
	.ibar(gnd),
	.o(\B_i[4]~input0 ));
// synopsys translate_off
defparam \B_i[4]~input .bus_hold = "false";
defparam \B_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneive_lcell_comb \accel|b_s1[4]~feeder (
// Equation(s):
// \accel|b_s1[4]~feeder_combout  = \B_i[4]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[4]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[4]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \accel|b_s1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[4] .is_wysiwyg = "true";
defparam \accel|b_s1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cycloneive_lcell_comb \accel|t1_s2[4]~72 (
// Equation(s):
// \accel|t1_s2[4]~72_combout  = ((\accel|a_s1 [4] $ (\accel|b_s1 [4] $ (\accel|t1_s2[3]~71 )))) # (GND)
// \accel|t1_s2[4]~73  = CARRY((\accel|a_s1 [4] & ((!\accel|t1_s2[3]~71 ) # (!\accel|b_s1 [4]))) # (!\accel|a_s1 [4] & (!\accel|b_s1 [4] & !\accel|t1_s2[3]~71 )))

	.dataa(\accel|a_s1 [4]),
	.datab(\accel|b_s1 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[3]~71 ),
	.combout(\accel|t1_s2[4]~72_combout ),
	.cout(\accel|t1_s2[4]~73 ));
// synopsys translate_off
defparam \accel|t1_s2[4]~72 .lut_mask = 16'h962B;
defparam \accel|t1_s2[4]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N9
dffeas \accel|t1_s2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[4]~72_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[4] .is_wysiwyg = "true";
defparam \accel|t1_s2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N1
dffeas \accel|t1_s3[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [4]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[4] .is_wysiwyg = "true";
defparam \accel|t1_s3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneive_lcell_comb \accel|mult_inst|a_reg~4 (
// Equation(s):
// \accel|mult_inst|a_reg~4_combout  = (\accel|t1_s3 [4] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [4]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~4 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_io_ibuf \A_i[5]~input (
	.i(A_i[5]),
	.ibar(gnd),
	.o(\A_i[5]~input0 ));
// synopsys translate_off
defparam \A_i[5]~input .bus_hold = "false";
defparam \A_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cycloneive_lcell_comb \accel|a_s1[5]~feeder (
// Equation(s):
// \accel|a_s1[5]~feeder_combout  = \A_i[5]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[5]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[5]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \accel|a_s1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[5] .is_wysiwyg = "true";
defparam \accel|a_s1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cycloneive_io_ibuf \B_i[5]~input (
	.i(B_i[5]),
	.ibar(gnd),
	.o(\B_i[5]~input0 ));
// synopsys translate_off
defparam \B_i[5]~input .bus_hold = "false";
defparam \B_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cycloneive_lcell_comb \accel|b_s1[5]~feeder (
// Equation(s):
// \accel|b_s1[5]~feeder_combout  = \B_i[5]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[5]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[5]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \accel|b_s1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[5] .is_wysiwyg = "true";
defparam \accel|b_s1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cycloneive_lcell_comb \accel|t1_s2[5]~74 (
// Equation(s):
// \accel|t1_s2[5]~74_combout  = (\accel|a_s1 [5] & ((\accel|b_s1 [5] & (!\accel|t1_s2[4]~73 )) # (!\accel|b_s1 [5] & (\accel|t1_s2[4]~73  & VCC)))) # (!\accel|a_s1 [5] & ((\accel|b_s1 [5] & ((\accel|t1_s2[4]~73 ) # (GND))) # (!\accel|b_s1 [5] & 
// (!\accel|t1_s2[4]~73 ))))
// \accel|t1_s2[5]~75  = CARRY((\accel|a_s1 [5] & (\accel|b_s1 [5] & !\accel|t1_s2[4]~73 )) # (!\accel|a_s1 [5] & ((\accel|b_s1 [5]) # (!\accel|t1_s2[4]~73 ))))

	.dataa(\accel|a_s1 [5]),
	.datab(\accel|b_s1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[4]~73 ),
	.combout(\accel|t1_s2[5]~74_combout ),
	.cout(\accel|t1_s2[5]~75 ));
// synopsys translate_off
defparam \accel|t1_s2[5]~74 .lut_mask = 16'h694D;
defparam \accel|t1_s2[5]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \accel|t1_s2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[5]~74_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[5] .is_wysiwyg = "true";
defparam \accel|t1_s2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N31
dffeas \accel|t1_s3[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [5]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[5] .is_wysiwyg = "true";
defparam \accel|t1_s3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cycloneive_lcell_comb \accel|mult_inst|a_reg~5 (
// Equation(s):
// \accel|mult_inst|a_reg~5_combout  = (\accel|t1_s3 [5] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [5]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~5 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_io_ibuf \B_i[6]~input (
	.i(B_i[6]),
	.ibar(gnd),
	.o(\B_i[6]~input0 ));
// synopsys translate_off
defparam \B_i[6]~input .bus_hold = "false";
defparam \B_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N10
cycloneive_lcell_comb \accel|b_s1[6]~feeder (
// Equation(s):
// \accel|b_s1[6]~feeder_combout  = \B_i[6]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[6]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[6]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \accel|b_s1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[6] .is_wysiwyg = "true";
defparam \accel|b_s1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_io_ibuf \A_i[6]~input (
	.i(A_i[6]),
	.ibar(gnd),
	.o(\A_i[6]~input0 ));
// synopsys translate_off
defparam \A_i[6]~input .bus_hold = "false";
defparam \A_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cycloneive_lcell_comb \accel|a_s1[6]~feeder (
// Equation(s):
// \accel|a_s1[6]~feeder_combout  = \A_i[6]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[6]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[6]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N25
dffeas \accel|a_s1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[6] .is_wysiwyg = "true";
defparam \accel|a_s1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cycloneive_lcell_comb \accel|t1_s2[6]~76 (
// Equation(s):
// \accel|t1_s2[6]~76_combout  = ((\accel|b_s1 [6] $ (\accel|a_s1 [6] $ (\accel|t1_s2[5]~75 )))) # (GND)
// \accel|t1_s2[6]~77  = CARRY((\accel|b_s1 [6] & (\accel|a_s1 [6] & !\accel|t1_s2[5]~75 )) # (!\accel|b_s1 [6] & ((\accel|a_s1 [6]) # (!\accel|t1_s2[5]~75 ))))

	.dataa(\accel|b_s1 [6]),
	.datab(\accel|a_s1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[5]~75 ),
	.combout(\accel|t1_s2[6]~76_combout ),
	.cout(\accel|t1_s2[6]~77 ));
// synopsys translate_off
defparam \accel|t1_s2[6]~76 .lut_mask = 16'h964D;
defparam \accel|t1_s2[6]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \accel|t1_s2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[6]~76_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[6] .is_wysiwyg = "true";
defparam \accel|t1_s2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N17
dffeas \accel|t1_s3[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [6]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[6] .is_wysiwyg = "true";
defparam \accel|t1_s3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cycloneive_lcell_comb \accel|mult_inst|a_reg~6 (
// Equation(s):
// \accel|mult_inst|a_reg~6_combout  = (\accel|t1_s3 [6] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [6]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~6 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_io_ibuf \B_i[7]~input (
	.i(B_i[7]),
	.ibar(gnd),
	.o(\B_i[7]~input0 ));
// synopsys translate_off
defparam \B_i[7]~input .bus_hold = "false";
defparam \B_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y8_N7
dffeas \accel|b_s1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[7]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[7] .is_wysiwyg = "true";
defparam \accel|b_s1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_io_ibuf \A_i[7]~input (
	.i(A_i[7]),
	.ibar(gnd),
	.o(\A_i[7]~input0 ));
// synopsys translate_off
defparam \A_i[7]~input .bus_hold = "false";
defparam \A_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cycloneive_lcell_comb \accel|a_s1[7]~feeder (
// Equation(s):
// \accel|a_s1[7]~feeder_combout  = \A_i[7]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[7]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[7]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \accel|a_s1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[7] .is_wysiwyg = "true";
defparam \accel|a_s1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cycloneive_lcell_comb \accel|t1_s2[7]~78 (
// Equation(s):
// \accel|t1_s2[7]~78_combout  = (\accel|b_s1 [7] & ((\accel|a_s1 [7] & (!\accel|t1_s2[6]~77 )) # (!\accel|a_s1 [7] & ((\accel|t1_s2[6]~77 ) # (GND))))) # (!\accel|b_s1 [7] & ((\accel|a_s1 [7] & (\accel|t1_s2[6]~77  & VCC)) # (!\accel|a_s1 [7] & 
// (!\accel|t1_s2[6]~77 ))))
// \accel|t1_s2[7]~79  = CARRY((\accel|b_s1 [7] & ((!\accel|t1_s2[6]~77 ) # (!\accel|a_s1 [7]))) # (!\accel|b_s1 [7] & (!\accel|a_s1 [7] & !\accel|t1_s2[6]~77 )))

	.dataa(\accel|b_s1 [7]),
	.datab(\accel|a_s1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[6]~77 ),
	.combout(\accel|t1_s2[7]~78_combout ),
	.cout(\accel|t1_s2[7]~79 ));
// synopsys translate_off
defparam \accel|t1_s2[7]~78 .lut_mask = 16'h692B;
defparam \accel|t1_s2[7]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N15
dffeas \accel|t1_s2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[7]~78_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[7] .is_wysiwyg = "true";
defparam \accel|t1_s2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N25
dffeas \accel|t1_s3[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [7]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[7] .is_wysiwyg = "true";
defparam \accel|t1_s3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cycloneive_lcell_comb \accel|mult_inst|a_reg~7 (
// Equation(s):
// \accel|mult_inst|a_reg~7_combout  = (\accel|t1_s3 [7] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [7]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~7 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_io_ibuf \A_i[8]~input (
	.i(A_i[8]),
	.ibar(gnd),
	.o(\A_i[8]~input0 ));
// synopsys translate_off
defparam \A_i[8]~input .bus_hold = "false";
defparam \A_i[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y8_N29
dffeas \accel|a_s1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[8]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[8] .is_wysiwyg = "true";
defparam \accel|a_s1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_io_ibuf \B_i[8]~input (
	.i(B_i[8]),
	.ibar(gnd),
	.o(\B_i[8]~input0 ));
// synopsys translate_off
defparam \B_i[8]~input .bus_hold = "false";
defparam \B_i[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \accel|b_s1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[8]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[8] .is_wysiwyg = "true";
defparam \accel|b_s1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cycloneive_lcell_comb \accel|t1_s2[8]~80 (
// Equation(s):
// \accel|t1_s2[8]~80_combout  = ((\accel|a_s1 [8] $ (\accel|b_s1 [8] $ (\accel|t1_s2[7]~79 )))) # (GND)
// \accel|t1_s2[8]~81  = CARRY((\accel|a_s1 [8] & ((!\accel|t1_s2[7]~79 ) # (!\accel|b_s1 [8]))) # (!\accel|a_s1 [8] & (!\accel|b_s1 [8] & !\accel|t1_s2[7]~79 )))

	.dataa(\accel|a_s1 [8]),
	.datab(\accel|b_s1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[7]~79 ),
	.combout(\accel|t1_s2[8]~80_combout ),
	.cout(\accel|t1_s2[8]~81 ));
// synopsys translate_off
defparam \accel|t1_s2[8]~80 .lut_mask = 16'h962B;
defparam \accel|t1_s2[8]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N17
dffeas \accel|t1_s2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[8]~80_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[8] .is_wysiwyg = "true";
defparam \accel|t1_s2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N9
dffeas \accel|t1_s3[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [8]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[8] .is_wysiwyg = "true";
defparam \accel|t1_s3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneive_lcell_comb \accel|mult_inst|a_reg~8 (
// Equation(s):
// \accel|mult_inst|a_reg~8_combout  = (\accel|t1_s3 [8] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [8]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~8 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_io_ibuf \A_i[9]~input (
	.i(A_i[9]),
	.ibar(gnd),
	.o(\A_i[9]~input0 ));
// synopsys translate_off
defparam \A_i[9]~input .bus_hold = "false";
defparam \A_i[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cycloneive_lcell_comb \accel|a_s1[9]~feeder (
// Equation(s):
// \accel|a_s1[9]~feeder_combout  = \A_i[9]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[9]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[9]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \accel|a_s1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[9] .is_wysiwyg = "true";
defparam \accel|a_s1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_io_ibuf \B_i[9]~input (
	.i(B_i[9]),
	.ibar(gnd),
	.o(\B_i[9]~input0 ));
// synopsys translate_off
defparam \B_i[9]~input .bus_hold = "false";
defparam \B_i[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y8_N3
dffeas \accel|b_s1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[9]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[9] .is_wysiwyg = "true";
defparam \accel|b_s1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneive_lcell_comb \accel|t1_s2[9]~82 (
// Equation(s):
// \accel|t1_s2[9]~82_combout  = (\accel|a_s1 [9] & ((\accel|b_s1 [9] & (!\accel|t1_s2[8]~81 )) # (!\accel|b_s1 [9] & (\accel|t1_s2[8]~81  & VCC)))) # (!\accel|a_s1 [9] & ((\accel|b_s1 [9] & ((\accel|t1_s2[8]~81 ) # (GND))) # (!\accel|b_s1 [9] & 
// (!\accel|t1_s2[8]~81 ))))
// \accel|t1_s2[9]~83  = CARRY((\accel|a_s1 [9] & (\accel|b_s1 [9] & !\accel|t1_s2[8]~81 )) # (!\accel|a_s1 [9] & ((\accel|b_s1 [9]) # (!\accel|t1_s2[8]~81 ))))

	.dataa(\accel|a_s1 [9]),
	.datab(\accel|b_s1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[8]~81 ),
	.combout(\accel|t1_s2[9]~82_combout ),
	.cout(\accel|t1_s2[9]~83 ));
// synopsys translate_off
defparam \accel|t1_s2[9]~82 .lut_mask = 16'h694D;
defparam \accel|t1_s2[9]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \accel|t1_s2[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[9]~82_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[9] .is_wysiwyg = "true";
defparam \accel|t1_s2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N3
dffeas \accel|t1_s3[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [9]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[9] .is_wysiwyg = "true";
defparam \accel|t1_s3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cycloneive_lcell_comb \accel|mult_inst|a_reg~9 (
// Equation(s):
// \accel|mult_inst|a_reg~9_combout  = (\accel|t1_s3 [9] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [9]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~9 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_io_ibuf \A_i[10]~input (
	.i(A_i[10]),
	.ibar(gnd),
	.o(\A_i[10]~input0 ));
// synopsys translate_off
defparam \A_i[10]~input .bus_hold = "false";
defparam \A_i[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y8_N9
dffeas \accel|a_s1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[10]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[10] .is_wysiwyg = "true";
defparam \accel|a_s1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N0
cycloneive_io_ibuf \B_i[10]~input (
	.i(B_i[10]),
	.ibar(gnd),
	.o(\B_i[10]~input0 ));
// synopsys translate_off
defparam \B_i[10]~input .bus_hold = "false";
defparam \B_i[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cycloneive_lcell_comb \accel|b_s1[10]~feeder (
// Equation(s):
// \accel|b_s1[10]~feeder_combout  = \B_i[10]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[10]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[10]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N15
dffeas \accel|b_s1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[10] .is_wysiwyg = "true";
defparam \accel|b_s1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cycloneive_lcell_comb \accel|t1_s2[10]~84 (
// Equation(s):
// \accel|t1_s2[10]~84_combout  = ((\accel|a_s1 [10] $ (\accel|b_s1 [10] $ (\accel|t1_s2[9]~83 )))) # (GND)
// \accel|t1_s2[10]~85  = CARRY((\accel|a_s1 [10] & ((!\accel|t1_s2[9]~83 ) # (!\accel|b_s1 [10]))) # (!\accel|a_s1 [10] & (!\accel|b_s1 [10] & !\accel|t1_s2[9]~83 )))

	.dataa(\accel|a_s1 [10]),
	.datab(\accel|b_s1 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[9]~83 ),
	.combout(\accel|t1_s2[10]~84_combout ),
	.cout(\accel|t1_s2[10]~85 ));
// synopsys translate_off
defparam \accel|t1_s2[10]~84 .lut_mask = 16'h962B;
defparam \accel|t1_s2[10]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N21
dffeas \accel|t1_s2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[10]~84_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[10] .is_wysiwyg = "true";
defparam \accel|t1_s2[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \accel|t1_s3[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [10]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[10] .is_wysiwyg = "true";
defparam \accel|t1_s3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cycloneive_lcell_comb \accel|mult_inst|a_reg~10 (
// Equation(s):
// \accel|mult_inst|a_reg~10_combout  = (\accel|t1_s3 [10] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [10]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~10 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_io_ibuf \B_i[11]~input (
	.i(B_i[11]),
	.ibar(gnd),
	.o(\B_i[11]~input0 ));
// synopsys translate_off
defparam \B_i[11]~input .bus_hold = "false";
defparam \B_i[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y8_N31
dffeas \accel|b_s1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[11]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[11] .is_wysiwyg = "true";
defparam \accel|b_s1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneive_io_ibuf \A_i[11]~input (
	.i(A_i[11]),
	.ibar(gnd),
	.o(\A_i[11]~input0 ));
// synopsys translate_off
defparam \A_i[11]~input .bus_hold = "false";
defparam \A_i[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cycloneive_lcell_comb \accel|a_s1[11]~feeder (
// Equation(s):
// \accel|a_s1[11]~feeder_combout  = \A_i[11]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[11]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[11]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N21
dffeas \accel|a_s1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[11] .is_wysiwyg = "true";
defparam \accel|a_s1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cycloneive_lcell_comb \accel|t1_s2[11]~86 (
// Equation(s):
// \accel|t1_s2[11]~86_combout  = (\accel|b_s1 [11] & ((\accel|a_s1 [11] & (!\accel|t1_s2[10]~85 )) # (!\accel|a_s1 [11] & ((\accel|t1_s2[10]~85 ) # (GND))))) # (!\accel|b_s1 [11] & ((\accel|a_s1 [11] & (\accel|t1_s2[10]~85  & VCC)) # (!\accel|a_s1 [11] & 
// (!\accel|t1_s2[10]~85 ))))
// \accel|t1_s2[11]~87  = CARRY((\accel|b_s1 [11] & ((!\accel|t1_s2[10]~85 ) # (!\accel|a_s1 [11]))) # (!\accel|b_s1 [11] & (!\accel|a_s1 [11] & !\accel|t1_s2[10]~85 )))

	.dataa(\accel|b_s1 [11]),
	.datab(\accel|a_s1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[10]~85 ),
	.combout(\accel|t1_s2[11]~86_combout ),
	.cout(\accel|t1_s2[11]~87 ));
// synopsys translate_off
defparam \accel|t1_s2[11]~86 .lut_mask = 16'h692B;
defparam \accel|t1_s2[11]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N23
dffeas \accel|t1_s2[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[11]~86_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[11] .is_wysiwyg = "true";
defparam \accel|t1_s2[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N27
dffeas \accel|t1_s3[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [11]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[11] .is_wysiwyg = "true";
defparam \accel|t1_s3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneive_lcell_comb \accel|mult_inst|a_reg~11 (
// Equation(s):
// \accel|mult_inst|a_reg~11_combout  = (\accel|t1_s3 [11] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [11]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~11 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_io_ibuf \B_i[12]~input (
	.i(B_i[12]),
	.ibar(gnd),
	.o(\B_i[12]~input0 ));
// synopsys translate_off
defparam \B_i[12]~input .bus_hold = "false";
defparam \B_i[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y8_N27
dffeas \accel|b_s1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[12]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[12] .is_wysiwyg = "true";
defparam \accel|b_s1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N4
cycloneive_io_ibuf \A_i[12]~input (
	.i(A_i[12]),
	.ibar(gnd),
	.o(\A_i[12]~input0 ));
// synopsys translate_off
defparam \A_i[12]~input .bus_hold = "false";
defparam \A_i[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cycloneive_lcell_comb \accel|a_s1[12]~feeder (
// Equation(s):
// \accel|a_s1[12]~feeder_combout  = \A_i[12]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[12]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[12]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N13
dffeas \accel|a_s1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[12] .is_wysiwyg = "true";
defparam \accel|a_s1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cycloneive_lcell_comb \accel|t1_s2[12]~88 (
// Equation(s):
// \accel|t1_s2[12]~88_combout  = ((\accel|b_s1 [12] $ (\accel|a_s1 [12] $ (\accel|t1_s2[11]~87 )))) # (GND)
// \accel|t1_s2[12]~89  = CARRY((\accel|b_s1 [12] & (\accel|a_s1 [12] & !\accel|t1_s2[11]~87 )) # (!\accel|b_s1 [12] & ((\accel|a_s1 [12]) # (!\accel|t1_s2[11]~87 ))))

	.dataa(\accel|b_s1 [12]),
	.datab(\accel|a_s1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[11]~87 ),
	.combout(\accel|t1_s2[12]~88_combout ),
	.cout(\accel|t1_s2[12]~89 ));
// synopsys translate_off
defparam \accel|t1_s2[12]~88 .lut_mask = 16'h964D;
defparam \accel|t1_s2[12]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \accel|t1_s2[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[12]~88_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[12] .is_wysiwyg = "true";
defparam \accel|t1_s2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \accel|t1_s3[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [12]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[12] .is_wysiwyg = "true";
defparam \accel|t1_s3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneive_lcell_comb \accel|mult_inst|a_reg~12 (
// Equation(s):
// \accel|mult_inst|a_reg~12_combout  = (\accel|t1_s3 [12] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [12]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~12 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneive_io_ibuf \A_i[13]~input (
	.i(A_i[13]),
	.ibar(gnd),
	.o(\A_i[13]~input0 ));
// synopsys translate_off
defparam \A_i[13]~input .bus_hold = "false";
defparam \A_i[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneive_lcell_comb \accel|a_s1[13]~feeder (
// Equation(s):
// \accel|a_s1[13]~feeder_combout  = \A_i[13]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[13]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[13]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N29
dffeas \accel|a_s1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[13] .is_wysiwyg = "true";
defparam \accel|a_s1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneive_io_ibuf \B_i[13]~input (
	.i(B_i[13]),
	.ibar(gnd),
	.o(\B_i[13]~input0 ));
// synopsys translate_off
defparam \B_i[13]~input .bus_hold = "false";
defparam \B_i[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y13_N21
dffeas \accel|b_s1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[13]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[13] .is_wysiwyg = "true";
defparam \accel|b_s1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cycloneive_lcell_comb \accel|t1_s2[13]~90 (
// Equation(s):
// \accel|t1_s2[13]~90_combout  = (\accel|a_s1 [13] & ((\accel|b_s1 [13] & (!\accel|t1_s2[12]~89 )) # (!\accel|b_s1 [13] & (\accel|t1_s2[12]~89  & VCC)))) # (!\accel|a_s1 [13] & ((\accel|b_s1 [13] & ((\accel|t1_s2[12]~89 ) # (GND))) # (!\accel|b_s1 [13] & 
// (!\accel|t1_s2[12]~89 ))))
// \accel|t1_s2[13]~91  = CARRY((\accel|a_s1 [13] & (\accel|b_s1 [13] & !\accel|t1_s2[12]~89 )) # (!\accel|a_s1 [13] & ((\accel|b_s1 [13]) # (!\accel|t1_s2[12]~89 ))))

	.dataa(\accel|a_s1 [13]),
	.datab(\accel|b_s1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[12]~89 ),
	.combout(\accel|t1_s2[13]~90_combout ),
	.cout(\accel|t1_s2[13]~91 ));
// synopsys translate_off
defparam \accel|t1_s2[13]~90 .lut_mask = 16'h694D;
defparam \accel|t1_s2[13]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N27
dffeas \accel|t1_s2[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[13]~90_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[13] .is_wysiwyg = "true";
defparam \accel|t1_s2[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N15
dffeas \accel|t1_s3[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [13]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[13] .is_wysiwyg = "true";
defparam \accel|t1_s3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cycloneive_lcell_comb \accel|mult_inst|a_reg~13 (
// Equation(s):
// \accel|mult_inst|a_reg~13_combout  = (\accel|t1_s3 [13] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [13]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~13 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cycloneive_io_ibuf \A_i[14]~input (
	.i(A_i[14]),
	.ibar(gnd),
	.o(\A_i[14]~input0 ));
// synopsys translate_off
defparam \A_i[14]~input .bus_hold = "false";
defparam \A_i[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneive_lcell_comb \accel|a_s1[14]~feeder (
// Equation(s):
// \accel|a_s1[14]~feeder_combout  = \A_i[14]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[14]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[14]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N11
dffeas \accel|a_s1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[14] .is_wysiwyg = "true";
defparam \accel|a_s1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N26
cycloneive_io_ibuf \B_i[14]~input (
	.i(B_i[14]),
	.ibar(gnd),
	.o(\B_i[14]~input0 ));
// synopsys translate_off
defparam \B_i[14]~input .bus_hold = "false";
defparam \B_i[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneive_lcell_comb \accel|b_s1[14]~feeder (
// Equation(s):
// \accel|b_s1[14]~feeder_combout  = \B_i[14]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[14]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[14]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \accel|b_s1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[14] .is_wysiwyg = "true";
defparam \accel|b_s1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cycloneive_lcell_comb \accel|t1_s2[14]~92 (
// Equation(s):
// \accel|t1_s2[14]~92_combout  = ((\accel|a_s1 [14] $ (\accel|b_s1 [14] $ (\accel|t1_s2[13]~91 )))) # (GND)
// \accel|t1_s2[14]~93  = CARRY((\accel|a_s1 [14] & ((!\accel|t1_s2[13]~91 ) # (!\accel|b_s1 [14]))) # (!\accel|a_s1 [14] & (!\accel|b_s1 [14] & !\accel|t1_s2[13]~91 )))

	.dataa(\accel|a_s1 [14]),
	.datab(\accel|b_s1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[13]~91 ),
	.combout(\accel|t1_s2[14]~92_combout ),
	.cout(\accel|t1_s2[14]~93 ));
// synopsys translate_off
defparam \accel|t1_s2[14]~92 .lut_mask = 16'h962B;
defparam \accel|t1_s2[14]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N29
dffeas \accel|t1_s2[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[14]~92_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[14] .is_wysiwyg = "true";
defparam \accel|t1_s2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N29
dffeas \accel|t1_s3[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [14]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[14] .is_wysiwyg = "true";
defparam \accel|t1_s3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cycloneive_lcell_comb \accel|mult_inst|a_reg~14 (
// Equation(s):
// \accel|mult_inst|a_reg~14_combout  = (\accel|t1_s3 [14] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [14]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~14 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N10
cycloneive_io_ibuf \A_i[15]~input (
	.i(A_i[15]),
	.ibar(gnd),
	.o(\A_i[15]~input0 ));
// synopsys translate_off
defparam \A_i[15]~input .bus_hold = "false";
defparam \A_i[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneive_lcell_comb \accel|a_s1[15]~feeder (
// Equation(s):
// \accel|a_s1[15]~feeder_combout  = \A_i[15]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[15]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[15]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N1
dffeas \accel|a_s1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[15] .is_wysiwyg = "true";
defparam \accel|a_s1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
cycloneive_io_ibuf \B_i[15]~input (
	.i(B_i[15]),
	.ibar(gnd),
	.o(\B_i[15]~input0 ));
// synopsys translate_off
defparam \B_i[15]~input .bus_hold = "false";
defparam \B_i[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y12_N29
dffeas \accel|b_s1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[15]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[15] .is_wysiwyg = "true";
defparam \accel|b_s1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cycloneive_lcell_comb \accel|t1_s2[15]~94 (
// Equation(s):
// \accel|t1_s2[15]~94_combout  = (\accel|a_s1 [15] & ((\accel|b_s1 [15] & (!\accel|t1_s2[14]~93 )) # (!\accel|b_s1 [15] & (\accel|t1_s2[14]~93  & VCC)))) # (!\accel|a_s1 [15] & ((\accel|b_s1 [15] & ((\accel|t1_s2[14]~93 ) # (GND))) # (!\accel|b_s1 [15] & 
// (!\accel|t1_s2[14]~93 ))))
// \accel|t1_s2[15]~95  = CARRY((\accel|a_s1 [15] & (\accel|b_s1 [15] & !\accel|t1_s2[14]~93 )) # (!\accel|a_s1 [15] & ((\accel|b_s1 [15]) # (!\accel|t1_s2[14]~93 ))))

	.dataa(\accel|a_s1 [15]),
	.datab(\accel|b_s1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[14]~93 ),
	.combout(\accel|t1_s2[15]~94_combout ),
	.cout(\accel|t1_s2[15]~95 ));
// synopsys translate_off
defparam \accel|t1_s2[15]~94 .lut_mask = 16'h694D;
defparam \accel|t1_s2[15]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y12_N31
dffeas \accel|t1_s2[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[15]~94_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[15] .is_wysiwyg = "true";
defparam \accel|t1_s2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N19
dffeas \accel|t1_s3[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [15]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[15] .is_wysiwyg = "true";
defparam \accel|t1_s3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneive_lcell_comb \accel|mult_inst|a_reg~15 (
// Equation(s):
// \accel|mult_inst|a_reg~15_combout  = (\accel|t1_s3 [15] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [15]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~15 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
cycloneive_io_ibuf \A_i[16]~input (
	.i(A_i[16]),
	.ibar(gnd),
	.o(\A_i[16]~input0 ));
// synopsys translate_off
defparam \A_i[16]~input .bus_hold = "false";
defparam \A_i[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneive_lcell_comb \accel|a_s1[16]~feeder (
// Equation(s):
// \accel|a_s1[16]~feeder_combout  = \A_i[16]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[16]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[16]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N23
dffeas \accel|a_s1[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[16] .is_wysiwyg = "true";
defparam \accel|a_s1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cycloneive_io_ibuf \B_i[16]~input (
	.i(B_i[16]),
	.ibar(gnd),
	.o(\B_i[16]~input0 ));
// synopsys translate_off
defparam \B_i[16]~input .bus_hold = "false";
defparam \B_i[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneive_lcell_comb \accel|b_s1[16]~feeder (
// Equation(s):
// \accel|b_s1[16]~feeder_combout  = \B_i[16]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[16]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[16]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N3
dffeas \accel|b_s1[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[16] .is_wysiwyg = "true";
defparam \accel|b_s1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N0
cycloneive_lcell_comb \accel|t1_s2[16]~96 (
// Equation(s):
// \accel|t1_s2[16]~96_combout  = ((\accel|a_s1 [16] $ (\accel|b_s1 [16] $ (\accel|t1_s2[15]~95 )))) # (GND)
// \accel|t1_s2[16]~97  = CARRY((\accel|a_s1 [16] & ((!\accel|t1_s2[15]~95 ) # (!\accel|b_s1 [16]))) # (!\accel|a_s1 [16] & (!\accel|b_s1 [16] & !\accel|t1_s2[15]~95 )))

	.dataa(\accel|a_s1 [16]),
	.datab(\accel|b_s1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[15]~95 ),
	.combout(\accel|t1_s2[16]~96_combout ),
	.cout(\accel|t1_s2[16]~97 ));
// synopsys translate_off
defparam \accel|t1_s2[16]~96 .lut_mask = 16'h962B;
defparam \accel|t1_s2[16]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N1
dffeas \accel|t1_s2[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[16]~96_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[16] .is_wysiwyg = "true";
defparam \accel|t1_s2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N7
dffeas \accel|t1_s3[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [16]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[16] .is_wysiwyg = "true";
defparam \accel|t1_s3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cycloneive_lcell_comb \accel|mult_inst|a_reg~16 (
// Equation(s):
// \accel|mult_inst|a_reg~16_combout  = (\accel|t1_s3 [16] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [16]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~16 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cycloneive_io_ibuf \B_i[17]~input (
	.i(B_i[17]),
	.ibar(gnd),
	.o(\B_i[17]~input0 ));
// synopsys translate_off
defparam \B_i[17]~input .bus_hold = "false";
defparam \B_i[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N20
cycloneive_lcell_comb \accel|b_s1[17]~feeder (
// Equation(s):
// \accel|b_s1[17]~feeder_combout  = \B_i[17]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[17]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[17]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N21
dffeas \accel|b_s1[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[17] .is_wysiwyg = "true";
defparam \accel|b_s1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneive_io_ibuf \A_i[17]~input (
	.i(A_i[17]),
	.ibar(gnd),
	.o(\A_i[17]~input0 ));
// synopsys translate_off
defparam \A_i[17]~input .bus_hold = "false";
defparam \A_i[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N30
cycloneive_lcell_comb \accel|a_s1[17]~feeder (
// Equation(s):
// \accel|a_s1[17]~feeder_combout  = \A_i[17]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[17]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[17]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N31
dffeas \accel|a_s1[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[17] .is_wysiwyg = "true";
defparam \accel|a_s1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N2
cycloneive_lcell_comb \accel|t1_s2[17]~98 (
// Equation(s):
// \accel|t1_s2[17]~98_combout  = (\accel|b_s1 [17] & ((\accel|a_s1 [17] & (!\accel|t1_s2[16]~97 )) # (!\accel|a_s1 [17] & ((\accel|t1_s2[16]~97 ) # (GND))))) # (!\accel|b_s1 [17] & ((\accel|a_s1 [17] & (\accel|t1_s2[16]~97  & VCC)) # (!\accel|a_s1 [17] & 
// (!\accel|t1_s2[16]~97 ))))
// \accel|t1_s2[17]~99  = CARRY((\accel|b_s1 [17] & ((!\accel|t1_s2[16]~97 ) # (!\accel|a_s1 [17]))) # (!\accel|b_s1 [17] & (!\accel|a_s1 [17] & !\accel|t1_s2[16]~97 )))

	.dataa(\accel|b_s1 [17]),
	.datab(\accel|a_s1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[16]~97 ),
	.combout(\accel|t1_s2[17]~98_combout ),
	.cout(\accel|t1_s2[17]~99 ));
// synopsys translate_off
defparam \accel|t1_s2[17]~98 .lut_mask = 16'h692B;
defparam \accel|t1_s2[17]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N3
dffeas \accel|t1_s2[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[17]~98_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[17] .is_wysiwyg = "true";
defparam \accel|t1_s2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N25
dffeas \accel|t1_s3[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [17]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[17] .is_wysiwyg = "true";
defparam \accel|t1_s3[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cycloneive_lcell_comb \accel|mult_inst|a_reg~17 (
// Equation(s):
// \accel|mult_inst|a_reg~17_combout  = (!\rst~input_o  & \accel|t1_s3 [17])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t1_s3 [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~17 .lut_mask = 16'h3030;
defparam \accel|mult_inst|a_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneive_io_ibuf \C_i[0]~input (
	.i(C_i[0]),
	.ibar(gnd),
	.o(\C_i[0]~input0 ));
// synopsys translate_off
defparam \C_i[0]~input .bus_hold = "false";
defparam \C_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y12_N9
dffeas \accel|c_s1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C_i[0]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[0] .is_wysiwyg = "true";
defparam \accel|c_s1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneive_lcell_comb \accel|t2_s2[0]~feeder (
// Equation(s):
// \accel|t2_s2[0]~feeder_combout  = \accel|c_s1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|c_s1 [0]),
	.cin(gnd),
	.combout(\accel|t2_s2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t2_s2[0]~feeder .lut_mask = 16'hFF00;
defparam \accel|t2_s2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N1
dffeas \accel|t2_s2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[0] .is_wysiwyg = "true";
defparam \accel|t2_s2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cycloneive_lcell_comb \accel|t4_s3[0]~189 (
// Equation(s):
// \accel|t4_s3[0]~189_combout  = !\accel|t2_s2 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t2_s2 [0]),
	.cin(gnd),
	.combout(\accel|t4_s3[0]~189_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t4_s3[0]~189 .lut_mask = 16'h00FF;
defparam \accel|t4_s3[0]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \accel|t4_s3[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[0]~189_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[0] .is_wysiwyg = "true";
defparam \accel|t4_s3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneive_lcell_comb \accel|mult_inst|b_reg~0 (
// Equation(s):
// \accel|mult_inst|b_reg~0_combout  = (!\rst~input_o  & \accel|t4_s3 [0])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\accel|t4_s3 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~0 .lut_mask = 16'h5050;
defparam \accel|mult_inst|b_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cycloneive_io_ibuf \C_i[1]~input (
	.i(C_i[1]),
	.ibar(gnd),
	.o(\C_i[1]~input0 ));
// synopsys translate_off
defparam \C_i[1]~input .bus_hold = "false";
defparam \C_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y12_N27
dffeas \accel|c_s1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C_i[1]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[1] .is_wysiwyg = "true";
defparam \accel|c_s1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneive_lcell_comb \accel|t2_s2[1]~63 (
// Equation(s):
// \accel|t2_s2[1]~63_combout  = (\accel|c_s1 [0] & (\accel|c_s1 [1] $ (VCC))) # (!\accel|c_s1 [0] & (\accel|c_s1 [1] & VCC))
// \accel|t2_s2[1]~64  = CARRY((\accel|c_s1 [0] & \accel|c_s1 [1]))

	.dataa(\accel|c_s1 [0]),
	.datab(\accel|c_s1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|t2_s2[1]~63_combout ),
	.cout(\accel|t2_s2[1]~64 ));
// synopsys translate_off
defparam \accel|t2_s2[1]~63 .lut_mask = 16'h6688;
defparam \accel|t2_s2[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N3
dffeas \accel|t2_s2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[1]~63_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[1] .is_wysiwyg = "true";
defparam \accel|t2_s2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
cycloneive_lcell_comb \accel|t4_s3[1]~63 (
// Equation(s):
// \accel|t4_s3[1]~63_combout  = (\accel|t2_s2 [0] & (\accel|t2_s2 [1] $ (VCC))) # (!\accel|t2_s2 [0] & (\accel|t2_s2 [1] & VCC))
// \accel|t4_s3[1]~64  = CARRY((\accel|t2_s2 [0] & \accel|t2_s2 [1]))

	.dataa(\accel|t2_s2 [0]),
	.datab(\accel|t2_s2 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|t4_s3[1]~63_combout ),
	.cout(\accel|t4_s3[1]~64 ));
// synopsys translate_off
defparam \accel|t4_s3[1]~63 .lut_mask = 16'h6688;
defparam \accel|t4_s3[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N3
dffeas \accel|t4_s3[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[1]~63_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[1] .is_wysiwyg = "true";
defparam \accel|t4_s3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneive_lcell_comb \accel|mult_inst|b_reg~1 (
// Equation(s):
// \accel|mult_inst|b_reg~1_combout  = (!\rst~input_o  & \accel|t4_s3 [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [1]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~1 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneive_io_ibuf \C_i[2]~input (
	.i(C_i[2]),
	.ibar(gnd),
	.o(\C_i[2]~input0 ));
// synopsys translate_off
defparam \C_i[2]~input .bus_hold = "false";
defparam \C_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y12_N1
dffeas \accel|c_s1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C_i[2]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[2] .is_wysiwyg = "true";
defparam \accel|c_s1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneive_lcell_comb \accel|t2_s2[2]~65 (
// Equation(s):
// \accel|t2_s2[2]~65_combout  = (\accel|c_s1 [1] & ((\accel|c_s1 [2] & (\accel|t2_s2[1]~64  & VCC)) # (!\accel|c_s1 [2] & (!\accel|t2_s2[1]~64 )))) # (!\accel|c_s1 [1] & ((\accel|c_s1 [2] & (!\accel|t2_s2[1]~64 )) # (!\accel|c_s1 [2] & ((\accel|t2_s2[1]~64 
// ) # (GND)))))
// \accel|t2_s2[2]~66  = CARRY((\accel|c_s1 [1] & (!\accel|c_s1 [2] & !\accel|t2_s2[1]~64 )) # (!\accel|c_s1 [1] & ((!\accel|t2_s2[1]~64 ) # (!\accel|c_s1 [2]))))

	.dataa(\accel|c_s1 [1]),
	.datab(\accel|c_s1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[1]~64 ),
	.combout(\accel|t2_s2[2]~65_combout ),
	.cout(\accel|t2_s2[2]~66 ));
// synopsys translate_off
defparam \accel|t2_s2[2]~65 .lut_mask = 16'h9617;
defparam \accel|t2_s2[2]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N5
dffeas \accel|t2_s2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[2]~65_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[2] .is_wysiwyg = "true";
defparam \accel|t2_s2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneive_lcell_comb \accel|t4_s3[2]~65 (
// Equation(s):
// \accel|t4_s3[2]~65_combout  = (\accel|t2_s2 [2] & (!\accel|t4_s3[1]~64 )) # (!\accel|t2_s2 [2] & ((\accel|t4_s3[1]~64 ) # (GND)))
// \accel|t4_s3[2]~66  = CARRY((!\accel|t4_s3[1]~64 ) # (!\accel|t2_s2 [2]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[1]~64 ),
	.combout(\accel|t4_s3[2]~65_combout ),
	.cout(\accel|t4_s3[2]~66 ));
// synopsys translate_off
defparam \accel|t4_s3[2]~65 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[2]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N5
dffeas \accel|t4_s3[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[2]~65_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[2] .is_wysiwyg = "true";
defparam \accel|t4_s3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cycloneive_lcell_comb \accel|mult_inst|b_reg~2 (
// Equation(s):
// \accel|mult_inst|b_reg~2_combout  = (!\rst~input_o  & \accel|t4_s3 [2])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [2]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~2 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cycloneive_io_ibuf \C_i[3]~input (
	.i(C_i[3]),
	.ibar(gnd),
	.o(\C_i[3]~input0 ));
// synopsys translate_off
defparam \C_i[3]~input .bus_hold = "false";
defparam \C_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cycloneive_lcell_comb \accel|c_s1[3]~feeder (
// Equation(s):
// \accel|c_s1[3]~feeder_combout  = \C_i[3]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[3]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[3]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N15
dffeas \accel|c_s1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[3] .is_wysiwyg = "true";
defparam \accel|c_s1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneive_lcell_comb \accel|t2_s2[3]~67 (
// Equation(s):
// \accel|t2_s2[3]~67_combout  = ((\accel|c_s1 [2] $ (\accel|c_s1 [3] $ (!\accel|t2_s2[2]~66 )))) # (GND)
// \accel|t2_s2[3]~68  = CARRY((\accel|c_s1 [2] & ((\accel|c_s1 [3]) # (!\accel|t2_s2[2]~66 ))) # (!\accel|c_s1 [2] & (\accel|c_s1 [3] & !\accel|t2_s2[2]~66 )))

	.dataa(\accel|c_s1 [2]),
	.datab(\accel|c_s1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[2]~66 ),
	.combout(\accel|t2_s2[3]~67_combout ),
	.cout(\accel|t2_s2[3]~68 ));
// synopsys translate_off
defparam \accel|t2_s2[3]~67 .lut_mask = 16'h698E;
defparam \accel|t2_s2[3]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N7
dffeas \accel|t2_s2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[3]~67_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[3] .is_wysiwyg = "true";
defparam \accel|t2_s2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneive_lcell_comb \accel|t4_s3[3]~67 (
// Equation(s):
// \accel|t4_s3[3]~67_combout  = (\accel|t2_s2 [3] & (\accel|t4_s3[2]~66  $ (GND))) # (!\accel|t2_s2 [3] & (!\accel|t4_s3[2]~66  & VCC))
// \accel|t4_s3[3]~68  = CARRY((\accel|t2_s2 [3] & !\accel|t4_s3[2]~66 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[2]~66 ),
	.combout(\accel|t4_s3[3]~67_combout ),
	.cout(\accel|t4_s3[3]~68 ));
// synopsys translate_off
defparam \accel|t4_s3[3]~67 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[3]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N7
dffeas \accel|t4_s3[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[3]~67_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[3] .is_wysiwyg = "true";
defparam \accel|t4_s3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneive_lcell_comb \accel|mult_inst|b_reg~3 (
// Equation(s):
// \accel|mult_inst|b_reg~3_combout  = (!\rst~input_o  & \accel|t4_s3 [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [3]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~3 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N2
cycloneive_io_ibuf \C_i[4]~input (
	.i(C_i[4]),
	.ibar(gnd),
	.o(\C_i[4]~input0 ));
// synopsys translate_off
defparam \C_i[4]~input .bus_hold = "false";
defparam \C_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cycloneive_lcell_comb \accel|c_s1[4]~feeder (
// Equation(s):
// \accel|c_s1[4]~feeder_combout  = \C_i[4]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[4]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[4]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \accel|c_s1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[4] .is_wysiwyg = "true";
defparam \accel|c_s1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneive_lcell_comb \accel|t2_s2[4]~69 (
// Equation(s):
// \accel|t2_s2[4]~69_combout  = (\accel|c_s1 [4] & ((\accel|c_s1 [3] & (\accel|t2_s2[3]~68  & VCC)) # (!\accel|c_s1 [3] & (!\accel|t2_s2[3]~68 )))) # (!\accel|c_s1 [4] & ((\accel|c_s1 [3] & (!\accel|t2_s2[3]~68 )) # (!\accel|c_s1 [3] & ((\accel|t2_s2[3]~68 
// ) # (GND)))))
// \accel|t2_s2[4]~70  = CARRY((\accel|c_s1 [4] & (!\accel|c_s1 [3] & !\accel|t2_s2[3]~68 )) # (!\accel|c_s1 [4] & ((!\accel|t2_s2[3]~68 ) # (!\accel|c_s1 [3]))))

	.dataa(\accel|c_s1 [4]),
	.datab(\accel|c_s1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[3]~68 ),
	.combout(\accel|t2_s2[4]~69_combout ),
	.cout(\accel|t2_s2[4]~70 ));
// synopsys translate_off
defparam \accel|t2_s2[4]~69 .lut_mask = 16'h9617;
defparam \accel|t2_s2[4]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N9
dffeas \accel|t2_s2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[4]~69_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[4] .is_wysiwyg = "true";
defparam \accel|t2_s2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneive_lcell_comb \accel|t4_s3[4]~69 (
// Equation(s):
// \accel|t4_s3[4]~69_combout  = (\accel|t2_s2 [4] & (!\accel|t4_s3[3]~68 )) # (!\accel|t2_s2 [4] & ((\accel|t4_s3[3]~68 ) # (GND)))
// \accel|t4_s3[4]~70  = CARRY((!\accel|t4_s3[3]~68 ) # (!\accel|t2_s2 [4]))

	.dataa(\accel|t2_s2 [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[3]~68 ),
	.combout(\accel|t4_s3[4]~69_combout ),
	.cout(\accel|t4_s3[4]~70 ));
// synopsys translate_off
defparam \accel|t4_s3[4]~69 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[4]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \accel|t4_s3[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[4]~69_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[4] .is_wysiwyg = "true";
defparam \accel|t4_s3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneive_lcell_comb \accel|mult_inst|b_reg~4 (
// Equation(s):
// \accel|mult_inst|b_reg~4_combout  = (\accel|t4_s3 [4] & !\rst~input_o )

	.dataa(gnd),
	.datab(\accel|t4_s3 [4]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~4 .lut_mask = 16'h0C0C;
defparam \accel|mult_inst|b_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N2
cycloneive_io_ibuf \C_i[5]~input (
	.i(C_i[5]),
	.ibar(gnd),
	.o(\C_i[5]~input0 ));
// synopsys translate_off
defparam \C_i[5]~input .bus_hold = "false";
defparam \C_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneive_lcell_comb \accel|c_s1[5]~feeder (
// Equation(s):
// \accel|c_s1[5]~feeder_combout  = \C_i[5]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[5]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[5]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N15
dffeas \accel|c_s1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[5] .is_wysiwyg = "true";
defparam \accel|c_s1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneive_lcell_comb \accel|t2_s2[5]~71 (
// Equation(s):
// \accel|t2_s2[5]~71_combout  = ((\accel|c_s1 [4] $ (\accel|c_s1 [5] $ (!\accel|t2_s2[4]~70 )))) # (GND)
// \accel|t2_s2[5]~72  = CARRY((\accel|c_s1 [4] & ((\accel|c_s1 [5]) # (!\accel|t2_s2[4]~70 ))) # (!\accel|c_s1 [4] & (\accel|c_s1 [5] & !\accel|t2_s2[4]~70 )))

	.dataa(\accel|c_s1 [4]),
	.datab(\accel|c_s1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[4]~70 ),
	.combout(\accel|t2_s2[5]~71_combout ),
	.cout(\accel|t2_s2[5]~72 ));
// synopsys translate_off
defparam \accel|t2_s2[5]~71 .lut_mask = 16'h698E;
defparam \accel|t2_s2[5]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N11
dffeas \accel|t2_s2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[5]~71_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[5] .is_wysiwyg = "true";
defparam \accel|t2_s2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
cycloneive_lcell_comb \accel|t4_s3[5]~71 (
// Equation(s):
// \accel|t4_s3[5]~71_combout  = (\accel|t2_s2 [5] & (\accel|t4_s3[4]~70  $ (GND))) # (!\accel|t2_s2 [5] & (!\accel|t4_s3[4]~70  & VCC))
// \accel|t4_s3[5]~72  = CARRY((\accel|t2_s2 [5] & !\accel|t4_s3[4]~70 ))

	.dataa(\accel|t2_s2 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[4]~70 ),
	.combout(\accel|t4_s3[5]~71_combout ),
	.cout(\accel|t4_s3[5]~72 ));
// synopsys translate_off
defparam \accel|t4_s3[5]~71 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[5]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N11
dffeas \accel|t4_s3[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[5]~71_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[5] .is_wysiwyg = "true";
defparam \accel|t4_s3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N0
cycloneive_lcell_comb \accel|mult_inst|b_reg~5 (
// Equation(s):
// \accel|mult_inst|b_reg~5_combout  = (\accel|t4_s3 [5] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t4_s3 [5]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~5 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|b_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneive_io_ibuf \C_i[6]~input (
	.i(C_i[6]),
	.ibar(gnd),
	.o(\C_i[6]~input0 ));
// synopsys translate_off
defparam \C_i[6]~input .bus_hold = "false";
defparam \C_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N4
cycloneive_lcell_comb \accel|c_s1[6]~feeder (
// Equation(s):
// \accel|c_s1[6]~feeder_combout  = \C_i[6]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[6]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[6]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N5
dffeas \accel|c_s1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[6] .is_wysiwyg = "true";
defparam \accel|c_s1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneive_lcell_comb \accel|t2_s2[6]~73 (
// Equation(s):
// \accel|t2_s2[6]~73_combout  = (\accel|c_s1 [5] & ((\accel|c_s1 [6] & (\accel|t2_s2[5]~72  & VCC)) # (!\accel|c_s1 [6] & (!\accel|t2_s2[5]~72 )))) # (!\accel|c_s1 [5] & ((\accel|c_s1 [6] & (!\accel|t2_s2[5]~72 )) # (!\accel|c_s1 [6] & ((\accel|t2_s2[5]~72 
// ) # (GND)))))
// \accel|t2_s2[6]~74  = CARRY((\accel|c_s1 [5] & (!\accel|c_s1 [6] & !\accel|t2_s2[5]~72 )) # (!\accel|c_s1 [5] & ((!\accel|t2_s2[5]~72 ) # (!\accel|c_s1 [6]))))

	.dataa(\accel|c_s1 [5]),
	.datab(\accel|c_s1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[5]~72 ),
	.combout(\accel|t2_s2[6]~73_combout ),
	.cout(\accel|t2_s2[6]~74 ));
// synopsys translate_off
defparam \accel|t2_s2[6]~73 .lut_mask = 16'h9617;
defparam \accel|t2_s2[6]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N13
dffeas \accel|t2_s2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[6]~73_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[6] .is_wysiwyg = "true";
defparam \accel|t2_s2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneive_lcell_comb \accel|t4_s3[6]~73 (
// Equation(s):
// \accel|t4_s3[6]~73_combout  = (\accel|t2_s2 [6] & (!\accel|t4_s3[5]~72 )) # (!\accel|t2_s2 [6] & ((\accel|t4_s3[5]~72 ) # (GND)))
// \accel|t4_s3[6]~74  = CARRY((!\accel|t4_s3[5]~72 ) # (!\accel|t2_s2 [6]))

	.dataa(\accel|t2_s2 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[5]~72 ),
	.combout(\accel|t4_s3[6]~73_combout ),
	.cout(\accel|t4_s3[6]~74 ));
// synopsys translate_off
defparam \accel|t4_s3[6]~73 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[6]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N13
dffeas \accel|t4_s3[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[6]~73_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[6] .is_wysiwyg = "true";
defparam \accel|t4_s3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneive_lcell_comb \accel|mult_inst|b_reg~6 (
// Equation(s):
// \accel|mult_inst|b_reg~6_combout  = (!\rst~input_o  & \accel|t4_s3 [6])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t4_s3 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~6 .lut_mask = 16'h3030;
defparam \accel|mult_inst|b_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneive_io_ibuf \C_i[7]~input (
	.i(C_i[7]),
	.ibar(gnd),
	.o(\C_i[7]~input0 ));
// synopsys translate_off
defparam \C_i[7]~input .bus_hold = "false";
defparam \C_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneive_lcell_comb \accel|c_s1[7]~feeder (
// Equation(s):
// \accel|c_s1[7]~feeder_combout  = \C_i[7]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[7]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[7]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N19
dffeas \accel|c_s1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[7] .is_wysiwyg = "true";
defparam \accel|c_s1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneive_lcell_comb \accel|t2_s2[7]~75 (
// Equation(s):
// \accel|t2_s2[7]~75_combout  = ((\accel|c_s1 [7] $ (\accel|c_s1 [6] $ (!\accel|t2_s2[6]~74 )))) # (GND)
// \accel|t2_s2[7]~76  = CARRY((\accel|c_s1 [7] & ((\accel|c_s1 [6]) # (!\accel|t2_s2[6]~74 ))) # (!\accel|c_s1 [7] & (\accel|c_s1 [6] & !\accel|t2_s2[6]~74 )))

	.dataa(\accel|c_s1 [7]),
	.datab(\accel|c_s1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[6]~74 ),
	.combout(\accel|t2_s2[7]~75_combout ),
	.cout(\accel|t2_s2[7]~76 ));
// synopsys translate_off
defparam \accel|t2_s2[7]~75 .lut_mask = 16'h698E;
defparam \accel|t2_s2[7]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N15
dffeas \accel|t2_s2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[7]~75_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[7] .is_wysiwyg = "true";
defparam \accel|t2_s2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneive_lcell_comb \accel|t4_s3[7]~75 (
// Equation(s):
// \accel|t4_s3[7]~75_combout  = (\accel|t2_s2 [7] & (\accel|t4_s3[6]~74  $ (GND))) # (!\accel|t2_s2 [7] & (!\accel|t4_s3[6]~74  & VCC))
// \accel|t4_s3[7]~76  = CARRY((\accel|t2_s2 [7] & !\accel|t4_s3[6]~74 ))

	.dataa(\accel|t2_s2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[6]~74 ),
	.combout(\accel|t4_s3[7]~75_combout ),
	.cout(\accel|t4_s3[7]~76 ));
// synopsys translate_off
defparam \accel|t4_s3[7]~75 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[7]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \accel|t4_s3[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[7]~75_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[7] .is_wysiwyg = "true";
defparam \accel|t4_s3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cycloneive_lcell_comb \accel|mult_inst|b_reg~7 (
// Equation(s):
// \accel|mult_inst|b_reg~7_combout  = (!\rst~input_o  & \accel|t4_s3 [7])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [7]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~7 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N12
cycloneive_io_ibuf \C_i[8]~input (
	.i(C_i[8]),
	.ibar(gnd),
	.o(\C_i[8]~input0 ));
// synopsys translate_off
defparam \C_i[8]~input .bus_hold = "false";
defparam \C_i[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneive_lcell_comb \accel|c_s1[8]~feeder (
// Equation(s):
// \accel|c_s1[8]~feeder_combout  = \C_i[8]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[8]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[8]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N25
dffeas \accel|c_s1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[8] .is_wysiwyg = "true";
defparam \accel|c_s1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneive_lcell_comb \accel|t2_s2[8]~77 (
// Equation(s):
// \accel|t2_s2[8]~77_combout  = (\accel|c_s1 [7] & ((\accel|c_s1 [8] & (\accel|t2_s2[7]~76  & VCC)) # (!\accel|c_s1 [8] & (!\accel|t2_s2[7]~76 )))) # (!\accel|c_s1 [7] & ((\accel|c_s1 [8] & (!\accel|t2_s2[7]~76 )) # (!\accel|c_s1 [8] & ((\accel|t2_s2[7]~76 
// ) # (GND)))))
// \accel|t2_s2[8]~78  = CARRY((\accel|c_s1 [7] & (!\accel|c_s1 [8] & !\accel|t2_s2[7]~76 )) # (!\accel|c_s1 [7] & ((!\accel|t2_s2[7]~76 ) # (!\accel|c_s1 [8]))))

	.dataa(\accel|c_s1 [7]),
	.datab(\accel|c_s1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[7]~76 ),
	.combout(\accel|t2_s2[8]~77_combout ),
	.cout(\accel|t2_s2[8]~78 ));
// synopsys translate_off
defparam \accel|t2_s2[8]~77 .lut_mask = 16'h9617;
defparam \accel|t2_s2[8]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N17
dffeas \accel|t2_s2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[8]~77_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[8] .is_wysiwyg = "true";
defparam \accel|t2_s2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneive_lcell_comb \accel|t4_s3[8]~77 (
// Equation(s):
// \accel|t4_s3[8]~77_combout  = (\accel|t2_s2 [8] & (!\accel|t4_s3[7]~76 )) # (!\accel|t2_s2 [8] & ((\accel|t4_s3[7]~76 ) # (GND)))
// \accel|t4_s3[8]~78  = CARRY((!\accel|t4_s3[7]~76 ) # (!\accel|t2_s2 [8]))

	.dataa(\accel|t2_s2 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[7]~76 ),
	.combout(\accel|t4_s3[8]~77_combout ),
	.cout(\accel|t4_s3[8]~78 ));
// synopsys translate_off
defparam \accel|t4_s3[8]~77 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[8]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \accel|t4_s3[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[8]~77_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[8] .is_wysiwyg = "true";
defparam \accel|t4_s3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneive_lcell_comb \accel|mult_inst|b_reg~8 (
// Equation(s):
// \accel|mult_inst|b_reg~8_combout  = (!\rst~input_o  & \accel|t4_s3 [8])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t4_s3 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~8 .lut_mask = 16'h3030;
defparam \accel|mult_inst|b_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneive_io_ibuf \C_i[9]~input (
	.i(C_i[9]),
	.ibar(gnd),
	.o(\C_i[9]~input0 ));
// synopsys translate_off
defparam \C_i[9]~input .bus_hold = "false";
defparam \C_i[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y12_N23
dffeas \accel|c_s1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C_i[9]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[9] .is_wysiwyg = "true";
defparam \accel|c_s1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneive_lcell_comb \accel|t2_s2[9]~79 (
// Equation(s):
// \accel|t2_s2[9]~79_combout  = ((\accel|c_s1 [9] $ (\accel|c_s1 [8] $ (!\accel|t2_s2[8]~78 )))) # (GND)
// \accel|t2_s2[9]~80  = CARRY((\accel|c_s1 [9] & ((\accel|c_s1 [8]) # (!\accel|t2_s2[8]~78 ))) # (!\accel|c_s1 [9] & (\accel|c_s1 [8] & !\accel|t2_s2[8]~78 )))

	.dataa(\accel|c_s1 [9]),
	.datab(\accel|c_s1 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[8]~78 ),
	.combout(\accel|t2_s2[9]~79_combout ),
	.cout(\accel|t2_s2[9]~80 ));
// synopsys translate_off
defparam \accel|t2_s2[9]~79 .lut_mask = 16'h698E;
defparam \accel|t2_s2[9]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N19
dffeas \accel|t2_s2[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[9]~79_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[9] .is_wysiwyg = "true";
defparam \accel|t2_s2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cycloneive_lcell_comb \accel|t4_s3[9]~79 (
// Equation(s):
// \accel|t4_s3[9]~79_combout  = (\accel|t2_s2 [9] & (\accel|t4_s3[8]~78  $ (GND))) # (!\accel|t2_s2 [9] & (!\accel|t4_s3[8]~78  & VCC))
// \accel|t4_s3[9]~80  = CARRY((\accel|t2_s2 [9] & !\accel|t4_s3[8]~78 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[8]~78 ),
	.combout(\accel|t4_s3[9]~79_combout ),
	.cout(\accel|t4_s3[9]~80 ));
// synopsys translate_off
defparam \accel|t4_s3[9]~79 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[9]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \accel|t4_s3[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[9]~79_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[9] .is_wysiwyg = "true";
defparam \accel|t4_s3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneive_lcell_comb \accel|mult_inst|b_reg~9 (
// Equation(s):
// \accel|mult_inst|b_reg~9_combout  = (!\rst~input_o  & \accel|t4_s3 [9])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [9]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~9 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N28
cycloneive_io_ibuf \C_i[10]~input (
	.i(C_i[10]),
	.ibar(gnd),
	.o(\C_i[10]~input0 ));
// synopsys translate_off
defparam \C_i[10]~input .bus_hold = "false";
defparam \C_i[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y12_N13
dffeas \accel|c_s1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C_i[10]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[10] .is_wysiwyg = "true";
defparam \accel|c_s1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneive_lcell_comb \accel|t2_s2[10]~81 (
// Equation(s):
// \accel|t2_s2[10]~81_combout  = (\accel|c_s1 [10] & ((\accel|c_s1 [9] & (\accel|t2_s2[9]~80  & VCC)) # (!\accel|c_s1 [9] & (!\accel|t2_s2[9]~80 )))) # (!\accel|c_s1 [10] & ((\accel|c_s1 [9] & (!\accel|t2_s2[9]~80 )) # (!\accel|c_s1 [9] & 
// ((\accel|t2_s2[9]~80 ) # (GND)))))
// \accel|t2_s2[10]~82  = CARRY((\accel|c_s1 [10] & (!\accel|c_s1 [9] & !\accel|t2_s2[9]~80 )) # (!\accel|c_s1 [10] & ((!\accel|t2_s2[9]~80 ) # (!\accel|c_s1 [9]))))

	.dataa(\accel|c_s1 [10]),
	.datab(\accel|c_s1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[9]~80 ),
	.combout(\accel|t2_s2[10]~81_combout ),
	.cout(\accel|t2_s2[10]~82 ));
// synopsys translate_off
defparam \accel|t2_s2[10]~81 .lut_mask = 16'h9617;
defparam \accel|t2_s2[10]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N21
dffeas \accel|t2_s2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[10]~81_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[10] .is_wysiwyg = "true";
defparam \accel|t2_s2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cycloneive_lcell_comb \accel|t4_s3[10]~81 (
// Equation(s):
// \accel|t4_s3[10]~81_combout  = (\accel|t2_s2 [10] & (!\accel|t4_s3[9]~80 )) # (!\accel|t2_s2 [10] & ((\accel|t4_s3[9]~80 ) # (GND)))
// \accel|t4_s3[10]~82  = CARRY((!\accel|t4_s3[9]~80 ) # (!\accel|t2_s2 [10]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[9]~80 ),
	.combout(\accel|t4_s3[10]~81_combout ),
	.cout(\accel|t4_s3[10]~82 ));
// synopsys translate_off
defparam \accel|t4_s3[10]~81 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[10]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \accel|t4_s3[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[10]~81_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[10] .is_wysiwyg = "true";
defparam \accel|t4_s3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N0
cycloneive_lcell_comb \accel|mult_inst|b_reg~10 (
// Equation(s):
// \accel|mult_inst|b_reg~10_combout  = (!\rst~input_o  & \accel|t4_s3 [10])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [10]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~10 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneive_io_ibuf \C_i[11]~input (
	.i(C_i[11]),
	.ibar(gnd),
	.o(\C_i[11]~input0 ));
// synopsys translate_off
defparam \C_i[11]~input .bus_hold = "false";
defparam \C_i[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneive_lcell_comb \accel|c_s1[11]~feeder (
// Equation(s):
// \accel|c_s1[11]~feeder_combout  = \C_i[11]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[11]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[11]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N31
dffeas \accel|c_s1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[11] .is_wysiwyg = "true";
defparam \accel|c_s1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneive_lcell_comb \accel|t2_s2[11]~83 (
// Equation(s):
// \accel|t2_s2[11]~83_combout  = ((\accel|c_s1 [10] $ (\accel|c_s1 [11] $ (!\accel|t2_s2[10]~82 )))) # (GND)
// \accel|t2_s2[11]~84  = CARRY((\accel|c_s1 [10] & ((\accel|c_s1 [11]) # (!\accel|t2_s2[10]~82 ))) # (!\accel|c_s1 [10] & (\accel|c_s1 [11] & !\accel|t2_s2[10]~82 )))

	.dataa(\accel|c_s1 [10]),
	.datab(\accel|c_s1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[10]~82 ),
	.combout(\accel|t2_s2[11]~83_combout ),
	.cout(\accel|t2_s2[11]~84 ));
// synopsys translate_off
defparam \accel|t2_s2[11]~83 .lut_mask = 16'h698E;
defparam \accel|t2_s2[11]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N23
dffeas \accel|t2_s2[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[11]~83_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[11] .is_wysiwyg = "true";
defparam \accel|t2_s2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneive_lcell_comb \accel|t4_s3[11]~83 (
// Equation(s):
// \accel|t4_s3[11]~83_combout  = (\accel|t2_s2 [11] & (\accel|t4_s3[10]~82  $ (GND))) # (!\accel|t2_s2 [11] & (!\accel|t4_s3[10]~82  & VCC))
// \accel|t4_s3[11]~84  = CARRY((\accel|t2_s2 [11] & !\accel|t4_s3[10]~82 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[10]~82 ),
	.combout(\accel|t4_s3[11]~83_combout ),
	.cout(\accel|t4_s3[11]~84 ));
// synopsys translate_off
defparam \accel|t4_s3[11]~83 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[11]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N23
dffeas \accel|t4_s3[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[11]~83_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[11] .is_wysiwyg = "true";
defparam \accel|t4_s3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cycloneive_lcell_comb \accel|mult_inst|b_reg~11 (
// Equation(s):
// \accel|mult_inst|b_reg~11_combout  = (!\rst~input_o  & \accel|t4_s3 [11])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t4_s3 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~11 .lut_mask = 16'h3030;
defparam \accel|mult_inst|b_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N26
cycloneive_io_ibuf \C_i[12]~input (
	.i(C_i[12]),
	.ibar(gnd),
	.o(\C_i[12]~input0 ));
// synopsys translate_off
defparam \C_i[12]~input .bus_hold = "false";
defparam \C_i[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneive_lcell_comb \accel|c_s1[12]~feeder (
// Equation(s):
// \accel|c_s1[12]~feeder_combout  = \C_i[12]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[12]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[12]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N17
dffeas \accel|c_s1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[12] .is_wysiwyg = "true";
defparam \accel|c_s1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneive_lcell_comb \accel|t2_s2[12]~85 (
// Equation(s):
// \accel|t2_s2[12]~85_combout  = (\accel|c_s1 [12] & ((\accel|c_s1 [11] & (\accel|t2_s2[11]~84  & VCC)) # (!\accel|c_s1 [11] & (!\accel|t2_s2[11]~84 )))) # (!\accel|c_s1 [12] & ((\accel|c_s1 [11] & (!\accel|t2_s2[11]~84 )) # (!\accel|c_s1 [11] & 
// ((\accel|t2_s2[11]~84 ) # (GND)))))
// \accel|t2_s2[12]~86  = CARRY((\accel|c_s1 [12] & (!\accel|c_s1 [11] & !\accel|t2_s2[11]~84 )) # (!\accel|c_s1 [12] & ((!\accel|t2_s2[11]~84 ) # (!\accel|c_s1 [11]))))

	.dataa(\accel|c_s1 [12]),
	.datab(\accel|c_s1 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[11]~84 ),
	.combout(\accel|t2_s2[12]~85_combout ),
	.cout(\accel|t2_s2[12]~86 ));
// synopsys translate_off
defparam \accel|t2_s2[12]~85 .lut_mask = 16'h9617;
defparam \accel|t2_s2[12]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N25
dffeas \accel|t2_s2[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[12]~85_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[12] .is_wysiwyg = "true";
defparam \accel|t2_s2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneive_lcell_comb \accel|t4_s3[12]~85 (
// Equation(s):
// \accel|t4_s3[12]~85_combout  = (\accel|t2_s2 [12] & (!\accel|t4_s3[11]~84 )) # (!\accel|t2_s2 [12] & ((\accel|t4_s3[11]~84 ) # (GND)))
// \accel|t4_s3[12]~86  = CARRY((!\accel|t4_s3[11]~84 ) # (!\accel|t2_s2 [12]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[11]~84 ),
	.combout(\accel|t4_s3[12]~85_combout ),
	.cout(\accel|t4_s3[12]~86 ));
// synopsys translate_off
defparam \accel|t4_s3[12]~85 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[12]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \accel|t4_s3[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[12]~85_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[12] .is_wysiwyg = "true";
defparam \accel|t4_s3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneive_lcell_comb \accel|mult_inst|b_reg~12 (
// Equation(s):
// \accel|mult_inst|b_reg~12_combout  = (!\rst~input_o  & \accel|t4_s3 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [12]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~12 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N20
cycloneive_io_ibuf \C_i[13]~input (
	.i(C_i[13]),
	.ibar(gnd),
	.o(\C_i[13]~input0 ));
// synopsys translate_off
defparam \C_i[13]~input .bus_hold = "false";
defparam \C_i[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y12_N7
dffeas \accel|c_s1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C_i[13]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[13] .is_wysiwyg = "true";
defparam \accel|c_s1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneive_lcell_comb \accel|t2_s2[13]~87 (
// Equation(s):
// \accel|t2_s2[13]~87_combout  = ((\accel|c_s1 [12] $ (\accel|c_s1 [13] $ (!\accel|t2_s2[12]~86 )))) # (GND)
// \accel|t2_s2[13]~88  = CARRY((\accel|c_s1 [12] & ((\accel|c_s1 [13]) # (!\accel|t2_s2[12]~86 ))) # (!\accel|c_s1 [12] & (\accel|c_s1 [13] & !\accel|t2_s2[12]~86 )))

	.dataa(\accel|c_s1 [12]),
	.datab(\accel|c_s1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[12]~86 ),
	.combout(\accel|t2_s2[13]~87_combout ),
	.cout(\accel|t2_s2[13]~88 ));
// synopsys translate_off
defparam \accel|t2_s2[13]~87 .lut_mask = 16'h698E;
defparam \accel|t2_s2[13]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N27
dffeas \accel|t2_s2[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[13]~87_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[13] .is_wysiwyg = "true";
defparam \accel|t2_s2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
cycloneive_lcell_comb \accel|t4_s3[13]~87 (
// Equation(s):
// \accel|t4_s3[13]~87_combout  = (\accel|t2_s2 [13] & (\accel|t4_s3[12]~86  $ (GND))) # (!\accel|t2_s2 [13] & (!\accel|t4_s3[12]~86  & VCC))
// \accel|t4_s3[13]~88  = CARRY((\accel|t2_s2 [13] & !\accel|t4_s3[12]~86 ))

	.dataa(\accel|t2_s2 [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[12]~86 ),
	.combout(\accel|t4_s3[13]~87_combout ),
	.cout(\accel|t4_s3[13]~88 ));
// synopsys translate_off
defparam \accel|t4_s3[13]~87 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[13]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \accel|t4_s3[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[13]~87_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[13] .is_wysiwyg = "true";
defparam \accel|t4_s3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneive_lcell_comb \accel|mult_inst|b_reg~13 (
// Equation(s):
// \accel|mult_inst|b_reg~13_combout  = (!\rst~input_o  & \accel|t4_s3 [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [13]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~13 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
cycloneive_io_ibuf \C_i[14]~input (
	.i(C_i[14]),
	.ibar(gnd),
	.o(\C_i[14]~input0 ));
// synopsys translate_off
defparam \C_i[14]~input .bus_hold = "false";
defparam \C_i[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneive_lcell_comb \accel|c_s1[14]~feeder (
// Equation(s):
// \accel|c_s1[14]~feeder_combout  = \C_i[14]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[14]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[14]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N31
dffeas \accel|c_s1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[14] .is_wysiwyg = "true";
defparam \accel|c_s1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneive_lcell_comb \accel|t2_s2[14]~89 (
// Equation(s):
// \accel|t2_s2[14]~89_combout  = (\accel|c_s1 [13] & ((\accel|c_s1 [14] & (\accel|t2_s2[13]~88  & VCC)) # (!\accel|c_s1 [14] & (!\accel|t2_s2[13]~88 )))) # (!\accel|c_s1 [13] & ((\accel|c_s1 [14] & (!\accel|t2_s2[13]~88 )) # (!\accel|c_s1 [14] & 
// ((\accel|t2_s2[13]~88 ) # (GND)))))
// \accel|t2_s2[14]~90  = CARRY((\accel|c_s1 [13] & (!\accel|c_s1 [14] & !\accel|t2_s2[13]~88 )) # (!\accel|c_s1 [13] & ((!\accel|t2_s2[13]~88 ) # (!\accel|c_s1 [14]))))

	.dataa(\accel|c_s1 [13]),
	.datab(\accel|c_s1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[13]~88 ),
	.combout(\accel|t2_s2[14]~89_combout ),
	.cout(\accel|t2_s2[14]~90 ));
// synopsys translate_off
defparam \accel|t2_s2[14]~89 .lut_mask = 16'h9617;
defparam \accel|t2_s2[14]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N29
dffeas \accel|t2_s2[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[14]~89_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[14] .is_wysiwyg = "true";
defparam \accel|t2_s2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneive_lcell_comb \accel|t4_s3[14]~89 (
// Equation(s):
// \accel|t4_s3[14]~89_combout  = (\accel|t2_s2 [14] & (!\accel|t4_s3[13]~88 )) # (!\accel|t2_s2 [14] & ((\accel|t4_s3[13]~88 ) # (GND)))
// \accel|t4_s3[14]~90  = CARRY((!\accel|t4_s3[13]~88 ) # (!\accel|t2_s2 [14]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[13]~88 ),
	.combout(\accel|t4_s3[14]~89_combout ),
	.cout(\accel|t4_s3[14]~90 ));
// synopsys translate_off
defparam \accel|t4_s3[14]~89 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[14]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N29
dffeas \accel|t4_s3[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[14]~89_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[14] .is_wysiwyg = "true";
defparam \accel|t4_s3[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneive_lcell_comb \accel|mult_inst|b_reg~14 (
// Equation(s):
// \accel|mult_inst|b_reg~14_combout  = (\accel|t4_s3 [14] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t4_s3 [14]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~14 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|b_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N4
cycloneive_io_ibuf \C_i[15]~input (
	.i(C_i[15]),
	.ibar(gnd),
	.o(\C_i[15]~input0 ));
// synopsys translate_off
defparam \C_i[15]~input .bus_hold = "false";
defparam \C_i[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneive_lcell_comb \accel|c_s1[15]~feeder (
// Equation(s):
// \accel|c_s1[15]~feeder_combout  = \C_i[15]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[15]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[15]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N25
dffeas \accel|c_s1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[15] .is_wysiwyg = "true";
defparam \accel|c_s1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneive_lcell_comb \accel|t2_s2[15]~91 (
// Equation(s):
// \accel|t2_s2[15]~91_combout  = ((\accel|c_s1 [15] $ (\accel|c_s1 [14] $ (!\accel|t2_s2[14]~90 )))) # (GND)
// \accel|t2_s2[15]~92  = CARRY((\accel|c_s1 [15] & ((\accel|c_s1 [14]) # (!\accel|t2_s2[14]~90 ))) # (!\accel|c_s1 [15] & (\accel|c_s1 [14] & !\accel|t2_s2[14]~90 )))

	.dataa(\accel|c_s1 [15]),
	.datab(\accel|c_s1 [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[14]~90 ),
	.combout(\accel|t2_s2[15]~91_combout ),
	.cout(\accel|t2_s2[15]~92 ));
// synopsys translate_off
defparam \accel|t2_s2[15]~91 .lut_mask = 16'h698E;
defparam \accel|t2_s2[15]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y12_N31
dffeas \accel|t2_s2[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[15]~91_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[15] .is_wysiwyg = "true";
defparam \accel|t2_s2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneive_lcell_comb \accel|t4_s3[15]~91 (
// Equation(s):
// \accel|t4_s3[15]~91_combout  = (\accel|t2_s2 [15] & (\accel|t4_s3[14]~90  $ (GND))) # (!\accel|t2_s2 [15] & (!\accel|t4_s3[14]~90  & VCC))
// \accel|t4_s3[15]~92  = CARRY((\accel|t2_s2 [15] & !\accel|t4_s3[14]~90 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[14]~90 ),
	.combout(\accel|t4_s3[15]~91_combout ),
	.cout(\accel|t4_s3[15]~92 ));
// synopsys translate_off
defparam \accel|t4_s3[15]~91 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[15]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N31
dffeas \accel|t4_s3[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[15]~91_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[15] .is_wysiwyg = "true";
defparam \accel|t4_s3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cycloneive_lcell_comb \accel|mult_inst|b_reg~15 (
// Equation(s):
// \accel|mult_inst|b_reg~15_combout  = (!\rst~input_o  & \accel|t4_s3 [15])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [15]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~15 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N30
cycloneive_io_ibuf \C_i[16]~input (
	.i(C_i[16]),
	.ibar(gnd),
	.o(\C_i[16]~input0 ));
// synopsys translate_off
defparam \C_i[16]~input .bus_hold = "false";
defparam \C_i[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cycloneive_lcell_comb \accel|c_s1[16]~feeder (
// Equation(s):
// \accel|c_s1[16]~feeder_combout  = \C_i[16]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[16]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[16]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N5
dffeas \accel|c_s1[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[16] .is_wysiwyg = "true";
defparam \accel|c_s1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneive_lcell_comb \accel|t2_s2[16]~93 (
// Equation(s):
// \accel|t2_s2[16]~93_combout  = (\accel|c_s1 [16] & ((\accel|c_s1 [15] & (\accel|t2_s2[15]~92  & VCC)) # (!\accel|c_s1 [15] & (!\accel|t2_s2[15]~92 )))) # (!\accel|c_s1 [16] & ((\accel|c_s1 [15] & (!\accel|t2_s2[15]~92 )) # (!\accel|c_s1 [15] & 
// ((\accel|t2_s2[15]~92 ) # (GND)))))
// \accel|t2_s2[16]~94  = CARRY((\accel|c_s1 [16] & (!\accel|c_s1 [15] & !\accel|t2_s2[15]~92 )) # (!\accel|c_s1 [16] & ((!\accel|t2_s2[15]~92 ) # (!\accel|c_s1 [15]))))

	.dataa(\accel|c_s1 [16]),
	.datab(\accel|c_s1 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[15]~92 ),
	.combout(\accel|t2_s2[16]~93_combout ),
	.cout(\accel|t2_s2[16]~94 ));
// synopsys translate_off
defparam \accel|t2_s2[16]~93 .lut_mask = 16'h9617;
defparam \accel|t2_s2[16]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \accel|t2_s2[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[16]~93_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[16] .is_wysiwyg = "true";
defparam \accel|t2_s2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_lcell_comb \accel|t4_s3[16]~93 (
// Equation(s):
// \accel|t4_s3[16]~93_combout  = (\accel|t2_s2 [16] & (!\accel|t4_s3[15]~92 )) # (!\accel|t2_s2 [16] & ((\accel|t4_s3[15]~92 ) # (GND)))
// \accel|t4_s3[16]~94  = CARRY((!\accel|t4_s3[15]~92 ) # (!\accel|t2_s2 [16]))

	.dataa(\accel|t2_s2 [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[15]~92 ),
	.combout(\accel|t4_s3[16]~93_combout ),
	.cout(\accel|t4_s3[16]~94 ));
// synopsys translate_off
defparam \accel|t4_s3[16]~93 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[16]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N1
dffeas \accel|t4_s3[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[16]~93_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[16] .is_wysiwyg = "true";
defparam \accel|t4_s3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneive_lcell_comb \accel|mult_inst|b_reg~16 (
// Equation(s):
// \accel|mult_inst|b_reg~16_combout  = (!\rst~input_o  & \accel|t4_s3 [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [16]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~16 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N16
cycloneive_io_ibuf \C_i[17]~input (
	.i(C_i[17]),
	.ibar(gnd),
	.o(\C_i[17]~input0 ));
// synopsys translate_off
defparam \C_i[17]~input .bus_hold = "false";
defparam \C_i[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneive_lcell_comb \accel|c_s1[17]~feeder (
// Equation(s):
// \accel|c_s1[17]~feeder_combout  = \C_i[17]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[17]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[17]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N11
dffeas \accel|c_s1[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[17] .is_wysiwyg = "true";
defparam \accel|c_s1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneive_lcell_comb \accel|t2_s2[17]~95 (
// Equation(s):
// \accel|t2_s2[17]~95_combout  = ((\accel|c_s1 [16] $ (\accel|c_s1 [17] $ (!\accel|t2_s2[16]~94 )))) # (GND)
// \accel|t2_s2[17]~96  = CARRY((\accel|c_s1 [16] & ((\accel|c_s1 [17]) # (!\accel|t2_s2[16]~94 ))) # (!\accel|c_s1 [16] & (\accel|c_s1 [17] & !\accel|t2_s2[16]~94 )))

	.dataa(\accel|c_s1 [16]),
	.datab(\accel|c_s1 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[16]~94 ),
	.combout(\accel|t2_s2[17]~95_combout ),
	.cout(\accel|t2_s2[17]~96 ));
// synopsys translate_off
defparam \accel|t2_s2[17]~95 .lut_mask = 16'h698E;
defparam \accel|t2_s2[17]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \accel|t2_s2[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[17]~95_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[17] .is_wysiwyg = "true";
defparam \accel|t2_s2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneive_lcell_comb \accel|t4_s3[17]~95 (
// Equation(s):
// \accel|t4_s3[17]~95_combout  = (\accel|t2_s2 [17] & (\accel|t4_s3[16]~94  $ (GND))) # (!\accel|t2_s2 [17] & (!\accel|t4_s3[16]~94  & VCC))
// \accel|t4_s3[17]~96  = CARRY((\accel|t2_s2 [17] & !\accel|t4_s3[16]~94 ))

	.dataa(\accel|t2_s2 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[16]~94 ),
	.combout(\accel|t4_s3[17]~95_combout ),
	.cout(\accel|t4_s3[17]~96 ));
// synopsys translate_off
defparam \accel|t4_s3[17]~95 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[17]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N3
dffeas \accel|t4_s3[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[17]~95_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[17] .is_wysiwyg = "true";
defparam \accel|t4_s3[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cycloneive_lcell_comb \accel|mult_inst|b_reg~17 (
// Equation(s):
// \accel|mult_inst|b_reg~17_combout  = (!\rst~input_o  & \accel|t4_s3 [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [17]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~17 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y21_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~17_combout ,\accel|mult_inst|a_reg~16_combout ,\accel|mult_inst|a_reg~15_combout ,\accel|mult_inst|a_reg~14_combout ,\accel|mult_inst|a_reg~13_combout ,\accel|mult_inst|a_reg~12_combout ,\accel|mult_inst|a_reg~11_combout ,
\accel|mult_inst|a_reg~10_combout ,\accel|mult_inst|a_reg~9_combout ,\accel|mult_inst|a_reg~8_combout ,\accel|mult_inst|a_reg~7_combout ,\accel|mult_inst|a_reg~6_combout ,\accel|mult_inst|a_reg~5_combout ,\accel|mult_inst|a_reg~4_combout ,
\accel|mult_inst|a_reg~3_combout ,\accel|mult_inst|a_reg~2_combout ,\accel|mult_inst|a_reg~1_combout ,\accel|mult_inst|a_reg~0_combout }),
	.datab({\accel|mult_inst|b_reg~17_combout ,\accel|mult_inst|b_reg~16_combout ,\accel|mult_inst|b_reg~15_combout ,\accel|mult_inst|b_reg~14_combout ,\accel|mult_inst|b_reg~13_combout ,\accel|mult_inst|b_reg~12_combout ,\accel|mult_inst|b_reg~11_combout ,
\accel|mult_inst|b_reg~10_combout ,\accel|mult_inst|b_reg~9_combout ,\accel|mult_inst|b_reg~8_combout ,\accel|mult_inst|b_reg~7_combout ,\accel|mult_inst|b_reg~6_combout ,\accel|mult_inst|b_reg~5_combout ,\accel|mult_inst|b_reg~4_combout ,
\accel|mult_inst|b_reg~3_combout ,\accel|mult_inst|b_reg~2_combout ,\accel|mult_inst|b_reg~1_combout ,\accel|mult_inst|b_reg~0_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult1 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y21_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT32 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT31 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT28 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: FF_X21_Y21_N17
dffeas \accel|mult_inst|p_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[1] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \accel|t6_s5[1]~feeder (
// Equation(s):
// \accel|t6_s5[1]~feeder_combout  = \accel|mult_inst|p_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|mult_inst|p_out [1]),
	.cin(gnd),
	.combout(\accel|t6_s5[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t6_s5[1]~feeder .lut_mask = 16'hFF00;
defparam \accel|t6_s5[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \accel|valid_s3~feeder (
// Equation(s):
// \accel|valid_s3~feeder_combout  = \accel|valid_s2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|valid_s2~q ),
	.cin(gnd),
	.combout(\accel|valid_s3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|valid_s3~feeder .lut_mask = 16'hFF00;
defparam \accel|valid_s3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \accel|valid_s3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|valid_s3~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|valid_s3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel|valid_s3 .is_wysiwyg = "true";
defparam \accel|valid_s3 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N29
dffeas \accel|valid_s4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|valid_s3~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|valid_s4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel|valid_s4 .is_wysiwyg = "true";
defparam \accel|valid_s4 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N3
dffeas \accel|t6_s5[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[1] .is_wysiwyg = "true";
defparam \accel|t6_s5[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \accel|q_reg[0]~feeder (
// Equation(s):
// \accel|q_reg[0]~feeder_combout  = \accel|t6_s5 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [1]),
	.cin(gnd),
	.combout(\accel|q_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \accel|valid_s5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|valid_s4~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|valid_s5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \accel|valid_s5 .is_wysiwyg = "true";
defparam \accel|valid_s5 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \accel|q_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[0] .is_wysiwyg = "true";
defparam \accel|q_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_io_ibuf \D_i[0]~input (
	.i(D_i[0]),
	.ibar(gnd),
	.o(\D_i[0]~input0 ));
// synopsys translate_off
defparam \D_i[0]~input .bus_hold = "false";
defparam \D_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \accel|d_s1[0]~feeder (
// Equation(s):
// \accel|d_s1[0]~feeder_combout  = \D_i[0]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[0]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[0]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N19
dffeas \accel|d_s1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[0] .is_wysiwyg = "true";
defparam \accel|d_s1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \accel|t3_s2[2]~feeder (
// Equation(s):
// \accel|t3_s2[2]~feeder_combout  = \accel|d_s1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [0]),
	.cin(gnd),
	.combout(\accel|t3_s2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[2]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N1
dffeas \accel|t3_s2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[2] .is_wysiwyg = "true";
defparam \accel|t3_s2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \accel|t3_s3[2]~feeder (
// Equation(s):
// \accel|t3_s3[2]~feeder_combout  = \accel|t3_s2 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [2]),
	.cin(gnd),
	.combout(\accel|t3_s3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[2]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N13
dffeas \accel|t3_s3[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[2] .is_wysiwyg = "true";
defparam \accel|t3_s3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_lcell_comb \accel|t3_s4[2]~feeder (
// Equation(s):
// \accel|t3_s4[2]~feeder_combout  = \accel|t3_s3 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [2]),
	.cin(gnd),
	.combout(\accel|t3_s4[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[2]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \accel|t3_s4[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[2] .is_wysiwyg = "true";
defparam \accel|t3_s4[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N1
dffeas \accel|mult_inst|p_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[2] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \accel|t6_s5[2]~127 (
// Equation(s):
// \accel|t6_s5[2]~127_combout  = (\accel|t3_s4 [2] & (\accel|mult_inst|p_out [2] $ (VCC))) # (!\accel|t3_s4 [2] & ((\accel|mult_inst|p_out [2]) # (GND)))
// \accel|t6_s5[2]~128  = CARRY((\accel|mult_inst|p_out [2]) # (!\accel|t3_s4 [2]))

	.dataa(\accel|t3_s4 [2]),
	.datab(\accel|mult_inst|p_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|t6_s5[2]~127_combout ),
	.cout(\accel|t6_s5[2]~128 ));
// synopsys translate_off
defparam \accel|t6_s5[2]~127 .lut_mask = 16'h66DD;
defparam \accel|t6_s5[2]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \accel|t6_s5[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[2]~127_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[2] .is_wysiwyg = "true";
defparam \accel|t6_s5[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \accel|q_reg[1]~feeder (
// Equation(s):
// \accel|q_reg[1]~feeder_combout  = \accel|t6_s5 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [2]),
	.cin(gnd),
	.combout(\accel|q_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \accel|q_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[1] .is_wysiwyg = "true";
defparam \accel|q_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_io_ibuf \D_i[1]~input (
	.i(D_i[1]),
	.ibar(gnd),
	.o(\D_i[1]~input0 ));
// synopsys translate_off
defparam \D_i[1]~input .bus_hold = "false";
defparam \D_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \accel|d_s1[1]~feeder (
// Equation(s):
// \accel|d_s1[1]~feeder_combout  = \D_i[1]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[1]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[1]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N23
dffeas \accel|d_s1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[1] .is_wysiwyg = "true";
defparam \accel|d_s1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N15
dffeas \accel|t3_s2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|d_s1 [1]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[3] .is_wysiwyg = "true";
defparam \accel|t3_s2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \accel|t3_s3[3]~feeder (
// Equation(s):
// \accel|t3_s3[3]~feeder_combout  = \accel|t3_s2 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [3]),
	.cin(gnd),
	.combout(\accel|t3_s3[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[3]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N3
dffeas \accel|t3_s3[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[3] .is_wysiwyg = "true";
defparam \accel|t3_s3[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \accel|t3_s4[3]~feeder (
// Equation(s):
// \accel|t3_s4[3]~feeder_combout  = \accel|t3_s3 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [3]),
	.cin(gnd),
	.combout(\accel|t3_s4[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[3]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N5
dffeas \accel|t3_s4[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[3] .is_wysiwyg = "true";
defparam \accel|t3_s4[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N7
dffeas \accel|mult_inst|p_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[3] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \accel|t6_s5[3]~129 (
// Equation(s):
// \accel|t6_s5[3]~129_combout  = (\accel|t3_s4 [3] & ((\accel|mult_inst|p_out [3] & (!\accel|t6_s5[2]~128 )) # (!\accel|mult_inst|p_out [3] & ((\accel|t6_s5[2]~128 ) # (GND))))) # (!\accel|t3_s4 [3] & ((\accel|mult_inst|p_out [3] & (\accel|t6_s5[2]~128  & 
// VCC)) # (!\accel|mult_inst|p_out [3] & (!\accel|t6_s5[2]~128 ))))
// \accel|t6_s5[3]~130  = CARRY((\accel|t3_s4 [3] & ((!\accel|t6_s5[2]~128 ) # (!\accel|mult_inst|p_out [3]))) # (!\accel|t3_s4 [3] & (!\accel|mult_inst|p_out [3] & !\accel|t6_s5[2]~128 )))

	.dataa(\accel|t3_s4 [3]),
	.datab(\accel|mult_inst|p_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[2]~128 ),
	.combout(\accel|t6_s5[3]~129_combout ),
	.cout(\accel|t6_s5[3]~130 ));
// synopsys translate_off
defparam \accel|t6_s5[3]~129 .lut_mask = 16'h692B;
defparam \accel|t6_s5[3]~129 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y18_N5
dffeas \accel|t6_s5[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[3]~129_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[3] .is_wysiwyg = "true";
defparam \accel|t6_s5[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \accel|q_reg[2]~feeder (
// Equation(s):
// \accel|q_reg[2]~feeder_combout  = \accel|t6_s5 [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [3]),
	.cin(gnd),
	.combout(\accel|q_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N1
dffeas \accel|q_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[2] .is_wysiwyg = "true";
defparam \accel|q_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_io_ibuf \D_i[2]~input (
	.i(D_i[2]),
	.ibar(gnd),
	.o(\D_i[2]~input0 ));
// synopsys translate_off
defparam \D_i[2]~input .bus_hold = "false";
defparam \D_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \accel|d_s1[2]~feeder (
// Equation(s):
// \accel|d_s1[2]~feeder_combout  = \D_i[2]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[2]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[2]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N25
dffeas \accel|d_s1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[2] .is_wysiwyg = "true";
defparam \accel|d_s1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \accel|t3_s2[4]~feeder (
// Equation(s):
// \accel|t3_s2[4]~feeder_combout  = \accel|d_s1 [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [2]),
	.cin(gnd),
	.combout(\accel|t3_s2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[4]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N3
dffeas \accel|t3_s2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[4] .is_wysiwyg = "true";
defparam \accel|t3_s2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N3
dffeas \accel|t3_s3[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [4]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[4] .is_wysiwyg = "true";
defparam \accel|t3_s3[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \accel|t3_s4[4]~feeder (
// Equation(s):
// \accel|t3_s4[4]~feeder_combout  = \accel|t3_s3 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [4]),
	.cin(gnd),
	.combout(\accel|t3_s4[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[4]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \accel|t3_s4[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[4] .is_wysiwyg = "true";
defparam \accel|t3_s4[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N25
dffeas \accel|mult_inst|p_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[4] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \accel|t6_s5[4]~131 (
// Equation(s):
// \accel|t6_s5[4]~131_combout  = ((\accel|t3_s4 [4] $ (\accel|mult_inst|p_out [4] $ (\accel|t6_s5[3]~130 )))) # (GND)
// \accel|t6_s5[4]~132  = CARRY((\accel|t3_s4 [4] & (\accel|mult_inst|p_out [4] & !\accel|t6_s5[3]~130 )) # (!\accel|t3_s4 [4] & ((\accel|mult_inst|p_out [4]) # (!\accel|t6_s5[3]~130 ))))

	.dataa(\accel|t3_s4 [4]),
	.datab(\accel|mult_inst|p_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[3]~130 ),
	.combout(\accel|t6_s5[4]~131_combout ),
	.cout(\accel|t6_s5[4]~132 ));
// synopsys translate_off
defparam \accel|t6_s5[4]~131 .lut_mask = 16'h964D;
defparam \accel|t6_s5[4]~131 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \accel|t6_s5[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[4]~131_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[4] .is_wysiwyg = "true";
defparam \accel|t6_s5[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N1
dffeas \accel|q_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [4]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[3] .is_wysiwyg = "true";
defparam \accel|q_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_io_ibuf \D_i[3]~input (
	.i(D_i[3]),
	.ibar(gnd),
	.o(\D_i[3]~input0 ));
// synopsys translate_off
defparam \D_i[3]~input .bus_hold = "false";
defparam \D_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \accel|d_s1[3]~feeder (
// Equation(s):
// \accel|d_s1[3]~feeder_combout  = \D_i[3]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[3]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[3]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N15
dffeas \accel|d_s1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[3] .is_wysiwyg = "true";
defparam \accel|d_s1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \accel|t3_s2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|d_s1 [3]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[5] .is_wysiwyg = "true";
defparam \accel|t3_s2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \accel|t3_s3[5]~feeder (
// Equation(s):
// \accel|t3_s3[5]~feeder_combout  = \accel|t3_s2 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [5]),
	.cin(gnd),
	.combout(\accel|t3_s3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[5]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \accel|t3_s3[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[5] .is_wysiwyg = "true";
defparam \accel|t3_s3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \accel|t3_s4[5]~feeder (
// Equation(s):
// \accel|t3_s4[5]~feeder_combout  = \accel|t3_s3 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [5]),
	.cin(gnd),
	.combout(\accel|t3_s4[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[5]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N1
dffeas \accel|t3_s4[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[5] .is_wysiwyg = "true";
defparam \accel|t3_s4[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N3
dffeas \accel|mult_inst|p_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[5] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \accel|t6_s5[5]~133 (
// Equation(s):
// \accel|t6_s5[5]~133_combout  = (\accel|t3_s4 [5] & ((\accel|mult_inst|p_out [5] & (!\accel|t6_s5[4]~132 )) # (!\accel|mult_inst|p_out [5] & ((\accel|t6_s5[4]~132 ) # (GND))))) # (!\accel|t3_s4 [5] & ((\accel|mult_inst|p_out [5] & (\accel|t6_s5[4]~132  & 
// VCC)) # (!\accel|mult_inst|p_out [5] & (!\accel|t6_s5[4]~132 ))))
// \accel|t6_s5[5]~134  = CARRY((\accel|t3_s4 [5] & ((!\accel|t6_s5[4]~132 ) # (!\accel|mult_inst|p_out [5]))) # (!\accel|t3_s4 [5] & (!\accel|mult_inst|p_out [5] & !\accel|t6_s5[4]~132 )))

	.dataa(\accel|t3_s4 [5]),
	.datab(\accel|mult_inst|p_out [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[4]~132 ),
	.combout(\accel|t6_s5[5]~133_combout ),
	.cout(\accel|t6_s5[5]~134 ));
// synopsys translate_off
defparam \accel|t6_s5[5]~133 .lut_mask = 16'h692B;
defparam \accel|t6_s5[5]~133 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \accel|t6_s5[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[5]~133_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[5] .is_wysiwyg = "true";
defparam \accel|t6_s5[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \accel|q_reg[4]~feeder (
// Equation(s):
// \accel|q_reg[4]~feeder_combout  = \accel|t6_s5 [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [5]),
	.cin(gnd),
	.combout(\accel|q_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \accel|q_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[4] .is_wysiwyg = "true";
defparam \accel|q_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N5
dffeas \accel|mult_inst|p_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[6] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_io_ibuf \D_i[4]~input (
	.i(D_i[4]),
	.ibar(gnd),
	.o(\D_i[4]~input0 ));
// synopsys translate_off
defparam \D_i[4]~input .bus_hold = "false";
defparam \D_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N20
cycloneive_lcell_comb \accel|d_s1[4]~feeder (
// Equation(s):
// \accel|d_s1[4]~feeder_combout  = \D_i[4]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[4]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[4]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N21
dffeas \accel|d_s1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[4] .is_wysiwyg = "true";
defparam \accel|d_s1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \accel|t3_s2[6]~feeder (
// Equation(s):
// \accel|t3_s2[6]~feeder_combout  = \accel|d_s1 [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [4]),
	.cin(gnd),
	.combout(\accel|t3_s2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[6]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N31
dffeas \accel|t3_s2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[6] .is_wysiwyg = "true";
defparam \accel|t3_s2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \accel|t3_s3[6]~feeder (
// Equation(s):
// \accel|t3_s3[6]~feeder_combout  = \accel|t3_s2 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [6]),
	.cin(gnd),
	.combout(\accel|t3_s3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[6]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N27
dffeas \accel|t3_s3[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[6] .is_wysiwyg = "true";
defparam \accel|t3_s3[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \accel|t3_s4[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s3 [6]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[6] .is_wysiwyg = "true";
defparam \accel|t3_s4[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \accel|t6_s5[6]~135 (
// Equation(s):
// \accel|t6_s5[6]~135_combout  = ((\accel|mult_inst|p_out [6] $ (\accel|t3_s4 [6] $ (\accel|t6_s5[5]~134 )))) # (GND)
// \accel|t6_s5[6]~136  = CARRY((\accel|mult_inst|p_out [6] & ((!\accel|t6_s5[5]~134 ) # (!\accel|t3_s4 [6]))) # (!\accel|mult_inst|p_out [6] & (!\accel|t3_s4 [6] & !\accel|t6_s5[5]~134 )))

	.dataa(\accel|mult_inst|p_out [6]),
	.datab(\accel|t3_s4 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[5]~134 ),
	.combout(\accel|t6_s5[6]~135_combout ),
	.cout(\accel|t6_s5[6]~136 ));
// synopsys translate_off
defparam \accel|t6_s5[6]~135 .lut_mask = 16'h962B;
defparam \accel|t6_s5[6]~135 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y18_N11
dffeas \accel|t6_s5[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[6]~135_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[6] .is_wysiwyg = "true";
defparam \accel|t6_s5[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \accel|q_reg[5]~feeder (
// Equation(s):
// \accel|q_reg[5]~feeder_combout  = \accel|t6_s5 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [6]),
	.cin(gnd),
	.combout(\accel|q_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N21
dffeas \accel|q_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[5] .is_wysiwyg = "true";
defparam \accel|q_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N31
dffeas \accel|mult_inst|p_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[7] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_io_ibuf \D_i[5]~input (
	.i(D_i[5]),
	.ibar(gnd),
	.o(\D_i[5]~input0 ));
// synopsys translate_off
defparam \D_i[5]~input .bus_hold = "false";
defparam \D_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \accel|d_s1[5]~feeder (
// Equation(s):
// \accel|d_s1[5]~feeder_combout  = \D_i[5]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[5]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[5]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N27
dffeas \accel|d_s1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[5] .is_wysiwyg = "true";
defparam \accel|d_s1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N29
dffeas \accel|t3_s2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|d_s1 [5]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[7] .is_wysiwyg = "true";
defparam \accel|t3_s2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N13
dffeas \accel|t3_s3[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [7]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[7] .is_wysiwyg = "true";
defparam \accel|t3_s3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \accel|t3_s4[7]~feeder (
// Equation(s):
// \accel|t3_s4[7]~feeder_combout  = \accel|t3_s3 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [7]),
	.cin(gnd),
	.combout(\accel|t3_s4[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[7]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \accel|t3_s4[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[7] .is_wysiwyg = "true";
defparam \accel|t3_s4[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \accel|t6_s5[7]~137 (
// Equation(s):
// \accel|t6_s5[7]~137_combout  = (\accel|mult_inst|p_out [7] & ((\accel|t3_s4 [7] & (!\accel|t6_s5[6]~136 )) # (!\accel|t3_s4 [7] & (\accel|t6_s5[6]~136  & VCC)))) # (!\accel|mult_inst|p_out [7] & ((\accel|t3_s4 [7] & ((\accel|t6_s5[6]~136 ) # (GND))) # 
// (!\accel|t3_s4 [7] & (!\accel|t6_s5[6]~136 ))))
// \accel|t6_s5[7]~138  = CARRY((\accel|mult_inst|p_out [7] & (\accel|t3_s4 [7] & !\accel|t6_s5[6]~136 )) # (!\accel|mult_inst|p_out [7] & ((\accel|t3_s4 [7]) # (!\accel|t6_s5[6]~136 ))))

	.dataa(\accel|mult_inst|p_out [7]),
	.datab(\accel|t3_s4 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[6]~136 ),
	.combout(\accel|t6_s5[7]~137_combout ),
	.cout(\accel|t6_s5[7]~138 ));
// synopsys translate_off
defparam \accel|t6_s5[7]~137 .lut_mask = 16'h694D;
defparam \accel|t6_s5[7]~137 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \accel|t6_s5[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[7]~137_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[7] .is_wysiwyg = "true";
defparam \accel|t6_s5[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \accel|q_reg[6]~feeder (
// Equation(s):
// \accel|q_reg[6]~feeder_combout  = \accel|t6_s5 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [7]),
	.cin(gnd),
	.combout(\accel|q_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N31
dffeas \accel|q_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[6] .is_wysiwyg = "true";
defparam \accel|q_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_io_ibuf \D_i[6]~input (
	.i(D_i[6]),
	.ibar(gnd),
	.o(\D_i[6]~input0 ));
// synopsys translate_off
defparam \D_i[6]~input .bus_hold = "false";
defparam \D_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N12
cycloneive_lcell_comb \accel|d_s1[6]~feeder (
// Equation(s):
// \accel|d_s1[6]~feeder_combout  = \D_i[6]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[6]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[6]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N13
dffeas \accel|d_s1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[6] .is_wysiwyg = "true";
defparam \accel|d_s1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \accel|t3_s2[8]~feeder (
// Equation(s):
// \accel|t3_s2[8]~feeder_combout  = \accel|d_s1 [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [6]),
	.cin(gnd),
	.combout(\accel|t3_s2[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[8]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N23
dffeas \accel|t3_s2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[8] .is_wysiwyg = "true";
defparam \accel|t3_s2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N6
cycloneive_lcell_comb \accel|t3_s3[8]~feeder (
// Equation(s):
// \accel|t3_s3[8]~feeder_combout  = \accel|t3_s2 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [8]),
	.cin(gnd),
	.combout(\accel|t3_s3[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[8]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N7
dffeas \accel|t3_s3[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[8] .is_wysiwyg = "true";
defparam \accel|t3_s3[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \accel|t3_s4[8]~feeder (
// Equation(s):
// \accel|t3_s4[8]~feeder_combout  = \accel|t3_s3 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [8]),
	.cin(gnd),
	.combout(\accel|t3_s4[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[8]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \accel|t3_s4[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[8] .is_wysiwyg = "true";
defparam \accel|t3_s4[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N21
dffeas \accel|mult_inst|p_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[8] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \accel|t6_s5[8]~139 (
// Equation(s):
// \accel|t6_s5[8]~139_combout  = ((\accel|t3_s4 [8] $ (\accel|mult_inst|p_out [8] $ (\accel|t6_s5[7]~138 )))) # (GND)
// \accel|t6_s5[8]~140  = CARRY((\accel|t3_s4 [8] & (\accel|mult_inst|p_out [8] & !\accel|t6_s5[7]~138 )) # (!\accel|t3_s4 [8] & ((\accel|mult_inst|p_out [8]) # (!\accel|t6_s5[7]~138 ))))

	.dataa(\accel|t3_s4 [8]),
	.datab(\accel|mult_inst|p_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[7]~138 ),
	.combout(\accel|t6_s5[8]~139_combout ),
	.cout(\accel|t6_s5[8]~140 ));
// synopsys translate_off
defparam \accel|t6_s5[8]~139 .lut_mask = 16'h964D;
defparam \accel|t6_s5[8]~139 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \accel|t6_s5[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[8]~139_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[8] .is_wysiwyg = "true";
defparam \accel|t6_s5[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \accel|q_reg[7]~feeder (
// Equation(s):
// \accel|q_reg[7]~feeder_combout  = \accel|t6_s5 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [8]),
	.cin(gnd),
	.combout(\accel|q_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \accel|q_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[7] .is_wysiwyg = "true";
defparam \accel|q_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_io_ibuf \D_i[7]~input (
	.i(D_i[7]),
	.ibar(gnd),
	.o(\D_i[7]~input0 ));
// synopsys translate_off
defparam \D_i[7]~input .bus_hold = "false";
defparam \D_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N16
cycloneive_lcell_comb \accel|d_s1[7]~feeder (
// Equation(s):
// \accel|d_s1[7]~feeder_combout  = \D_i[7]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[7]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[7]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N17
dffeas \accel|d_s1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[7] .is_wysiwyg = "true";
defparam \accel|d_s1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N20
cycloneive_lcell_comb \accel|t3_s2[9]~feeder (
// Equation(s):
// \accel|t3_s2[9]~feeder_combout  = \accel|d_s1 [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [7]),
	.cin(gnd),
	.combout(\accel|t3_s2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[9]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N21
dffeas \accel|t3_s2[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[9] .is_wysiwyg = "true";
defparam \accel|t3_s2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \accel|t3_s3[9]~feeder (
// Equation(s):
// \accel|t3_s3[9]~feeder_combout  = \accel|t3_s2 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [9]),
	.cin(gnd),
	.combout(\accel|t3_s3[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[9]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N25
dffeas \accel|t3_s3[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[9] .is_wysiwyg = "true";
defparam \accel|t3_s3[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \accel|t3_s4[9]~feeder (
// Equation(s):
// \accel|t3_s4[9]~feeder_combout  = \accel|t3_s3 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [9]),
	.cin(gnd),
	.combout(\accel|t3_s4[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[9]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N9
dffeas \accel|t3_s4[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[9] .is_wysiwyg = "true";
defparam \accel|t3_s4[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N23
dffeas \accel|mult_inst|p_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[9] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \accel|t6_s5[9]~141 (
// Equation(s):
// \accel|t6_s5[9]~141_combout  = (\accel|t3_s4 [9] & ((\accel|mult_inst|p_out [9] & (!\accel|t6_s5[8]~140 )) # (!\accel|mult_inst|p_out [9] & ((\accel|t6_s5[8]~140 ) # (GND))))) # (!\accel|t3_s4 [9] & ((\accel|mult_inst|p_out [9] & (\accel|t6_s5[8]~140  & 
// VCC)) # (!\accel|mult_inst|p_out [9] & (!\accel|t6_s5[8]~140 ))))
// \accel|t6_s5[9]~142  = CARRY((\accel|t3_s4 [9] & ((!\accel|t6_s5[8]~140 ) # (!\accel|mult_inst|p_out [9]))) # (!\accel|t3_s4 [9] & (!\accel|mult_inst|p_out [9] & !\accel|t6_s5[8]~140 )))

	.dataa(\accel|t3_s4 [9]),
	.datab(\accel|mult_inst|p_out [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[8]~140 ),
	.combout(\accel|t6_s5[9]~141_combout ),
	.cout(\accel|t6_s5[9]~142 ));
// synopsys translate_off
defparam \accel|t6_s5[9]~141 .lut_mask = 16'h692B;
defparam \accel|t6_s5[9]~141 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \accel|t6_s5[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[9]~141_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[9] .is_wysiwyg = "true";
defparam \accel|t6_s5[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \accel|q_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [9]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[8] .is_wysiwyg = "true";
defparam \accel|q_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_io_ibuf \D_i[8]~input (
	.i(D_i[8]),
	.ibar(gnd),
	.o(\D_i[8]~input0 ));
// synopsys translate_off
defparam \D_i[8]~input .bus_hold = "false";
defparam \D_i[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cycloneive_lcell_comb \accel|d_s1[8]~feeder (
// Equation(s):
// \accel|d_s1[8]~feeder_combout  = \D_i[8]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[8]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[8]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N19
dffeas \accel|d_s1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[8] .is_wysiwyg = "true";
defparam \accel|d_s1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N6
cycloneive_lcell_comb \accel|t3_s2[10]~feeder (
// Equation(s):
// \accel|t3_s2[10]~feeder_combout  = \accel|d_s1 [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [8]),
	.cin(gnd),
	.combout(\accel|t3_s2[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[10]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N7
dffeas \accel|t3_s2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[10] .is_wysiwyg = "true";
defparam \accel|t3_s2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \accel|t3_s3[10]~feeder (
// Equation(s):
// \accel|t3_s3[10]~feeder_combout  = \accel|t3_s2 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [10]),
	.cin(gnd),
	.combout(\accel|t3_s3[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[10]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \accel|t3_s3[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[10] .is_wysiwyg = "true";
defparam \accel|t3_s3[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \accel|t3_s4[10]~feeder (
// Equation(s):
// \accel|t3_s4[10]~feeder_combout  = \accel|t3_s3 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [10]),
	.cin(gnd),
	.combout(\accel|t3_s4[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[10]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N23
dffeas \accel|t3_s4[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[10] .is_wysiwyg = "true";
defparam \accel|t3_s4[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N29
dffeas \accel|mult_inst|p_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[10] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \accel|t6_s5[10]~143 (
// Equation(s):
// \accel|t6_s5[10]~143_combout  = ((\accel|t3_s4 [10] $ (\accel|mult_inst|p_out [10] $ (\accel|t6_s5[9]~142 )))) # (GND)
// \accel|t6_s5[10]~144  = CARRY((\accel|t3_s4 [10] & (\accel|mult_inst|p_out [10] & !\accel|t6_s5[9]~142 )) # (!\accel|t3_s4 [10] & ((\accel|mult_inst|p_out [10]) # (!\accel|t6_s5[9]~142 ))))

	.dataa(\accel|t3_s4 [10]),
	.datab(\accel|mult_inst|p_out [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[9]~142 ),
	.combout(\accel|t6_s5[10]~143_combout ),
	.cout(\accel|t6_s5[10]~144 ));
// synopsys translate_off
defparam \accel|t6_s5[10]~143 .lut_mask = 16'h964D;
defparam \accel|t6_s5[10]~143 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y18_N19
dffeas \accel|t6_s5[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[10]~143_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[10] .is_wysiwyg = "true";
defparam \accel|t6_s5[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \accel|q_reg[9]~feeder (
// Equation(s):
// \accel|q_reg[9]~feeder_combout  = \accel|t6_s5 [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [10]),
	.cin(gnd),
	.combout(\accel|q_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N7
dffeas \accel|q_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[9] .is_wysiwyg = "true";
defparam \accel|q_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N11
dffeas \accel|mult_inst|p_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[11] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_io_ibuf \D_i[9]~input (
	.i(D_i[9]),
	.ibar(gnd),
	.o(\D_i[9]~input0 ));
// synopsys translate_off
defparam \D_i[9]~input .bus_hold = "false";
defparam \D_i[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cycloneive_lcell_comb \accel|d_s1[9]~feeder (
// Equation(s):
// \accel|d_s1[9]~feeder_combout  = \D_i[9]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[9]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[9]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N13
dffeas \accel|d_s1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[9] .is_wysiwyg = "true";
defparam \accel|d_s1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cycloneive_lcell_comb \accel|t3_s2[11]~feeder (
// Equation(s):
// \accel|t3_s2[11]~feeder_combout  = \accel|d_s1 [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [9]),
	.cin(gnd),
	.combout(\accel|t3_s2[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[11]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N9
dffeas \accel|t3_s2[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[11] .is_wysiwyg = "true";
defparam \accel|t3_s2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cycloneive_lcell_comb \accel|t3_s3[11]~feeder (
// Equation(s):
// \accel|t3_s3[11]~feeder_combout  = \accel|t3_s2 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [11]),
	.cin(gnd),
	.combout(\accel|t3_s3[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[11]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N25
dffeas \accel|t3_s3[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[11] .is_wysiwyg = "true";
defparam \accel|t3_s3[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cycloneive_lcell_comb \accel|t3_s4[11]~feeder (
// Equation(s):
// \accel|t3_s4[11]~feeder_combout  = \accel|t3_s3 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [11]),
	.cin(gnd),
	.combout(\accel|t3_s4[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[11]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \accel|t3_s4[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[11] .is_wysiwyg = "true";
defparam \accel|t3_s4[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \accel|t6_s5[11]~145 (
// Equation(s):
// \accel|t6_s5[11]~145_combout  = (\accel|mult_inst|p_out [11] & ((\accel|t3_s4 [11] & (!\accel|t6_s5[10]~144 )) # (!\accel|t3_s4 [11] & (\accel|t6_s5[10]~144  & VCC)))) # (!\accel|mult_inst|p_out [11] & ((\accel|t3_s4 [11] & ((\accel|t6_s5[10]~144 ) # 
// (GND))) # (!\accel|t3_s4 [11] & (!\accel|t6_s5[10]~144 ))))
// \accel|t6_s5[11]~146  = CARRY((\accel|mult_inst|p_out [11] & (\accel|t3_s4 [11] & !\accel|t6_s5[10]~144 )) # (!\accel|mult_inst|p_out [11] & ((\accel|t3_s4 [11]) # (!\accel|t6_s5[10]~144 ))))

	.dataa(\accel|mult_inst|p_out [11]),
	.datab(\accel|t3_s4 [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[10]~144 ),
	.combout(\accel|t6_s5[11]~145_combout ),
	.cout(\accel|t6_s5[11]~146 ));
// synopsys translate_off
defparam \accel|t6_s5[11]~145 .lut_mask = 16'h694D;
defparam \accel|t6_s5[11]~145 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \accel|t6_s5[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[11]~145_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[11] .is_wysiwyg = "true";
defparam \accel|t6_s5[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \accel|q_reg[10]~feeder (
// Equation(s):
// \accel|q_reg[10]~feeder_combout  = \accel|t6_s5 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [11]),
	.cin(gnd),
	.combout(\accel|q_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[10]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N9
dffeas \accel|q_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[10] .is_wysiwyg = "true";
defparam \accel|q_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_io_ibuf \D_i[10]~input (
	.i(D_i[10]),
	.ibar(gnd),
	.o(\D_i[10]~input0 ));
// synopsys translate_off
defparam \D_i[10]~input .bus_hold = "false";
defparam \D_i[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N26
cycloneive_lcell_comb \accel|d_s1[10]~feeder (
// Equation(s):
// \accel|d_s1[10]~feeder_combout  = \D_i[10]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[10]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[10]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N27
dffeas \accel|d_s1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[10] .is_wysiwyg = "true";
defparam \accel|d_s1[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y15_N31
dffeas \accel|t3_s2[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|d_s1 [10]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[12] .is_wysiwyg = "true";
defparam \accel|t3_s2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N28
cycloneive_lcell_comb \accel|t3_s3[12]~feeder (
// Equation(s):
// \accel|t3_s3[12]~feeder_combout  = \accel|t3_s2 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [12]),
	.cin(gnd),
	.combout(\accel|t3_s3[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[12]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \accel|t3_s3[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[12] .is_wysiwyg = "true";
defparam \accel|t3_s3[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cycloneive_lcell_comb \accel|t3_s4[12]~feeder (
// Equation(s):
// \accel|t3_s4[12]~feeder_combout  = \accel|t3_s3 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [12]),
	.cin(gnd),
	.combout(\accel|t3_s4[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[12]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N19
dffeas \accel|t3_s4[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[12] .is_wysiwyg = "true";
defparam \accel|t3_s4[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N1
dffeas \accel|mult_inst|p_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[12] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \accel|t6_s5[12]~147 (
// Equation(s):
// \accel|t6_s5[12]~147_combout  = ((\accel|t3_s4 [12] $ (\accel|mult_inst|p_out [12] $ (\accel|t6_s5[11]~146 )))) # (GND)
// \accel|t6_s5[12]~148  = CARRY((\accel|t3_s4 [12] & (\accel|mult_inst|p_out [12] & !\accel|t6_s5[11]~146 )) # (!\accel|t3_s4 [12] & ((\accel|mult_inst|p_out [12]) # (!\accel|t6_s5[11]~146 ))))

	.dataa(\accel|t3_s4 [12]),
	.datab(\accel|mult_inst|p_out [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[11]~146 ),
	.combout(\accel|t6_s5[12]~147_combout ),
	.cout(\accel|t6_s5[12]~148 ));
// synopsys translate_off
defparam \accel|t6_s5[12]~147 .lut_mask = 16'h964D;
defparam \accel|t6_s5[12]~147 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \accel|t6_s5[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[12]~147_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[12] .is_wysiwyg = "true";
defparam \accel|t6_s5[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \accel|q_reg[11]~feeder (
// Equation(s):
// \accel|q_reg[11]~feeder_combout  = \accel|t6_s5 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [12]),
	.cin(gnd),
	.combout(\accel|q_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \accel|q_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[11] .is_wysiwyg = "true";
defparam \accel|q_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N15
dffeas \accel|mult_inst|p_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[13] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_io_ibuf \D_i[11]~input (
	.i(D_i[11]),
	.ibar(gnd),
	.o(\D_i[11]~input0 ));
// synopsys translate_off
defparam \D_i[11]~input .bus_hold = "false";
defparam \D_i[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \accel|d_s1[11]~feeder (
// Equation(s):
// \accel|d_s1[11]~feeder_combout  = \D_i[11]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[11]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[11]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N11
dffeas \accel|d_s1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[11] .is_wysiwyg = "true";
defparam \accel|d_s1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \accel|t3_s2[13]~feeder (
// Equation(s):
// \accel|t3_s2[13]~feeder_combout  = \accel|d_s1 [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [11]),
	.cin(gnd),
	.combout(\accel|t3_s2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[13]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \accel|t3_s2[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[13] .is_wysiwyg = "true";
defparam \accel|t3_s2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \accel|t3_s3[13]~feeder (
// Equation(s):
// \accel|t3_s3[13]~feeder_combout  = \accel|t3_s2 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [13]),
	.cin(gnd),
	.combout(\accel|t3_s3[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[13]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \accel|t3_s3[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[13] .is_wysiwyg = "true";
defparam \accel|t3_s3[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \accel|t3_s4[13]~feeder (
// Equation(s):
// \accel|t3_s4[13]~feeder_combout  = \accel|t3_s3 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [13]),
	.cin(gnd),
	.combout(\accel|t3_s4[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[13]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \accel|t3_s4[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[13] .is_wysiwyg = "true";
defparam \accel|t3_s4[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \accel|t6_s5[13]~149 (
// Equation(s):
// \accel|t6_s5[13]~149_combout  = (\accel|mult_inst|p_out [13] & ((\accel|t3_s4 [13] & (!\accel|t6_s5[12]~148 )) # (!\accel|t3_s4 [13] & (\accel|t6_s5[12]~148  & VCC)))) # (!\accel|mult_inst|p_out [13] & ((\accel|t3_s4 [13] & ((\accel|t6_s5[12]~148 ) # 
// (GND))) # (!\accel|t3_s4 [13] & (!\accel|t6_s5[12]~148 ))))
// \accel|t6_s5[13]~150  = CARRY((\accel|mult_inst|p_out [13] & (\accel|t3_s4 [13] & !\accel|t6_s5[12]~148 )) # (!\accel|mult_inst|p_out [13] & ((\accel|t3_s4 [13]) # (!\accel|t6_s5[12]~148 ))))

	.dataa(\accel|mult_inst|p_out [13]),
	.datab(\accel|t3_s4 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[12]~148 ),
	.combout(\accel|t6_s5[13]~149_combout ),
	.cout(\accel|t6_s5[13]~150 ));
// synopsys translate_off
defparam \accel|t6_s5[13]~149 .lut_mask = 16'h694D;
defparam \accel|t6_s5[13]~149 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y18_N25
dffeas \accel|t6_s5[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[13]~149_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[13] .is_wysiwyg = "true";
defparam \accel|t6_s5[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \accel|q_reg[12]~feeder (
// Equation(s):
// \accel|q_reg[12]~feeder_combout  = \accel|t6_s5 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [13]),
	.cin(gnd),
	.combout(\accel|q_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \accel|q_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[12] .is_wysiwyg = "true";
defparam \accel|q_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_io_ibuf \D_i[12]~input (
	.i(D_i[12]),
	.ibar(gnd),
	.o(\D_i[12]~input0 ));
// synopsys translate_off
defparam \D_i[12]~input .bus_hold = "false";
defparam \D_i[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N28
cycloneive_lcell_comb \accel|d_s1[12]~feeder (
// Equation(s):
// \accel|d_s1[12]~feeder_combout  = \D_i[12]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[12]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[12]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N29
dffeas \accel|d_s1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[12] .is_wysiwyg = "true";
defparam \accel|d_s1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cycloneive_lcell_comb \accel|t3_s2[14]~feeder (
// Equation(s):
// \accel|t3_s2[14]~feeder_combout  = \accel|d_s1 [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [12]),
	.cin(gnd),
	.combout(\accel|t3_s2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[14]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \accel|t3_s2[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[14] .is_wysiwyg = "true";
defparam \accel|t3_s2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \accel|t3_s3[14]~feeder (
// Equation(s):
// \accel|t3_s3[14]~feeder_combout  = \accel|t3_s2 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [14]),
	.cin(gnd),
	.combout(\accel|t3_s3[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[14]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \accel|t3_s3[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[14] .is_wysiwyg = "true";
defparam \accel|t3_s3[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \accel|t3_s4[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s3 [14]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[14] .is_wysiwyg = "true";
defparam \accel|t3_s4[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N9
dffeas \accel|mult_inst|p_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[14] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \accel|t6_s5[14]~151 (
// Equation(s):
// \accel|t6_s5[14]~151_combout  = ((\accel|t3_s4 [14] $ (\accel|mult_inst|p_out [14] $ (\accel|t6_s5[13]~150 )))) # (GND)
// \accel|t6_s5[14]~152  = CARRY((\accel|t3_s4 [14] & (\accel|mult_inst|p_out [14] & !\accel|t6_s5[13]~150 )) # (!\accel|t3_s4 [14] & ((\accel|mult_inst|p_out [14]) # (!\accel|t6_s5[13]~150 ))))

	.dataa(\accel|t3_s4 [14]),
	.datab(\accel|mult_inst|p_out [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[13]~150 ),
	.combout(\accel|t6_s5[14]~151_combout ),
	.cout(\accel|t6_s5[14]~152 ));
// synopsys translate_off
defparam \accel|t6_s5[14]~151 .lut_mask = 16'h964D;
defparam \accel|t6_s5[14]~151 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \accel|t6_s5[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[14]~151_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[14] .is_wysiwyg = "true";
defparam \accel|t6_s5[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N5
dffeas \accel|q_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [14]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[13] .is_wysiwyg = "true";
defparam \accel|q_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N19
dffeas \accel|mult_inst|p_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[15] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_io_ibuf \D_i[13]~input (
	.i(D_i[13]),
	.ibar(gnd),
	.o(\D_i[13]~input0 ));
// synopsys translate_off
defparam \D_i[13]~input .bus_hold = "false";
defparam \D_i[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y15_N11
dffeas \accel|d_s1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[13]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[13] .is_wysiwyg = "true";
defparam \accel|d_s1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N24
cycloneive_lcell_comb \accel|t3_s2[15]~feeder (
// Equation(s):
// \accel|t3_s2[15]~feeder_combout  = \accel|d_s1 [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [13]),
	.cin(gnd),
	.combout(\accel|t3_s2[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[15]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N25
dffeas \accel|t3_s2[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[15] .is_wysiwyg = "true";
defparam \accel|t3_s2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N16
cycloneive_lcell_comb \accel|t3_s3[15]~feeder (
// Equation(s):
// \accel|t3_s3[15]~feeder_combout  = \accel|t3_s2 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [15]),
	.cin(gnd),
	.combout(\accel|t3_s3[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[15]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \accel|t3_s3[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[15] .is_wysiwyg = "true";
defparam \accel|t3_s3[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \accel|t3_s4[15]~feeder (
// Equation(s):
// \accel|t3_s4[15]~feeder_combout  = \accel|t3_s3 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [15]),
	.cin(gnd),
	.combout(\accel|t3_s4[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[15]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \accel|t3_s4[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[15] .is_wysiwyg = "true";
defparam \accel|t3_s4[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \accel|t6_s5[15]~153 (
// Equation(s):
// \accel|t6_s5[15]~153_combout  = (\accel|mult_inst|p_out [15] & ((\accel|t3_s4 [15] & (!\accel|t6_s5[14]~152 )) # (!\accel|t3_s4 [15] & (\accel|t6_s5[14]~152  & VCC)))) # (!\accel|mult_inst|p_out [15] & ((\accel|t3_s4 [15] & ((\accel|t6_s5[14]~152 ) # 
// (GND))) # (!\accel|t3_s4 [15] & (!\accel|t6_s5[14]~152 ))))
// \accel|t6_s5[15]~154  = CARRY((\accel|mult_inst|p_out [15] & (\accel|t3_s4 [15] & !\accel|t6_s5[14]~152 )) # (!\accel|mult_inst|p_out [15] & ((\accel|t3_s4 [15]) # (!\accel|t6_s5[14]~152 ))))

	.dataa(\accel|mult_inst|p_out [15]),
	.datab(\accel|t3_s4 [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[14]~152 ),
	.combout(\accel|t6_s5[15]~153_combout ),
	.cout(\accel|t6_s5[15]~154 ));
// synopsys translate_off
defparam \accel|t6_s5[15]~153 .lut_mask = 16'h694D;
defparam \accel|t6_s5[15]~153 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y18_N29
dffeas \accel|t6_s5[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[15]~153_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[15] .is_wysiwyg = "true";
defparam \accel|t6_s5[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \accel|q_reg[14]~feeder (
// Equation(s):
// \accel|q_reg[14]~feeder_combout  = \accel|t6_s5 [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [15]),
	.cin(gnd),
	.combout(\accel|q_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N15
dffeas \accel|q_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[14] .is_wysiwyg = "true";
defparam \accel|q_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_io_ibuf \D_i[14]~input (
	.i(D_i[14]),
	.ibar(gnd),
	.o(\D_i[14]~input0 ));
// synopsys translate_off
defparam \D_i[14]~input .bus_hold = "false";
defparam \D_i[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \accel|d_s1[14]~feeder (
// Equation(s):
// \accel|d_s1[14]~feeder_combout  = \D_i[14]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[14]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[14]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \accel|d_s1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[14] .is_wysiwyg = "true";
defparam \accel|d_s1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \accel|t3_s2[16]~feeder (
// Equation(s):
// \accel|t3_s2[16]~feeder_combout  = \accel|d_s1 [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [14]),
	.cin(gnd),
	.combout(\accel|t3_s2[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[16]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \accel|t3_s2[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[16] .is_wysiwyg = "true";
defparam \accel|t3_s2[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \accel|t3_s3[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [16]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[16] .is_wysiwyg = "true";
defparam \accel|t3_s3[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \accel|t3_s4[16]~feeder (
// Equation(s):
// \accel|t3_s4[16]~feeder_combout  = \accel|t3_s3 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [16]),
	.cin(gnd),
	.combout(\accel|t3_s4[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[16]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \accel|t3_s4[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[16] .is_wysiwyg = "true";
defparam \accel|t3_s4[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N13
dffeas \accel|mult_inst|p_out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[16] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \accel|t6_s5[16]~155 (
// Equation(s):
// \accel|t6_s5[16]~155_combout  = ((\accel|t3_s4 [16] $ (\accel|mult_inst|p_out [16] $ (\accel|t6_s5[15]~154 )))) # (GND)
// \accel|t6_s5[16]~156  = CARRY((\accel|t3_s4 [16] & (\accel|mult_inst|p_out [16] & !\accel|t6_s5[15]~154 )) # (!\accel|t3_s4 [16] & ((\accel|mult_inst|p_out [16]) # (!\accel|t6_s5[15]~154 ))))

	.dataa(\accel|t3_s4 [16]),
	.datab(\accel|mult_inst|p_out [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[15]~154 ),
	.combout(\accel|t6_s5[16]~155_combout ),
	.cout(\accel|t6_s5[16]~156 ));
// synopsys translate_off
defparam \accel|t6_s5[16]~155 .lut_mask = 16'h964D;
defparam \accel|t6_s5[16]~155 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y18_N31
dffeas \accel|t6_s5[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[16]~155_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[16] .is_wysiwyg = "true";
defparam \accel|t6_s5[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \accel|q_reg[15]~feeder (
// Equation(s):
// \accel|q_reg[15]~feeder_combout  = \accel|t6_s5 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [16]),
	.cin(gnd),
	.combout(\accel|q_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \accel|q_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[15] .is_wysiwyg = "true";
defparam \accel|q_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y21_N27
dffeas \accel|mult_inst|p_out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|mult_inst|Mult0|auto_generated|w2585w [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[17] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_io_ibuf \D_i[15]~input (
	.i(D_i[15]),
	.ibar(gnd),
	.o(\D_i[15]~input0 ));
// synopsys translate_off
defparam \D_i[15]~input .bus_hold = "false";
defparam \D_i[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \accel|d_s1[15]~feeder (
// Equation(s):
// \accel|d_s1[15]~feeder_combout  = \D_i[15]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[15]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[15]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \accel|d_s1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[15] .is_wysiwyg = "true";
defparam \accel|d_s1[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \accel|t3_s2[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|d_s1 [15]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[17] .is_wysiwyg = "true";
defparam \accel|t3_s2[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \accel|t3_s3[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [17]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[17] .is_wysiwyg = "true";
defparam \accel|t3_s3[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N17
dffeas \accel|t3_s4[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s3 [17]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[17] .is_wysiwyg = "true";
defparam \accel|t3_s4[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \accel|t6_s5[17]~157 (
// Equation(s):
// \accel|t6_s5[17]~157_combout  = (\accel|mult_inst|p_out [17] & ((\accel|t3_s4 [17] & (!\accel|t6_s5[16]~156 )) # (!\accel|t3_s4 [17] & (\accel|t6_s5[16]~156  & VCC)))) # (!\accel|mult_inst|p_out [17] & ((\accel|t3_s4 [17] & ((\accel|t6_s5[16]~156 ) # 
// (GND))) # (!\accel|t3_s4 [17] & (!\accel|t6_s5[16]~156 ))))
// \accel|t6_s5[17]~158  = CARRY((\accel|mult_inst|p_out [17] & (\accel|t3_s4 [17] & !\accel|t6_s5[16]~156 )) # (!\accel|mult_inst|p_out [17] & ((\accel|t3_s4 [17]) # (!\accel|t6_s5[16]~156 ))))

	.dataa(\accel|mult_inst|p_out [17]),
	.datab(\accel|t3_s4 [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[16]~156 ),
	.combout(\accel|t6_s5[17]~157_combout ),
	.cout(\accel|t6_s5[17]~158 ));
// synopsys translate_off
defparam \accel|t6_s5[17]~157 .lut_mask = 16'h694D;
defparam \accel|t6_s5[17]~157 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \accel|t6_s5[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[17]~157_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[17] .is_wysiwyg = "true";
defparam \accel|t6_s5[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \accel|q_reg[16]~feeder (
// Equation(s):
// \accel|q_reg[16]~feeder_combout  = \accel|t6_s5 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [17]),
	.cin(gnd),
	.combout(\accel|q_reg[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[16]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N27
dffeas \accel|q_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[16] .is_wysiwyg = "true";
defparam \accel|q_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N0
cycloneive_io_ibuf \B_i[18]~input (
	.i(B_i[18]),
	.ibar(gnd),
	.o(\B_i[18]~input0 ));
// synopsys translate_off
defparam \B_i[18]~input .bus_hold = "false";
defparam \B_i[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneive_lcell_comb \accel|b_s1[18]~feeder (
// Equation(s):
// \accel|b_s1[18]~feeder_combout  = \B_i[18]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[18]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[18]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N9
dffeas \accel|b_s1[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[18] .is_wysiwyg = "true";
defparam \accel|b_s1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneive_io_ibuf \A_i[18]~input (
	.i(A_i[18]),
	.ibar(gnd),
	.o(\A_i[18]~input0 ));
// synopsys translate_off
defparam \A_i[18]~input .bus_hold = "false";
defparam \A_i[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \accel|a_s1[18]~feeder (
// Equation(s):
// \accel|a_s1[18]~feeder_combout  = \A_i[18]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[18]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[18]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N23
dffeas \accel|a_s1[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[18] .is_wysiwyg = "true";
defparam \accel|a_s1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N4
cycloneive_lcell_comb \accel|t1_s2[18]~100 (
// Equation(s):
// \accel|t1_s2[18]~100_combout  = ((\accel|b_s1 [18] $ (\accel|a_s1 [18] $ (\accel|t1_s2[17]~99 )))) # (GND)
// \accel|t1_s2[18]~101  = CARRY((\accel|b_s1 [18] & (\accel|a_s1 [18] & !\accel|t1_s2[17]~99 )) # (!\accel|b_s1 [18] & ((\accel|a_s1 [18]) # (!\accel|t1_s2[17]~99 ))))

	.dataa(\accel|b_s1 [18]),
	.datab(\accel|a_s1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[17]~99 ),
	.combout(\accel|t1_s2[18]~100_combout ),
	.cout(\accel|t1_s2[18]~101 ));
// synopsys translate_off
defparam \accel|t1_s2[18]~100 .lut_mask = 16'h964D;
defparam \accel|t1_s2[18]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N5
dffeas \accel|t1_s2[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[18]~100_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[18] .is_wysiwyg = "true";
defparam \accel|t1_s2[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \accel|t1_s3[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [18]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[18] .is_wysiwyg = "true";
defparam \accel|t1_s3[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cycloneive_lcell_comb \accel|mult_inst|a_reg~18 (
// Equation(s):
// \accel|mult_inst|a_reg~18_combout  = (\accel|t1_s3 [18] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [18]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~18 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N26
cycloneive_io_ibuf \B_i[19]~input (
	.i(B_i[19]),
	.ibar(gnd),
	.o(\B_i[19]~input0 ));
// synopsys translate_off
defparam \B_i[19]~input .bus_hold = "false";
defparam \B_i[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \accel|b_s1[19]~feeder (
// Equation(s):
// \accel|b_s1[19]~feeder_combout  = \B_i[19]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[19]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[19]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N1
dffeas \accel|b_s1[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[19] .is_wysiwyg = "true";
defparam \accel|b_s1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N12
cycloneive_io_ibuf \A_i[19]~input (
	.i(A_i[19]),
	.ibar(gnd),
	.o(\A_i[19]~input0 ));
// synopsys translate_off
defparam \A_i[19]~input .bus_hold = "false";
defparam \A_i[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y11_N7
dffeas \accel|a_s1[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[19]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[19] .is_wysiwyg = "true";
defparam \accel|a_s1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N6
cycloneive_lcell_comb \accel|t1_s2[19]~102 (
// Equation(s):
// \accel|t1_s2[19]~102_combout  = (\accel|b_s1 [19] & ((\accel|a_s1 [19] & (!\accel|t1_s2[18]~101 )) # (!\accel|a_s1 [19] & ((\accel|t1_s2[18]~101 ) # (GND))))) # (!\accel|b_s1 [19] & ((\accel|a_s1 [19] & (\accel|t1_s2[18]~101  & VCC)) # (!\accel|a_s1 [19] 
// & (!\accel|t1_s2[18]~101 ))))
// \accel|t1_s2[19]~103  = CARRY((\accel|b_s1 [19] & ((!\accel|t1_s2[18]~101 ) # (!\accel|a_s1 [19]))) # (!\accel|b_s1 [19] & (!\accel|a_s1 [19] & !\accel|t1_s2[18]~101 )))

	.dataa(\accel|b_s1 [19]),
	.datab(\accel|a_s1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[18]~101 ),
	.combout(\accel|t1_s2[19]~102_combout ),
	.cout(\accel|t1_s2[19]~103 ));
// synopsys translate_off
defparam \accel|t1_s2[19]~102 .lut_mask = 16'h692B;
defparam \accel|t1_s2[19]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N7
dffeas \accel|t1_s2[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[19]~102_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[19] .is_wysiwyg = "true";
defparam \accel|t1_s2[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \accel|t1_s3[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [19]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[19] .is_wysiwyg = "true";
defparam \accel|t1_s3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cycloneive_lcell_comb \accel|mult_inst|a_reg~19 (
// Equation(s):
// \accel|mult_inst|a_reg~19_combout  = (!\rst~input_o  & \accel|t1_s3 [19])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t1_s3 [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~19 .lut_mask = 16'h3030;
defparam \accel|mult_inst|a_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N24
cycloneive_io_ibuf \B_i[20]~input (
	.i(B_i[20]),
	.ibar(gnd),
	.o(\B_i[20]~input0 ));
// synopsys translate_off
defparam \B_i[20]~input .bus_hold = "false";
defparam \B_i[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneive_lcell_comb \accel|b_s1[20]~feeder (
// Equation(s):
// \accel|b_s1[20]~feeder_combout  = \B_i[20]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[20]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[20]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N13
dffeas \accel|b_s1[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[20] .is_wysiwyg = "true";
defparam \accel|b_s1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
cycloneive_io_ibuf \A_i[20]~input (
	.i(A_i[20]),
	.ibar(gnd),
	.o(\A_i[20]~input0 ));
// synopsys translate_off
defparam \A_i[20]~input .bus_hold = "false";
defparam \A_i[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneive_lcell_comb \accel|a_s1[20]~feeder (
// Equation(s):
// \accel|a_s1[20]~feeder_combout  = \A_i[20]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[20]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[20]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N27
dffeas \accel|a_s1[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[20] .is_wysiwyg = "true";
defparam \accel|a_s1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cycloneive_lcell_comb \accel|t1_s2[20]~104 (
// Equation(s):
// \accel|t1_s2[20]~104_combout  = ((\accel|b_s1 [20] $ (\accel|a_s1 [20] $ (\accel|t1_s2[19]~103 )))) # (GND)
// \accel|t1_s2[20]~105  = CARRY((\accel|b_s1 [20] & (\accel|a_s1 [20] & !\accel|t1_s2[19]~103 )) # (!\accel|b_s1 [20] & ((\accel|a_s1 [20]) # (!\accel|t1_s2[19]~103 ))))

	.dataa(\accel|b_s1 [20]),
	.datab(\accel|a_s1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[19]~103 ),
	.combout(\accel|t1_s2[20]~104_combout ),
	.cout(\accel|t1_s2[20]~105 ));
// synopsys translate_off
defparam \accel|t1_s2[20]~104 .lut_mask = 16'h964D;
defparam \accel|t1_s2[20]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N9
dffeas \accel|t1_s2[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[20]~104_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[20] .is_wysiwyg = "true";
defparam \accel|t1_s2[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N3
dffeas \accel|t1_s3[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [20]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[20] .is_wysiwyg = "true";
defparam \accel|t1_s3[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cycloneive_lcell_comb \accel|mult_inst|a_reg~20 (
// Equation(s):
// \accel|mult_inst|a_reg~20_combout  = (!\rst~input_o  & \accel|t1_s3 [20])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t1_s3 [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~20 .lut_mask = 16'h3030;
defparam \accel|mult_inst|a_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N24
cycloneive_io_ibuf \B_i[21]~input (
	.i(B_i[21]),
	.ibar(gnd),
	.o(\B_i[21]~input0 ));
// synopsys translate_off
defparam \B_i[21]~input .bus_hold = "false";
defparam \B_i[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneive_lcell_comb \accel|b_s1[21]~feeder (
// Equation(s):
// \accel|b_s1[21]~feeder_combout  = \B_i[21]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[21]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[21]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N29
dffeas \accel|b_s1[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[21] .is_wysiwyg = "true";
defparam \accel|b_s1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N14
cycloneive_io_ibuf \A_i[21]~input (
	.i(A_i[21]),
	.ibar(gnd),
	.o(\A_i[21]~input0 ));
// synopsys translate_off
defparam \A_i[21]~input .bus_hold = "false";
defparam \A_i[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N2
cycloneive_lcell_comb \accel|a_s1[21]~feeder (
// Equation(s):
// \accel|a_s1[21]~feeder_combout  = \A_i[21]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[21]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[21]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N3
dffeas \accel|a_s1[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[21] .is_wysiwyg = "true";
defparam \accel|a_s1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cycloneive_lcell_comb \accel|t1_s2[21]~106 (
// Equation(s):
// \accel|t1_s2[21]~106_combout  = (\accel|b_s1 [21] & ((\accel|a_s1 [21] & (!\accel|t1_s2[20]~105 )) # (!\accel|a_s1 [21] & ((\accel|t1_s2[20]~105 ) # (GND))))) # (!\accel|b_s1 [21] & ((\accel|a_s1 [21] & (\accel|t1_s2[20]~105  & VCC)) # (!\accel|a_s1 [21] 
// & (!\accel|t1_s2[20]~105 ))))
// \accel|t1_s2[21]~107  = CARRY((\accel|b_s1 [21] & ((!\accel|t1_s2[20]~105 ) # (!\accel|a_s1 [21]))) # (!\accel|b_s1 [21] & (!\accel|a_s1 [21] & !\accel|t1_s2[20]~105 )))

	.dataa(\accel|b_s1 [21]),
	.datab(\accel|a_s1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[20]~105 ),
	.combout(\accel|t1_s2[21]~106_combout ),
	.cout(\accel|t1_s2[21]~107 ));
// synopsys translate_off
defparam \accel|t1_s2[21]~106 .lut_mask = 16'h692B;
defparam \accel|t1_s2[21]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N11
dffeas \accel|t1_s2[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[21]~106_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[21] .is_wysiwyg = "true";
defparam \accel|t1_s2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \accel|t1_s3[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [21]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[21] .is_wysiwyg = "true";
defparam \accel|t1_s3[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \accel|mult_inst|a_reg~21 (
// Equation(s):
// \accel|mult_inst|a_reg~21_combout  = (!\rst~input_o  & \accel|t1_s3 [21])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t1_s3 [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~21 .lut_mask = 16'h3030;
defparam \accel|mult_inst|a_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cycloneive_io_ibuf \B_i[22]~input (
	.i(B_i[22]),
	.ibar(gnd),
	.o(\B_i[22]~input0 ));
// synopsys translate_off
defparam \B_i[22]~input .bus_hold = "false";
defparam \B_i[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneive_lcell_comb \accel|b_s1[22]~feeder (
// Equation(s):
// \accel|b_s1[22]~feeder_combout  = \B_i[22]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[22]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[22]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \accel|b_s1[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[22] .is_wysiwyg = "true";
defparam \accel|b_s1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N6
cycloneive_io_ibuf \A_i[22]~input (
	.i(A_i[22]),
	.ibar(gnd),
	.o(\A_i[22]~input0 ));
// synopsys translate_off
defparam \A_i[22]~input .bus_hold = "false";
defparam \A_i[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \accel|a_s1[22]~feeder (
// Equation(s):
// \accel|a_s1[22]~feeder_combout  = \A_i[22]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[22]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[22]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \accel|a_s1[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[22] .is_wysiwyg = "true";
defparam \accel|a_s1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cycloneive_lcell_comb \accel|t1_s2[22]~108 (
// Equation(s):
// \accel|t1_s2[22]~108_combout  = ((\accel|b_s1 [22] $ (\accel|a_s1 [22] $ (\accel|t1_s2[21]~107 )))) # (GND)
// \accel|t1_s2[22]~109  = CARRY((\accel|b_s1 [22] & (\accel|a_s1 [22] & !\accel|t1_s2[21]~107 )) # (!\accel|b_s1 [22] & ((\accel|a_s1 [22]) # (!\accel|t1_s2[21]~107 ))))

	.dataa(\accel|b_s1 [22]),
	.datab(\accel|a_s1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[21]~107 ),
	.combout(\accel|t1_s2[22]~108_combout ),
	.cout(\accel|t1_s2[22]~109 ));
// synopsys translate_off
defparam \accel|t1_s2[22]~108 .lut_mask = 16'h964D;
defparam \accel|t1_s2[22]~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N13
dffeas \accel|t1_s2[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[22]~108_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[22] .is_wysiwyg = "true";
defparam \accel|t1_s2[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \accel|t1_s3[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [22]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[22] .is_wysiwyg = "true";
defparam \accel|t1_s3[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \accel|mult_inst|a_reg~22 (
// Equation(s):
// \accel|mult_inst|a_reg~22_combout  = (!\rst~input_o  & \accel|t1_s3 [22])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t1_s3 [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~22 .lut_mask = 16'h3030;
defparam \accel|mult_inst|a_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N4
cycloneive_io_ibuf \B_i[23]~input (
	.i(B_i[23]),
	.ibar(gnd),
	.o(\B_i[23]~input0 ));
// synopsys translate_off
defparam \B_i[23]~input .bus_hold = "false";
defparam \B_i[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneive_lcell_comb \accel|b_s1[23]~feeder (
// Equation(s):
// \accel|b_s1[23]~feeder_combout  = \B_i[23]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[23]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[23]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N25
dffeas \accel|b_s1[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[23] .is_wysiwyg = "true";
defparam \accel|b_s1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N6
cycloneive_io_ibuf \A_i[23]~input (
	.i(A_i[23]),
	.ibar(gnd),
	.o(\A_i[23]~input0 ));
// synopsys translate_off
defparam \A_i[23]~input .bus_hold = "false";
defparam \A_i[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneive_lcell_comb \accel|a_s1[23]~feeder (
// Equation(s):
// \accel|a_s1[23]~feeder_combout  = \A_i[23]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[23]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[23]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N19
dffeas \accel|a_s1[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[23] .is_wysiwyg = "true";
defparam \accel|a_s1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N14
cycloneive_lcell_comb \accel|t1_s2[23]~110 (
// Equation(s):
// \accel|t1_s2[23]~110_combout  = (\accel|b_s1 [23] & ((\accel|a_s1 [23] & (!\accel|t1_s2[22]~109 )) # (!\accel|a_s1 [23] & ((\accel|t1_s2[22]~109 ) # (GND))))) # (!\accel|b_s1 [23] & ((\accel|a_s1 [23] & (\accel|t1_s2[22]~109  & VCC)) # (!\accel|a_s1 [23] 
// & (!\accel|t1_s2[22]~109 ))))
// \accel|t1_s2[23]~111  = CARRY((\accel|b_s1 [23] & ((!\accel|t1_s2[22]~109 ) # (!\accel|a_s1 [23]))) # (!\accel|b_s1 [23] & (!\accel|a_s1 [23] & !\accel|t1_s2[22]~109 )))

	.dataa(\accel|b_s1 [23]),
	.datab(\accel|a_s1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[22]~109 ),
	.combout(\accel|t1_s2[23]~110_combout ),
	.cout(\accel|t1_s2[23]~111 ));
// synopsys translate_off
defparam \accel|t1_s2[23]~110 .lut_mask = 16'h692B;
defparam \accel|t1_s2[23]~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N15
dffeas \accel|t1_s2[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[23]~110_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[23] .is_wysiwyg = "true";
defparam \accel|t1_s2[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \accel|t1_s3[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [23]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[23] .is_wysiwyg = "true";
defparam \accel|t1_s3[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cycloneive_lcell_comb \accel|mult_inst|a_reg~23 (
// Equation(s):
// \accel|mult_inst|a_reg~23_combout  = (\accel|t1_s3 [23] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [23]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~23 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N12
cycloneive_io_ibuf \B_i[24]~input (
	.i(B_i[24]),
	.ibar(gnd),
	.o(\B_i[24]~input0 ));
// synopsys translate_off
defparam \B_i[24]~input .bus_hold = "false";
defparam \B_i[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneive_lcell_comb \accel|b_s1[24]~feeder (
// Equation(s):
// \accel|b_s1[24]~feeder_combout  = \B_i[24]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[24]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[24]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N21
dffeas \accel|b_s1[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[24] .is_wysiwyg = "true";
defparam \accel|b_s1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
cycloneive_io_ibuf \A_i[24]~input (
	.i(A_i[24]),
	.ibar(gnd),
	.o(\A_i[24]~input0 ));
// synopsys translate_off
defparam \A_i[24]~input .bus_hold = "false";
defparam \A_i[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y11_N11
dffeas \accel|a_s1[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[24]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[24] .is_wysiwyg = "true";
defparam \accel|a_s1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N16
cycloneive_lcell_comb \accel|t1_s2[24]~112 (
// Equation(s):
// \accel|t1_s2[24]~112_combout  = ((\accel|b_s1 [24] $ (\accel|a_s1 [24] $ (\accel|t1_s2[23]~111 )))) # (GND)
// \accel|t1_s2[24]~113  = CARRY((\accel|b_s1 [24] & (\accel|a_s1 [24] & !\accel|t1_s2[23]~111 )) # (!\accel|b_s1 [24] & ((\accel|a_s1 [24]) # (!\accel|t1_s2[23]~111 ))))

	.dataa(\accel|b_s1 [24]),
	.datab(\accel|a_s1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[23]~111 ),
	.combout(\accel|t1_s2[24]~112_combout ),
	.cout(\accel|t1_s2[24]~113 ));
// synopsys translate_off
defparam \accel|t1_s2[24]~112 .lut_mask = 16'h964D;
defparam \accel|t1_s2[24]~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N17
dffeas \accel|t1_s2[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[24]~112_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[24] .is_wysiwyg = "true";
defparam \accel|t1_s2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N3
dffeas \accel|t1_s3[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [24]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[24] .is_wysiwyg = "true";
defparam \accel|t1_s3[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cycloneive_lcell_comb \accel|mult_inst|a_reg~24 (
// Equation(s):
// \accel|mult_inst|a_reg~24_combout  = (\accel|t1_s3 [24] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [24]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~24 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N10
cycloneive_io_ibuf \B_i[25]~input (
	.i(B_i[25]),
	.ibar(gnd),
	.o(\B_i[25]~input0 ));
// synopsys translate_off
defparam \B_i[25]~input .bus_hold = "false";
defparam \B_i[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \accel|b_s1[25]~feeder (
// Equation(s):
// \accel|b_s1[25]~feeder_combout  = \B_i[25]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[25]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[25]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N9
dffeas \accel|b_s1[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[25] .is_wysiwyg = "true";
defparam \accel|b_s1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cycloneive_io_ibuf \A_i[25]~input (
	.i(A_i[25]),
	.ibar(gnd),
	.o(\A_i[25]~input0 ));
// synopsys translate_off
defparam \A_i[25]~input .bus_hold = "false";
defparam \A_i[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneive_lcell_comb \accel|a_s1[25]~feeder (
// Equation(s):
// \accel|a_s1[25]~feeder_combout  = \A_i[25]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[25]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[25]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \accel|a_s1[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[25] .is_wysiwyg = "true";
defparam \accel|a_s1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cycloneive_lcell_comb \accel|t1_s2[25]~114 (
// Equation(s):
// \accel|t1_s2[25]~114_combout  = (\accel|b_s1 [25] & ((\accel|a_s1 [25] & (!\accel|t1_s2[24]~113 )) # (!\accel|a_s1 [25] & ((\accel|t1_s2[24]~113 ) # (GND))))) # (!\accel|b_s1 [25] & ((\accel|a_s1 [25] & (\accel|t1_s2[24]~113  & VCC)) # (!\accel|a_s1 [25] 
// & (!\accel|t1_s2[24]~113 ))))
// \accel|t1_s2[25]~115  = CARRY((\accel|b_s1 [25] & ((!\accel|t1_s2[24]~113 ) # (!\accel|a_s1 [25]))) # (!\accel|b_s1 [25] & (!\accel|a_s1 [25] & !\accel|t1_s2[24]~113 )))

	.dataa(\accel|b_s1 [25]),
	.datab(\accel|a_s1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[24]~113 ),
	.combout(\accel|t1_s2[25]~114_combout ),
	.cout(\accel|t1_s2[25]~115 ));
// synopsys translate_off
defparam \accel|t1_s2[25]~114 .lut_mask = 16'h692B;
defparam \accel|t1_s2[25]~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N19
dffeas \accel|t1_s2[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[25]~114_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[25] .is_wysiwyg = "true";
defparam \accel|t1_s2[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \accel|t1_s3[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [25]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[25] .is_wysiwyg = "true";
defparam \accel|t1_s3[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \accel|mult_inst|a_reg~25 (
// Equation(s):
// \accel|mult_inst|a_reg~25_combout  = (!\rst~input_o  & \accel|t1_s3 [25])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t1_s3 [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~25 .lut_mask = 16'h3030;
defparam \accel|mult_inst|a_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneive_io_ibuf \B_i[26]~input (
	.i(B_i[26]),
	.ibar(gnd),
	.o(\B_i[26]~input0 ));
// synopsys translate_off
defparam \B_i[26]~input .bus_hold = "false";
defparam \B_i[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneive_lcell_comb \accel|b_s1[26]~feeder (
// Equation(s):
// \accel|b_s1[26]~feeder_combout  = \B_i[26]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[26]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[26]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \accel|b_s1[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[26] .is_wysiwyg = "true";
defparam \accel|b_s1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneive_io_ibuf \A_i[26]~input (
	.i(A_i[26]),
	.ibar(gnd),
	.o(\A_i[26]~input0 ));
// synopsys translate_off
defparam \A_i[26]~input .bus_hold = "false";
defparam \A_i[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cycloneive_lcell_comb \accel|a_s1[26]~feeder (
// Equation(s):
// \accel|a_s1[26]~feeder_combout  = \A_i[26]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[26]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[26]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \accel|a_s1[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[26] .is_wysiwyg = "true";
defparam \accel|a_s1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N20
cycloneive_lcell_comb \accel|t1_s2[26]~116 (
// Equation(s):
// \accel|t1_s2[26]~116_combout  = ((\accel|b_s1 [26] $ (\accel|a_s1 [26] $ (\accel|t1_s2[25]~115 )))) # (GND)
// \accel|t1_s2[26]~117  = CARRY((\accel|b_s1 [26] & (\accel|a_s1 [26] & !\accel|t1_s2[25]~115 )) # (!\accel|b_s1 [26] & ((\accel|a_s1 [26]) # (!\accel|t1_s2[25]~115 ))))

	.dataa(\accel|b_s1 [26]),
	.datab(\accel|a_s1 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[25]~115 ),
	.combout(\accel|t1_s2[26]~116_combout ),
	.cout(\accel|t1_s2[26]~117 ));
// synopsys translate_off
defparam \accel|t1_s2[26]~116 .lut_mask = 16'h964D;
defparam \accel|t1_s2[26]~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N21
dffeas \accel|t1_s2[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[26]~116_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[26] .is_wysiwyg = "true";
defparam \accel|t1_s2[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \accel|t1_s3[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [26]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[26] .is_wysiwyg = "true";
defparam \accel|t1_s3[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cycloneive_lcell_comb \accel|mult_inst|a_reg~26 (
// Equation(s):
// \accel|mult_inst|a_reg~26_combout  = (!\rst~input_o  & \accel|t1_s3 [26])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t1_s3 [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~26 .lut_mask = 16'h3030;
defparam \accel|mult_inst|a_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneive_io_ibuf \A_i[27]~input (
	.i(A_i[27]),
	.ibar(gnd),
	.o(\A_i[27]~input0 ));
// synopsys translate_off
defparam \A_i[27]~input .bus_hold = "false";
defparam \A_i[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y11_N21
dffeas \accel|a_s1[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[27]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[27] .is_wysiwyg = "true";
defparam \accel|a_s1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cycloneive_io_ibuf \B_i[27]~input (
	.i(B_i[27]),
	.ibar(gnd),
	.o(\B_i[27]~input0 ));
// synopsys translate_off
defparam \B_i[27]~input .bus_hold = "false";
defparam \B_i[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cycloneive_lcell_comb \accel|b_s1[27]~feeder (
// Equation(s):
// \accel|b_s1[27]~feeder_combout  = \B_i[27]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[27]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[27]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \accel|b_s1[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[27] .is_wysiwyg = "true";
defparam \accel|b_s1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N22
cycloneive_lcell_comb \accel|t1_s2[27]~118 (
// Equation(s):
// \accel|t1_s2[27]~118_combout  = (\accel|a_s1 [27] & ((\accel|b_s1 [27] & (!\accel|t1_s2[26]~117 )) # (!\accel|b_s1 [27] & (\accel|t1_s2[26]~117  & VCC)))) # (!\accel|a_s1 [27] & ((\accel|b_s1 [27] & ((\accel|t1_s2[26]~117 ) # (GND))) # (!\accel|b_s1 [27] 
// & (!\accel|t1_s2[26]~117 ))))
// \accel|t1_s2[27]~119  = CARRY((\accel|a_s1 [27] & (\accel|b_s1 [27] & !\accel|t1_s2[26]~117 )) # (!\accel|a_s1 [27] & ((\accel|b_s1 [27]) # (!\accel|t1_s2[26]~117 ))))

	.dataa(\accel|a_s1 [27]),
	.datab(\accel|b_s1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[26]~117 ),
	.combout(\accel|t1_s2[27]~118_combout ),
	.cout(\accel|t1_s2[27]~119 ));
// synopsys translate_off
defparam \accel|t1_s2[27]~118 .lut_mask = 16'h694D;
defparam \accel|t1_s2[27]~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N23
dffeas \accel|t1_s2[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[27]~118_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[27] .is_wysiwyg = "true";
defparam \accel|t1_s2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \accel|t1_s3[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [27]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[27] .is_wysiwyg = "true";
defparam \accel|t1_s3[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \accel|mult_inst|a_reg~27 (
// Equation(s):
// \accel|mult_inst|a_reg~27_combout  = (!\rst~input_o  & \accel|t1_s3 [27])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t1_s3 [27]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~27 .lut_mask = 16'h3030;
defparam \accel|mult_inst|a_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneive_io_ibuf \B_i[28]~input (
	.i(B_i[28]),
	.ibar(gnd),
	.o(\B_i[28]~input0 ));
// synopsys translate_off
defparam \B_i[28]~input .bus_hold = "false";
defparam \B_i[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cycloneive_lcell_comb \accel|b_s1[28]~feeder (
// Equation(s):
// \accel|b_s1[28]~feeder_combout  = \B_i[28]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[28]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[28]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N31
dffeas \accel|b_s1[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[28] .is_wysiwyg = "true";
defparam \accel|b_s1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneive_io_ibuf \A_i[28]~input (
	.i(A_i[28]),
	.ibar(gnd),
	.o(\A_i[28]~input0 ));
// synopsys translate_off
defparam \A_i[28]~input .bus_hold = "false";
defparam \A_i[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cycloneive_lcell_comb \accel|a_s1[28]~feeder (
// Equation(s):
// \accel|a_s1[28]~feeder_combout  = \A_i[28]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[28]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[28]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \accel|a_s1[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[28] .is_wysiwyg = "true";
defparam \accel|a_s1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N24
cycloneive_lcell_comb \accel|t1_s2[28]~120 (
// Equation(s):
// \accel|t1_s2[28]~120_combout  = ((\accel|b_s1 [28] $ (\accel|a_s1 [28] $ (\accel|t1_s2[27]~119 )))) # (GND)
// \accel|t1_s2[28]~121  = CARRY((\accel|b_s1 [28] & (\accel|a_s1 [28] & !\accel|t1_s2[27]~119 )) # (!\accel|b_s1 [28] & ((\accel|a_s1 [28]) # (!\accel|t1_s2[27]~119 ))))

	.dataa(\accel|b_s1 [28]),
	.datab(\accel|a_s1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[27]~119 ),
	.combout(\accel|t1_s2[28]~120_combout ),
	.cout(\accel|t1_s2[28]~121 ));
// synopsys translate_off
defparam \accel|t1_s2[28]~120 .lut_mask = 16'h964D;
defparam \accel|t1_s2[28]~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N25
dffeas \accel|t1_s2[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[28]~120_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[28] .is_wysiwyg = "true";
defparam \accel|t1_s2[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \accel|t1_s3[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [28]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[28] .is_wysiwyg = "true";
defparam \accel|t1_s3[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cycloneive_lcell_comb \accel|mult_inst|a_reg~28 (
// Equation(s):
// \accel|mult_inst|a_reg~28_combout  = (\accel|t1_s3 [28] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [28]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~28 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cycloneive_io_ibuf \A_i[29]~input (
	.i(A_i[29]),
	.ibar(gnd),
	.o(\A_i[29]~input0 ));
// synopsys translate_off
defparam \A_i[29]~input .bus_hold = "false";
defparam \A_i[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneive_lcell_comb \accel|a_s1[29]~feeder (
// Equation(s):
// \accel|a_s1[29]~feeder_combout  = \A_i[29]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[29]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[29]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \accel|a_s1[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[29] .is_wysiwyg = "true";
defparam \accel|a_s1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneive_io_ibuf \B_i[29]~input (
	.i(B_i[29]),
	.ibar(gnd),
	.o(\B_i[29]~input0 ));
// synopsys translate_off
defparam \B_i[29]~input .bus_hold = "false";
defparam \B_i[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y11_N23
dffeas \accel|b_s1[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[29]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[29] .is_wysiwyg = "true";
defparam \accel|b_s1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N26
cycloneive_lcell_comb \accel|t1_s2[29]~122 (
// Equation(s):
// \accel|t1_s2[29]~122_combout  = (\accel|a_s1 [29] & ((\accel|b_s1 [29] & (!\accel|t1_s2[28]~121 )) # (!\accel|b_s1 [29] & (\accel|t1_s2[28]~121  & VCC)))) # (!\accel|a_s1 [29] & ((\accel|b_s1 [29] & ((\accel|t1_s2[28]~121 ) # (GND))) # (!\accel|b_s1 [29] 
// & (!\accel|t1_s2[28]~121 ))))
// \accel|t1_s2[29]~123  = CARRY((\accel|a_s1 [29] & (\accel|b_s1 [29] & !\accel|t1_s2[28]~121 )) # (!\accel|a_s1 [29] & ((\accel|b_s1 [29]) # (!\accel|t1_s2[28]~121 ))))

	.dataa(\accel|a_s1 [29]),
	.datab(\accel|b_s1 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[28]~121 ),
	.combout(\accel|t1_s2[29]~122_combout ),
	.cout(\accel|t1_s2[29]~123 ));
// synopsys translate_off
defparam \accel|t1_s2[29]~122 .lut_mask = 16'h694D;
defparam \accel|t1_s2[29]~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N27
dffeas \accel|t1_s2[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[29]~122_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[29] .is_wysiwyg = "true";
defparam \accel|t1_s2[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \accel|t1_s3[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [29]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[29] .is_wysiwyg = "true";
defparam \accel|t1_s3[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \accel|mult_inst|a_reg~29 (
// Equation(s):
// \accel|mult_inst|a_reg~29_combout  = (!\rst~input_o  & \accel|t1_s3 [29])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t1_s3 [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~29 .lut_mask = 16'h3030;
defparam \accel|mult_inst|a_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneive_io_ibuf \B_i[30]~input (
	.i(B_i[30]),
	.ibar(gnd),
	.o(\B_i[30]~input0 ));
// synopsys translate_off
defparam \B_i[30]~input .bus_hold = "false";
defparam \B_i[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cycloneive_lcell_comb \accel|b_s1[30]~feeder (
// Equation(s):
// \accel|b_s1[30]~feeder_combout  = \B_i[30]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[30]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[30]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \accel|b_s1[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[30] .is_wysiwyg = "true";
defparam \accel|b_s1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneive_io_ibuf \A_i[30]~input (
	.i(A_i[30]),
	.ibar(gnd),
	.o(\A_i[30]~input0 ));
// synopsys translate_off
defparam \A_i[30]~input .bus_hold = "false";
defparam \A_i[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneive_lcell_comb \accel|a_s1[30]~feeder (
// Equation(s):
// \accel|a_s1[30]~feeder_combout  = \A_i[30]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[30]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[30]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \accel|a_s1[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[30] .is_wysiwyg = "true";
defparam \accel|a_s1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cycloneive_lcell_comb \accel|t1_s2[30]~124 (
// Equation(s):
// \accel|t1_s2[30]~124_combout  = ((\accel|b_s1 [30] $ (\accel|a_s1 [30] $ (\accel|t1_s2[29]~123 )))) # (GND)
// \accel|t1_s2[30]~125  = CARRY((\accel|b_s1 [30] & (\accel|a_s1 [30] & !\accel|t1_s2[29]~123 )) # (!\accel|b_s1 [30] & ((\accel|a_s1 [30]) # (!\accel|t1_s2[29]~123 ))))

	.dataa(\accel|b_s1 [30]),
	.datab(\accel|a_s1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[29]~123 ),
	.combout(\accel|t1_s2[30]~124_combout ),
	.cout(\accel|t1_s2[30]~125 ));
// synopsys translate_off
defparam \accel|t1_s2[30]~124 .lut_mask = 16'h964D;
defparam \accel|t1_s2[30]~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N29
dffeas \accel|t1_s2[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[30]~124_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[30] .is_wysiwyg = "true";
defparam \accel|t1_s2[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N7
dffeas \accel|t1_s3[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [30]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[30] .is_wysiwyg = "true";
defparam \accel|t1_s3[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cycloneive_lcell_comb \accel|mult_inst|a_reg~30 (
// Equation(s):
// \accel|mult_inst|a_reg~30_combout  = (\accel|t1_s3 [30] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [30]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~30 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneive_io_ibuf \B_i[31]~input (
	.i(B_i[31]),
	.ibar(gnd),
	.o(\B_i[31]~input0 ));
// synopsys translate_off
defparam \B_i[31]~input .bus_hold = "false";
defparam \B_i[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y14_N23
dffeas \accel|b_s1[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[31]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[31] .is_wysiwyg = "true";
defparam \accel|b_s1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N20
cycloneive_io_ibuf \A_i[31]~input (
	.i(A_i[31]),
	.ibar(gnd),
	.o(\A_i[31]~input0 ));
// synopsys translate_off
defparam \A_i[31]~input .bus_hold = "false";
defparam \A_i[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cycloneive_lcell_comb \accel|a_s1[31]~feeder (
// Equation(s):
// \accel|a_s1[31]~feeder_combout  = \A_i[31]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[31]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[31]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \accel|a_s1[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[31] .is_wysiwyg = "true";
defparam \accel|a_s1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N30
cycloneive_lcell_comb \accel|t1_s2[31]~126 (
// Equation(s):
// \accel|t1_s2[31]~126_combout  = (\accel|b_s1 [31] & ((\accel|a_s1 [31] & (!\accel|t1_s2[30]~125 )) # (!\accel|a_s1 [31] & ((\accel|t1_s2[30]~125 ) # (GND))))) # (!\accel|b_s1 [31] & ((\accel|a_s1 [31] & (\accel|t1_s2[30]~125  & VCC)) # (!\accel|a_s1 [31] 
// & (!\accel|t1_s2[30]~125 ))))
// \accel|t1_s2[31]~127  = CARRY((\accel|b_s1 [31] & ((!\accel|t1_s2[30]~125 ) # (!\accel|a_s1 [31]))) # (!\accel|b_s1 [31] & (!\accel|a_s1 [31] & !\accel|t1_s2[30]~125 )))

	.dataa(\accel|b_s1 [31]),
	.datab(\accel|a_s1 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[30]~125 ),
	.combout(\accel|t1_s2[31]~126_combout ),
	.cout(\accel|t1_s2[31]~127 ));
// synopsys translate_off
defparam \accel|t1_s2[31]~126 .lut_mask = 16'h692B;
defparam \accel|t1_s2[31]~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \accel|t1_s2[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[31]~126_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[31] .is_wysiwyg = "true";
defparam \accel|t1_s2[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \accel|t1_s3[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [31]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[31] .is_wysiwyg = "true";
defparam \accel|t1_s3[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \accel|mult_inst|a_reg~31 (
// Equation(s):
// \accel|mult_inst|a_reg~31_combout  = (!\rst~input_o  & \accel|t1_s3 [31])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t1_s3 [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~31 .lut_mask = 16'h3030;
defparam \accel|mult_inst|a_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cycloneive_io_ibuf \B_i[32]~input (
	.i(B_i[32]),
	.ibar(gnd),
	.o(\B_i[32]~input0 ));
// synopsys translate_off
defparam \B_i[32]~input .bus_hold = "false";
defparam \B_i[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y14_N1
dffeas \accel|b_s1[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[32]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[32] .is_wysiwyg = "true";
defparam \accel|b_s1[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cycloneive_io_ibuf \A_i[32]~input (
	.i(A_i[32]),
	.ibar(gnd),
	.o(\A_i[32]~input0 ));
// synopsys translate_off
defparam \A_i[32]~input .bus_hold = "false";
defparam \A_i[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \accel|a_s1[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[32]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[32] .is_wysiwyg = "true";
defparam \accel|a_s1[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cycloneive_lcell_comb \accel|t1_s2[32]~128 (
// Equation(s):
// \accel|t1_s2[32]~128_combout  = ((\accel|b_s1 [32] $ (\accel|a_s1 [32] $ (\accel|t1_s2[31]~127 )))) # (GND)
// \accel|t1_s2[32]~129  = CARRY((\accel|b_s1 [32] & (\accel|a_s1 [32] & !\accel|t1_s2[31]~127 )) # (!\accel|b_s1 [32] & ((\accel|a_s1 [32]) # (!\accel|t1_s2[31]~127 ))))

	.dataa(\accel|b_s1 [32]),
	.datab(\accel|a_s1 [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[31]~127 ),
	.combout(\accel|t1_s2[32]~128_combout ),
	.cout(\accel|t1_s2[32]~129 ));
// synopsys translate_off
defparam \accel|t1_s2[32]~128 .lut_mask = 16'h964D;
defparam \accel|t1_s2[32]~128 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N1
dffeas \accel|t1_s2[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[32]~128_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[32] .is_wysiwyg = "true";
defparam \accel|t1_s2[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N29
dffeas \accel|t1_s3[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [32]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[32] .is_wysiwyg = "true";
defparam \accel|t1_s3[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cycloneive_lcell_comb \accel|mult_inst|a_reg~32 (
// Equation(s):
// \accel|mult_inst|a_reg~32_combout  = (\accel|t1_s3 [32] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [32]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~32 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N2
cycloneive_io_ibuf \B_i[33]~input (
	.i(B_i[33]),
	.ibar(gnd),
	.o(\B_i[33]~input0 ));
// synopsys translate_off
defparam \B_i[33]~input .bus_hold = "false";
defparam \B_i[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cycloneive_lcell_comb \accel|b_s1[33]~feeder (
// Equation(s):
// \accel|b_s1[33]~feeder_combout  = \B_i[33]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[33]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[33]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N25
dffeas \accel|b_s1[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[33] .is_wysiwyg = "true";
defparam \accel|b_s1[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N24
cycloneive_io_ibuf \A_i[33]~input (
	.i(A_i[33]),
	.ibar(gnd),
	.o(\A_i[33]~input0 ));
// synopsys translate_off
defparam \A_i[33]~input .bus_hold = "false";
defparam \A_i[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneive_lcell_comb \accel|a_s1[33]~feeder (
// Equation(s):
// \accel|a_s1[33]~feeder_combout  = \A_i[33]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[33]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[33]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N21
dffeas \accel|a_s1[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[33] .is_wysiwyg = "true";
defparam \accel|a_s1[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cycloneive_lcell_comb \accel|t1_s2[33]~130 (
// Equation(s):
// \accel|t1_s2[33]~130_combout  = (\accel|b_s1 [33] & ((\accel|a_s1 [33] & (!\accel|t1_s2[32]~129 )) # (!\accel|a_s1 [33] & ((\accel|t1_s2[32]~129 ) # (GND))))) # (!\accel|b_s1 [33] & ((\accel|a_s1 [33] & (\accel|t1_s2[32]~129  & VCC)) # (!\accel|a_s1 [33] 
// & (!\accel|t1_s2[32]~129 ))))
// \accel|t1_s2[33]~131  = CARRY((\accel|b_s1 [33] & ((!\accel|t1_s2[32]~129 ) # (!\accel|a_s1 [33]))) # (!\accel|b_s1 [33] & (!\accel|a_s1 [33] & !\accel|t1_s2[32]~129 )))

	.dataa(\accel|b_s1 [33]),
	.datab(\accel|a_s1 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[32]~129 ),
	.combout(\accel|t1_s2[33]~130_combout ),
	.cout(\accel|t1_s2[33]~131 ));
// synopsys translate_off
defparam \accel|t1_s2[33]~130 .lut_mask = 16'h692B;
defparam \accel|t1_s2[33]~130 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N3
dffeas \accel|t1_s2[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[33]~130_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[33] .is_wysiwyg = "true";
defparam \accel|t1_s2[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N3
dffeas \accel|t1_s3[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [33]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[33] .is_wysiwyg = "true";
defparam \accel|t1_s3[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cycloneive_lcell_comb \accel|mult_inst|a_reg~33 (
// Equation(s):
// \accel|mult_inst|a_reg~33_combout  = (\accel|t1_s3 [33] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [33]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~33 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cycloneive_io_ibuf \B_i[34]~input (
	.i(B_i[34]),
	.ibar(gnd),
	.o(\B_i[34]~input0 ));
// synopsys translate_off
defparam \B_i[34]~input .bus_hold = "false";
defparam \B_i[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneive_lcell_comb \accel|b_s1[34]~feeder (
// Equation(s):
// \accel|b_s1[34]~feeder_combout  = \B_i[34]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[34]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[34]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N3
dffeas \accel|b_s1[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[34] .is_wysiwyg = "true";
defparam \accel|b_s1[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N4
cycloneive_io_ibuf \A_i[34]~input (
	.i(A_i[34]),
	.ibar(gnd),
	.o(\A_i[34]~input0 ));
// synopsys translate_off
defparam \A_i[34]~input .bus_hold = "false";
defparam \A_i[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y10_N29
dffeas \accel|a_s1[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[34]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[34] .is_wysiwyg = "true";
defparam \accel|a_s1[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cycloneive_lcell_comb \accel|t1_s2[34]~132 (
// Equation(s):
// \accel|t1_s2[34]~132_combout  = ((\accel|b_s1 [34] $ (\accel|a_s1 [34] $ (\accel|t1_s2[33]~131 )))) # (GND)
// \accel|t1_s2[34]~133  = CARRY((\accel|b_s1 [34] & (\accel|a_s1 [34] & !\accel|t1_s2[33]~131 )) # (!\accel|b_s1 [34] & ((\accel|a_s1 [34]) # (!\accel|t1_s2[33]~131 ))))

	.dataa(\accel|b_s1 [34]),
	.datab(\accel|a_s1 [34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[33]~131 ),
	.combout(\accel|t1_s2[34]~132_combout ),
	.cout(\accel|t1_s2[34]~133 ));
// synopsys translate_off
defparam \accel|t1_s2[34]~132 .lut_mask = 16'h964D;
defparam \accel|t1_s2[34]~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N5
dffeas \accel|t1_s2[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[34]~132_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[34] .is_wysiwyg = "true";
defparam \accel|t1_s2[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N25
dffeas \accel|t1_s3[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [34]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[34] .is_wysiwyg = "true";
defparam \accel|t1_s3[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneive_lcell_comb \accel|mult_inst|a_reg~34 (
// Equation(s):
// \accel|mult_inst|a_reg~34_combout  = (\accel|t1_s3 [34] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [34]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~34 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N28
cycloneive_io_ibuf \B_i[35]~input (
	.i(B_i[35]),
	.ibar(gnd),
	.o(\B_i[35]~input0 ));
// synopsys translate_off
defparam \B_i[35]~input .bus_hold = "false";
defparam \B_i[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneive_lcell_comb \accel|b_s1[35]~feeder (
// Equation(s):
// \accel|b_s1[35]~feeder_combout  = \B_i[35]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[35]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[35]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N27
dffeas \accel|b_s1[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[35] .is_wysiwyg = "true";
defparam \accel|b_s1[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N14
cycloneive_io_ibuf \A_i[35]~input (
	.i(A_i[35]),
	.ibar(gnd),
	.o(\A_i[35]~input0 ));
// synopsys translate_off
defparam \A_i[35]~input .bus_hold = "false";
defparam \A_i[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneive_lcell_comb \accel|a_s1[35]~feeder (
// Equation(s):
// \accel|a_s1[35]~feeder_combout  = \A_i[35]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[35]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[35]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N25
dffeas \accel|a_s1[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[35] .is_wysiwyg = "true";
defparam \accel|a_s1[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cycloneive_lcell_comb \accel|t1_s2[35]~134 (
// Equation(s):
// \accel|t1_s2[35]~134_combout  = (\accel|b_s1 [35] & ((\accel|a_s1 [35] & (!\accel|t1_s2[34]~133 )) # (!\accel|a_s1 [35] & ((\accel|t1_s2[34]~133 ) # (GND))))) # (!\accel|b_s1 [35] & ((\accel|a_s1 [35] & (\accel|t1_s2[34]~133  & VCC)) # (!\accel|a_s1 [35] 
// & (!\accel|t1_s2[34]~133 ))))
// \accel|t1_s2[35]~135  = CARRY((\accel|b_s1 [35] & ((!\accel|t1_s2[34]~133 ) # (!\accel|a_s1 [35]))) # (!\accel|b_s1 [35] & (!\accel|a_s1 [35] & !\accel|t1_s2[34]~133 )))

	.dataa(\accel|b_s1 [35]),
	.datab(\accel|a_s1 [35]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[34]~133 ),
	.combout(\accel|t1_s2[35]~134_combout ),
	.cout(\accel|t1_s2[35]~135 ));
// synopsys translate_off
defparam \accel|t1_s2[35]~134 .lut_mask = 16'h692B;
defparam \accel|t1_s2[35]~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N7
dffeas \accel|t1_s2[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[35]~134_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[35] .is_wysiwyg = "true";
defparam \accel|t1_s2[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \accel|t1_s3[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [35]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[35] .is_wysiwyg = "true";
defparam \accel|t1_s3[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cycloneive_lcell_comb \accel|mult_inst|a_reg~35 (
// Equation(s):
// \accel|mult_inst|a_reg~35_combout  = (\accel|t1_s3 [35] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [35]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~35 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y20_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult9 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~35_combout ,\accel|mult_inst|a_reg~34_combout ,\accel|mult_inst|a_reg~33_combout ,\accel|mult_inst|a_reg~32_combout ,\accel|mult_inst|a_reg~31_combout ,\accel|mult_inst|a_reg~30_combout ,\accel|mult_inst|a_reg~29_combout ,
\accel|mult_inst|a_reg~28_combout ,\accel|mult_inst|a_reg~27_combout ,\accel|mult_inst|a_reg~26_combout ,\accel|mult_inst|a_reg~25_combout ,\accel|mult_inst|a_reg~24_combout ,\accel|mult_inst|a_reg~23_combout ,\accel|mult_inst|a_reg~22_combout ,
\accel|mult_inst|a_reg~21_combout ,\accel|mult_inst|a_reg~20_combout ,\accel|mult_inst|a_reg~19_combout ,\accel|mult_inst|a_reg~18_combout }),
	.datab({\accel|mult_inst|b_reg~17_combout ,\accel|mult_inst|b_reg~16_combout ,\accel|mult_inst|b_reg~15_combout ,\accel|mult_inst|b_reg~14_combout ,\accel|mult_inst|b_reg~13_combout ,\accel|mult_inst|b_reg~12_combout ,\accel|mult_inst|b_reg~11_combout ,
\accel|mult_inst|b_reg~10_combout ,\accel|mult_inst|b_reg~9_combout ,\accel|mult_inst|b_reg~8_combout ,\accel|mult_inst|b_reg~7_combout ,\accel|mult_inst|b_reg~6_combout ,\accel|mult_inst|b_reg~5_combout ,\accel|mult_inst|b_reg~4_combout ,
\accel|mult_inst|b_reg~3_combout ,\accel|mult_inst|b_reg~2_combout ,\accel|mult_inst|b_reg~1_combout ,\accel|mult_inst|b_reg~0_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult9_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult9 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult9 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult9 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult9 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult9 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult9 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y20_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out10 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT35 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT34 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT33 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT32 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT31 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT30 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT29 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT28 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult9~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out10_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out10 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out10 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N14
cycloneive_io_ibuf \C_i[18]~input (
	.i(C_i[18]),
	.ibar(gnd),
	.o(\C_i[18]~input0 ));
// synopsys translate_off
defparam \C_i[18]~input .bus_hold = "false";
defparam \C_i[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cycloneive_lcell_comb \accel|c_s1[18]~feeder (
// Equation(s):
// \accel|c_s1[18]~feeder_combout  = \C_i[18]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[18]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[18]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \accel|c_s1[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[18] .is_wysiwyg = "true";
defparam \accel|c_s1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneive_lcell_comb \accel|t2_s2[18]~97 (
// Equation(s):
// \accel|t2_s2[18]~97_combout  = (\accel|c_s1 [17] & ((\accel|c_s1 [18] & (\accel|t2_s2[17]~96  & VCC)) # (!\accel|c_s1 [18] & (!\accel|t2_s2[17]~96 )))) # (!\accel|c_s1 [17] & ((\accel|c_s1 [18] & (!\accel|t2_s2[17]~96 )) # (!\accel|c_s1 [18] & 
// ((\accel|t2_s2[17]~96 ) # (GND)))))
// \accel|t2_s2[18]~98  = CARRY((\accel|c_s1 [17] & (!\accel|c_s1 [18] & !\accel|t2_s2[17]~96 )) # (!\accel|c_s1 [17] & ((!\accel|t2_s2[17]~96 ) # (!\accel|c_s1 [18]))))

	.dataa(\accel|c_s1 [17]),
	.datab(\accel|c_s1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[17]~96 ),
	.combout(\accel|t2_s2[18]~97_combout ),
	.cout(\accel|t2_s2[18]~98 ));
// synopsys translate_off
defparam \accel|t2_s2[18]~97 .lut_mask = 16'h9617;
defparam \accel|t2_s2[18]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \accel|t2_s2[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[18]~97_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[18] .is_wysiwyg = "true";
defparam \accel|t2_s2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneive_lcell_comb \accel|t4_s3[18]~97 (
// Equation(s):
// \accel|t4_s3[18]~97_combout  = (\accel|t2_s2 [18] & (!\accel|t4_s3[17]~96 )) # (!\accel|t2_s2 [18] & ((\accel|t4_s3[17]~96 ) # (GND)))
// \accel|t4_s3[18]~98  = CARRY((!\accel|t4_s3[17]~96 ) # (!\accel|t2_s2 [18]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[17]~96 ),
	.combout(\accel|t4_s3[18]~97_combout ),
	.cout(\accel|t4_s3[18]~98 ));
// synopsys translate_off
defparam \accel|t4_s3[18]~97 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[18]~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N5
dffeas \accel|t4_s3[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[18]~97_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[18] .is_wysiwyg = "true";
defparam \accel|t4_s3[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cycloneive_lcell_comb \accel|mult_inst|b_reg~18 (
// Equation(s):
// \accel|mult_inst|b_reg~18_combout  = (\accel|t4_s3 [18] & !\rst~input_o )

	.dataa(\accel|t4_s3 [18]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~18 .lut_mask = 16'h0A0A;
defparam \accel|mult_inst|b_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneive_io_ibuf \C_i[19]~input (
	.i(C_i[19]),
	.ibar(gnd),
	.o(\C_i[19]~input0 ));
// synopsys translate_off
defparam \C_i[19]~input .bus_hold = "false";
defparam \C_i[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneive_lcell_comb \accel|c_s1[19]~feeder (
// Equation(s):
// \accel|c_s1[19]~feeder_combout  = \C_i[19]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[19]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[19]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N17
dffeas \accel|c_s1[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[19] .is_wysiwyg = "true";
defparam \accel|c_s1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneive_lcell_comb \accel|t2_s2[19]~99 (
// Equation(s):
// \accel|t2_s2[19]~99_combout  = ((\accel|c_s1 [19] $ (\accel|c_s1 [18] $ (!\accel|t2_s2[18]~98 )))) # (GND)
// \accel|t2_s2[19]~100  = CARRY((\accel|c_s1 [19] & ((\accel|c_s1 [18]) # (!\accel|t2_s2[18]~98 ))) # (!\accel|c_s1 [19] & (\accel|c_s1 [18] & !\accel|t2_s2[18]~98 )))

	.dataa(\accel|c_s1 [19]),
	.datab(\accel|c_s1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[18]~98 ),
	.combout(\accel|t2_s2[19]~99_combout ),
	.cout(\accel|t2_s2[19]~100 ));
// synopsys translate_off
defparam \accel|t2_s2[19]~99 .lut_mask = 16'h698E;
defparam \accel|t2_s2[19]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \accel|t2_s2[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[19]~99_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[19] .is_wysiwyg = "true";
defparam \accel|t2_s2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneive_lcell_comb \accel|t4_s3[19]~99 (
// Equation(s):
// \accel|t4_s3[19]~99_combout  = (\accel|t2_s2 [19] & (\accel|t4_s3[18]~98  $ (GND))) # (!\accel|t2_s2 [19] & (!\accel|t4_s3[18]~98  & VCC))
// \accel|t4_s3[19]~100  = CARRY((\accel|t2_s2 [19] & !\accel|t4_s3[18]~98 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[18]~98 ),
	.combout(\accel|t4_s3[19]~99_combout ),
	.cout(\accel|t4_s3[19]~100 ));
// synopsys translate_off
defparam \accel|t4_s3[19]~99 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[19]~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N7
dffeas \accel|t4_s3[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[19]~99_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[19] .is_wysiwyg = "true";
defparam \accel|t4_s3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cycloneive_lcell_comb \accel|mult_inst|b_reg~19 (
// Equation(s):
// \accel|mult_inst|b_reg~19_combout  = (!\rst~input_o  & \accel|t4_s3 [19])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [19]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~19 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N4
cycloneive_io_ibuf \C_i[20]~input (
	.i(C_i[20]),
	.ibar(gnd),
	.o(\C_i[20]~input0 ));
// synopsys translate_off
defparam \C_i[20]~input .bus_hold = "false";
defparam \C_i[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y7_N9
dffeas \accel|c_s1[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C_i[20]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[20] .is_wysiwyg = "true";
defparam \accel|c_s1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
cycloneive_lcell_comb \accel|t2_s2[20]~101 (
// Equation(s):
// \accel|t2_s2[20]~101_combout  = (\accel|c_s1 [20] & ((\accel|c_s1 [19] & (\accel|t2_s2[19]~100  & VCC)) # (!\accel|c_s1 [19] & (!\accel|t2_s2[19]~100 )))) # (!\accel|c_s1 [20] & ((\accel|c_s1 [19] & (!\accel|t2_s2[19]~100 )) # (!\accel|c_s1 [19] & 
// ((\accel|t2_s2[19]~100 ) # (GND)))))
// \accel|t2_s2[20]~102  = CARRY((\accel|c_s1 [20] & (!\accel|c_s1 [19] & !\accel|t2_s2[19]~100 )) # (!\accel|c_s1 [20] & ((!\accel|t2_s2[19]~100 ) # (!\accel|c_s1 [19]))))

	.dataa(\accel|c_s1 [20]),
	.datab(\accel|c_s1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[19]~100 ),
	.combout(\accel|t2_s2[20]~101_combout ),
	.cout(\accel|t2_s2[20]~102 ));
// synopsys translate_off
defparam \accel|t2_s2[20]~101 .lut_mask = 16'h9617;
defparam \accel|t2_s2[20]~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \accel|t2_s2[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[20]~101_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[20] .is_wysiwyg = "true";
defparam \accel|t2_s2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneive_lcell_comb \accel|t4_s3[20]~101 (
// Equation(s):
// \accel|t4_s3[20]~101_combout  = (\accel|t2_s2 [20] & (!\accel|t4_s3[19]~100 )) # (!\accel|t2_s2 [20] & ((\accel|t4_s3[19]~100 ) # (GND)))
// \accel|t4_s3[20]~102  = CARRY((!\accel|t4_s3[19]~100 ) # (!\accel|t2_s2 [20]))

	.dataa(\accel|t2_s2 [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[19]~100 ),
	.combout(\accel|t4_s3[20]~101_combout ),
	.cout(\accel|t4_s3[20]~102 ));
// synopsys translate_off
defparam \accel|t4_s3[20]~101 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[20]~101 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N9
dffeas \accel|t4_s3[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[20]~101_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[20] .is_wysiwyg = "true";
defparam \accel|t4_s3[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cycloneive_lcell_comb \accel|mult_inst|b_reg~20 (
// Equation(s):
// \accel|mult_inst|b_reg~20_combout  = (!\rst~input_o  & \accel|t4_s3 [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [20]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~20 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N22
cycloneive_io_ibuf \C_i[21]~input (
	.i(C_i[21]),
	.ibar(gnd),
	.o(\C_i[21]~input0 ));
// synopsys translate_off
defparam \C_i[21]~input .bus_hold = "false";
defparam \C_i[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
cycloneive_lcell_comb \accel|c_s1[21]~feeder (
// Equation(s):
// \accel|c_s1[21]~feeder_combout  = \C_i[21]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[21]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[21]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N23
dffeas \accel|c_s1[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[21] .is_wysiwyg = "true";
defparam \accel|c_s1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneive_lcell_comb \accel|t2_s2[21]~103 (
// Equation(s):
// \accel|t2_s2[21]~103_combout  = ((\accel|c_s1 [20] $ (\accel|c_s1 [21] $ (!\accel|t2_s2[20]~102 )))) # (GND)
// \accel|t2_s2[21]~104  = CARRY((\accel|c_s1 [20] & ((\accel|c_s1 [21]) # (!\accel|t2_s2[20]~102 ))) # (!\accel|c_s1 [20] & (\accel|c_s1 [21] & !\accel|t2_s2[20]~102 )))

	.dataa(\accel|c_s1 [20]),
	.datab(\accel|c_s1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[20]~102 ),
	.combout(\accel|t2_s2[21]~103_combout ),
	.cout(\accel|t2_s2[21]~104 ));
// synopsys translate_off
defparam \accel|t2_s2[21]~103 .lut_mask = 16'h698E;
defparam \accel|t2_s2[21]~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \accel|t2_s2[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[21]~103_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[21] .is_wysiwyg = "true";
defparam \accel|t2_s2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneive_lcell_comb \accel|t4_s3[21]~103 (
// Equation(s):
// \accel|t4_s3[21]~103_combout  = (\accel|t2_s2 [21] & (\accel|t4_s3[20]~102  $ (GND))) # (!\accel|t2_s2 [21] & (!\accel|t4_s3[20]~102  & VCC))
// \accel|t4_s3[21]~104  = CARRY((\accel|t2_s2 [21] & !\accel|t4_s3[20]~102 ))

	.dataa(\accel|t2_s2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[20]~102 ),
	.combout(\accel|t4_s3[21]~103_combout ),
	.cout(\accel|t4_s3[21]~104 ));
// synopsys translate_off
defparam \accel|t4_s3[21]~103 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[21]~103 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N11
dffeas \accel|t4_s3[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[21]~103_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[21] .is_wysiwyg = "true";
defparam \accel|t4_s3[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneive_lcell_comb \accel|mult_inst|b_reg~21 (
// Equation(s):
// \accel|mult_inst|b_reg~21_combout  = (\accel|t4_s3 [21] & !\rst~input_o )

	.dataa(gnd),
	.datab(\accel|t4_s3 [21]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~21 .lut_mask = 16'h0C0C;
defparam \accel|mult_inst|b_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N24
cycloneive_io_ibuf \C_i[22]~input (
	.i(C_i[22]),
	.ibar(gnd),
	.o(\C_i[22]~input0 ));
// synopsys translate_off
defparam \C_i[22]~input .bus_hold = "false";
defparam \C_i[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
cycloneive_lcell_comb \accel|c_s1[22]~feeder (
// Equation(s):
// \accel|c_s1[22]~feeder_combout  = \C_i[22]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[22]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[22]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N5
dffeas \accel|c_s1[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[22] .is_wysiwyg = "true";
defparam \accel|c_s1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
cycloneive_lcell_comb \accel|t2_s2[22]~105 (
// Equation(s):
// \accel|t2_s2[22]~105_combout  = (\accel|c_s1 [22] & ((\accel|c_s1 [21] & (\accel|t2_s2[21]~104  & VCC)) # (!\accel|c_s1 [21] & (!\accel|t2_s2[21]~104 )))) # (!\accel|c_s1 [22] & ((\accel|c_s1 [21] & (!\accel|t2_s2[21]~104 )) # (!\accel|c_s1 [21] & 
// ((\accel|t2_s2[21]~104 ) # (GND)))))
// \accel|t2_s2[22]~106  = CARRY((\accel|c_s1 [22] & (!\accel|c_s1 [21] & !\accel|t2_s2[21]~104 )) # (!\accel|c_s1 [22] & ((!\accel|t2_s2[21]~104 ) # (!\accel|c_s1 [21]))))

	.dataa(\accel|c_s1 [22]),
	.datab(\accel|c_s1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[21]~104 ),
	.combout(\accel|t2_s2[22]~105_combout ),
	.cout(\accel|t2_s2[22]~106 ));
// synopsys translate_off
defparam \accel|t2_s2[22]~105 .lut_mask = 16'h9617;
defparam \accel|t2_s2[22]~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \accel|t2_s2[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[22]~105_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[22] .is_wysiwyg = "true";
defparam \accel|t2_s2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneive_lcell_comb \accel|t4_s3[22]~105 (
// Equation(s):
// \accel|t4_s3[22]~105_combout  = (\accel|t2_s2 [22] & (!\accel|t4_s3[21]~104 )) # (!\accel|t2_s2 [22] & ((\accel|t4_s3[21]~104 ) # (GND)))
// \accel|t4_s3[22]~106  = CARRY((!\accel|t4_s3[21]~104 ) # (!\accel|t2_s2 [22]))

	.dataa(\accel|t2_s2 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[21]~104 ),
	.combout(\accel|t4_s3[22]~105_combout ),
	.cout(\accel|t4_s3[22]~106 ));
// synopsys translate_off
defparam \accel|t4_s3[22]~105 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[22]~105 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N13
dffeas \accel|t4_s3[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[22]~105_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[22] .is_wysiwyg = "true";
defparam \accel|t4_s3[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cycloneive_lcell_comb \accel|mult_inst|b_reg~22 (
// Equation(s):
// \accel|mult_inst|b_reg~22_combout  = (!\rst~input_o  & \accel|t4_s3 [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [22]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~22 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N14
cycloneive_io_ibuf \C_i[23]~input (
	.i(C_i[23]),
	.ibar(gnd),
	.o(\C_i[23]~input0 ));
// synopsys translate_off
defparam \C_i[23]~input .bus_hold = "false";
defparam \C_i[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
cycloneive_lcell_comb \accel|c_s1[23]~feeder (
// Equation(s):
// \accel|c_s1[23]~feeder_combout  = \C_i[23]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[23]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[23]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N19
dffeas \accel|c_s1[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[23] .is_wysiwyg = "true";
defparam \accel|c_s1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
cycloneive_lcell_comb \accel|t2_s2[23]~107 (
// Equation(s):
// \accel|t2_s2[23]~107_combout  = ((\accel|c_s1 [22] $ (\accel|c_s1 [23] $ (!\accel|t2_s2[22]~106 )))) # (GND)
// \accel|t2_s2[23]~108  = CARRY((\accel|c_s1 [22] & ((\accel|c_s1 [23]) # (!\accel|t2_s2[22]~106 ))) # (!\accel|c_s1 [22] & (\accel|c_s1 [23] & !\accel|t2_s2[22]~106 )))

	.dataa(\accel|c_s1 [22]),
	.datab(\accel|c_s1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[22]~106 ),
	.combout(\accel|t2_s2[23]~107_combout ),
	.cout(\accel|t2_s2[23]~108 ));
// synopsys translate_off
defparam \accel|t2_s2[23]~107 .lut_mask = 16'h698E;
defparam \accel|t2_s2[23]~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \accel|t2_s2[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[23]~107_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[23] .is_wysiwyg = "true";
defparam \accel|t2_s2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneive_lcell_comb \accel|t4_s3[23]~107 (
// Equation(s):
// \accel|t4_s3[23]~107_combout  = (\accel|t2_s2 [23] & (\accel|t4_s3[22]~106  $ (GND))) # (!\accel|t2_s2 [23] & (!\accel|t4_s3[22]~106  & VCC))
// \accel|t4_s3[23]~108  = CARRY((\accel|t2_s2 [23] & !\accel|t4_s3[22]~106 ))

	.dataa(\accel|t2_s2 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[22]~106 ),
	.combout(\accel|t4_s3[23]~107_combout ),
	.cout(\accel|t4_s3[23]~108 ));
// synopsys translate_off
defparam \accel|t4_s3[23]~107 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[23]~107 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N15
dffeas \accel|t4_s3[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[23]~107_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[23] .is_wysiwyg = "true";
defparam \accel|t4_s3[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneive_lcell_comb \accel|mult_inst|b_reg~23 (
// Equation(s):
// \accel|mult_inst|b_reg~23_combout  = (!\rst~input_o  & \accel|t4_s3 [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [23]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~23 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneive_io_ibuf \C_i[24]~input (
	.i(C_i[24]),
	.ibar(gnd),
	.o(\C_i[24]~input0 ));
// synopsys translate_off
defparam \C_i[24]~input .bus_hold = "false";
defparam \C_i[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
cycloneive_lcell_comb \accel|c_s1[24]~feeder (
// Equation(s):
// \accel|c_s1[24]~feeder_combout  = \C_i[24]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[24]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[24]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \accel|c_s1[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[24] .is_wysiwyg = "true";
defparam \accel|c_s1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneive_lcell_comb \accel|t2_s2[24]~109 (
// Equation(s):
// \accel|t2_s2[24]~109_combout  = (\accel|c_s1 [24] & ((\accel|c_s1 [23] & (\accel|t2_s2[23]~108  & VCC)) # (!\accel|c_s1 [23] & (!\accel|t2_s2[23]~108 )))) # (!\accel|c_s1 [24] & ((\accel|c_s1 [23] & (!\accel|t2_s2[23]~108 )) # (!\accel|c_s1 [23] & 
// ((\accel|t2_s2[23]~108 ) # (GND)))))
// \accel|t2_s2[24]~110  = CARRY((\accel|c_s1 [24] & (!\accel|c_s1 [23] & !\accel|t2_s2[23]~108 )) # (!\accel|c_s1 [24] & ((!\accel|t2_s2[23]~108 ) # (!\accel|c_s1 [23]))))

	.dataa(\accel|c_s1 [24]),
	.datab(\accel|c_s1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[23]~108 ),
	.combout(\accel|t2_s2[24]~109_combout ),
	.cout(\accel|t2_s2[24]~110 ));
// synopsys translate_off
defparam \accel|t2_s2[24]~109 .lut_mask = 16'h9617;
defparam \accel|t2_s2[24]~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \accel|t2_s2[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[24]~109_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[24] .is_wysiwyg = "true";
defparam \accel|t2_s2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneive_lcell_comb \accel|t4_s3[24]~109 (
// Equation(s):
// \accel|t4_s3[24]~109_combout  = (\accel|t2_s2 [24] & (!\accel|t4_s3[23]~108 )) # (!\accel|t2_s2 [24] & ((\accel|t4_s3[23]~108 ) # (GND)))
// \accel|t4_s3[24]~110  = CARRY((!\accel|t4_s3[23]~108 ) # (!\accel|t2_s2 [24]))

	.dataa(\accel|t2_s2 [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[23]~108 ),
	.combout(\accel|t4_s3[24]~109_combout ),
	.cout(\accel|t4_s3[24]~110 ));
// synopsys translate_off
defparam \accel|t4_s3[24]~109 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[24]~109 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \accel|t4_s3[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[24]~109_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[24] .is_wysiwyg = "true";
defparam \accel|t4_s3[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cycloneive_lcell_comb \accel|mult_inst|b_reg~24 (
// Equation(s):
// \accel|mult_inst|b_reg~24_combout  = (!\rst~input_o  & \accel|t4_s3 [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [24]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~24 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N8
cycloneive_io_ibuf \C_i[25]~input (
	.i(C_i[25]),
	.ibar(gnd),
	.o(\C_i[25]~input0 ));
// synopsys translate_off
defparam \C_i[25]~input .bus_hold = "false";
defparam \C_i[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
cycloneive_lcell_comb \accel|c_s1[25]~feeder (
// Equation(s):
// \accel|c_s1[25]~feeder_combout  = \C_i[25]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[25]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[25]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N25
dffeas \accel|c_s1[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[25] .is_wysiwyg = "true";
defparam \accel|c_s1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneive_lcell_comb \accel|t2_s2[25]~111 (
// Equation(s):
// \accel|t2_s2[25]~111_combout  = ((\accel|c_s1 [24] $ (\accel|c_s1 [25] $ (!\accel|t2_s2[24]~110 )))) # (GND)
// \accel|t2_s2[25]~112  = CARRY((\accel|c_s1 [24] & ((\accel|c_s1 [25]) # (!\accel|t2_s2[24]~110 ))) # (!\accel|c_s1 [24] & (\accel|c_s1 [25] & !\accel|t2_s2[24]~110 )))

	.dataa(\accel|c_s1 [24]),
	.datab(\accel|c_s1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[24]~110 ),
	.combout(\accel|t2_s2[25]~111_combout ),
	.cout(\accel|t2_s2[25]~112 ));
// synopsys translate_off
defparam \accel|t2_s2[25]~111 .lut_mask = 16'h698E;
defparam \accel|t2_s2[25]~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \accel|t2_s2[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[25]~111_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[25] .is_wysiwyg = "true";
defparam \accel|t2_s2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneive_lcell_comb \accel|t4_s3[25]~111 (
// Equation(s):
// \accel|t4_s3[25]~111_combout  = (\accel|t2_s2 [25] & (\accel|t4_s3[24]~110  $ (GND))) # (!\accel|t2_s2 [25] & (!\accel|t4_s3[24]~110  & VCC))
// \accel|t4_s3[25]~112  = CARRY((\accel|t2_s2 [25] & !\accel|t4_s3[24]~110 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[24]~110 ),
	.combout(\accel|t4_s3[25]~111_combout ),
	.cout(\accel|t4_s3[25]~112 ));
// synopsys translate_off
defparam \accel|t4_s3[25]~111 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[25]~111 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N19
dffeas \accel|t4_s3[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[25]~111_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[25] .is_wysiwyg = "true";
defparam \accel|t4_s3[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cycloneive_lcell_comb \accel|mult_inst|b_reg~25 (
// Equation(s):
// \accel|mult_inst|b_reg~25_combout  = (!\rst~input_o  & \accel|t4_s3 [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [25]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~25 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_io_ibuf \C_i[26]~input (
	.i(C_i[26]),
	.ibar(gnd),
	.o(\C_i[26]~input0 ));
// synopsys translate_off
defparam \C_i[26]~input .bus_hold = "false";
defparam \C_i[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneive_lcell_comb \accel|c_s1[26]~feeder (
// Equation(s):
// \accel|c_s1[26]~feeder_combout  = \C_i[26]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[26]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[26]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N3
dffeas \accel|c_s1[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[26] .is_wysiwyg = "true";
defparam \accel|c_s1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cycloneive_lcell_comb \accel|t2_s2[26]~113 (
// Equation(s):
// \accel|t2_s2[26]~113_combout  = (\accel|c_s1 [26] & ((\accel|c_s1 [25] & (\accel|t2_s2[25]~112  & VCC)) # (!\accel|c_s1 [25] & (!\accel|t2_s2[25]~112 )))) # (!\accel|c_s1 [26] & ((\accel|c_s1 [25] & (!\accel|t2_s2[25]~112 )) # (!\accel|c_s1 [25] & 
// ((\accel|t2_s2[25]~112 ) # (GND)))))
// \accel|t2_s2[26]~114  = CARRY((\accel|c_s1 [26] & (!\accel|c_s1 [25] & !\accel|t2_s2[25]~112 )) # (!\accel|c_s1 [26] & ((!\accel|t2_s2[25]~112 ) # (!\accel|c_s1 [25]))))

	.dataa(\accel|c_s1 [26]),
	.datab(\accel|c_s1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[25]~112 ),
	.combout(\accel|t2_s2[26]~113_combout ),
	.cout(\accel|t2_s2[26]~114 ));
// synopsys translate_off
defparam \accel|t2_s2[26]~113 .lut_mask = 16'h9617;
defparam \accel|t2_s2[26]~113 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N21
dffeas \accel|t2_s2[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[26]~113_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[26] .is_wysiwyg = "true";
defparam \accel|t2_s2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cycloneive_lcell_comb \accel|t4_s3[26]~113 (
// Equation(s):
// \accel|t4_s3[26]~113_combout  = (\accel|t2_s2 [26] & (!\accel|t4_s3[25]~112 )) # (!\accel|t2_s2 [26] & ((\accel|t4_s3[25]~112 ) # (GND)))
// \accel|t4_s3[26]~114  = CARRY((!\accel|t4_s3[25]~112 ) # (!\accel|t2_s2 [26]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[25]~112 ),
	.combout(\accel|t4_s3[26]~113_combout ),
	.cout(\accel|t4_s3[26]~114 ));
// synopsys translate_off
defparam \accel|t4_s3[26]~113 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[26]~113 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N21
dffeas \accel|t4_s3[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[26]~113_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[26] .is_wysiwyg = "true";
defparam \accel|t4_s3[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cycloneive_lcell_comb \accel|mult_inst|b_reg~26 (
// Equation(s):
// \accel|mult_inst|b_reg~26_combout  = (\accel|t4_s3 [26] & !\rst~input_o )

	.dataa(gnd),
	.datab(\accel|t4_s3 [26]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~26 .lut_mask = 16'h0C0C;
defparam \accel|mult_inst|b_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_io_ibuf \C_i[27]~input (
	.i(C_i[27]),
	.ibar(gnd),
	.o(\C_i[27]~input0 ));
// synopsys translate_off
defparam \C_i[27]~input .bus_hold = "false";
defparam \C_i[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \accel|c_s1[27]~feeder (
// Equation(s):
// \accel|c_s1[27]~feeder_combout  = \C_i[27]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[27]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[27]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \accel|c_s1[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[27] .is_wysiwyg = "true";
defparam \accel|c_s1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
cycloneive_lcell_comb \accel|t2_s2[27]~115 (
// Equation(s):
// \accel|t2_s2[27]~115_combout  = ((\accel|c_s1 [26] $ (\accel|c_s1 [27] $ (!\accel|t2_s2[26]~114 )))) # (GND)
// \accel|t2_s2[27]~116  = CARRY((\accel|c_s1 [26] & ((\accel|c_s1 [27]) # (!\accel|t2_s2[26]~114 ))) # (!\accel|c_s1 [26] & (\accel|c_s1 [27] & !\accel|t2_s2[26]~114 )))

	.dataa(\accel|c_s1 [26]),
	.datab(\accel|c_s1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[26]~114 ),
	.combout(\accel|t2_s2[27]~115_combout ),
	.cout(\accel|t2_s2[27]~116 ));
// synopsys translate_off
defparam \accel|t2_s2[27]~115 .lut_mask = 16'h698E;
defparam \accel|t2_s2[27]~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N23
dffeas \accel|t2_s2[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[27]~115_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[27] .is_wysiwyg = "true";
defparam \accel|t2_s2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneive_lcell_comb \accel|t4_s3[27]~115 (
// Equation(s):
// \accel|t4_s3[27]~115_combout  = (\accel|t2_s2 [27] & (\accel|t4_s3[26]~114  $ (GND))) # (!\accel|t2_s2 [27] & (!\accel|t4_s3[26]~114  & VCC))
// \accel|t4_s3[27]~116  = CARRY((\accel|t2_s2 [27] & !\accel|t4_s3[26]~114 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[26]~114 ),
	.combout(\accel|t4_s3[27]~115_combout ),
	.cout(\accel|t4_s3[27]~116 ));
// synopsys translate_off
defparam \accel|t4_s3[27]~115 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[27]~115 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N23
dffeas \accel|t4_s3[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[27]~115_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[27] .is_wysiwyg = "true";
defparam \accel|t4_s3[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneive_lcell_comb \accel|mult_inst|b_reg~27 (
// Equation(s):
// \accel|mult_inst|b_reg~27_combout  = (!\rst~input_o  & \accel|t4_s3 [27])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [27]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~27 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N10
cycloneive_io_ibuf \C_i[28]~input (
	.i(C_i[28]),
	.ibar(gnd),
	.o(\C_i[28]~input0 ));
// synopsys translate_off
defparam \C_i[28]~input .bus_hold = "false";
defparam \C_i[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
cycloneive_lcell_comb \accel|c_s1[28]~feeder (
// Equation(s):
// \accel|c_s1[28]~feeder_combout  = \C_i[28]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[28]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[28]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N27
dffeas \accel|c_s1[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[28] .is_wysiwyg = "true";
defparam \accel|c_s1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneive_lcell_comb \accel|t2_s2[28]~117 (
// Equation(s):
// \accel|t2_s2[28]~117_combout  = (\accel|c_s1 [28] & ((\accel|c_s1 [27] & (\accel|t2_s2[27]~116  & VCC)) # (!\accel|c_s1 [27] & (!\accel|t2_s2[27]~116 )))) # (!\accel|c_s1 [28] & ((\accel|c_s1 [27] & (!\accel|t2_s2[27]~116 )) # (!\accel|c_s1 [27] & 
// ((\accel|t2_s2[27]~116 ) # (GND)))))
// \accel|t2_s2[28]~118  = CARRY((\accel|c_s1 [28] & (!\accel|c_s1 [27] & !\accel|t2_s2[27]~116 )) # (!\accel|c_s1 [28] & ((!\accel|t2_s2[27]~116 ) # (!\accel|c_s1 [27]))))

	.dataa(\accel|c_s1 [28]),
	.datab(\accel|c_s1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[27]~116 ),
	.combout(\accel|t2_s2[28]~117_combout ),
	.cout(\accel|t2_s2[28]~118 ));
// synopsys translate_off
defparam \accel|t2_s2[28]~117 .lut_mask = 16'h9617;
defparam \accel|t2_s2[28]~117 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \accel|t2_s2[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[28]~117_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[28] .is_wysiwyg = "true";
defparam \accel|t2_s2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneive_lcell_comb \accel|t4_s3[28]~117 (
// Equation(s):
// \accel|t4_s3[28]~117_combout  = (\accel|t2_s2 [28] & (!\accel|t4_s3[27]~116 )) # (!\accel|t2_s2 [28] & ((\accel|t4_s3[27]~116 ) # (GND)))
// \accel|t4_s3[28]~118  = CARRY((!\accel|t4_s3[27]~116 ) # (!\accel|t2_s2 [28]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[27]~116 ),
	.combout(\accel|t4_s3[28]~117_combout ),
	.cout(\accel|t4_s3[28]~118 ));
// synopsys translate_off
defparam \accel|t4_s3[28]~117 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[28]~117 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N25
dffeas \accel|t4_s3[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[28]~117_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[28] .is_wysiwyg = "true";
defparam \accel|t4_s3[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneive_lcell_comb \accel|mult_inst|b_reg~28 (
// Equation(s):
// \accel|mult_inst|b_reg~28_combout  = (\accel|t4_s3 [28] & !\rst~input_o )

	.dataa(\accel|t4_s3 [28]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~28 .lut_mask = 16'h0A0A;
defparam \accel|mult_inst|b_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneive_io_ibuf \C_i[29]~input (
	.i(C_i[29]),
	.ibar(gnd),
	.o(\C_i[29]~input0 ));
// synopsys translate_off
defparam \C_i[29]~input .bus_hold = "false";
defparam \C_i[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneive_lcell_comb \accel|c_s1[29]~feeder (
// Equation(s):
// \accel|c_s1[29]~feeder_combout  = \C_i[29]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[29]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[29]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \accel|c_s1[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[29] .is_wysiwyg = "true";
defparam \accel|c_s1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneive_lcell_comb \accel|t2_s2[29]~119 (
// Equation(s):
// \accel|t2_s2[29]~119_combout  = ((\accel|c_s1 [28] $ (\accel|c_s1 [29] $ (!\accel|t2_s2[28]~118 )))) # (GND)
// \accel|t2_s2[29]~120  = CARRY((\accel|c_s1 [28] & ((\accel|c_s1 [29]) # (!\accel|t2_s2[28]~118 ))) # (!\accel|c_s1 [28] & (\accel|c_s1 [29] & !\accel|t2_s2[28]~118 )))

	.dataa(\accel|c_s1 [28]),
	.datab(\accel|c_s1 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[28]~118 ),
	.combout(\accel|t2_s2[29]~119_combout ),
	.cout(\accel|t2_s2[29]~120 ));
// synopsys translate_off
defparam \accel|t2_s2[29]~119 .lut_mask = 16'h698E;
defparam \accel|t2_s2[29]~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N27
dffeas \accel|t2_s2[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[29]~119_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[29] .is_wysiwyg = "true";
defparam \accel|t2_s2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
cycloneive_lcell_comb \accel|t4_s3[29]~119 (
// Equation(s):
// \accel|t4_s3[29]~119_combout  = (\accel|t2_s2 [29] & (\accel|t4_s3[28]~118  $ (GND))) # (!\accel|t2_s2 [29] & (!\accel|t4_s3[28]~118  & VCC))
// \accel|t4_s3[29]~120  = CARRY((\accel|t2_s2 [29] & !\accel|t4_s3[28]~118 ))

	.dataa(\accel|t2_s2 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[28]~118 ),
	.combout(\accel|t4_s3[29]~119_combout ),
	.cout(\accel|t4_s3[29]~120 ));
// synopsys translate_off
defparam \accel|t4_s3[29]~119 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[29]~119 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N27
dffeas \accel|t4_s3[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[29]~119_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[29] .is_wysiwyg = "true";
defparam \accel|t4_s3[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneive_lcell_comb \accel|mult_inst|b_reg~29 (
// Equation(s):
// \accel|mult_inst|b_reg~29_combout  = (\accel|t4_s3 [29] & !\rst~input_o )

	.dataa(\accel|t4_s3 [29]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~29 .lut_mask = 16'h0A0A;
defparam \accel|mult_inst|b_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneive_io_ibuf \C_i[30]~input (
	.i(C_i[30]),
	.ibar(gnd),
	.o(\C_i[30]~input0 ));
// synopsys translate_off
defparam \C_i[30]~input .bus_hold = "false";
defparam \C_i[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
cycloneive_lcell_comb \accel|c_s1[30]~feeder (
// Equation(s):
// \accel|c_s1[30]~feeder_combout  = \C_i[30]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[30]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[30]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \accel|c_s1[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[30] .is_wysiwyg = "true";
defparam \accel|c_s1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneive_lcell_comb \accel|t2_s2[30]~121 (
// Equation(s):
// \accel|t2_s2[30]~121_combout  = (\accel|c_s1 [30] & ((\accel|c_s1 [29] & (\accel|t2_s2[29]~120  & VCC)) # (!\accel|c_s1 [29] & (!\accel|t2_s2[29]~120 )))) # (!\accel|c_s1 [30] & ((\accel|c_s1 [29] & (!\accel|t2_s2[29]~120 )) # (!\accel|c_s1 [29] & 
// ((\accel|t2_s2[29]~120 ) # (GND)))))
// \accel|t2_s2[30]~122  = CARRY((\accel|c_s1 [30] & (!\accel|c_s1 [29] & !\accel|t2_s2[29]~120 )) # (!\accel|c_s1 [30] & ((!\accel|t2_s2[29]~120 ) # (!\accel|c_s1 [29]))))

	.dataa(\accel|c_s1 [30]),
	.datab(\accel|c_s1 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[29]~120 ),
	.combout(\accel|t2_s2[30]~121_combout ),
	.cout(\accel|t2_s2[30]~122 ));
// synopsys translate_off
defparam \accel|t2_s2[30]~121 .lut_mask = 16'h9617;
defparam \accel|t2_s2[30]~121 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N29
dffeas \accel|t2_s2[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[30]~121_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[30] .is_wysiwyg = "true";
defparam \accel|t2_s2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
cycloneive_lcell_comb \accel|t4_s3[30]~121 (
// Equation(s):
// \accel|t4_s3[30]~121_combout  = (\accel|t2_s2 [30] & (!\accel|t4_s3[29]~120 )) # (!\accel|t2_s2 [30] & ((\accel|t4_s3[29]~120 ) # (GND)))
// \accel|t4_s3[30]~122  = CARRY((!\accel|t4_s3[29]~120 ) # (!\accel|t2_s2 [30]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[29]~120 ),
	.combout(\accel|t4_s3[30]~121_combout ),
	.cout(\accel|t4_s3[30]~122 ));
// synopsys translate_off
defparam \accel|t4_s3[30]~121 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[30]~121 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N29
dffeas \accel|t4_s3[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[30]~121_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[30] .is_wysiwyg = "true";
defparam \accel|t4_s3[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneive_lcell_comb \accel|mult_inst|b_reg~30 (
// Equation(s):
// \accel|mult_inst|b_reg~30_combout  = (!\rst~input_o  & \accel|t4_s3 [30])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t4_s3 [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~30 .lut_mask = 16'h3030;
defparam \accel|mult_inst|b_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N12
cycloneive_io_ibuf \C_i[31]~input (
	.i(C_i[31]),
	.ibar(gnd),
	.o(\C_i[31]~input0 ));
// synopsys translate_off
defparam \C_i[31]~input .bus_hold = "false";
defparam \C_i[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
cycloneive_lcell_comb \accel|c_s1[31]~feeder (
// Equation(s):
// \accel|c_s1[31]~feeder_combout  = \C_i[31]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[31]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[31]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N21
dffeas \accel|c_s1[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[31] .is_wysiwyg = "true";
defparam \accel|c_s1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cycloneive_lcell_comb \accel|t2_s2[31]~123 (
// Equation(s):
// \accel|t2_s2[31]~123_combout  = ((\accel|c_s1 [30] $ (\accel|c_s1 [31] $ (!\accel|t2_s2[30]~122 )))) # (GND)
// \accel|t2_s2[31]~124  = CARRY((\accel|c_s1 [30] & ((\accel|c_s1 [31]) # (!\accel|t2_s2[30]~122 ))) # (!\accel|c_s1 [30] & (\accel|c_s1 [31] & !\accel|t2_s2[30]~122 )))

	.dataa(\accel|c_s1 [30]),
	.datab(\accel|c_s1 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[30]~122 ),
	.combout(\accel|t2_s2[31]~123_combout ),
	.cout(\accel|t2_s2[31]~124 ));
// synopsys translate_off
defparam \accel|t2_s2[31]~123 .lut_mask = 16'h698E;
defparam \accel|t2_s2[31]~123 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N31
dffeas \accel|t2_s2[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[31]~123_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[31] .is_wysiwyg = "true";
defparam \accel|t2_s2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cycloneive_lcell_comb \accel|t4_s3[31]~123 (
// Equation(s):
// \accel|t4_s3[31]~123_combout  = (\accel|t2_s2 [31] & (\accel|t4_s3[30]~122  $ (GND))) # (!\accel|t2_s2 [31] & (!\accel|t4_s3[30]~122  & VCC))
// \accel|t4_s3[31]~124  = CARRY((\accel|t2_s2 [31] & !\accel|t4_s3[30]~122 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[30]~122 ),
	.combout(\accel|t4_s3[31]~123_combout ),
	.cout(\accel|t4_s3[31]~124 ));
// synopsys translate_off
defparam \accel|t4_s3[31]~123 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[31]~123 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y11_N31
dffeas \accel|t4_s3[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[31]~123_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[31] .is_wysiwyg = "true";
defparam \accel|t4_s3[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneive_lcell_comb \accel|mult_inst|b_reg~31 (
// Equation(s):
// \accel|mult_inst|b_reg~31_combout  = (!\rst~input_o  & \accel|t4_s3 [31])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t4_s3 [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~31 .lut_mask = 16'h3030;
defparam \accel|mult_inst|b_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N26
cycloneive_io_ibuf \C_i[32]~input (
	.i(C_i[32]),
	.ibar(gnd),
	.o(\C_i[32]~input0 ));
// synopsys translate_off
defparam \C_i[32]~input .bus_hold = "false";
defparam \C_i[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y7_N15
dffeas \accel|c_s1[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C_i[32]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[32] .is_wysiwyg = "true";
defparam \accel|c_s1[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneive_lcell_comb \accel|t2_s2[32]~125 (
// Equation(s):
// \accel|t2_s2[32]~125_combout  = (\accel|c_s1 [32] & ((\accel|c_s1 [31] & (\accel|t2_s2[31]~124  & VCC)) # (!\accel|c_s1 [31] & (!\accel|t2_s2[31]~124 )))) # (!\accel|c_s1 [32] & ((\accel|c_s1 [31] & (!\accel|t2_s2[31]~124 )) # (!\accel|c_s1 [31] & 
// ((\accel|t2_s2[31]~124 ) # (GND)))))
// \accel|t2_s2[32]~126  = CARRY((\accel|c_s1 [32] & (!\accel|c_s1 [31] & !\accel|t2_s2[31]~124 )) # (!\accel|c_s1 [32] & ((!\accel|t2_s2[31]~124 ) # (!\accel|c_s1 [31]))))

	.dataa(\accel|c_s1 [32]),
	.datab(\accel|c_s1 [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[31]~124 ),
	.combout(\accel|t2_s2[32]~125_combout ),
	.cout(\accel|t2_s2[32]~126 ));
// synopsys translate_off
defparam \accel|t2_s2[32]~125 .lut_mask = 16'h9617;
defparam \accel|t2_s2[32]~125 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \accel|t2_s2[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[32]~125_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[32] .is_wysiwyg = "true";
defparam \accel|t2_s2[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneive_lcell_comb \accel|t4_s3[32]~125 (
// Equation(s):
// \accel|t4_s3[32]~125_combout  = (\accel|t2_s2 [32] & (!\accel|t4_s3[31]~124 )) # (!\accel|t2_s2 [32] & ((\accel|t4_s3[31]~124 ) # (GND)))
// \accel|t4_s3[32]~126  = CARRY((!\accel|t4_s3[31]~124 ) # (!\accel|t2_s2 [32]))

	.dataa(\accel|t2_s2 [32]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[31]~124 ),
	.combout(\accel|t4_s3[32]~125_combout ),
	.cout(\accel|t4_s3[32]~126 ));
// synopsys translate_off
defparam \accel|t4_s3[32]~125 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[32]~125 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \accel|t4_s3[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[32]~125_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[32] .is_wysiwyg = "true";
defparam \accel|t4_s3[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cycloneive_lcell_comb \accel|mult_inst|b_reg~32 (
// Equation(s):
// \accel|mult_inst|b_reg~32_combout  = (\accel|t4_s3 [32] & !\rst~input_o )

	.dataa(\accel|t4_s3 [32]),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~32 .lut_mask = 16'h0A0A;
defparam \accel|mult_inst|b_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N20
cycloneive_io_ibuf \C_i[33]~input (
	.i(C_i[33]),
	.ibar(gnd),
	.o(\C_i[33]~input0 ));
// synopsys translate_off
defparam \C_i[33]~input .bus_hold = "false";
defparam \C_i[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
cycloneive_lcell_comb \accel|c_s1[33]~feeder (
// Equation(s):
// \accel|c_s1[33]~feeder_combout  = \C_i[33]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[33]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[33]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N13
dffeas \accel|c_s1[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[33] .is_wysiwyg = "true";
defparam \accel|c_s1[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneive_lcell_comb \accel|t2_s2[33]~127 (
// Equation(s):
// \accel|t2_s2[33]~127_combout  = ((\accel|c_s1 [33] $ (\accel|c_s1 [32] $ (!\accel|t2_s2[32]~126 )))) # (GND)
// \accel|t2_s2[33]~128  = CARRY((\accel|c_s1 [33] & ((\accel|c_s1 [32]) # (!\accel|t2_s2[32]~126 ))) # (!\accel|c_s1 [33] & (\accel|c_s1 [32] & !\accel|t2_s2[32]~126 )))

	.dataa(\accel|c_s1 [33]),
	.datab(\accel|c_s1 [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[32]~126 ),
	.combout(\accel|t2_s2[33]~127_combout ),
	.cout(\accel|t2_s2[33]~128 ));
// synopsys translate_off
defparam \accel|t2_s2[33]~127 .lut_mask = 16'h698E;
defparam \accel|t2_s2[33]~127 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N3
dffeas \accel|t2_s2[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[33]~127_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[33] .is_wysiwyg = "true";
defparam \accel|t2_s2[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneive_lcell_comb \accel|t4_s3[33]~127 (
// Equation(s):
// \accel|t4_s3[33]~127_combout  = (\accel|t2_s2 [33] & (\accel|t4_s3[32]~126  $ (GND))) # (!\accel|t2_s2 [33] & (!\accel|t4_s3[32]~126  & VCC))
// \accel|t4_s3[33]~128  = CARRY((\accel|t2_s2 [33] & !\accel|t4_s3[32]~126 ))

	.dataa(\accel|t2_s2 [33]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[32]~126 ),
	.combout(\accel|t4_s3[33]~127_combout ),
	.cout(\accel|t4_s3[33]~128 ));
// synopsys translate_off
defparam \accel|t4_s3[33]~127 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[33]~127 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \accel|t4_s3[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[33]~127_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[33] .is_wysiwyg = "true";
defparam \accel|t4_s3[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cycloneive_lcell_comb \accel|mult_inst|b_reg~33 (
// Equation(s):
// \accel|mult_inst|b_reg~33_combout  = (\accel|t4_s3 [33] & !\rst~input_o )

	.dataa(gnd),
	.datab(\accel|t4_s3 [33]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~33 .lut_mask = 16'h0C0C;
defparam \accel|mult_inst|b_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N18
cycloneive_io_ibuf \C_i[34]~input (
	.i(C_i[34]),
	.ibar(gnd),
	.o(\C_i[34]~input0 ));
// synopsys translate_off
defparam \C_i[34]~input .bus_hold = "false";
defparam \C_i[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
cycloneive_lcell_comb \accel|c_s1[34]~feeder (
// Equation(s):
// \accel|c_s1[34]~feeder_combout  = \C_i[34]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[34]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[34]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N11
dffeas \accel|c_s1[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[34] .is_wysiwyg = "true";
defparam \accel|c_s1[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneive_lcell_comb \accel|t2_s2[34]~129 (
// Equation(s):
// \accel|t2_s2[34]~129_combout  = (\accel|c_s1 [33] & ((\accel|c_s1 [34] & (\accel|t2_s2[33]~128  & VCC)) # (!\accel|c_s1 [34] & (!\accel|t2_s2[33]~128 )))) # (!\accel|c_s1 [33] & ((\accel|c_s1 [34] & (!\accel|t2_s2[33]~128 )) # (!\accel|c_s1 [34] & 
// ((\accel|t2_s2[33]~128 ) # (GND)))))
// \accel|t2_s2[34]~130  = CARRY((\accel|c_s1 [33] & (!\accel|c_s1 [34] & !\accel|t2_s2[33]~128 )) # (!\accel|c_s1 [33] & ((!\accel|t2_s2[33]~128 ) # (!\accel|c_s1 [34]))))

	.dataa(\accel|c_s1 [33]),
	.datab(\accel|c_s1 [34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[33]~128 ),
	.combout(\accel|t2_s2[34]~129_combout ),
	.cout(\accel|t2_s2[34]~130 ));
// synopsys translate_off
defparam \accel|t2_s2[34]~129 .lut_mask = 16'h9617;
defparam \accel|t2_s2[34]~129 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \accel|t2_s2[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[34]~129_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[34] .is_wysiwyg = "true";
defparam \accel|t2_s2[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cycloneive_lcell_comb \accel|t4_s3[34]~129 (
// Equation(s):
// \accel|t4_s3[34]~129_combout  = (\accel|t2_s2 [34] & (!\accel|t4_s3[33]~128 )) # (!\accel|t2_s2 [34] & ((\accel|t4_s3[33]~128 ) # (GND)))
// \accel|t4_s3[34]~130  = CARRY((!\accel|t4_s3[33]~128 ) # (!\accel|t2_s2 [34]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[33]~128 ),
	.combout(\accel|t4_s3[34]~129_combout ),
	.cout(\accel|t4_s3[34]~130 ));
// synopsys translate_off
defparam \accel|t4_s3[34]~129 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[34]~129 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \accel|t4_s3[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[34]~129_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[34] .is_wysiwyg = "true";
defparam \accel|t4_s3[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneive_lcell_comb \accel|mult_inst|b_reg~34 (
// Equation(s):
// \accel|mult_inst|b_reg~34_combout  = (\accel|t4_s3 [34] & !\rst~input_o )

	.dataa(gnd),
	.datab(\accel|t4_s3 [34]),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~34 .lut_mask = 16'h0C0C;
defparam \accel|mult_inst|b_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N4
cycloneive_io_ibuf \C_i[35]~input (
	.i(C_i[35]),
	.ibar(gnd),
	.o(\C_i[35]~input0 ));
// synopsys translate_off
defparam \C_i[35]~input .bus_hold = "false";
defparam \C_i[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N20
cycloneive_lcell_comb \accel|c_s1[35]~feeder (
// Equation(s):
// \accel|c_s1[35]~feeder_combout  = \C_i[35]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[35]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[35]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N21
dffeas \accel|c_s1[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[35] .is_wysiwyg = "true";
defparam \accel|c_s1[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneive_lcell_comb \accel|t2_s2[35]~131 (
// Equation(s):
// \accel|t2_s2[35]~131_combout  = ((\accel|c_s1 [35] $ (\accel|c_s1 [34] $ (!\accel|t2_s2[34]~130 )))) # (GND)
// \accel|t2_s2[35]~132  = CARRY((\accel|c_s1 [35] & ((\accel|c_s1 [34]) # (!\accel|t2_s2[34]~130 ))) # (!\accel|c_s1 [35] & (\accel|c_s1 [34] & !\accel|t2_s2[34]~130 )))

	.dataa(\accel|c_s1 [35]),
	.datab(\accel|c_s1 [34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[34]~130 ),
	.combout(\accel|t2_s2[35]~131_combout ),
	.cout(\accel|t2_s2[35]~132 ));
// synopsys translate_off
defparam \accel|t2_s2[35]~131 .lut_mask = 16'h698E;
defparam \accel|t2_s2[35]~131 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \accel|t2_s2[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[35]~131_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[35] .is_wysiwyg = "true";
defparam \accel|t2_s2[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cycloneive_lcell_comb \accel|t4_s3[35]~131 (
// Equation(s):
// \accel|t4_s3[35]~131_combout  = (\accel|t2_s2 [35] & (\accel|t4_s3[34]~130  $ (GND))) # (!\accel|t2_s2 [35] & (!\accel|t4_s3[34]~130  & VCC))
// \accel|t4_s3[35]~132  = CARRY((\accel|t2_s2 [35] & !\accel|t4_s3[34]~130 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [35]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[34]~130 ),
	.combout(\accel|t4_s3[35]~131_combout ),
	.cout(\accel|t4_s3[35]~132 ));
// synopsys translate_off
defparam \accel|t4_s3[35]~131 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[35]~131 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \accel|t4_s3[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[35]~131_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[35] .is_wysiwyg = "true";
defparam \accel|t4_s3[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cycloneive_lcell_comb \accel|mult_inst|b_reg~35 (
// Equation(s):
// \accel|mult_inst|b_reg~35_combout  = (\accel|t4_s3 [35] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t4_s3 [35]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~35_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~35 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|b_reg~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y19_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult3 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~17_combout ,\accel|mult_inst|a_reg~16_combout ,\accel|mult_inst|a_reg~15_combout ,\accel|mult_inst|a_reg~14_combout ,\accel|mult_inst|a_reg~13_combout ,\accel|mult_inst|a_reg~12_combout ,\accel|mult_inst|a_reg~11_combout ,
\accel|mult_inst|a_reg~10_combout ,\accel|mult_inst|a_reg~9_combout ,\accel|mult_inst|a_reg~8_combout ,\accel|mult_inst|a_reg~7_combout ,\accel|mult_inst|a_reg~6_combout ,\accel|mult_inst|a_reg~5_combout ,\accel|mult_inst|a_reg~4_combout ,
\accel|mult_inst|a_reg~3_combout ,\accel|mult_inst|a_reg~2_combout ,\accel|mult_inst|a_reg~1_combout ,\accel|mult_inst|a_reg~0_combout }),
	.datab({\accel|mult_inst|b_reg~35_combout ,\accel|mult_inst|b_reg~34_combout ,\accel|mult_inst|b_reg~33_combout ,\accel|mult_inst|b_reg~32_combout ,\accel|mult_inst|b_reg~31_combout ,\accel|mult_inst|b_reg~30_combout ,\accel|mult_inst|b_reg~29_combout ,
\accel|mult_inst|b_reg~28_combout ,\accel|mult_inst|b_reg~27_combout ,\accel|mult_inst|b_reg~26_combout ,\accel|mult_inst|b_reg~25_combout ,\accel|mult_inst|b_reg~24_combout ,\accel|mult_inst|b_reg~23_combout ,\accel|mult_inst|b_reg~22_combout ,
\accel|mult_inst|b_reg~21_combout ,\accel|mult_inst|b_reg~20_combout ,\accel|mult_inst|b_reg~19_combout ,\accel|mult_inst|b_reg~18_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult3 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y19_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT35 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT34 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT33 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT32 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT31 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT30 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT29 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT28 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult3~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[0]~0 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[0]~0_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out10~dataout  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~dataout  
// & (\accel|mult_inst|Mult0|auto_generated|mac_out4~dataout  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add33_result[0]~1  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~dataout  & \accel|mult_inst|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~dataout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[0]~0_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[0]~1 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[0]~0 .lut_mask = 16'h6688;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~0 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~0_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[0]~0_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[0]~0_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT18  & VCC))
// \accel|mult_inst|Mult0|auto_generated|op_2~1  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[0]~0_combout  & \accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[0]~0_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~0_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~0 .lut_mask = 16'h6688;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \accel|mult_inst|p_out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[18] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_io_ibuf \D_i[16]~input (
	.i(D_i[16]),
	.ibar(gnd),
	.o(\D_i[16]~input0 ));
// synopsys translate_off
defparam \D_i[16]~input .bus_hold = "false";
defparam \D_i[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \accel|d_s1[16]~feeder (
// Equation(s):
// \accel|d_s1[16]~feeder_combout  = \D_i[16]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[16]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[16]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \accel|d_s1[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[16] .is_wysiwyg = "true";
defparam \accel|d_s1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \accel|t3_s2[18]~feeder (
// Equation(s):
// \accel|t3_s2[18]~feeder_combout  = \accel|d_s1 [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [16]),
	.cin(gnd),
	.combout(\accel|t3_s2[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[18]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \accel|t3_s2[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[18] .is_wysiwyg = "true";
defparam \accel|t3_s2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \accel|t3_s3[18]~feeder (
// Equation(s):
// \accel|t3_s3[18]~feeder_combout  = \accel|t3_s2 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [18]),
	.cin(gnd),
	.combout(\accel|t3_s3[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[18]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \accel|t3_s3[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[18] .is_wysiwyg = "true";
defparam \accel|t3_s3[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cycloneive_lcell_comb \accel|t3_s4[18]~feeder (
// Equation(s):
// \accel|t3_s4[18]~feeder_combout  = \accel|t3_s3 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [18]),
	.cin(gnd),
	.combout(\accel|t3_s4[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[18]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N23
dffeas \accel|t3_s4[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[18] .is_wysiwyg = "true";
defparam \accel|t3_s4[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \accel|t6_s5[18]~159 (
// Equation(s):
// \accel|t6_s5[18]~159_combout  = ((\accel|mult_inst|p_out [18] $ (\accel|t3_s4 [18] $ (\accel|t6_s5[17]~158 )))) # (GND)
// \accel|t6_s5[18]~160  = CARRY((\accel|mult_inst|p_out [18] & ((!\accel|t6_s5[17]~158 ) # (!\accel|t3_s4 [18]))) # (!\accel|mult_inst|p_out [18] & (!\accel|t3_s4 [18] & !\accel|t6_s5[17]~158 )))

	.dataa(\accel|mult_inst|p_out [18]),
	.datab(\accel|t3_s4 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[17]~158 ),
	.combout(\accel|t6_s5[18]~159_combout ),
	.cout(\accel|t6_s5[18]~160 ));
// synopsys translate_off
defparam \accel|t6_s5[18]~159 .lut_mask = 16'h962B;
defparam \accel|t6_s5[18]~159 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \accel|t6_s5[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[18]~159_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[18] .is_wysiwyg = "true";
defparam \accel|t6_s5[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \accel|q_reg[17]~feeder (
// Equation(s):
// \accel|q_reg[17]~feeder_combout  = \accel|t6_s5 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [18]),
	.cin(gnd),
	.combout(\accel|q_reg[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[17]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \accel|q_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[17] .is_wysiwyg = "true";
defparam \accel|q_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_io_ibuf \D_i[17]~input (
	.i(D_i[17]),
	.ibar(gnd),
	.o(\D_i[17]~input0 ));
// synopsys translate_off
defparam \D_i[17]~input .bus_hold = "false";
defparam \D_i[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \accel|d_s1[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[17]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[17] .is_wysiwyg = "true";
defparam \accel|d_s1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \accel|t3_s2[19]~feeder (
// Equation(s):
// \accel|t3_s2[19]~feeder_combout  = \accel|d_s1 [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [17]),
	.cin(gnd),
	.combout(\accel|t3_s2[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[19]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \accel|t3_s2[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[19] .is_wysiwyg = "true";
defparam \accel|t3_s2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \accel|t3_s3[19]~feeder (
// Equation(s):
// \accel|t3_s3[19]~feeder_combout  = \accel|t3_s2 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [19]),
	.cin(gnd),
	.combout(\accel|t3_s3[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[19]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N23
dffeas \accel|t3_s3[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[19] .is_wysiwyg = "true";
defparam \accel|t3_s3[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cycloneive_lcell_comb \accel|t3_s4[19]~feeder (
// Equation(s):
// \accel|t3_s4[19]~feeder_combout  = \accel|t3_s3 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [19]),
	.cin(gnd),
	.combout(\accel|t3_s4[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[19]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \accel|t3_s4[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[19] .is_wysiwyg = "true";
defparam \accel|t3_s4[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[1]~2 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[1]~2_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT1  & (\accel|mult_inst|Mult0|auto_generated|add33_result[0]~1  & VCC)) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[0]~1 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT1  & 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[0]~1 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[0]~1 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[1]~3  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT1  & !\accel|mult_inst|Mult0|auto_generated|add33_result[0]~1 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT1  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[0]~1 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT1 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[0]~1 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[1]~2_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[1]~3 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[1]~2 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~2 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~2_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[1]~2_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~1  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[1]~2_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~1 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[1]~2_combout  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_2~1 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[1]~2_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~1 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~3  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[1]~2_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~1 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT19  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~1 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[1]~2_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~1 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~2_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~2 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \accel|mult_inst|p_out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[19] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \accel|t6_s5[19]~161 (
// Equation(s):
// \accel|t6_s5[19]~161_combout  = (\accel|t3_s4 [19] & ((\accel|mult_inst|p_out [19] & (!\accel|t6_s5[18]~160 )) # (!\accel|mult_inst|p_out [19] & ((\accel|t6_s5[18]~160 ) # (GND))))) # (!\accel|t3_s4 [19] & ((\accel|mult_inst|p_out [19] & 
// (\accel|t6_s5[18]~160  & VCC)) # (!\accel|mult_inst|p_out [19] & (!\accel|t6_s5[18]~160 ))))
// \accel|t6_s5[19]~162  = CARRY((\accel|t3_s4 [19] & ((!\accel|t6_s5[18]~160 ) # (!\accel|mult_inst|p_out [19]))) # (!\accel|t3_s4 [19] & (!\accel|mult_inst|p_out [19] & !\accel|t6_s5[18]~160 )))

	.dataa(\accel|t3_s4 [19]),
	.datab(\accel|mult_inst|p_out [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[18]~160 ),
	.combout(\accel|t6_s5[19]~161_combout ),
	.cout(\accel|t6_s5[19]~162 ));
// synopsys translate_off
defparam \accel|t6_s5[19]~161 .lut_mask = 16'h692B;
defparam \accel|t6_s5[19]~161 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \accel|t6_s5[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[19]~161_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[19] .is_wysiwyg = "true";
defparam \accel|t6_s5[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \accel|q_reg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [19]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[18] .is_wysiwyg = "true";
defparam \accel|q_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_io_ibuf \D_i[18]~input (
	.i(D_i[18]),
	.ibar(gnd),
	.o(\D_i[18]~input0 ));
// synopsys translate_off
defparam \D_i[18]~input .bus_hold = "false";
defparam \D_i[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \accel|d_s1[18]~feeder (
// Equation(s):
// \accel|d_s1[18]~feeder_combout  = \D_i[18]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[18]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[18]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \accel|d_s1[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[18] .is_wysiwyg = "true";
defparam \accel|d_s1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \accel|t3_s2[20]~feeder (
// Equation(s):
// \accel|t3_s2[20]~feeder_combout  = \accel|d_s1 [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [18]),
	.cin(gnd),
	.combout(\accel|t3_s2[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[20]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \accel|t3_s2[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[20] .is_wysiwyg = "true";
defparam \accel|t3_s2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \accel|t3_s3[20]~feeder (
// Equation(s):
// \accel|t3_s3[20]~feeder_combout  = \accel|t3_s2 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [20]),
	.cin(gnd),
	.combout(\accel|t3_s3[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[20]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N3
dffeas \accel|t3_s3[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[20] .is_wysiwyg = "true";
defparam \accel|t3_s3[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cycloneive_lcell_comb \accel|t3_s4[20]~feeder (
// Equation(s):
// \accel|t3_s4[20]~feeder_combout  = \accel|t3_s3 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [20]),
	.cin(gnd),
	.combout(\accel|t3_s4[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[20]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \accel|t3_s4[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[20] .is_wysiwyg = "true";
defparam \accel|t3_s4[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[2]~4 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[2]~4_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT2  $ (!\accel|mult_inst|Mult0|auto_generated|add33_result[1]~3 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[2]~5  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT2 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[1]~3 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT2  & (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT2  & !\accel|mult_inst|Mult0|auto_generated|add33_result[1]~3 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[1]~3 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[2]~4_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[2]~5 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[2]~4 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~4 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~4_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[2]~4_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~3 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~5  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[2]~4_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~3 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT20  & (\accel|mult_inst|Mult0|auto_generated|add33_result[2]~4_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~3 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~3 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~4_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~4 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \accel|mult_inst|p_out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[20] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \accel|t6_s5[20]~163 (
// Equation(s):
// \accel|t6_s5[20]~163_combout  = ((\accel|t3_s4 [20] $ (\accel|mult_inst|p_out [20] $ (\accel|t6_s5[19]~162 )))) # (GND)
// \accel|t6_s5[20]~164  = CARRY((\accel|t3_s4 [20] & (\accel|mult_inst|p_out [20] & !\accel|t6_s5[19]~162 )) # (!\accel|t3_s4 [20] & ((\accel|mult_inst|p_out [20]) # (!\accel|t6_s5[19]~162 ))))

	.dataa(\accel|t3_s4 [20]),
	.datab(\accel|mult_inst|p_out [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[19]~162 ),
	.combout(\accel|t6_s5[20]~163_combout ),
	.cout(\accel|t6_s5[20]~164 ));
// synopsys translate_off
defparam \accel|t6_s5[20]~163 .lut_mask = 16'h964D;
defparam \accel|t6_s5[20]~163 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \accel|t6_s5[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[20]~163_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[20] .is_wysiwyg = "true";
defparam \accel|t6_s5[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneive_lcell_comb \accel|q_reg[19]~feeder (
// Equation(s):
// \accel|q_reg[19]~feeder_combout  = \accel|t6_s5 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [20]),
	.cin(gnd),
	.combout(\accel|q_reg[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[19]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N5
dffeas \accel|q_reg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[19] .is_wysiwyg = "true";
defparam \accel|q_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[3]~6 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[3]~6_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT3  & (\accel|mult_inst|Mult0|auto_generated|add33_result[2]~5  & VCC)) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[2]~5 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT3  & 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[2]~5 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[2]~5 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[3]~7  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT3  & !\accel|mult_inst|Mult0|auto_generated|add33_result[2]~5 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[2]~5 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT3 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[2]~5 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[3]~6_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[3]~7 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[3]~6 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~6 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~6_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[3]~6_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21  & (\accel|mult_inst|Mult0|auto_generated|op_2~5  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|op_2~5 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[3]~6_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_2~5 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|op_2~5 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~7  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[3]~6_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21  & !\accel|mult_inst|Mult0|auto_generated|op_2~5 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[3]~6_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~5 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[3]~6_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~5 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~6_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~6 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \accel|mult_inst|p_out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[21] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_io_ibuf \D_i[19]~input (
	.i(D_i[19]),
	.ibar(gnd),
	.o(\D_i[19]~input0 ));
// synopsys translate_off
defparam \D_i[19]~input .bus_hold = "false";
defparam \D_i[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \accel|d_s1[19]~feeder (
// Equation(s):
// \accel|d_s1[19]~feeder_combout  = \D_i[19]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[19]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[19]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \accel|d_s1[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[19] .is_wysiwyg = "true";
defparam \accel|d_s1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \accel|t3_s2[21]~feeder (
// Equation(s):
// \accel|t3_s2[21]~feeder_combout  = \accel|d_s1 [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [19]),
	.cin(gnd),
	.combout(\accel|t3_s2[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[21]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \accel|t3_s2[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[21] .is_wysiwyg = "true";
defparam \accel|t3_s2[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \accel|t3_s3[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [21]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[21] .is_wysiwyg = "true";
defparam \accel|t3_s3[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \accel|t3_s4[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s3 [21]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[21] .is_wysiwyg = "true";
defparam \accel|t3_s4[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \accel|t6_s5[21]~165 (
// Equation(s):
// \accel|t6_s5[21]~165_combout  = (\accel|mult_inst|p_out [21] & ((\accel|t3_s4 [21] & (!\accel|t6_s5[20]~164 )) # (!\accel|t3_s4 [21] & (\accel|t6_s5[20]~164  & VCC)))) # (!\accel|mult_inst|p_out [21] & ((\accel|t3_s4 [21] & ((\accel|t6_s5[20]~164 ) # 
// (GND))) # (!\accel|t3_s4 [21] & (!\accel|t6_s5[20]~164 ))))
// \accel|t6_s5[21]~166  = CARRY((\accel|mult_inst|p_out [21] & (\accel|t3_s4 [21] & !\accel|t6_s5[20]~164 )) # (!\accel|mult_inst|p_out [21] & ((\accel|t3_s4 [21]) # (!\accel|t6_s5[20]~164 ))))

	.dataa(\accel|mult_inst|p_out [21]),
	.datab(\accel|t3_s4 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[20]~164 ),
	.combout(\accel|t6_s5[21]~165_combout ),
	.cout(\accel|t6_s5[21]~166 ));
// synopsys translate_off
defparam \accel|t6_s5[21]~165 .lut_mask = 16'h694D;
defparam \accel|t6_s5[21]~165 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \accel|t6_s5[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[21]~165_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[21] .is_wysiwyg = "true";
defparam \accel|t6_s5[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \accel|q_reg[20]~feeder (
// Equation(s):
// \accel|q_reg[20]~feeder_combout  = \accel|t6_s5 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [21]),
	.cin(gnd),
	.combout(\accel|q_reg[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[20]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N3
dffeas \accel|q_reg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[20] .is_wysiwyg = "true";
defparam \accel|q_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[4]~8 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[4]~8_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT4  $ (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT4  $ (!\accel|mult_inst|Mult0|auto_generated|add33_result[3]~7 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[4]~9  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT4  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT4 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[3]~7 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT4  & (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT4  & !\accel|mult_inst|Mult0|auto_generated|add33_result[3]~7 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[3]~7 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[4]~8_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[4]~9 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[4]~8 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~8 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~8_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[4]~8_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~7 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~9  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[4]~8_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~7 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[4]~8_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT22  & !\accel|mult_inst|Mult0|auto_generated|op_2~7 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[4]~8_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~7 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~8_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~8 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \accel|mult_inst|p_out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[22] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_io_ibuf \D_i[20]~input (
	.i(D_i[20]),
	.ibar(gnd),
	.o(\D_i[20]~input0 ));
// synopsys translate_off
defparam \D_i[20]~input .bus_hold = "false";
defparam \D_i[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \accel|d_s1[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[20]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[20] .is_wysiwyg = "true";
defparam \accel|d_s1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \accel|t3_s2[22]~feeder (
// Equation(s):
// \accel|t3_s2[22]~feeder_combout  = \accel|d_s1 [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [20]),
	.cin(gnd),
	.combout(\accel|t3_s2[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[22]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \accel|t3_s2[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[22] .is_wysiwyg = "true";
defparam \accel|t3_s2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \accel|t3_s3[22]~feeder (
// Equation(s):
// \accel|t3_s3[22]~feeder_combout  = \accel|t3_s2 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [22]),
	.cin(gnd),
	.combout(\accel|t3_s3[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[22]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \accel|t3_s3[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[22] .is_wysiwyg = "true";
defparam \accel|t3_s3[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cycloneive_lcell_comb \accel|t3_s4[22]~feeder (
// Equation(s):
// \accel|t3_s4[22]~feeder_combout  = \accel|t3_s3 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [22]),
	.cin(gnd),
	.combout(\accel|t3_s4[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[22]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N27
dffeas \accel|t3_s4[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[22] .is_wysiwyg = "true";
defparam \accel|t3_s4[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \accel|t6_s5[22]~167 (
// Equation(s):
// \accel|t6_s5[22]~167_combout  = ((\accel|mult_inst|p_out [22] $ (\accel|t3_s4 [22] $ (\accel|t6_s5[21]~166 )))) # (GND)
// \accel|t6_s5[22]~168  = CARRY((\accel|mult_inst|p_out [22] & ((!\accel|t6_s5[21]~166 ) # (!\accel|t3_s4 [22]))) # (!\accel|mult_inst|p_out [22] & (!\accel|t3_s4 [22] & !\accel|t6_s5[21]~166 )))

	.dataa(\accel|mult_inst|p_out [22]),
	.datab(\accel|t3_s4 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[21]~166 ),
	.combout(\accel|t6_s5[22]~167_combout ),
	.cout(\accel|t6_s5[22]~168 ));
// synopsys translate_off
defparam \accel|t6_s5[22]~167 .lut_mask = 16'h962B;
defparam \accel|t6_s5[22]~167 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \accel|t6_s5[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[22]~167_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[22] .is_wysiwyg = "true";
defparam \accel|t6_s5[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N17
dffeas \accel|q_reg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [22]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[21] .is_wysiwyg = "true";
defparam \accel|q_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[5]~10 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[5]~10_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & (\accel|mult_inst|Mult0|auto_generated|add33_result[4]~9  & VCC)) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[4]~9 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[4]~9 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[4]~9 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[5]~11  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5  & !\accel|mult_inst|Mult0|auto_generated|add33_result[4]~9 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT5  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[4]~9 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT5 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[4]~9 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[5]~10_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[5]~11 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[5]~10 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~10 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~10_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[5]~10_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23  & (\accel|mult_inst|Mult0|auto_generated|op_2~9  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|op_2~9 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[5]~10_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_2~9 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|op_2~9 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~11  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[5]~10_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23  & !\accel|mult_inst|Mult0|auto_generated|op_2~9 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[5]~10_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~9 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[5]~10_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~9 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~10_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~11 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~10 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \accel|mult_inst|p_out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[23] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_io_ibuf \D_i[21]~input (
	.i(D_i[21]),
	.ibar(gnd),
	.o(\D_i[21]~input0 ));
// synopsys translate_off
defparam \D_i[21]~input .bus_hold = "false";
defparam \D_i[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneive_lcell_comb \accel|d_s1[21]~feeder (
// Equation(s):
// \accel|d_s1[21]~feeder_combout  = \D_i[21]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[21]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[21]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \accel|d_s1[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[21] .is_wysiwyg = "true";
defparam \accel|d_s1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \accel|t3_s2[23]~feeder (
// Equation(s):
// \accel|t3_s2[23]~feeder_combout  = \accel|d_s1 [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [21]),
	.cin(gnd),
	.combout(\accel|t3_s2[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[23]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \accel|t3_s2[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[23] .is_wysiwyg = "true";
defparam \accel|t3_s2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \accel|t3_s3[23]~feeder (
// Equation(s):
// \accel|t3_s3[23]~feeder_combout  = \accel|t3_s2 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [23]),
	.cin(gnd),
	.combout(\accel|t3_s3[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[23]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \accel|t3_s3[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[23] .is_wysiwyg = "true";
defparam \accel|t3_s3[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \accel|t3_s4[23]~feeder (
// Equation(s):
// \accel|t3_s4[23]~feeder_combout  = \accel|t3_s3 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [23]),
	.cin(gnd),
	.combout(\accel|t3_s4[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[23]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \accel|t3_s4[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[23] .is_wysiwyg = "true";
defparam \accel|t3_s4[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \accel|t6_s5[23]~169 (
// Equation(s):
// \accel|t6_s5[23]~169_combout  = (\accel|mult_inst|p_out [23] & ((\accel|t3_s4 [23] & (!\accel|t6_s5[22]~168 )) # (!\accel|t3_s4 [23] & (\accel|t6_s5[22]~168  & VCC)))) # (!\accel|mult_inst|p_out [23] & ((\accel|t3_s4 [23] & ((\accel|t6_s5[22]~168 ) # 
// (GND))) # (!\accel|t3_s4 [23] & (!\accel|t6_s5[22]~168 ))))
// \accel|t6_s5[23]~170  = CARRY((\accel|mult_inst|p_out [23] & (\accel|t3_s4 [23] & !\accel|t6_s5[22]~168 )) # (!\accel|mult_inst|p_out [23] & ((\accel|t3_s4 [23]) # (!\accel|t6_s5[22]~168 ))))

	.dataa(\accel|mult_inst|p_out [23]),
	.datab(\accel|t3_s4 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[22]~168 ),
	.combout(\accel|t6_s5[23]~169_combout ),
	.cout(\accel|t6_s5[23]~170 ));
// synopsys translate_off
defparam \accel|t6_s5[23]~169 .lut_mask = 16'h694D;
defparam \accel|t6_s5[23]~169 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \accel|t6_s5[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[23]~169_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[23] .is_wysiwyg = "true";
defparam \accel|t6_s5[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \accel|q_reg[22]~feeder (
// Equation(s):
// \accel|q_reg[22]~feeder_combout  = \accel|t6_s5 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [23]),
	.cin(gnd),
	.combout(\accel|q_reg[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[22]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N15
dffeas \accel|q_reg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[22] .is_wysiwyg = "true";
defparam \accel|q_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[6]~12 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[6]~12_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT6  $ (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT6  $ (!\accel|mult_inst|Mult0|auto_generated|add33_result[5]~11 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[6]~13  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT6  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT6 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[5]~11 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT6  & (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT6  & !\accel|mult_inst|Mult0|auto_generated|add33_result[5]~11 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[5]~11 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[6]~12_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[6]~13 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[6]~12 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~12 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~12_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[6]~12_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~11 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~13  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[6]~12_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~11 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[6]~12_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT24  & !\accel|mult_inst|Mult0|auto_generated|op_2~11 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[6]~12_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~11 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~12_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~13 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~12 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \accel|mult_inst|p_out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[24] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneive_io_ibuf \D_i[22]~input (
	.i(D_i[22]),
	.ibar(gnd),
	.o(\D_i[22]~input0 ));
// synopsys translate_off
defparam \D_i[22]~input .bus_hold = "false";
defparam \D_i[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cycloneive_lcell_comb \accel|d_s1[22]~feeder (
// Equation(s):
// \accel|d_s1[22]~feeder_combout  = \D_i[22]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[22]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[22]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \accel|d_s1[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[22] .is_wysiwyg = "true";
defparam \accel|d_s1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cycloneive_lcell_comb \accel|t3_s2[24]~feeder (
// Equation(s):
// \accel|t3_s2[24]~feeder_combout  = \accel|d_s1 [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [22]),
	.cin(gnd),
	.combout(\accel|t3_s2[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[24]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \accel|t3_s2[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[24] .is_wysiwyg = "true";
defparam \accel|t3_s2[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \accel|t3_s3[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [24]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[24] .is_wysiwyg = "true";
defparam \accel|t3_s3[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N17
dffeas \accel|t3_s4[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s3 [24]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[24] .is_wysiwyg = "true";
defparam \accel|t3_s4[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \accel|t6_s5[24]~171 (
// Equation(s):
// \accel|t6_s5[24]~171_combout  = ((\accel|mult_inst|p_out [24] $ (\accel|t3_s4 [24] $ (\accel|t6_s5[23]~170 )))) # (GND)
// \accel|t6_s5[24]~172  = CARRY((\accel|mult_inst|p_out [24] & ((!\accel|t6_s5[23]~170 ) # (!\accel|t3_s4 [24]))) # (!\accel|mult_inst|p_out [24] & (!\accel|t3_s4 [24] & !\accel|t6_s5[23]~170 )))

	.dataa(\accel|mult_inst|p_out [24]),
	.datab(\accel|t3_s4 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[23]~170 ),
	.combout(\accel|t6_s5[24]~171_combout ),
	.cout(\accel|t6_s5[24]~172 ));
// synopsys translate_off
defparam \accel|t6_s5[24]~171 .lut_mask = 16'h962B;
defparam \accel|t6_s5[24]~171 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \accel|t6_s5[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[24]~171_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[24] .is_wysiwyg = "true";
defparam \accel|t6_s5[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \accel|q_reg[23]~feeder (
// Equation(s):
// \accel|q_reg[23]~feeder_combout  = \accel|t6_s5 [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [24]),
	.cin(gnd),
	.combout(\accel|q_reg[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[23]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N13
dffeas \accel|q_reg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[23] .is_wysiwyg = "true";
defparam \accel|q_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[7]~14 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[7]~14_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT7  & (\accel|mult_inst|Mult0|auto_generated|add33_result[6]~13  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[6]~13 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT7 
//  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[6]~13 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[6]~13 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[7]~15  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT7  & !\accel|mult_inst|Mult0|auto_generated|add33_result[6]~13 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[6]~13 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT7 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[6]~13 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[7]~14_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[7]~15 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[7]~14 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~14 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~14_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[7]~14_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & (\accel|mult_inst|Mult0|auto_generated|op_2~13  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|op_2~13 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[7]~14_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_2~13 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|op_2~13 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~15  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[7]~14_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25  & !\accel|mult_inst|Mult0|auto_generated|op_2~13 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[7]~14_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~13 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[7]~14_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~13 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~14_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~15 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~14 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \accel|mult_inst|p_out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[25] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneive_io_ibuf \D_i[23]~input (
	.i(D_i[23]),
	.ibar(gnd),
	.o(\D_i[23]~input0 ));
// synopsys translate_off
defparam \D_i[23]~input .bus_hold = "false";
defparam \D_i[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneive_lcell_comb \accel|d_s1[23]~feeder (
// Equation(s):
// \accel|d_s1[23]~feeder_combout  = \D_i[23]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[23]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[23]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \accel|d_s1[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[23] .is_wysiwyg = "true";
defparam \accel|d_s1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cycloneive_lcell_comb \accel|t3_s2[25]~feeder (
// Equation(s):
// \accel|t3_s2[25]~feeder_combout  = \accel|d_s1 [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [23]),
	.cin(gnd),
	.combout(\accel|t3_s2[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[25]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N15
dffeas \accel|t3_s2[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[25] .is_wysiwyg = "true";
defparam \accel|t3_s2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \accel|t3_s3[25]~feeder (
// Equation(s):
// \accel|t3_s3[25]~feeder_combout  = \accel|t3_s2 [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [25]),
	.cin(gnd),
	.combout(\accel|t3_s3[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[25]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N7
dffeas \accel|t3_s3[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[25] .is_wysiwyg = "true";
defparam \accel|t3_s3[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneive_lcell_comb \accel|t3_s4[25]~feeder (
// Equation(s):
// \accel|t3_s4[25]~feeder_combout  = \accel|t3_s3 [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [25]),
	.cin(gnd),
	.combout(\accel|t3_s4[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[25]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N27
dffeas \accel|t3_s4[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[25] .is_wysiwyg = "true";
defparam \accel|t3_s4[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \accel|t6_s5[25]~173 (
// Equation(s):
// \accel|t6_s5[25]~173_combout  = (\accel|mult_inst|p_out [25] & ((\accel|t3_s4 [25] & (!\accel|t6_s5[24]~172 )) # (!\accel|t3_s4 [25] & (\accel|t6_s5[24]~172  & VCC)))) # (!\accel|mult_inst|p_out [25] & ((\accel|t3_s4 [25] & ((\accel|t6_s5[24]~172 ) # 
// (GND))) # (!\accel|t3_s4 [25] & (!\accel|t6_s5[24]~172 ))))
// \accel|t6_s5[25]~174  = CARRY((\accel|mult_inst|p_out [25] & (\accel|t3_s4 [25] & !\accel|t6_s5[24]~172 )) # (!\accel|mult_inst|p_out [25] & ((\accel|t3_s4 [25]) # (!\accel|t6_s5[24]~172 ))))

	.dataa(\accel|mult_inst|p_out [25]),
	.datab(\accel|t3_s4 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[24]~172 ),
	.combout(\accel|t6_s5[25]~173_combout ),
	.cout(\accel|t6_s5[25]~174 ));
// synopsys translate_off
defparam \accel|t6_s5[25]~173 .lut_mask = 16'h694D;
defparam \accel|t6_s5[25]~173 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \accel|t6_s5[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[25]~173_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[25] .is_wysiwyg = "true";
defparam \accel|t6_s5[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \accel|q_reg[24]~feeder (
// Equation(s):
// \accel|q_reg[24]~feeder_combout  = \accel|t6_s5 [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [25]),
	.cin(gnd),
	.combout(\accel|q_reg[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[24]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N19
dffeas \accel|q_reg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[24] .is_wysiwyg = "true";
defparam \accel|q_reg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cycloneive_io_ibuf \D_i[24]~input (
	.i(D_i[24]),
	.ibar(gnd),
	.o(\D_i[24]~input0 ));
// synopsys translate_off
defparam \D_i[24]~input .bus_hold = "false";
defparam \D_i[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y19_N17
dffeas \accel|d_s1[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[24]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[24] .is_wysiwyg = "true";
defparam \accel|d_s1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneive_lcell_comb \accel|t3_s2[26]~feeder (
// Equation(s):
// \accel|t3_s2[26]~feeder_combout  = \accel|d_s1 [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [24]),
	.cin(gnd),
	.combout(\accel|t3_s2[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[26]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \accel|t3_s2[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[26] .is_wysiwyg = "true";
defparam \accel|t3_s2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneive_lcell_comb \accel|t3_s3[26]~feeder (
// Equation(s):
// \accel|t3_s3[26]~feeder_combout  = \accel|t3_s2 [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [26]),
	.cin(gnd),
	.combout(\accel|t3_s3[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[26]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \accel|t3_s3[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[26] .is_wysiwyg = "true";
defparam \accel|t3_s3[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneive_lcell_comb \accel|t3_s4[26]~feeder (
// Equation(s):
// \accel|t3_s4[26]~feeder_combout  = \accel|t3_s3 [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [26]),
	.cin(gnd),
	.combout(\accel|t3_s4[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[26]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N21
dffeas \accel|t3_s4[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[26] .is_wysiwyg = "true";
defparam \accel|t3_s4[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[8]~16 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[8]~16_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT8  $ (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT8  $ (!\accel|mult_inst|Mult0|auto_generated|add33_result[7]~15 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[8]~17  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT8  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT8 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[7]~15 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT8  & (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT8  & !\accel|mult_inst|Mult0|auto_generated|add33_result[7]~15 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[7]~15 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[8]~16_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[8]~17 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[8]~16 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~16 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~16_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[8]~16_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~15 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~17  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[8]~16_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~15 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT26  & (\accel|mult_inst|Mult0|auto_generated|add33_result[8]~16_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~15 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~15 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~16_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~17 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~16 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \accel|mult_inst|p_out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[26] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \accel|t6_s5[26]~175 (
// Equation(s):
// \accel|t6_s5[26]~175_combout  = ((\accel|t3_s4 [26] $ (\accel|mult_inst|p_out [26] $ (\accel|t6_s5[25]~174 )))) # (GND)
// \accel|t6_s5[26]~176  = CARRY((\accel|t3_s4 [26] & (\accel|mult_inst|p_out [26] & !\accel|t6_s5[25]~174 )) # (!\accel|t3_s4 [26] & ((\accel|mult_inst|p_out [26]) # (!\accel|t6_s5[25]~174 ))))

	.dataa(\accel|t3_s4 [26]),
	.datab(\accel|mult_inst|p_out [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[25]~174 ),
	.combout(\accel|t6_s5[26]~175_combout ),
	.cout(\accel|t6_s5[26]~176 ));
// synopsys translate_off
defparam \accel|t6_s5[26]~175 .lut_mask = 16'h964D;
defparam \accel|t6_s5[26]~175 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \accel|t6_s5[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[26]~175_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[26] .is_wysiwyg = "true";
defparam \accel|t6_s5[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \accel|q_reg[25]~feeder (
// Equation(s):
// \accel|q_reg[25]~feeder_combout  = \accel|t6_s5 [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [26]),
	.cin(gnd),
	.combout(\accel|q_reg[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[25]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N1
dffeas \accel|q_reg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[25] .is_wysiwyg = "true";
defparam \accel|q_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_io_ibuf \D_i[25]~input (
	.i(D_i[25]),
	.ibar(gnd),
	.o(\D_i[25]~input0 ));
// synopsys translate_off
defparam \D_i[25]~input .bus_hold = "false";
defparam \D_i[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneive_lcell_comb \accel|d_s1[25]~feeder (
// Equation(s):
// \accel|d_s1[25]~feeder_combout  = \D_i[25]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[25]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[25]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N3
dffeas \accel|d_s1[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[25] .is_wysiwyg = "true";
defparam \accel|d_s1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cycloneive_lcell_comb \accel|t3_s2[27]~feeder (
// Equation(s):
// \accel|t3_s2[27]~feeder_combout  = \accel|d_s1 [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [25]),
	.cin(gnd),
	.combout(\accel|t3_s2[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[27]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \accel|t3_s2[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[27] .is_wysiwyg = "true";
defparam \accel|t3_s2[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \accel|t3_s3[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [27]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[27] .is_wysiwyg = "true";
defparam \accel|t3_s3[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N31
dffeas \accel|t3_s4[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s3 [27]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[27] .is_wysiwyg = "true";
defparam \accel|t3_s4[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[9]~18 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[9]~18_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9  & (\accel|mult_inst|Mult0|auto_generated|add33_result[8]~17  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[8]~17 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9  
// & (!\accel|mult_inst|Mult0|auto_generated|add33_result[8]~17 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[8]~17 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[9]~19  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9  & !\accel|mult_inst|Mult0|auto_generated|add33_result[8]~17 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT9  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[8]~17 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT9 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[8]~17 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[9]~18_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[9]~19 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[9]~18 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~18 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~18_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[9]~18_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27  & (\accel|mult_inst|Mult0|auto_generated|op_2~17  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|op_2~17 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[9]~18_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_2~17 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|op_2~17 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~19  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[9]~18_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27  & !\accel|mult_inst|Mult0|auto_generated|op_2~17 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[9]~18_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~17 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[9]~18_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~17 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~18_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~18 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \accel|mult_inst|p_out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[27] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \accel|t6_s5[27]~177 (
// Equation(s):
// \accel|t6_s5[27]~177_combout  = (\accel|t3_s4 [27] & ((\accel|mult_inst|p_out [27] & (!\accel|t6_s5[26]~176 )) # (!\accel|mult_inst|p_out [27] & ((\accel|t6_s5[26]~176 ) # (GND))))) # (!\accel|t3_s4 [27] & ((\accel|mult_inst|p_out [27] & 
// (\accel|t6_s5[26]~176  & VCC)) # (!\accel|mult_inst|p_out [27] & (!\accel|t6_s5[26]~176 ))))
// \accel|t6_s5[27]~178  = CARRY((\accel|t3_s4 [27] & ((!\accel|t6_s5[26]~176 ) # (!\accel|mult_inst|p_out [27]))) # (!\accel|t3_s4 [27] & (!\accel|mult_inst|p_out [27] & !\accel|t6_s5[26]~176 )))

	.dataa(\accel|t3_s4 [27]),
	.datab(\accel|mult_inst|p_out [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[26]~176 ),
	.combout(\accel|t6_s5[27]~177_combout ),
	.cout(\accel|t6_s5[27]~178 ));
// synopsys translate_off
defparam \accel|t6_s5[27]~177 .lut_mask = 16'h692B;
defparam \accel|t6_s5[27]~177 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \accel|t6_s5[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[27]~177_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[27] .is_wysiwyg = "true";
defparam \accel|t6_s5[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \accel|q_reg[26]~feeder (
// Equation(s):
// \accel|q_reg[26]~feeder_combout  = \accel|t6_s5 [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [27]),
	.cin(gnd),
	.combout(\accel|q_reg[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[26]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N7
dffeas \accel|q_reg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[26] .is_wysiwyg = "true";
defparam \accel|q_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_io_ibuf \D_i[26]~input (
	.i(D_i[26]),
	.ibar(gnd),
	.o(\D_i[26]~input0 ));
// synopsys translate_off
defparam \D_i[26]~input .bus_hold = "false";
defparam \D_i[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \accel|d_s1[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[26]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[26] .is_wysiwyg = "true";
defparam \accel|d_s1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cycloneive_lcell_comb \accel|t3_s2[28]~feeder (
// Equation(s):
// \accel|t3_s2[28]~feeder_combout  = \accel|d_s1 [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [26]),
	.cin(gnd),
	.combout(\accel|t3_s2[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[28]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \accel|t3_s2[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[28] .is_wysiwyg = "true";
defparam \accel|t3_s2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneive_lcell_comb \accel|t3_s3[28]~feeder (
// Equation(s):
// \accel|t3_s3[28]~feeder_combout  = \accel|t3_s2 [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [28]),
	.cin(gnd),
	.combout(\accel|t3_s3[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[28]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N25
dffeas \accel|t3_s3[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[28] .is_wysiwyg = "true";
defparam \accel|t3_s3[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \accel|t3_s4[28]~feeder (
// Equation(s):
// \accel|t3_s4[28]~feeder_combout  = \accel|t3_s3 [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [28]),
	.cin(gnd),
	.combout(\accel|t3_s4[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[28]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N5
dffeas \accel|t3_s4[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[28] .is_wysiwyg = "true";
defparam \accel|t3_s4[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[10]~20 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[10]~20_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT10  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT10  $ (!\accel|mult_inst|Mult0|auto_generated|add33_result[9]~19 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[10]~21  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT10  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT10 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[9]~19 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT10  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT10  & !\accel|mult_inst|Mult0|auto_generated|add33_result[9]~19 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT10 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[9]~19 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[10]~20_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[10]~21 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[10]~20 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~20 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~20_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT28  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[10]~20_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~19 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~21  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT28  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[10]~20_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~19 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT28  & (\accel|mult_inst|Mult0|auto_generated|add33_result[10]~20_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~19 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[10]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~19 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~20_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~21 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~20 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \accel|mult_inst|p_out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[28] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \accel|t6_s5[28]~179 (
// Equation(s):
// \accel|t6_s5[28]~179_combout  = ((\accel|t3_s4 [28] $ (\accel|mult_inst|p_out [28] $ (\accel|t6_s5[27]~178 )))) # (GND)
// \accel|t6_s5[28]~180  = CARRY((\accel|t3_s4 [28] & (\accel|mult_inst|p_out [28] & !\accel|t6_s5[27]~178 )) # (!\accel|t3_s4 [28] & ((\accel|mult_inst|p_out [28]) # (!\accel|t6_s5[27]~178 ))))

	.dataa(\accel|t3_s4 [28]),
	.datab(\accel|mult_inst|p_out [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[27]~178 ),
	.combout(\accel|t6_s5[28]~179_combout ),
	.cout(\accel|t6_s5[28]~180 ));
// synopsys translate_off
defparam \accel|t6_s5[28]~179 .lut_mask = 16'h964D;
defparam \accel|t6_s5[28]~179 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \accel|t6_s5[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[28]~179_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[28] .is_wysiwyg = "true";
defparam \accel|t6_s5[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \accel|q_reg[27]~feeder (
// Equation(s):
// \accel|q_reg[27]~feeder_combout  = \accel|t6_s5 [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [28]),
	.cin(gnd),
	.combout(\accel|q_reg[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[27]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N9
dffeas \accel|q_reg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[27] .is_wysiwyg = "true";
defparam \accel|q_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_io_ibuf \D_i[27]~input (
	.i(D_i[27]),
	.ibar(gnd),
	.o(\D_i[27]~input0 ));
// synopsys translate_off
defparam \D_i[27]~input .bus_hold = "false";
defparam \D_i[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneive_lcell_comb \accel|d_s1[27]~feeder (
// Equation(s):
// \accel|d_s1[27]~feeder_combout  = \D_i[27]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[27]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[27]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \accel|d_s1[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[27] .is_wysiwyg = "true";
defparam \accel|d_s1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneive_lcell_comb \accel|t3_s2[29]~feeder (
// Equation(s):
// \accel|t3_s2[29]~feeder_combout  = \accel|d_s1 [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [27]),
	.cin(gnd),
	.combout(\accel|t3_s2[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[29]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \accel|t3_s2[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[29] .is_wysiwyg = "true";
defparam \accel|t3_s2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneive_lcell_comb \accel|t3_s3[29]~feeder (
// Equation(s):
// \accel|t3_s3[29]~feeder_combout  = \accel|t3_s2 [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [29]),
	.cin(gnd),
	.combout(\accel|t3_s3[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[29]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \accel|t3_s3[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[29] .is_wysiwyg = "true";
defparam \accel|t3_s3[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneive_lcell_comb \accel|t3_s4[29]~feeder (
// Equation(s):
// \accel|t3_s4[29]~feeder_combout  = \accel|t3_s3 [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [29]),
	.cin(gnd),
	.combout(\accel|t3_s4[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[29]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \accel|t3_s4[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[29] .is_wysiwyg = "true";
defparam \accel|t3_s4[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[11]~22 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[11]~22_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11  & (\accel|mult_inst|Mult0|auto_generated|add33_result[10]~21  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[10]~21 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT11  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[10]~21 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[10]~21 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[11]~23  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11  & !\accel|mult_inst|Mult0|auto_generated|add33_result[10]~21 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT11  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[10]~21 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT11 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[10]~21 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[11]~22_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[11]~23 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[11]~22 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~22 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~22_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[11]~22_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~21  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[11]~22_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~21 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[11]~22_combout 
//  & (!\accel|mult_inst|Mult0|auto_generated|op_2~21 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[11]~22_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~21 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~23  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[11]~22_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~21 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT29  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~21 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[11]~22_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~21 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~22_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~23 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~22 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \accel|mult_inst|p_out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[29] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \accel|t6_s5[29]~181 (
// Equation(s):
// \accel|t6_s5[29]~181_combout  = (\accel|t3_s4 [29] & ((\accel|mult_inst|p_out [29] & (!\accel|t6_s5[28]~180 )) # (!\accel|mult_inst|p_out [29] & ((\accel|t6_s5[28]~180 ) # (GND))))) # (!\accel|t3_s4 [29] & ((\accel|mult_inst|p_out [29] & 
// (\accel|t6_s5[28]~180  & VCC)) # (!\accel|mult_inst|p_out [29] & (!\accel|t6_s5[28]~180 ))))
// \accel|t6_s5[29]~182  = CARRY((\accel|t3_s4 [29] & ((!\accel|t6_s5[28]~180 ) # (!\accel|mult_inst|p_out [29]))) # (!\accel|t3_s4 [29] & (!\accel|mult_inst|p_out [29] & !\accel|t6_s5[28]~180 )))

	.dataa(\accel|t3_s4 [29]),
	.datab(\accel|mult_inst|p_out [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[28]~180 ),
	.combout(\accel|t6_s5[29]~181_combout ),
	.cout(\accel|t6_s5[29]~182 ));
// synopsys translate_off
defparam \accel|t6_s5[29]~181 .lut_mask = 16'h692B;
defparam \accel|t6_s5[29]~181 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \accel|t6_s5[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[29]~181_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[29] .is_wysiwyg = "true";
defparam \accel|t6_s5[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \accel|q_reg[28]~feeder (
// Equation(s):
// \accel|q_reg[28]~feeder_combout  = \accel|t6_s5 [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [29]),
	.cin(gnd),
	.combout(\accel|q_reg[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[28]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N11
dffeas \accel|q_reg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[28] .is_wysiwyg = "true";
defparam \accel|q_reg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[12]~24 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[12]~24_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT12  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT12  $ (!\accel|mult_inst|Mult0|auto_generated|add33_result[11]~23 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[12]~25  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT12  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT12 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[11]~23 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT12  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT12  & !\accel|mult_inst|Mult0|auto_generated|add33_result[11]~23 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT12 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[11]~23 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[12]~24_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[12]~25 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[12]~24 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~24 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~24_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[12]~24_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT30  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~23 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~25  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[12]~24_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT30 ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~23 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[12]~24_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT30  & !\accel|mult_inst|Mult0|auto_generated|op_2~23 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[12]~24_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~23 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~24_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~25 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~24 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \accel|mult_inst|p_out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[30] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneive_io_ibuf \D_i[28]~input (
	.i(D_i[28]),
	.ibar(gnd),
	.o(\D_i[28]~input0 ));
// synopsys translate_off
defparam \D_i[28]~input .bus_hold = "false";
defparam \D_i[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cycloneive_lcell_comb \accel|d_s1[28]~feeder (
// Equation(s):
// \accel|d_s1[28]~feeder_combout  = \D_i[28]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[28]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[28]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \accel|d_s1[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[28] .is_wysiwyg = "true";
defparam \accel|d_s1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneive_lcell_comb \accel|t3_s2[30]~feeder (
// Equation(s):
// \accel|t3_s2[30]~feeder_combout  = \accel|d_s1 [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [28]),
	.cin(gnd),
	.combout(\accel|t3_s2[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[30]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \accel|t3_s2[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[30] .is_wysiwyg = "true";
defparam \accel|t3_s2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneive_lcell_comb \accel|t3_s3[30]~feeder (
// Equation(s):
// \accel|t3_s3[30]~feeder_combout  = \accel|t3_s2 [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [30]),
	.cin(gnd),
	.combout(\accel|t3_s3[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[30]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N1
dffeas \accel|t3_s3[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[30] .is_wysiwyg = "true";
defparam \accel|t3_s3[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneive_lcell_comb \accel|t3_s4[30]~feeder (
// Equation(s):
// \accel|t3_s4[30]~feeder_combout  = \accel|t3_s3 [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [30]),
	.cin(gnd),
	.combout(\accel|t3_s4[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[30]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N29
dffeas \accel|t3_s4[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[30] .is_wysiwyg = "true";
defparam \accel|t3_s4[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \accel|t6_s5[30]~183 (
// Equation(s):
// \accel|t6_s5[30]~183_combout  = ((\accel|mult_inst|p_out [30] $ (\accel|t3_s4 [30] $ (\accel|t6_s5[29]~182 )))) # (GND)
// \accel|t6_s5[30]~184  = CARRY((\accel|mult_inst|p_out [30] & ((!\accel|t6_s5[29]~182 ) # (!\accel|t3_s4 [30]))) # (!\accel|mult_inst|p_out [30] & (!\accel|t3_s4 [30] & !\accel|t6_s5[29]~182 )))

	.dataa(\accel|mult_inst|p_out [30]),
	.datab(\accel|t3_s4 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[29]~182 ),
	.combout(\accel|t6_s5[30]~183_combout ),
	.cout(\accel|t6_s5[30]~184 ));
// synopsys translate_off
defparam \accel|t6_s5[30]~183 .lut_mask = 16'h962B;
defparam \accel|t6_s5[30]~183 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \accel|t6_s5[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[30]~183_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[30] .is_wysiwyg = "true";
defparam \accel|t6_s5[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N21
dffeas \accel|q_reg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [30]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[29] .is_wysiwyg = "true";
defparam \accel|q_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_io_ibuf \D_i[29]~input (
	.i(D_i[29]),
	.ibar(gnd),
	.o(\D_i[29]~input0 ));
// synopsys translate_off
defparam \D_i[29]~input .bus_hold = "false";
defparam \D_i[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \accel|d_s1[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[29]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[29] .is_wysiwyg = "true";
defparam \accel|d_s1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cycloneive_lcell_comb \accel|t3_s2[31]~feeder (
// Equation(s):
// \accel|t3_s2[31]~feeder_combout  = \accel|d_s1 [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [29]),
	.cin(gnd),
	.combout(\accel|t3_s2[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[31]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N17
dffeas \accel|t3_s2[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[31] .is_wysiwyg = "true";
defparam \accel|t3_s2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \accel|t3_s3[31]~feeder (
// Equation(s):
// \accel|t3_s3[31]~feeder_combout  = \accel|t3_s2 [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [31]),
	.cin(gnd),
	.combout(\accel|t3_s3[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[31]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \accel|t3_s3[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[31] .is_wysiwyg = "true";
defparam \accel|t3_s3[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cycloneive_lcell_comb \accel|t3_s4[31]~feeder (
// Equation(s):
// \accel|t3_s4[31]~feeder_combout  = \accel|t3_s3 [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [31]),
	.cin(gnd),
	.combout(\accel|t3_s4[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[31]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \accel|t3_s4[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[31] .is_wysiwyg = "true";
defparam \accel|t3_s4[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[13]~26 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[13]~26_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT13  & (\accel|mult_inst|Mult0|auto_generated|add33_result[12]~25  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[12]~25 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT13  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[12]~25 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[12]~25 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[13]~27  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT13  & !\accel|mult_inst|Mult0|auto_generated|add33_result[12]~25 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT13  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[12]~25 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT13 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[12]~25 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[13]~26_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[13]~27 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[13]~26 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~26 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~26_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[13]~26_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~25  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[13]~26_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~25 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT31  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[13]~26_combout 
//  & (!\accel|mult_inst|Mult0|auto_generated|op_2~25 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[13]~26_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~25 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~27  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[13]~26_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~25 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT31  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~25 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[13]~26_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~25 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~26_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~27 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~26 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \accel|mult_inst|p_out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[31] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \accel|t6_s5[31]~185 (
// Equation(s):
// \accel|t6_s5[31]~185_combout  = (\accel|t3_s4 [31] & ((\accel|mult_inst|p_out [31] & (!\accel|t6_s5[30]~184 )) # (!\accel|mult_inst|p_out [31] & ((\accel|t6_s5[30]~184 ) # (GND))))) # (!\accel|t3_s4 [31] & ((\accel|mult_inst|p_out [31] & 
// (\accel|t6_s5[30]~184  & VCC)) # (!\accel|mult_inst|p_out [31] & (!\accel|t6_s5[30]~184 ))))
// \accel|t6_s5[31]~186  = CARRY((\accel|t3_s4 [31] & ((!\accel|t6_s5[30]~184 ) # (!\accel|mult_inst|p_out [31]))) # (!\accel|t3_s4 [31] & (!\accel|mult_inst|p_out [31] & !\accel|t6_s5[30]~184 )))

	.dataa(\accel|t3_s4 [31]),
	.datab(\accel|mult_inst|p_out [31]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[30]~184 ),
	.combout(\accel|t6_s5[31]~185_combout ),
	.cout(\accel|t6_s5[31]~186 ));
// synopsys translate_off
defparam \accel|t6_s5[31]~185 .lut_mask = 16'h692B;
defparam \accel|t6_s5[31]~185 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \accel|t6_s5[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[31]~185_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[31] .is_wysiwyg = "true";
defparam \accel|t6_s5[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \accel|q_reg[30]~feeder (
// Equation(s):
// \accel|q_reg[30]~feeder_combout  = \accel|t6_s5 [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [31]),
	.cin(gnd),
	.combout(\accel|q_reg[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[30]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \accel|q_reg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[30] .is_wysiwyg = "true";
defparam \accel|q_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_io_ibuf \D_i[30]~input (
	.i(D_i[30]),
	.ibar(gnd),
	.o(\D_i[30]~input0 ));
// synopsys translate_off
defparam \D_i[30]~input .bus_hold = "false";
defparam \D_i[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \accel|d_s1[30]~feeder (
// Equation(s):
// \accel|d_s1[30]~feeder_combout  = \D_i[30]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[30]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[30]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N27
dffeas \accel|d_s1[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[30] .is_wysiwyg = "true";
defparam \accel|d_s1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cycloneive_lcell_comb \accel|t3_s2[32]~feeder (
// Equation(s):
// \accel|t3_s2[32]~feeder_combout  = \accel|d_s1 [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [30]),
	.cin(gnd),
	.combout(\accel|t3_s2[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[32]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \accel|t3_s2[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[32] .is_wysiwyg = "true";
defparam \accel|t3_s2[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cycloneive_lcell_comb \accel|t3_s3[32]~feeder (
// Equation(s):
// \accel|t3_s3[32]~feeder_combout  = \accel|t3_s2 [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [32]),
	.cin(gnd),
	.combout(\accel|t3_s3[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[32]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N3
dffeas \accel|t3_s3[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[32] .is_wysiwyg = "true";
defparam \accel|t3_s3[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \accel|t3_s4[32]~feeder (
// Equation(s):
// \accel|t3_s4[32]~feeder_combout  = \accel|t3_s3 [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [32]),
	.cin(gnd),
	.combout(\accel|t3_s4[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[32]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \accel|t3_s4[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[32] .is_wysiwyg = "true";
defparam \accel|t3_s4[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[14]~28 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[14]~28_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT14  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT14  $ (!\accel|mult_inst|Mult0|auto_generated|add33_result[13]~27 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[14]~29  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT14  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT14 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[13]~27 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT14  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT14  & !\accel|mult_inst|Mult0|auto_generated|add33_result[13]~27 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT14 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[13]~27 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[14]~28_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[14]~29 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[14]~28 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~28 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~28_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT32  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[14]~28_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~27 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~29  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT32  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[14]~28_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~27 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT32  & (\accel|mult_inst|Mult0|auto_generated|add33_result[14]~28_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~27 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT32 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~27 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~28_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~29 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~28 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \accel|mult_inst|p_out[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[32] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \accel|t6_s5[32]~187 (
// Equation(s):
// \accel|t6_s5[32]~187_combout  = ((\accel|t3_s4 [32] $ (\accel|mult_inst|p_out [32] $ (\accel|t6_s5[31]~186 )))) # (GND)
// \accel|t6_s5[32]~188  = CARRY((\accel|t3_s4 [32] & (\accel|mult_inst|p_out [32] & !\accel|t6_s5[31]~186 )) # (!\accel|t3_s4 [32] & ((\accel|mult_inst|p_out [32]) # (!\accel|t6_s5[31]~186 ))))

	.dataa(\accel|t3_s4 [32]),
	.datab(\accel|mult_inst|p_out [32]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[31]~186 ),
	.combout(\accel|t6_s5[32]~187_combout ),
	.cout(\accel|t6_s5[32]~188 ));
// synopsys translate_off
defparam \accel|t6_s5[32]~187 .lut_mask = 16'h964D;
defparam \accel|t6_s5[32]~187 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \accel|t6_s5[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[32]~187_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[32] .is_wysiwyg = "true";
defparam \accel|t6_s5[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N9
dffeas \accel|q_reg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [32]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[31] .is_wysiwyg = "true";
defparam \accel|q_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[15]~30 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[15]~30_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT15  & (\accel|mult_inst|Mult0|auto_generated|add33_result[14]~29  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[14]~29 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT15  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[14]~29 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[14]~29 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[15]~31  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT15  & !\accel|mult_inst|Mult0|auto_generated|add33_result[14]~29 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT15  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[14]~29 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT15 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT15 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[14]~29 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[15]~30_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[15]~31 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[15]~30 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~30 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~30_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[15]~30_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33  & (\accel|mult_inst|Mult0|auto_generated|op_2~29  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|op_2~29 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[15]~30_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33  & 
// (!\accel|mult_inst|Mult0|auto_generated|op_2~29 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33  & ((\accel|mult_inst|Mult0|auto_generated|op_2~29 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~31  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[15]~30_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33  & !\accel|mult_inst|Mult0|auto_generated|op_2~29 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[15]~30_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~29 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[15]~30_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~29 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~30_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~31 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~30 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \accel|mult_inst|p_out[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[33] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_io_ibuf \D_i[31]~input (
	.i(D_i[31]),
	.ibar(gnd),
	.o(\D_i[31]~input0 ));
// synopsys translate_off
defparam \D_i[31]~input .bus_hold = "false";
defparam \D_i[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y13_N29
dffeas \accel|d_s1[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[31]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[31] .is_wysiwyg = "true";
defparam \accel|d_s1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cycloneive_lcell_comb \accel|t3_s2[33]~feeder (
// Equation(s):
// \accel|t3_s2[33]~feeder_combout  = \accel|d_s1 [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [31]),
	.cin(gnd),
	.combout(\accel|t3_s2[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[33]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N13
dffeas \accel|t3_s2[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[33] .is_wysiwyg = "true";
defparam \accel|t3_s2[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cycloneive_lcell_comb \accel|t3_s3[33]~feeder (
// Equation(s):
// \accel|t3_s3[33]~feeder_combout  = \accel|t3_s2 [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [33]),
	.cin(gnd),
	.combout(\accel|t3_s3[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[33]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \accel|t3_s3[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[33] .is_wysiwyg = "true";
defparam \accel|t3_s3[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \accel|t3_s4[33]~feeder (
// Equation(s):
// \accel|t3_s4[33]~feeder_combout  = \accel|t3_s3 [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [33]),
	.cin(gnd),
	.combout(\accel|t3_s4[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[33]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \accel|t3_s4[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[33] .is_wysiwyg = "true";
defparam \accel|t3_s4[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \accel|t6_s5[33]~189 (
// Equation(s):
// \accel|t6_s5[33]~189_combout  = (\accel|mult_inst|p_out [33] & ((\accel|t3_s4 [33] & (!\accel|t6_s5[32]~188 )) # (!\accel|t3_s4 [33] & (\accel|t6_s5[32]~188  & VCC)))) # (!\accel|mult_inst|p_out [33] & ((\accel|t3_s4 [33] & ((\accel|t6_s5[32]~188 ) # 
// (GND))) # (!\accel|t3_s4 [33] & (!\accel|t6_s5[32]~188 ))))
// \accel|t6_s5[33]~190  = CARRY((\accel|mult_inst|p_out [33] & (\accel|t3_s4 [33] & !\accel|t6_s5[32]~188 )) # (!\accel|mult_inst|p_out [33] & ((\accel|t3_s4 [33]) # (!\accel|t6_s5[32]~188 ))))

	.dataa(\accel|mult_inst|p_out [33]),
	.datab(\accel|t3_s4 [33]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[32]~188 ),
	.combout(\accel|t6_s5[33]~189_combout ),
	.cout(\accel|t6_s5[33]~190 ));
// synopsys translate_off
defparam \accel|t6_s5[33]~189 .lut_mask = 16'h694D;
defparam \accel|t6_s5[33]~189 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \accel|t6_s5[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[33]~189_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[33] .is_wysiwyg = "true";
defparam \accel|t6_s5[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \accel|q_reg[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [33]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[32] .is_wysiwyg = "true";
defparam \accel|q_reg[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[16]~32 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[16]~32_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT16  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT16  $ (!\accel|mult_inst|Mult0|auto_generated|add33_result[15]~31 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[16]~33  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT16  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT16 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[15]~31 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT16  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT16  & !\accel|mult_inst|Mult0|auto_generated|add33_result[15]~31 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT16 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[15]~31 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[16]~32_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[16]~33 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[16]~32 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~32 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~32_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[16]~32_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT34  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~31 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~33  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[16]~32_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT34 ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~31 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[16]~32_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT34  & !\accel|mult_inst|Mult0|auto_generated|op_2~31 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[16]~32_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~31 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~32_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~33 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~32 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \accel|mult_inst|p_out[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[34] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_io_ibuf \D_i[32]~input (
	.i(D_i[32]),
	.ibar(gnd),
	.o(\D_i[32]~input0 ));
// synopsys translate_off
defparam \D_i[32]~input .bus_hold = "false";
defparam \D_i[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \accel|d_s1[32]~feeder (
// Equation(s):
// \accel|d_s1[32]~feeder_combout  = \D_i[32]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[32]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[32]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \accel|d_s1[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [32]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[32] .is_wysiwyg = "true";
defparam \accel|d_s1[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cycloneive_lcell_comb \accel|t3_s2[34]~feeder (
// Equation(s):
// \accel|t3_s2[34]~feeder_combout  = \accel|d_s1 [32]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [32]),
	.cin(gnd),
	.combout(\accel|t3_s2[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[34]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N15
dffeas \accel|t3_s2[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[34] .is_wysiwyg = "true";
defparam \accel|t3_s2[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \accel|t3_s3[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [34]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[34] .is_wysiwyg = "true";
defparam \accel|t3_s3[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \accel|t3_s4[34]~feeder (
// Equation(s):
// \accel|t3_s4[34]~feeder_combout  = \accel|t3_s3 [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [34]),
	.cin(gnd),
	.combout(\accel|t3_s4[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[34]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \accel|t3_s4[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[34] .is_wysiwyg = "true";
defparam \accel|t3_s4[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \accel|t6_s5[34]~191 (
// Equation(s):
// \accel|t6_s5[34]~191_combout  = ((\accel|mult_inst|p_out [34] $ (\accel|t3_s4 [34] $ (\accel|t6_s5[33]~190 )))) # (GND)
// \accel|t6_s5[34]~192  = CARRY((\accel|mult_inst|p_out [34] & ((!\accel|t6_s5[33]~190 ) # (!\accel|t3_s4 [34]))) # (!\accel|mult_inst|p_out [34] & (!\accel|t3_s4 [34] & !\accel|t6_s5[33]~190 )))

	.dataa(\accel|mult_inst|p_out [34]),
	.datab(\accel|t3_s4 [34]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[33]~190 ),
	.combout(\accel|t6_s5[34]~191_combout ),
	.cout(\accel|t6_s5[34]~192 ));
// synopsys translate_off
defparam \accel|t6_s5[34]~191 .lut_mask = 16'h962B;
defparam \accel|t6_s5[34]~191 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \accel|t6_s5[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[34]~191_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[34] .is_wysiwyg = "true";
defparam \accel|t6_s5[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \accel|q_reg[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [34]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[33] .is_wysiwyg = "true";
defparam \accel|q_reg[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cycloneive_io_ibuf \D_i[33]~input (
	.i(D_i[33]),
	.ibar(gnd),
	.o(\D_i[33]~input0 ));
// synopsys translate_off
defparam \D_i[33]~input .bus_hold = "false";
defparam \D_i[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \accel|d_s1[33]~feeder (
// Equation(s):
// \accel|d_s1[33]~feeder_combout  = \D_i[33]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[33]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[33]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \accel|d_s1[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [33]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[33] .is_wysiwyg = "true";
defparam \accel|d_s1[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cycloneive_lcell_comb \accel|t3_s2[35]~feeder (
// Equation(s):
// \accel|t3_s2[35]~feeder_combout  = \accel|d_s1 [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [33]),
	.cin(gnd),
	.combout(\accel|t3_s2[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[35]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N25
dffeas \accel|t3_s2[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[35] .is_wysiwyg = "true";
defparam \accel|t3_s2[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cycloneive_lcell_comb \accel|t3_s3[35]~feeder (
// Equation(s):
// \accel|t3_s3[35]~feeder_combout  = \accel|t3_s2 [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [35]),
	.cin(gnd),
	.combout(\accel|t3_s3[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[35]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \accel|t3_s3[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[35] .is_wysiwyg = "true";
defparam \accel|t3_s3[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \accel|t3_s4[35]~feeder (
// Equation(s):
// \accel|t3_s4[35]~feeder_combout  = \accel|t3_s3 [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [35]),
	.cin(gnd),
	.combout(\accel|t3_s4[35]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[35]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[35]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N19
dffeas \accel|t3_s4[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[35] .is_wysiwyg = "true";
defparam \accel|t3_s4[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[17]~34 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[17]~34_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17  & (\accel|mult_inst|Mult0|auto_generated|add33_result[16]~33  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[16]~33 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT17  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[16]~33 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[16]~33 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[17]~35  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17  & !\accel|mult_inst|Mult0|auto_generated|add33_result[16]~33 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT17  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[16]~33 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT17 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[16]~33 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[17]~34_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[17]~35 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[17]~34 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~34 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~34_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[17]~34_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~33  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[17]~34_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~33 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT35  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[17]~34_combout 
//  & (!\accel|mult_inst|Mult0|auto_generated|op_2~33 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[17]~34_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~33 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~35  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT35  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[17]~34_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~33 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT35  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~33 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[17]~34_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out2~DATAOUT35 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[17]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~33 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~34_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~35 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~34 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \accel|mult_inst|p_out[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[35] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \accel|t6_s5[35]~193 (
// Equation(s):
// \accel|t6_s5[35]~193_combout  = (\accel|t3_s4 [35] & ((\accel|mult_inst|p_out [35] & (!\accel|t6_s5[34]~192 )) # (!\accel|mult_inst|p_out [35] & ((\accel|t6_s5[34]~192 ) # (GND))))) # (!\accel|t3_s4 [35] & ((\accel|mult_inst|p_out [35] & 
// (\accel|t6_s5[34]~192  & VCC)) # (!\accel|mult_inst|p_out [35] & (!\accel|t6_s5[34]~192 ))))
// \accel|t6_s5[35]~194  = CARRY((\accel|t3_s4 [35] & ((!\accel|t6_s5[34]~192 ) # (!\accel|mult_inst|p_out [35]))) # (!\accel|t3_s4 [35] & (!\accel|mult_inst|p_out [35] & !\accel|t6_s5[34]~192 )))

	.dataa(\accel|t3_s4 [35]),
	.datab(\accel|mult_inst|p_out [35]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[34]~192 ),
	.combout(\accel|t6_s5[35]~193_combout ),
	.cout(\accel|t6_s5[35]~194 ));
// synopsys translate_off
defparam \accel|t6_s5[35]~193 .lut_mask = 16'h692B;
defparam \accel|t6_s5[35]~193 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \accel|t6_s5[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[35]~193_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[35] .is_wysiwyg = "true";
defparam \accel|t6_s5[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \accel|q_reg[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [35]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[34] .is_wysiwyg = "true";
defparam \accel|q_reg[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cycloneive_io_ibuf \D_i[34]~input (
	.i(D_i[34]),
	.ibar(gnd),
	.o(\D_i[34]~input0 ));
// synopsys translate_off
defparam \D_i[34]~input .bus_hold = "false";
defparam \D_i[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \accel|d_s1[34]~feeder (
// Equation(s):
// \accel|d_s1[34]~feeder_combout  = \D_i[34]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[34]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[34]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N27
dffeas \accel|d_s1[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [34]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[34] .is_wysiwyg = "true";
defparam \accel|d_s1[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cycloneive_lcell_comb \accel|t3_s2[36]~feeder (
// Equation(s):
// \accel|t3_s2[36]~feeder_combout  = \accel|d_s1 [34]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [34]),
	.cin(gnd),
	.combout(\accel|t3_s2[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[36]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N27
dffeas \accel|t3_s2[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[36] .is_wysiwyg = "true";
defparam \accel|t3_s2[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N31
dffeas \accel|t3_s3[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [36]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[36] .is_wysiwyg = "true";
defparam \accel|t3_s3[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \accel|t3_s4[36]~feeder (
// Equation(s):
// \accel|t3_s4[36]~feeder_combout  = \accel|t3_s3 [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [36]),
	.cin(gnd),
	.combout(\accel|t3_s4[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[36]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \accel|t3_s4[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[36] .is_wysiwyg = "true";
defparam \accel|t3_s4[36] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y18_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult11 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~35_combout ,\accel|mult_inst|a_reg~34_combout ,\accel|mult_inst|a_reg~33_combout ,\accel|mult_inst|a_reg~32_combout ,\accel|mult_inst|a_reg~31_combout ,\accel|mult_inst|a_reg~30_combout ,\accel|mult_inst|a_reg~29_combout ,
\accel|mult_inst|a_reg~28_combout ,\accel|mult_inst|a_reg~27_combout ,\accel|mult_inst|a_reg~26_combout ,\accel|mult_inst|a_reg~25_combout ,\accel|mult_inst|a_reg~24_combout ,\accel|mult_inst|a_reg~23_combout ,\accel|mult_inst|a_reg~22_combout ,
\accel|mult_inst|a_reg~21_combout ,\accel|mult_inst|a_reg~20_combout ,\accel|mult_inst|a_reg~19_combout ,\accel|mult_inst|a_reg~18_combout }),
	.datab({\accel|mult_inst|b_reg~35_combout ,\accel|mult_inst|b_reg~34_combout ,\accel|mult_inst|b_reg~33_combout ,\accel|mult_inst|b_reg~32_combout ,\accel|mult_inst|b_reg~31_combout ,\accel|mult_inst|b_reg~30_combout ,\accel|mult_inst|b_reg~29_combout ,
\accel|mult_inst|b_reg~28_combout ,\accel|mult_inst|b_reg~27_combout ,\accel|mult_inst|b_reg~26_combout ,\accel|mult_inst|b_reg~25_combout ,\accel|mult_inst|b_reg~24_combout ,\accel|mult_inst|b_reg~23_combout ,\accel|mult_inst|b_reg~22_combout ,
\accel|mult_inst|b_reg~21_combout ,\accel|mult_inst|b_reg~20_combout ,\accel|mult_inst|b_reg~19_combout ,\accel|mult_inst|b_reg~18_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult11_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult11 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult11 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult11 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult11 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult11 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult11 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y18_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out12 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT35 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT34 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT33 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT32 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT31 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT30 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT29 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT28 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult11~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out12_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out12 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out12 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[0]~0 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[0]~0_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT18  & (\accel|mult_inst|Mult0|auto_generated|mac_out12~dataout  $ (VCC))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT18  & (\accel|mult_inst|Mult0|auto_generated|mac_out12~dataout  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add45_result[0]~1  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT18  & \accel|mult_inst|Mult0|auto_generated|mac_out12~dataout ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT18 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out12~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[0]~0_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[0]~1 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[0]~0 .lut_mask = 16'h6688;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N20
cycloneive_io_ibuf \C_i[36]~input (
	.i(C_i[36]),
	.ibar(gnd),
	.o(\C_i[36]~input0 ));
// synopsys translate_off
defparam \C_i[36]~input .bus_hold = "false";
defparam \C_i[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneive_lcell_comb \accel|c_s1[36]~feeder (
// Equation(s):
// \accel|c_s1[36]~feeder_combout  = \C_i[36]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[36]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[36]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N7
dffeas \accel|c_s1[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[36] .is_wysiwyg = "true";
defparam \accel|c_s1[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cycloneive_lcell_comb \accel|t2_s2[36]~133 (
// Equation(s):
// \accel|t2_s2[36]~133_combout  = (\accel|c_s1 [35] & ((\accel|c_s1 [36] & (\accel|t2_s2[35]~132  & VCC)) # (!\accel|c_s1 [36] & (!\accel|t2_s2[35]~132 )))) # (!\accel|c_s1 [35] & ((\accel|c_s1 [36] & (!\accel|t2_s2[35]~132 )) # (!\accel|c_s1 [36] & 
// ((\accel|t2_s2[35]~132 ) # (GND)))))
// \accel|t2_s2[36]~134  = CARRY((\accel|c_s1 [35] & (!\accel|c_s1 [36] & !\accel|t2_s2[35]~132 )) # (!\accel|c_s1 [35] & ((!\accel|t2_s2[35]~132 ) # (!\accel|c_s1 [36]))))

	.dataa(\accel|c_s1 [35]),
	.datab(\accel|c_s1 [36]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[35]~132 ),
	.combout(\accel|t2_s2[36]~133_combout ),
	.cout(\accel|t2_s2[36]~134 ));
// synopsys translate_off
defparam \accel|t2_s2[36]~133 .lut_mask = 16'h9617;
defparam \accel|t2_s2[36]~133 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \accel|t2_s2[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[36]~133_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[36] .is_wysiwyg = "true";
defparam \accel|t2_s2[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneive_lcell_comb \accel|t4_s3[36]~133 (
// Equation(s):
// \accel|t4_s3[36]~133_combout  = (\accel|t2_s2 [36] & (!\accel|t4_s3[35]~132 )) # (!\accel|t2_s2 [36] & ((\accel|t4_s3[35]~132 ) # (GND)))
// \accel|t4_s3[36]~134  = CARRY((!\accel|t4_s3[35]~132 ) # (!\accel|t2_s2 [36]))

	.dataa(\accel|t2_s2 [36]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[35]~132 ),
	.combout(\accel|t4_s3[36]~133_combout ),
	.cout(\accel|t4_s3[36]~134 ));
// synopsys translate_off
defparam \accel|t4_s3[36]~133 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[36]~133 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \accel|t4_s3[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[36]~133_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[36] .is_wysiwyg = "true";
defparam \accel|t4_s3[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneive_lcell_comb \accel|mult_inst|b_reg~36 (
// Equation(s):
// \accel|mult_inst|b_reg~36_combout  = (!\rst~input_o  & \accel|t4_s3 [36])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [36]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~36 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N26
cycloneive_io_ibuf \C_i[37]~input (
	.i(C_i[37]),
	.ibar(gnd),
	.o(\C_i[37]~input0 ));
// synopsys translate_off
defparam \C_i[37]~input .bus_hold = "false";
defparam \C_i[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y10_N17
dffeas \accel|c_s1[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C_i[37]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[37] .is_wysiwyg = "true";
defparam \accel|c_s1[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneive_lcell_comb \accel|t2_s2[37]~135 (
// Equation(s):
// \accel|t2_s2[37]~135_combout  = ((\accel|c_s1 [37] $ (\accel|c_s1 [36] $ (!\accel|t2_s2[36]~134 )))) # (GND)
// \accel|t2_s2[37]~136  = CARRY((\accel|c_s1 [37] & ((\accel|c_s1 [36]) # (!\accel|t2_s2[36]~134 ))) # (!\accel|c_s1 [37] & (\accel|c_s1 [36] & !\accel|t2_s2[36]~134 )))

	.dataa(\accel|c_s1 [37]),
	.datab(\accel|c_s1 [36]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[36]~134 ),
	.combout(\accel|t2_s2[37]~135_combout ),
	.cout(\accel|t2_s2[37]~136 ));
// synopsys translate_off
defparam \accel|t2_s2[37]~135 .lut_mask = 16'h698E;
defparam \accel|t2_s2[37]~135 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \accel|t2_s2[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[37]~135_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[37] .is_wysiwyg = "true";
defparam \accel|t2_s2[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneive_lcell_comb \accel|t4_s3[37]~135 (
// Equation(s):
// \accel|t4_s3[37]~135_combout  = (\accel|t2_s2 [37] & (\accel|t4_s3[36]~134  $ (GND))) # (!\accel|t2_s2 [37] & (!\accel|t4_s3[36]~134  & VCC))
// \accel|t4_s3[37]~136  = CARRY((\accel|t2_s2 [37] & !\accel|t4_s3[36]~134 ))

	.dataa(\accel|t2_s2 [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[36]~134 ),
	.combout(\accel|t4_s3[37]~135_combout ),
	.cout(\accel|t4_s3[37]~136 ));
// synopsys translate_off
defparam \accel|t4_s3[37]~135 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[37]~135 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \accel|t4_s3[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[37]~135_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[37] .is_wysiwyg = "true";
defparam \accel|t4_s3[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cycloneive_lcell_comb \accel|mult_inst|b_reg~37 (
// Equation(s):
// \accel|mult_inst|b_reg~37_combout  = (!\rst~input_o  & \accel|t4_s3 [37])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [37]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~37 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cycloneive_io_ibuf \C_i[38]~input (
	.i(C_i[38]),
	.ibar(gnd),
	.o(\C_i[38]~input0 ));
// synopsys translate_off
defparam \C_i[38]~input .bus_hold = "false";
defparam \C_i[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cycloneive_lcell_comb \accel|c_s1[38]~feeder (
// Equation(s):
// \accel|c_s1[38]~feeder_combout  = \C_i[38]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[38]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[38]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N31
dffeas \accel|c_s1[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[38] .is_wysiwyg = "true";
defparam \accel|c_s1[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cycloneive_lcell_comb \accel|t2_s2[38]~137 (
// Equation(s):
// \accel|t2_s2[38]~137_combout  = (\accel|c_s1 [37] & ((\accel|c_s1 [38] & (\accel|t2_s2[37]~136  & VCC)) # (!\accel|c_s1 [38] & (!\accel|t2_s2[37]~136 )))) # (!\accel|c_s1 [37] & ((\accel|c_s1 [38] & (!\accel|t2_s2[37]~136 )) # (!\accel|c_s1 [38] & 
// ((\accel|t2_s2[37]~136 ) # (GND)))))
// \accel|t2_s2[38]~138  = CARRY((\accel|c_s1 [37] & (!\accel|c_s1 [38] & !\accel|t2_s2[37]~136 )) # (!\accel|c_s1 [37] & ((!\accel|t2_s2[37]~136 ) # (!\accel|c_s1 [38]))))

	.dataa(\accel|c_s1 [37]),
	.datab(\accel|c_s1 [38]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[37]~136 ),
	.combout(\accel|t2_s2[38]~137_combout ),
	.cout(\accel|t2_s2[38]~138 ));
// synopsys translate_off
defparam \accel|t2_s2[38]~137 .lut_mask = 16'h9617;
defparam \accel|t2_s2[38]~137 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \accel|t2_s2[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[38]~137_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[38] .is_wysiwyg = "true";
defparam \accel|t2_s2[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneive_lcell_comb \accel|t4_s3[38]~137 (
// Equation(s):
// \accel|t4_s3[38]~137_combout  = (\accel|t2_s2 [38] & (!\accel|t4_s3[37]~136 )) # (!\accel|t2_s2 [38] & ((\accel|t4_s3[37]~136 ) # (GND)))
// \accel|t4_s3[38]~138  = CARRY((!\accel|t4_s3[37]~136 ) # (!\accel|t2_s2 [38]))

	.dataa(\accel|t2_s2 [38]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[37]~136 ),
	.combout(\accel|t4_s3[38]~137_combout ),
	.cout(\accel|t4_s3[38]~138 ));
// synopsys translate_off
defparam \accel|t4_s3[38]~137 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[38]~137 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \accel|t4_s3[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[38]~137_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[38] .is_wysiwyg = "true";
defparam \accel|t4_s3[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneive_lcell_comb \accel|mult_inst|b_reg~38 (
// Equation(s):
// \accel|mult_inst|b_reg~38_combout  = (!\rst~input_o  & \accel|t4_s3 [38])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [38]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~38 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N30
cycloneive_io_ibuf \C_i[39]~input (
	.i(C_i[39]),
	.ibar(gnd),
	.o(\C_i[39]~input0 ));
// synopsys translate_off
defparam \C_i[39]~input .bus_hold = "false";
defparam \C_i[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneive_lcell_comb \accel|c_s1[39]~feeder (
// Equation(s):
// \accel|c_s1[39]~feeder_combout  = \C_i[39]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[39]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[39]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N9
dffeas \accel|c_s1[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[39] .is_wysiwyg = "true";
defparam \accel|c_s1[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneive_lcell_comb \accel|t2_s2[39]~139 (
// Equation(s):
// \accel|t2_s2[39]~139_combout  = ((\accel|c_s1 [39] $ (\accel|c_s1 [38] $ (!\accel|t2_s2[38]~138 )))) # (GND)
// \accel|t2_s2[39]~140  = CARRY((\accel|c_s1 [39] & ((\accel|c_s1 [38]) # (!\accel|t2_s2[38]~138 ))) # (!\accel|c_s1 [39] & (\accel|c_s1 [38] & !\accel|t2_s2[38]~138 )))

	.dataa(\accel|c_s1 [39]),
	.datab(\accel|c_s1 [38]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[38]~138 ),
	.combout(\accel|t2_s2[39]~139_combout ),
	.cout(\accel|t2_s2[39]~140 ));
// synopsys translate_off
defparam \accel|t2_s2[39]~139 .lut_mask = 16'h698E;
defparam \accel|t2_s2[39]~139 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N15
dffeas \accel|t2_s2[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[39]~139_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[39] .is_wysiwyg = "true";
defparam \accel|t2_s2[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneive_lcell_comb \accel|t4_s3[39]~139 (
// Equation(s):
// \accel|t4_s3[39]~139_combout  = (\accel|t2_s2 [39] & (\accel|t4_s3[38]~138  $ (GND))) # (!\accel|t2_s2 [39] & (!\accel|t4_s3[38]~138  & VCC))
// \accel|t4_s3[39]~140  = CARRY((\accel|t2_s2 [39] & !\accel|t4_s3[38]~138 ))

	.dataa(\accel|t2_s2 [39]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[38]~138 ),
	.combout(\accel|t4_s3[39]~139_combout ),
	.cout(\accel|t4_s3[39]~140 ));
// synopsys translate_off
defparam \accel|t4_s3[39]~139 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[39]~139 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \accel|t4_s3[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[39]~139_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[39] .is_wysiwyg = "true";
defparam \accel|t4_s3[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneive_lcell_comb \accel|mult_inst|b_reg~39 (
// Equation(s):
// \accel|mult_inst|b_reg~39_combout  = (!\rst~input_o  & \accel|t4_s3 [39])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [39]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~39 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N10
cycloneive_io_ibuf \C_i[40]~input (
	.i(C_i[40]),
	.ibar(gnd),
	.o(\C_i[40]~input0 ));
// synopsys translate_off
defparam \C_i[40]~input .bus_hold = "false";
defparam \C_i[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneive_lcell_comb \accel|c_s1[40]~feeder (
// Equation(s):
// \accel|c_s1[40]~feeder_combout  = \C_i[40]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[40]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[40]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N23
dffeas \accel|c_s1[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[40] .is_wysiwyg = "true";
defparam \accel|c_s1[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneive_lcell_comb \accel|t2_s2[40]~141 (
// Equation(s):
// \accel|t2_s2[40]~141_combout  = (\accel|c_s1 [39] & ((\accel|c_s1 [40] & (\accel|t2_s2[39]~140  & VCC)) # (!\accel|c_s1 [40] & (!\accel|t2_s2[39]~140 )))) # (!\accel|c_s1 [39] & ((\accel|c_s1 [40] & (!\accel|t2_s2[39]~140 )) # (!\accel|c_s1 [40] & 
// ((\accel|t2_s2[39]~140 ) # (GND)))))
// \accel|t2_s2[40]~142  = CARRY((\accel|c_s1 [39] & (!\accel|c_s1 [40] & !\accel|t2_s2[39]~140 )) # (!\accel|c_s1 [39] & ((!\accel|t2_s2[39]~140 ) # (!\accel|c_s1 [40]))))

	.dataa(\accel|c_s1 [39]),
	.datab(\accel|c_s1 [40]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[39]~140 ),
	.combout(\accel|t2_s2[40]~141_combout ),
	.cout(\accel|t2_s2[40]~142 ));
// synopsys translate_off
defparam \accel|t2_s2[40]~141 .lut_mask = 16'h9617;
defparam \accel|t2_s2[40]~141 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \accel|t2_s2[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[40]~141_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[40] .is_wysiwyg = "true";
defparam \accel|t2_s2[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneive_lcell_comb \accel|t4_s3[40]~141 (
// Equation(s):
// \accel|t4_s3[40]~141_combout  = (\accel|t2_s2 [40] & (!\accel|t4_s3[39]~140 )) # (!\accel|t2_s2 [40] & ((\accel|t4_s3[39]~140 ) # (GND)))
// \accel|t4_s3[40]~142  = CARRY((!\accel|t4_s3[39]~140 ) # (!\accel|t2_s2 [40]))

	.dataa(\accel|t2_s2 [40]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[39]~140 ),
	.combout(\accel|t4_s3[40]~141_combout ),
	.cout(\accel|t4_s3[40]~142 ));
// synopsys translate_off
defparam \accel|t4_s3[40]~141 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[40]~141 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \accel|t4_s3[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[40]~141_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[40] .is_wysiwyg = "true";
defparam \accel|t4_s3[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cycloneive_lcell_comb \accel|mult_inst|b_reg~40 (
// Equation(s):
// \accel|mult_inst|b_reg~40_combout  = (!\rst~input_o  & \accel|t4_s3 [40])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [40]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~40 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneive_io_ibuf \C_i[41]~input (
	.i(C_i[41]),
	.ibar(gnd),
	.o(\C_i[41]~input0 ));
// synopsys translate_off
defparam \C_i[41]~input .bus_hold = "false";
defparam \C_i[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \accel|c_s1[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C_i[41]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[41] .is_wysiwyg = "true";
defparam \accel|c_s1[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneive_lcell_comb \accel|t2_s2[41]~143 (
// Equation(s):
// \accel|t2_s2[41]~143_combout  = ((\accel|c_s1 [40] $ (\accel|c_s1 [41] $ (!\accel|t2_s2[40]~142 )))) # (GND)
// \accel|t2_s2[41]~144  = CARRY((\accel|c_s1 [40] & ((\accel|c_s1 [41]) # (!\accel|t2_s2[40]~142 ))) # (!\accel|c_s1 [40] & (\accel|c_s1 [41] & !\accel|t2_s2[40]~142 )))

	.dataa(\accel|c_s1 [40]),
	.datab(\accel|c_s1 [41]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[40]~142 ),
	.combout(\accel|t2_s2[41]~143_combout ),
	.cout(\accel|t2_s2[41]~144 ));
// synopsys translate_off
defparam \accel|t2_s2[41]~143 .lut_mask = 16'h698E;
defparam \accel|t2_s2[41]~143 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N19
dffeas \accel|t2_s2[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[41]~143_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[41] .is_wysiwyg = "true";
defparam \accel|t2_s2[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneive_lcell_comb \accel|t4_s3[41]~143 (
// Equation(s):
// \accel|t4_s3[41]~143_combout  = (\accel|t2_s2 [41] & (\accel|t4_s3[40]~142  $ (GND))) # (!\accel|t2_s2 [41] & (!\accel|t4_s3[40]~142  & VCC))
// \accel|t4_s3[41]~144  = CARRY((\accel|t2_s2 [41] & !\accel|t4_s3[40]~142 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [41]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[40]~142 ),
	.combout(\accel|t4_s3[41]~143_combout ),
	.cout(\accel|t4_s3[41]~144 ));
// synopsys translate_off
defparam \accel|t4_s3[41]~143 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[41]~143 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \accel|t4_s3[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[41]~143_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[41] .is_wysiwyg = "true";
defparam \accel|t4_s3[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneive_lcell_comb \accel|mult_inst|b_reg~41 (
// Equation(s):
// \accel|mult_inst|b_reg~41_combout  = (!\rst~input_o  & \accel|t4_s3 [41])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [41]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~41 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N18
cycloneive_io_ibuf \C_i[42]~input (
	.i(C_i[42]),
	.ibar(gnd),
	.o(\C_i[42]~input0 ));
// synopsys translate_off
defparam \C_i[42]~input .bus_hold = "false";
defparam \C_i[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneive_lcell_comb \accel|c_s1[42]~feeder (
// Equation(s):
// \accel|c_s1[42]~feeder_combout  = \C_i[42]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[42]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[42]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N15
dffeas \accel|c_s1[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[42] .is_wysiwyg = "true";
defparam \accel|c_s1[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cycloneive_lcell_comb \accel|t2_s2[42]~145 (
// Equation(s):
// \accel|t2_s2[42]~145_combout  = (\accel|c_s1 [42] & ((\accel|c_s1 [41] & (\accel|t2_s2[41]~144  & VCC)) # (!\accel|c_s1 [41] & (!\accel|t2_s2[41]~144 )))) # (!\accel|c_s1 [42] & ((\accel|c_s1 [41] & (!\accel|t2_s2[41]~144 )) # (!\accel|c_s1 [41] & 
// ((\accel|t2_s2[41]~144 ) # (GND)))))
// \accel|t2_s2[42]~146  = CARRY((\accel|c_s1 [42] & (!\accel|c_s1 [41] & !\accel|t2_s2[41]~144 )) # (!\accel|c_s1 [42] & ((!\accel|t2_s2[41]~144 ) # (!\accel|c_s1 [41]))))

	.dataa(\accel|c_s1 [42]),
	.datab(\accel|c_s1 [41]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[41]~144 ),
	.combout(\accel|t2_s2[42]~145_combout ),
	.cout(\accel|t2_s2[42]~146 ));
// synopsys translate_off
defparam \accel|t2_s2[42]~145 .lut_mask = 16'h9617;
defparam \accel|t2_s2[42]~145 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \accel|t2_s2[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[42]~145_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[42] .is_wysiwyg = "true";
defparam \accel|t2_s2[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneive_lcell_comb \accel|t4_s3[42]~145 (
// Equation(s):
// \accel|t4_s3[42]~145_combout  = (\accel|t2_s2 [42] & (!\accel|t4_s3[41]~144 )) # (!\accel|t2_s2 [42] & ((\accel|t4_s3[41]~144 ) # (GND)))
// \accel|t4_s3[42]~146  = CARRY((!\accel|t4_s3[41]~144 ) # (!\accel|t2_s2 [42]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [42]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[41]~144 ),
	.combout(\accel|t4_s3[42]~145_combout ),
	.cout(\accel|t4_s3[42]~146 ));
// synopsys translate_off
defparam \accel|t4_s3[42]~145 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[42]~145 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N21
dffeas \accel|t4_s3[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[42]~145_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[42] .is_wysiwyg = "true";
defparam \accel|t4_s3[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneive_lcell_comb \accel|mult_inst|b_reg~42 (
// Equation(s):
// \accel|mult_inst|b_reg~42_combout  = (!\rst~input_o  & \accel|t4_s3 [42])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [42]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~42 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N28
cycloneive_io_ibuf \C_i[43]~input (
	.i(C_i[43]),
	.ibar(gnd),
	.o(\C_i[43]~input0 ));
// synopsys translate_off
defparam \C_i[43]~input .bus_hold = "false";
defparam \C_i[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cycloneive_lcell_comb \accel|c_s1[43]~feeder (
// Equation(s):
// \accel|c_s1[43]~feeder_combout  = \C_i[43]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[43]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[43]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N1
dffeas \accel|c_s1[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[43] .is_wysiwyg = "true";
defparam \accel|c_s1[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneive_lcell_comb \accel|t2_s2[43]~147 (
// Equation(s):
// \accel|t2_s2[43]~147_combout  = ((\accel|c_s1 [42] $ (\accel|c_s1 [43] $ (!\accel|t2_s2[42]~146 )))) # (GND)
// \accel|t2_s2[43]~148  = CARRY((\accel|c_s1 [42] & ((\accel|c_s1 [43]) # (!\accel|t2_s2[42]~146 ))) # (!\accel|c_s1 [42] & (\accel|c_s1 [43] & !\accel|t2_s2[42]~146 )))

	.dataa(\accel|c_s1 [42]),
	.datab(\accel|c_s1 [43]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[42]~146 ),
	.combout(\accel|t2_s2[43]~147_combout ),
	.cout(\accel|t2_s2[43]~148 ));
// synopsys translate_off
defparam \accel|t2_s2[43]~147 .lut_mask = 16'h698E;
defparam \accel|t2_s2[43]~147 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \accel|t2_s2[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[43]~147_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[43] .is_wysiwyg = "true";
defparam \accel|t2_s2[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneive_lcell_comb \accel|t4_s3[43]~147 (
// Equation(s):
// \accel|t4_s3[43]~147_combout  = (\accel|t2_s2 [43] & (\accel|t4_s3[42]~146  $ (GND))) # (!\accel|t2_s2 [43] & (!\accel|t4_s3[42]~146  & VCC))
// \accel|t4_s3[43]~148  = CARRY((\accel|t2_s2 [43] & !\accel|t4_s3[42]~146 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [43]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[42]~146 ),
	.combout(\accel|t4_s3[43]~147_combout ),
	.cout(\accel|t4_s3[43]~148 ));
// synopsys translate_off
defparam \accel|t4_s3[43]~147 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[43]~147 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \accel|t4_s3[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[43]~147_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[43] .is_wysiwyg = "true";
defparam \accel|t4_s3[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneive_lcell_comb \accel|mult_inst|b_reg~43 (
// Equation(s):
// \accel|mult_inst|b_reg~43_combout  = (!\rst~input_o  & \accel|t4_s3 [43])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [43]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~43 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneive_io_ibuf \C_i[44]~input (
	.i(C_i[44]),
	.ibar(gnd),
	.o(\C_i[44]~input0 ));
// synopsys translate_off
defparam \C_i[44]~input .bus_hold = "false";
defparam \C_i[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y10_N19
dffeas \accel|c_s1[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C_i[44]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[44] .is_wysiwyg = "true";
defparam \accel|c_s1[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneive_lcell_comb \accel|t2_s2[44]~149 (
// Equation(s):
// \accel|t2_s2[44]~149_combout  = (\accel|c_s1 [43] & ((\accel|c_s1 [44] & (\accel|t2_s2[43]~148  & VCC)) # (!\accel|c_s1 [44] & (!\accel|t2_s2[43]~148 )))) # (!\accel|c_s1 [43] & ((\accel|c_s1 [44] & (!\accel|t2_s2[43]~148 )) # (!\accel|c_s1 [44] & 
// ((\accel|t2_s2[43]~148 ) # (GND)))))
// \accel|t2_s2[44]~150  = CARRY((\accel|c_s1 [43] & (!\accel|c_s1 [44] & !\accel|t2_s2[43]~148 )) # (!\accel|c_s1 [43] & ((!\accel|t2_s2[43]~148 ) # (!\accel|c_s1 [44]))))

	.dataa(\accel|c_s1 [43]),
	.datab(\accel|c_s1 [44]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[43]~148 ),
	.combout(\accel|t2_s2[44]~149_combout ),
	.cout(\accel|t2_s2[44]~150 ));
// synopsys translate_off
defparam \accel|t2_s2[44]~149 .lut_mask = 16'h9617;
defparam \accel|t2_s2[44]~149 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \accel|t2_s2[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[44]~149_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[44] .is_wysiwyg = "true";
defparam \accel|t2_s2[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cycloneive_lcell_comb \accel|t4_s3[44]~149 (
// Equation(s):
// \accel|t4_s3[44]~149_combout  = (\accel|t2_s2 [44] & (!\accel|t4_s3[43]~148 )) # (!\accel|t2_s2 [44] & ((\accel|t4_s3[43]~148 ) # (GND)))
// \accel|t4_s3[44]~150  = CARRY((!\accel|t4_s3[43]~148 ) # (!\accel|t2_s2 [44]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [44]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[43]~148 ),
	.combout(\accel|t4_s3[44]~149_combout ),
	.cout(\accel|t4_s3[44]~150 ));
// synopsys translate_off
defparam \accel|t4_s3[44]~149 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[44]~149 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \accel|t4_s3[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[44]~149_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[44] .is_wysiwyg = "true";
defparam \accel|t4_s3[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneive_lcell_comb \accel|mult_inst|b_reg~44 (
// Equation(s):
// \accel|mult_inst|b_reg~44_combout  = (!\rst~input_o  & \accel|t4_s3 [44])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [44]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~44 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneive_io_ibuf \C_i[45]~input (
	.i(C_i[45]),
	.ibar(gnd),
	.o(\C_i[45]~input0 ));
// synopsys translate_off
defparam \C_i[45]~input .bus_hold = "false";
defparam \C_i[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneive_lcell_comb \accel|c_s1[45]~feeder (
// Equation(s):
// \accel|c_s1[45]~feeder_combout  = \C_i[45]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[45]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[45]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N13
dffeas \accel|c_s1[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[45] .is_wysiwyg = "true";
defparam \accel|c_s1[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneive_lcell_comb \accel|t2_s2[45]~151 (
// Equation(s):
// \accel|t2_s2[45]~151_combout  = ((\accel|c_s1 [45] $ (\accel|c_s1 [44] $ (!\accel|t2_s2[44]~150 )))) # (GND)
// \accel|t2_s2[45]~152  = CARRY((\accel|c_s1 [45] & ((\accel|c_s1 [44]) # (!\accel|t2_s2[44]~150 ))) # (!\accel|c_s1 [45] & (\accel|c_s1 [44] & !\accel|t2_s2[44]~150 )))

	.dataa(\accel|c_s1 [45]),
	.datab(\accel|c_s1 [44]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[44]~150 ),
	.combout(\accel|t2_s2[45]~151_combout ),
	.cout(\accel|t2_s2[45]~152 ));
// synopsys translate_off
defparam \accel|t2_s2[45]~151 .lut_mask = 16'h698E;
defparam \accel|t2_s2[45]~151 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \accel|t2_s2[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[45]~151_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[45] .is_wysiwyg = "true";
defparam \accel|t2_s2[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cycloneive_lcell_comb \accel|t4_s3[45]~151 (
// Equation(s):
// \accel|t4_s3[45]~151_combout  = (\accel|t2_s2 [45] & (\accel|t4_s3[44]~150  $ (GND))) # (!\accel|t2_s2 [45] & (!\accel|t4_s3[44]~150  & VCC))
// \accel|t4_s3[45]~152  = CARRY((\accel|t2_s2 [45] & !\accel|t4_s3[44]~150 ))

	.dataa(\accel|t2_s2 [45]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[44]~150 ),
	.combout(\accel|t4_s3[45]~151_combout ),
	.cout(\accel|t4_s3[45]~152 ));
// synopsys translate_off
defparam \accel|t4_s3[45]~151 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[45]~151 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N27
dffeas \accel|t4_s3[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[45]~151_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[45] .is_wysiwyg = "true";
defparam \accel|t4_s3[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneive_lcell_comb \accel|mult_inst|b_reg~45 (
// Equation(s):
// \accel|mult_inst|b_reg~45_combout  = (!\rst~input_o  & \accel|t4_s3 [45])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [45]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~45 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N8
cycloneive_io_ibuf \C_i[46]~input (
	.i(C_i[46]),
	.ibar(gnd),
	.o(\C_i[46]~input0 ));
// synopsys translate_off
defparam \C_i[46]~input .bus_hold = "false";
defparam \C_i[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
cycloneive_lcell_comb \accel|c_s1[46]~feeder (
// Equation(s):
// \accel|c_s1[46]~feeder_combout  = \C_i[46]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[46]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[46]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \accel|c_s1[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[46] .is_wysiwyg = "true";
defparam \accel|c_s1[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneive_lcell_comb \accel|t2_s2[46]~153 (
// Equation(s):
// \accel|t2_s2[46]~153_combout  = (\accel|c_s1 [45] & ((\accel|c_s1 [46] & (\accel|t2_s2[45]~152  & VCC)) # (!\accel|c_s1 [46] & (!\accel|t2_s2[45]~152 )))) # (!\accel|c_s1 [45] & ((\accel|c_s1 [46] & (!\accel|t2_s2[45]~152 )) # (!\accel|c_s1 [46] & 
// ((\accel|t2_s2[45]~152 ) # (GND)))))
// \accel|t2_s2[46]~154  = CARRY((\accel|c_s1 [45] & (!\accel|c_s1 [46] & !\accel|t2_s2[45]~152 )) # (!\accel|c_s1 [45] & ((!\accel|t2_s2[45]~152 ) # (!\accel|c_s1 [46]))))

	.dataa(\accel|c_s1 [45]),
	.datab(\accel|c_s1 [46]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[45]~152 ),
	.combout(\accel|t2_s2[46]~153_combout ),
	.cout(\accel|t2_s2[46]~154 ));
// synopsys translate_off
defparam \accel|t2_s2[46]~153 .lut_mask = 16'h9617;
defparam \accel|t2_s2[46]~153 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \accel|t2_s2[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[46]~153_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[46] .is_wysiwyg = "true";
defparam \accel|t2_s2[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneive_lcell_comb \accel|t4_s3[46]~153 (
// Equation(s):
// \accel|t4_s3[46]~153_combout  = (\accel|t2_s2 [46] & (!\accel|t4_s3[45]~152 )) # (!\accel|t2_s2 [46] & ((\accel|t4_s3[45]~152 ) # (GND)))
// \accel|t4_s3[46]~154  = CARRY((!\accel|t4_s3[45]~152 ) # (!\accel|t2_s2 [46]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [46]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[45]~152 ),
	.combout(\accel|t4_s3[46]~153_combout ),
	.cout(\accel|t4_s3[46]~154 ));
// synopsys translate_off
defparam \accel|t4_s3[46]~153 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[46]~153 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \accel|t4_s3[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[46]~153_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[46] .is_wysiwyg = "true";
defparam \accel|t4_s3[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneive_lcell_comb \accel|mult_inst|b_reg~46 (
// Equation(s):
// \accel|mult_inst|b_reg~46_combout  = (!\rst~input_o  & \accel|t4_s3 [46])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [46]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~46 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N26
cycloneive_io_ibuf \C_i[47]~input (
	.i(C_i[47]),
	.ibar(gnd),
	.o(\C_i[47]~input0 ));
// synopsys translate_off
defparam \C_i[47]~input .bus_hold = "false";
defparam \C_i[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y8_N3
dffeas \accel|c_s1[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C_i[47]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[47] .is_wysiwyg = "true";
defparam \accel|c_s1[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cycloneive_lcell_comb \accel|t2_s2[47]~155 (
// Equation(s):
// \accel|t2_s2[47]~155_combout  = ((\accel|c_s1 [47] $ (\accel|c_s1 [46] $ (!\accel|t2_s2[46]~154 )))) # (GND)
// \accel|t2_s2[47]~156  = CARRY((\accel|c_s1 [47] & ((\accel|c_s1 [46]) # (!\accel|t2_s2[46]~154 ))) # (!\accel|c_s1 [47] & (\accel|c_s1 [46] & !\accel|t2_s2[46]~154 )))

	.dataa(\accel|c_s1 [47]),
	.datab(\accel|c_s1 [46]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[46]~154 ),
	.combout(\accel|t2_s2[47]~155_combout ),
	.cout(\accel|t2_s2[47]~156 ));
// synopsys translate_off
defparam \accel|t2_s2[47]~155 .lut_mask = 16'h698E;
defparam \accel|t2_s2[47]~155 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \accel|t2_s2[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[47]~155_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[47] .is_wysiwyg = "true";
defparam \accel|t2_s2[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cycloneive_lcell_comb \accel|t4_s3[47]~155 (
// Equation(s):
// \accel|t4_s3[47]~155_combout  = (\accel|t2_s2 [47] & (\accel|t4_s3[46]~154  $ (GND))) # (!\accel|t2_s2 [47] & (!\accel|t4_s3[46]~154  & VCC))
// \accel|t4_s3[47]~156  = CARRY((\accel|t2_s2 [47] & !\accel|t4_s3[46]~154 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [47]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[46]~154 ),
	.combout(\accel|t4_s3[47]~155_combout ),
	.cout(\accel|t4_s3[47]~156 ));
// synopsys translate_off
defparam \accel|t4_s3[47]~155 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[47]~155 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y10_N31
dffeas \accel|t4_s3[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[47]~155_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[47] .is_wysiwyg = "true";
defparam \accel|t4_s3[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cycloneive_lcell_comb \accel|mult_inst|b_reg~47 (
// Equation(s):
// \accel|mult_inst|b_reg~47_combout  = (!\rst~input_o  & \accel|t4_s3 [47])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [47]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~47 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N24
cycloneive_io_ibuf \C_i[48]~input (
	.i(C_i[48]),
	.ibar(gnd),
	.o(\C_i[48]~input0 ));
// synopsys translate_off
defparam \C_i[48]~input .bus_hold = "false";
defparam \C_i[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
cycloneive_lcell_comb \accel|c_s1[48]~feeder (
// Equation(s):
// \accel|c_s1[48]~feeder_combout  = \C_i[48]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[48]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[48]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N21
dffeas \accel|c_s1[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[48] .is_wysiwyg = "true";
defparam \accel|c_s1[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneive_lcell_comb \accel|t2_s2[48]~157 (
// Equation(s):
// \accel|t2_s2[48]~157_combout  = (\accel|c_s1 [48] & ((\accel|c_s1 [47] & (\accel|t2_s2[47]~156  & VCC)) # (!\accel|c_s1 [47] & (!\accel|t2_s2[47]~156 )))) # (!\accel|c_s1 [48] & ((\accel|c_s1 [47] & (!\accel|t2_s2[47]~156 )) # (!\accel|c_s1 [47] & 
// ((\accel|t2_s2[47]~156 ) # (GND)))))
// \accel|t2_s2[48]~158  = CARRY((\accel|c_s1 [48] & (!\accel|c_s1 [47] & !\accel|t2_s2[47]~156 )) # (!\accel|c_s1 [48] & ((!\accel|t2_s2[47]~156 ) # (!\accel|c_s1 [47]))))

	.dataa(\accel|c_s1 [48]),
	.datab(\accel|c_s1 [47]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[47]~156 ),
	.combout(\accel|t2_s2[48]~157_combout ),
	.cout(\accel|t2_s2[48]~158 ));
// synopsys translate_off
defparam \accel|t2_s2[48]~157 .lut_mask = 16'h9617;
defparam \accel|t2_s2[48]~157 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N1
dffeas \accel|t2_s2[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[48]~157_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[48] .is_wysiwyg = "true";
defparam \accel|t2_s2[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneive_lcell_comb \accel|t4_s3[48]~157 (
// Equation(s):
// \accel|t4_s3[48]~157_combout  = (\accel|t2_s2 [48] & (!\accel|t4_s3[47]~156 )) # (!\accel|t2_s2 [48] & ((\accel|t4_s3[47]~156 ) # (GND)))
// \accel|t4_s3[48]~158  = CARRY((!\accel|t4_s3[47]~156 ) # (!\accel|t2_s2 [48]))

	.dataa(\accel|t2_s2 [48]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[47]~156 ),
	.combout(\accel|t4_s3[48]~157_combout ),
	.cout(\accel|t4_s3[48]~158 ));
// synopsys translate_off
defparam \accel|t4_s3[48]~157 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[48]~157 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \accel|t4_s3[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[48]~157_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[48] .is_wysiwyg = "true";
defparam \accel|t4_s3[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneive_lcell_comb \accel|mult_inst|b_reg~48 (
// Equation(s):
// \accel|mult_inst|b_reg~48_combout  = (!\rst~input_o  & \accel|t4_s3 [48])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [48]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~48 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cycloneive_io_ibuf \C_i[49]~input (
	.i(C_i[49]),
	.ibar(gnd),
	.o(\C_i[49]~input0 ));
// synopsys translate_off
defparam \C_i[49]~input .bus_hold = "false";
defparam \C_i[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
cycloneive_lcell_comb \accel|c_s1[49]~feeder (
// Equation(s):
// \accel|c_s1[49]~feeder_combout  = \C_i[49]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[49]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[49]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \accel|c_s1[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[49] .is_wysiwyg = "true";
defparam \accel|c_s1[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
cycloneive_lcell_comb \accel|t2_s2[49]~159 (
// Equation(s):
// \accel|t2_s2[49]~159_combout  = ((\accel|c_s1 [48] $ (\accel|c_s1 [49] $ (!\accel|t2_s2[48]~158 )))) # (GND)
// \accel|t2_s2[49]~160  = CARRY((\accel|c_s1 [48] & ((\accel|c_s1 [49]) # (!\accel|t2_s2[48]~158 ))) # (!\accel|c_s1 [48] & (\accel|c_s1 [49] & !\accel|t2_s2[48]~158 )))

	.dataa(\accel|c_s1 [48]),
	.datab(\accel|c_s1 [49]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[48]~158 ),
	.combout(\accel|t2_s2[49]~159_combout ),
	.cout(\accel|t2_s2[49]~160 ));
// synopsys translate_off
defparam \accel|t2_s2[49]~159 .lut_mask = 16'h698E;
defparam \accel|t2_s2[49]~159 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N3
dffeas \accel|t2_s2[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[49]~159_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[49] .is_wysiwyg = "true";
defparam \accel|t2_s2[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneive_lcell_comb \accel|t4_s3[49]~159 (
// Equation(s):
// \accel|t4_s3[49]~159_combout  = (\accel|t2_s2 [49] & (\accel|t4_s3[48]~158  $ (GND))) # (!\accel|t2_s2 [49] & (!\accel|t4_s3[48]~158  & VCC))
// \accel|t4_s3[49]~160  = CARRY((\accel|t2_s2 [49] & !\accel|t4_s3[48]~158 ))

	.dataa(\accel|t2_s2 [49]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[48]~158 ),
	.combout(\accel|t4_s3[49]~159_combout ),
	.cout(\accel|t4_s3[49]~160 ));
// synopsys translate_off
defparam \accel|t4_s3[49]~159 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[49]~159 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N3
dffeas \accel|t4_s3[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[49]~159_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[49] .is_wysiwyg = "true";
defparam \accel|t4_s3[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneive_lcell_comb \accel|mult_inst|b_reg~49 (
// Equation(s):
// \accel|mult_inst|b_reg~49_combout  = (\accel|t4_s3 [49] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t4_s3 [49]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~49 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|b_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N10
cycloneive_io_ibuf \C_i[50]~input (
	.i(C_i[50]),
	.ibar(gnd),
	.o(\C_i[50]~input0 ));
// synopsys translate_off
defparam \C_i[50]~input .bus_hold = "false";
defparam \C_i[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
cycloneive_lcell_comb \accel|c_s1[50]~feeder (
// Equation(s):
// \accel|c_s1[50]~feeder_combout  = \C_i[50]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[50]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[50]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N19
dffeas \accel|c_s1[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[50] .is_wysiwyg = "true";
defparam \accel|c_s1[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cycloneive_lcell_comb \accel|t2_s2[50]~161 (
// Equation(s):
// \accel|t2_s2[50]~161_combout  = (\accel|c_s1 [50] & ((\accel|c_s1 [49] & (\accel|t2_s2[49]~160  & VCC)) # (!\accel|c_s1 [49] & (!\accel|t2_s2[49]~160 )))) # (!\accel|c_s1 [50] & ((\accel|c_s1 [49] & (!\accel|t2_s2[49]~160 )) # (!\accel|c_s1 [49] & 
// ((\accel|t2_s2[49]~160 ) # (GND)))))
// \accel|t2_s2[50]~162  = CARRY((\accel|c_s1 [50] & (!\accel|c_s1 [49] & !\accel|t2_s2[49]~160 )) # (!\accel|c_s1 [50] & ((!\accel|t2_s2[49]~160 ) # (!\accel|c_s1 [49]))))

	.dataa(\accel|c_s1 [50]),
	.datab(\accel|c_s1 [49]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[49]~160 ),
	.combout(\accel|t2_s2[50]~161_combout ),
	.cout(\accel|t2_s2[50]~162 ));
// synopsys translate_off
defparam \accel|t2_s2[50]~161 .lut_mask = 16'h9617;
defparam \accel|t2_s2[50]~161 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N5
dffeas \accel|t2_s2[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[50]~161_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[50] .is_wysiwyg = "true";
defparam \accel|t2_s2[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cycloneive_lcell_comb \accel|t4_s3[50]~161 (
// Equation(s):
// \accel|t4_s3[50]~161_combout  = (\accel|t2_s2 [50] & (!\accel|t4_s3[49]~160 )) # (!\accel|t2_s2 [50] & ((\accel|t4_s3[49]~160 ) # (GND)))
// \accel|t4_s3[50]~162  = CARRY((!\accel|t4_s3[49]~160 ) # (!\accel|t2_s2 [50]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [50]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[49]~160 ),
	.combout(\accel|t4_s3[50]~161_combout ),
	.cout(\accel|t4_s3[50]~162 ));
// synopsys translate_off
defparam \accel|t4_s3[50]~161 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[50]~161 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N5
dffeas \accel|t4_s3[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[50]~161_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[50] .is_wysiwyg = "true";
defparam \accel|t4_s3[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneive_lcell_comb \accel|mult_inst|b_reg~50 (
// Equation(s):
// \accel|mult_inst|b_reg~50_combout  = (!\rst~input_o  & \accel|t4_s3 [50])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [50]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~50 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N26
cycloneive_io_ibuf \C_i[51]~input (
	.i(C_i[51]),
	.ibar(gnd),
	.o(\C_i[51]~input0 ));
// synopsys translate_off
defparam \C_i[51]~input .bus_hold = "false";
defparam \C_i[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
cycloneive_lcell_comb \accel|c_s1[51]~feeder (
// Equation(s):
// \accel|c_s1[51]~feeder_combout  = \C_i[51]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[51]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[51]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N27
dffeas \accel|c_s1[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[51] .is_wysiwyg = "true";
defparam \accel|c_s1[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cycloneive_lcell_comb \accel|t2_s2[51]~163 (
// Equation(s):
// \accel|t2_s2[51]~163_combout  = ((\accel|c_s1 [51] $ (\accel|c_s1 [50] $ (!\accel|t2_s2[50]~162 )))) # (GND)
// \accel|t2_s2[51]~164  = CARRY((\accel|c_s1 [51] & ((\accel|c_s1 [50]) # (!\accel|t2_s2[50]~162 ))) # (!\accel|c_s1 [51] & (\accel|c_s1 [50] & !\accel|t2_s2[50]~162 )))

	.dataa(\accel|c_s1 [51]),
	.datab(\accel|c_s1 [50]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[50]~162 ),
	.combout(\accel|t2_s2[51]~163_combout ),
	.cout(\accel|t2_s2[51]~164 ));
// synopsys translate_off
defparam \accel|t2_s2[51]~163 .lut_mask = 16'h698E;
defparam \accel|t2_s2[51]~163 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \accel|t2_s2[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[51]~163_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[51] .is_wysiwyg = "true";
defparam \accel|t2_s2[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneive_lcell_comb \accel|t4_s3[51]~163 (
// Equation(s):
// \accel|t4_s3[51]~163_combout  = (\accel|t2_s2 [51] & (\accel|t4_s3[50]~162  $ (GND))) # (!\accel|t2_s2 [51] & (!\accel|t4_s3[50]~162  & VCC))
// \accel|t4_s3[51]~164  = CARRY((\accel|t2_s2 [51] & !\accel|t4_s3[50]~162 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [51]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[50]~162 ),
	.combout(\accel|t4_s3[51]~163_combout ),
	.cout(\accel|t4_s3[51]~164 ));
// synopsys translate_off
defparam \accel|t4_s3[51]~163 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[51]~163 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N7
dffeas \accel|t4_s3[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[51]~163_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[51] .is_wysiwyg = "true";
defparam \accel|t4_s3[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneive_lcell_comb \accel|mult_inst|b_reg~51 (
// Equation(s):
// \accel|mult_inst|b_reg~51_combout  = (!\rst~input_o  & \accel|t4_s3 [51])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [51]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~51 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N28
cycloneive_io_ibuf \C_i[52]~input (
	.i(C_i[52]),
	.ibar(gnd),
	.o(\C_i[52]~input0 ));
// synopsys translate_off
defparam \C_i[52]~input .bus_hold = "false";
defparam \C_i[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
cycloneive_lcell_comb \accel|c_s1[52]~feeder (
// Equation(s):
// \accel|c_s1[52]~feeder_combout  = \C_i[52]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[52]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[52]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N25
dffeas \accel|c_s1[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[52] .is_wysiwyg = "true";
defparam \accel|c_s1[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
cycloneive_lcell_comb \accel|t2_s2[52]~165 (
// Equation(s):
// \accel|t2_s2[52]~165_combout  = (\accel|c_s1 [51] & ((\accel|c_s1 [52] & (\accel|t2_s2[51]~164  & VCC)) # (!\accel|c_s1 [52] & (!\accel|t2_s2[51]~164 )))) # (!\accel|c_s1 [51] & ((\accel|c_s1 [52] & (!\accel|t2_s2[51]~164 )) # (!\accel|c_s1 [52] & 
// ((\accel|t2_s2[51]~164 ) # (GND)))))
// \accel|t2_s2[52]~166  = CARRY((\accel|c_s1 [51] & (!\accel|c_s1 [52] & !\accel|t2_s2[51]~164 )) # (!\accel|c_s1 [51] & ((!\accel|t2_s2[51]~164 ) # (!\accel|c_s1 [52]))))

	.dataa(\accel|c_s1 [51]),
	.datab(\accel|c_s1 [52]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[51]~164 ),
	.combout(\accel|t2_s2[52]~165_combout ),
	.cout(\accel|t2_s2[52]~166 ));
// synopsys translate_off
defparam \accel|t2_s2[52]~165 .lut_mask = 16'h9617;
defparam \accel|t2_s2[52]~165 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N9
dffeas \accel|t2_s2[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[52]~165_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[52] .is_wysiwyg = "true";
defparam \accel|t2_s2[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneive_lcell_comb \accel|t4_s3[52]~165 (
// Equation(s):
// \accel|t4_s3[52]~165_combout  = (\accel|t2_s2 [52] & (!\accel|t4_s3[51]~164 )) # (!\accel|t2_s2 [52] & ((\accel|t4_s3[51]~164 ) # (GND)))
// \accel|t4_s3[52]~166  = CARRY((!\accel|t4_s3[51]~164 ) # (!\accel|t2_s2 [52]))

	.dataa(\accel|t2_s2 [52]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[51]~164 ),
	.combout(\accel|t4_s3[52]~165_combout ),
	.cout(\accel|t4_s3[52]~166 ));
// synopsys translate_off
defparam \accel|t4_s3[52]~165 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[52]~165 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N9
dffeas \accel|t4_s3[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[52]~165_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[52] .is_wysiwyg = "true";
defparam \accel|t4_s3[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneive_lcell_comb \accel|mult_inst|b_reg~52 (
// Equation(s):
// \accel|mult_inst|b_reg~52_combout  = (!\rst~input_o  & \accel|t4_s3 [52])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\accel|t4_s3 [52]),
	.datad(gnd),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~52 .lut_mask = 16'h3030;
defparam \accel|mult_inst|b_reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N22
cycloneive_io_ibuf \C_i[53]~input (
	.i(C_i[53]),
	.ibar(gnd),
	.o(\C_i[53]~input0 ));
// synopsys translate_off
defparam \C_i[53]~input .bus_hold = "false";
defparam \C_i[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N14
cycloneive_lcell_comb \accel|c_s1[53]~feeder (
// Equation(s):
// \accel|c_s1[53]~feeder_combout  = \C_i[53]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[53]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[53]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N15
dffeas \accel|c_s1[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[53] .is_wysiwyg = "true";
defparam \accel|c_s1[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneive_lcell_comb \accel|t2_s2[53]~167 (
// Equation(s):
// \accel|t2_s2[53]~167_combout  = ((\accel|c_s1 [53] $ (\accel|c_s1 [52] $ (!\accel|t2_s2[52]~166 )))) # (GND)
// \accel|t2_s2[53]~168  = CARRY((\accel|c_s1 [53] & ((\accel|c_s1 [52]) # (!\accel|t2_s2[52]~166 ))) # (!\accel|c_s1 [53] & (\accel|c_s1 [52] & !\accel|t2_s2[52]~166 )))

	.dataa(\accel|c_s1 [53]),
	.datab(\accel|c_s1 [52]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[52]~166 ),
	.combout(\accel|t2_s2[53]~167_combout ),
	.cout(\accel|t2_s2[53]~168 ));
// synopsys translate_off
defparam \accel|t2_s2[53]~167 .lut_mask = 16'h698E;
defparam \accel|t2_s2[53]~167 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N11
dffeas \accel|t2_s2[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[53]~167_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[53] .is_wysiwyg = "true";
defparam \accel|t2_s2[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cycloneive_lcell_comb \accel|t4_s3[53]~167 (
// Equation(s):
// \accel|t4_s3[53]~167_combout  = (\accel|t2_s2 [53] & (\accel|t4_s3[52]~166  $ (GND))) # (!\accel|t2_s2 [53] & (!\accel|t4_s3[52]~166  & VCC))
// \accel|t4_s3[53]~168  = CARRY((\accel|t2_s2 [53] & !\accel|t4_s3[52]~166 ))

	.dataa(\accel|t2_s2 [53]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[52]~166 ),
	.combout(\accel|t4_s3[53]~167_combout ),
	.cout(\accel|t4_s3[53]~168 ));
// synopsys translate_off
defparam \accel|t4_s3[53]~167 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[53]~167 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N11
dffeas \accel|t4_s3[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[53]~167_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[53] .is_wysiwyg = "true";
defparam \accel|t4_s3[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cycloneive_lcell_comb \accel|mult_inst|b_reg~53 (
// Equation(s):
// \accel|mult_inst|b_reg~53_combout  = (!\rst~input_o  & \accel|t4_s3 [53])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [53]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~53 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y15_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult5 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~17_combout ,\accel|mult_inst|a_reg~16_combout ,\accel|mult_inst|a_reg~15_combout ,\accel|mult_inst|a_reg~14_combout ,\accel|mult_inst|a_reg~13_combout ,\accel|mult_inst|a_reg~12_combout ,\accel|mult_inst|a_reg~11_combout ,
\accel|mult_inst|a_reg~10_combout ,\accel|mult_inst|a_reg~9_combout ,\accel|mult_inst|a_reg~8_combout ,\accel|mult_inst|a_reg~7_combout ,\accel|mult_inst|a_reg~6_combout ,\accel|mult_inst|a_reg~5_combout ,\accel|mult_inst|a_reg~4_combout ,
\accel|mult_inst|a_reg~3_combout ,\accel|mult_inst|a_reg~2_combout ,\accel|mult_inst|a_reg~1_combout ,\accel|mult_inst|a_reg~0_combout }),
	.datab({\accel|mult_inst|b_reg~53_combout ,\accel|mult_inst|b_reg~52_combout ,\accel|mult_inst|b_reg~51_combout ,\accel|mult_inst|b_reg~50_combout ,\accel|mult_inst|b_reg~49_combout ,\accel|mult_inst|b_reg~48_combout ,\accel|mult_inst|b_reg~47_combout ,
\accel|mult_inst|b_reg~46_combout ,\accel|mult_inst|b_reg~45_combout ,\accel|mult_inst|b_reg~44_combout ,\accel|mult_inst|b_reg~43_combout ,\accel|mult_inst|b_reg~42_combout ,\accel|mult_inst|b_reg~41_combout ,\accel|mult_inst|b_reg~40_combout ,
\accel|mult_inst|b_reg~39_combout ,\accel|mult_inst|b_reg~38_combout ,\accel|mult_inst|b_reg~37_combout ,\accel|mult_inst|b_reg~36_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult5 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult5 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y15_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT35 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT34 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT33 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT32 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT31 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT30 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT29 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT28 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult5~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
cycloneive_io_ibuf \B_i[36]~input (
	.i(B_i[36]),
	.ibar(gnd),
	.o(\B_i[36]~input0 ));
// synopsys translate_off
defparam \B_i[36]~input .bus_hold = "false";
defparam \B_i[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y8_N17
dffeas \accel|b_s1[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[36]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[36] .is_wysiwyg = "true";
defparam \accel|b_s1[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N18
cycloneive_io_ibuf \A_i[36]~input (
	.i(A_i[36]),
	.ibar(gnd),
	.o(\A_i[36]~input0 ));
// synopsys translate_off
defparam \A_i[36]~input .bus_hold = "false";
defparam \A_i[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
cycloneive_lcell_comb \accel|a_s1[36]~feeder (
// Equation(s):
// \accel|a_s1[36]~feeder_combout  = \A_i[36]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[36]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[36]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N27
dffeas \accel|a_s1[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[36] .is_wysiwyg = "true";
defparam \accel|a_s1[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cycloneive_lcell_comb \accel|t1_s2[36]~136 (
// Equation(s):
// \accel|t1_s2[36]~136_combout  = ((\accel|b_s1 [36] $ (\accel|a_s1 [36] $ (\accel|t1_s2[35]~135 )))) # (GND)
// \accel|t1_s2[36]~137  = CARRY((\accel|b_s1 [36] & (\accel|a_s1 [36] & !\accel|t1_s2[35]~135 )) # (!\accel|b_s1 [36] & ((\accel|a_s1 [36]) # (!\accel|t1_s2[35]~135 ))))

	.dataa(\accel|b_s1 [36]),
	.datab(\accel|a_s1 [36]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[35]~135 ),
	.combout(\accel|t1_s2[36]~136_combout ),
	.cout(\accel|t1_s2[36]~137 ));
// synopsys translate_off
defparam \accel|t1_s2[36]~136 .lut_mask = 16'h964D;
defparam \accel|t1_s2[36]~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N9
dffeas \accel|t1_s2[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[36]~136_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[36] .is_wysiwyg = "true";
defparam \accel|t1_s2[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \accel|t1_s3[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [36]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[36] .is_wysiwyg = "true";
defparam \accel|t1_s3[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneive_lcell_comb \accel|mult_inst|a_reg~36 (
// Equation(s):
// \accel|mult_inst|a_reg~36_combout  = (\accel|t1_s3 [36] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [36]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~36_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~36 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N30
cycloneive_io_ibuf \A_i[37]~input (
	.i(A_i[37]),
	.ibar(gnd),
	.o(\A_i[37]~input0 ));
// synopsys translate_off
defparam \A_i[37]~input .bus_hold = "false";
defparam \A_i[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N10
cycloneive_lcell_comb \accel|a_s1[37]~feeder (
// Equation(s):
// \accel|a_s1[37]~feeder_combout  = \A_i[37]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[37]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[37]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N11
dffeas \accel|a_s1[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[37] .is_wysiwyg = "true";
defparam \accel|a_s1[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N12
cycloneive_io_ibuf \B_i[37]~input (
	.i(B_i[37]),
	.ibar(gnd),
	.o(\B_i[37]~input0 ));
// synopsys translate_off
defparam \B_i[37]~input .bus_hold = "false";
defparam \B_i[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
cycloneive_lcell_comb \accel|b_s1[37]~feeder (
// Equation(s):
// \accel|b_s1[37]~feeder_combout  = \B_i[37]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[37]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[37]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N5
dffeas \accel|b_s1[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[37] .is_wysiwyg = "true";
defparam \accel|b_s1[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cycloneive_lcell_comb \accel|t1_s2[37]~138 (
// Equation(s):
// \accel|t1_s2[37]~138_combout  = (\accel|a_s1 [37] & ((\accel|b_s1 [37] & (!\accel|t1_s2[36]~137 )) # (!\accel|b_s1 [37] & (\accel|t1_s2[36]~137  & VCC)))) # (!\accel|a_s1 [37] & ((\accel|b_s1 [37] & ((\accel|t1_s2[36]~137 ) # (GND))) # (!\accel|b_s1 [37] 
// & (!\accel|t1_s2[36]~137 ))))
// \accel|t1_s2[37]~139  = CARRY((\accel|a_s1 [37] & (\accel|b_s1 [37] & !\accel|t1_s2[36]~137 )) # (!\accel|a_s1 [37] & ((\accel|b_s1 [37]) # (!\accel|t1_s2[36]~137 ))))

	.dataa(\accel|a_s1 [37]),
	.datab(\accel|b_s1 [37]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[36]~137 ),
	.combout(\accel|t1_s2[37]~138_combout ),
	.cout(\accel|t1_s2[37]~139 ));
// synopsys translate_off
defparam \accel|t1_s2[37]~138 .lut_mask = 16'h694D;
defparam \accel|t1_s2[37]~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N11
dffeas \accel|t1_s2[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[37]~138_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[37] .is_wysiwyg = "true";
defparam \accel|t1_s2[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N15
dffeas \accel|t1_s3[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [37]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[37] .is_wysiwyg = "true";
defparam \accel|t1_s3[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneive_lcell_comb \accel|mult_inst|a_reg~37 (
// Equation(s):
// \accel|mult_inst|a_reg~37_combout  = (\accel|t1_s3 [37] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [37]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~37_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~37 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N14
cycloneive_io_ibuf \A_i[38]~input (
	.i(A_i[38]),
	.ibar(gnd),
	.o(\A_i[38]~input0 ));
// synopsys translate_off
defparam \A_i[38]~input .bus_hold = "false";
defparam \A_i[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
cycloneive_lcell_comb \accel|a_s1[38]~feeder (
// Equation(s):
// \accel|a_s1[38]~feeder_combout  = \A_i[38]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[38]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[38]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N23
dffeas \accel|a_s1[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[38] .is_wysiwyg = "true";
defparam \accel|a_s1[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N16
cycloneive_io_ibuf \B_i[38]~input (
	.i(B_i[38]),
	.ibar(gnd),
	.o(\B_i[38]~input0 ));
// synopsys translate_off
defparam \B_i[38]~input .bus_hold = "false";
defparam \B_i[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y8_N9
dffeas \accel|b_s1[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[38]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[38] .is_wysiwyg = "true";
defparam \accel|b_s1[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cycloneive_lcell_comb \accel|t1_s2[38]~140 (
// Equation(s):
// \accel|t1_s2[38]~140_combout  = ((\accel|a_s1 [38] $ (\accel|b_s1 [38] $ (\accel|t1_s2[37]~139 )))) # (GND)
// \accel|t1_s2[38]~141  = CARRY((\accel|a_s1 [38] & ((!\accel|t1_s2[37]~139 ) # (!\accel|b_s1 [38]))) # (!\accel|a_s1 [38] & (!\accel|b_s1 [38] & !\accel|t1_s2[37]~139 )))

	.dataa(\accel|a_s1 [38]),
	.datab(\accel|b_s1 [38]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[37]~139 ),
	.combout(\accel|t1_s2[38]~140_combout ),
	.cout(\accel|t1_s2[38]~141 ));
// synopsys translate_off
defparam \accel|t1_s2[38]~140 .lut_mask = 16'h962B;
defparam \accel|t1_s2[38]~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N13
dffeas \accel|t1_s2[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[38]~140_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[38] .is_wysiwyg = "true";
defparam \accel|t1_s2[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \accel|t1_s3[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [38]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[38] .is_wysiwyg = "true";
defparam \accel|t1_s3[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneive_lcell_comb \accel|mult_inst|a_reg~38 (
// Equation(s):
// \accel|mult_inst|a_reg~38_combout  = (\accel|t1_s3 [38] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [38]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~38_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~38 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
cycloneive_io_ibuf \B_i[39]~input (
	.i(B_i[39]),
	.ibar(gnd),
	.o(\B_i[39]~input0 ));
// synopsys translate_off
defparam \B_i[39]~input .bus_hold = "false";
defparam \B_i[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneive_lcell_comb \accel|b_s1[39]~feeder (
// Equation(s):
// \accel|b_s1[39]~feeder_combout  = \B_i[39]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[39]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[39]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \accel|b_s1[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[39] .is_wysiwyg = "true";
defparam \accel|b_s1[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N6
cycloneive_io_ibuf \A_i[39]~input (
	.i(A_i[39]),
	.ibar(gnd),
	.o(\A_i[39]~input0 ));
// synopsys translate_off
defparam \A_i[39]~input .bus_hold = "false";
defparam \A_i[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y8_N31
dffeas \accel|a_s1[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[39]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[39] .is_wysiwyg = "true";
defparam \accel|a_s1[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cycloneive_lcell_comb \accel|t1_s2[39]~142 (
// Equation(s):
// \accel|t1_s2[39]~142_combout  = (\accel|b_s1 [39] & ((\accel|a_s1 [39] & (!\accel|t1_s2[38]~141 )) # (!\accel|a_s1 [39] & ((\accel|t1_s2[38]~141 ) # (GND))))) # (!\accel|b_s1 [39] & ((\accel|a_s1 [39] & (\accel|t1_s2[38]~141  & VCC)) # (!\accel|a_s1 [39] 
// & (!\accel|t1_s2[38]~141 ))))
// \accel|t1_s2[39]~143  = CARRY((\accel|b_s1 [39] & ((!\accel|t1_s2[38]~141 ) # (!\accel|a_s1 [39]))) # (!\accel|b_s1 [39] & (!\accel|a_s1 [39] & !\accel|t1_s2[38]~141 )))

	.dataa(\accel|b_s1 [39]),
	.datab(\accel|a_s1 [39]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[38]~141 ),
	.combout(\accel|t1_s2[39]~142_combout ),
	.cout(\accel|t1_s2[39]~143 ));
// synopsys translate_off
defparam \accel|t1_s2[39]~142 .lut_mask = 16'h692B;
defparam \accel|t1_s2[39]~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N15
dffeas \accel|t1_s2[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[39]~142_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[39] .is_wysiwyg = "true";
defparam \accel|t1_s2[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \accel|t1_s3[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [39]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[39] .is_wysiwyg = "true";
defparam \accel|t1_s3[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneive_lcell_comb \accel|mult_inst|a_reg~39 (
// Equation(s):
// \accel|mult_inst|a_reg~39_combout  = (\accel|t1_s3 [39] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [39]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~39_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~39 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_io_ibuf \A_i[40]~input (
	.i(A_i[40]),
	.ibar(gnd),
	.o(\A_i[40]~input0 ));
// synopsys translate_off
defparam \A_i[40]~input .bus_hold = "false";
defparam \A_i[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \accel|a_s1[40]~feeder (
// Equation(s):
// \accel|a_s1[40]~feeder_combout  = \A_i[40]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[40]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[40]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \accel|a_s1[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[40] .is_wysiwyg = "true";
defparam \accel|a_s1[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_io_ibuf \B_i[40]~input (
	.i(B_i[40]),
	.ibar(gnd),
	.o(\B_i[40]~input0 ));
// synopsys translate_off
defparam \B_i[40]~input .bus_hold = "false";
defparam \B_i[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \accel|b_s1[40]~feeder (
// Equation(s):
// \accel|b_s1[40]~feeder_combout  = \B_i[40]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[40]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[40]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N29
dffeas \accel|b_s1[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[40] .is_wysiwyg = "true";
defparam \accel|b_s1[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cycloneive_lcell_comb \accel|t1_s2[40]~144 (
// Equation(s):
// \accel|t1_s2[40]~144_combout  = ((\accel|a_s1 [40] $ (\accel|b_s1 [40] $ (\accel|t1_s2[39]~143 )))) # (GND)
// \accel|t1_s2[40]~145  = CARRY((\accel|a_s1 [40] & ((!\accel|t1_s2[39]~143 ) # (!\accel|b_s1 [40]))) # (!\accel|a_s1 [40] & (!\accel|b_s1 [40] & !\accel|t1_s2[39]~143 )))

	.dataa(\accel|a_s1 [40]),
	.datab(\accel|b_s1 [40]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[39]~143 ),
	.combout(\accel|t1_s2[40]~144_combout ),
	.cout(\accel|t1_s2[40]~145 ));
// synopsys translate_off
defparam \accel|t1_s2[40]~144 .lut_mask = 16'h962B;
defparam \accel|t1_s2[40]~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N17
dffeas \accel|t1_s2[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[40]~144_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[40] .is_wysiwyg = "true";
defparam \accel|t1_s2[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N29
dffeas \accel|t1_s3[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [40]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[40] .is_wysiwyg = "true";
defparam \accel|t1_s3[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneive_lcell_comb \accel|mult_inst|a_reg~40 (
// Equation(s):
// \accel|mult_inst|a_reg~40_combout  = (\accel|t1_s3 [40] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [40]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~40_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~40 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N22
cycloneive_io_ibuf \B_i[41]~input (
	.i(B_i[41]),
	.ibar(gnd),
	.o(\B_i[41]~input0 ));
// synopsys translate_off
defparam \B_i[41]~input .bus_hold = "false";
defparam \B_i[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneive_lcell_comb \accel|b_s1[41]~feeder (
// Equation(s):
// \accel|b_s1[41]~feeder_combout  = \B_i[41]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[41]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[41]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N11
dffeas \accel|b_s1[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[41] .is_wysiwyg = "true";
defparam \accel|b_s1[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_io_ibuf \A_i[41]~input (
	.i(A_i[41]),
	.ibar(gnd),
	.o(\A_i[41]~input0 ));
// synopsys translate_off
defparam \A_i[41]~input .bus_hold = "false";
defparam \A_i[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \accel|a_s1[41]~feeder (
// Equation(s):
// \accel|a_s1[41]~feeder_combout  = \A_i[41]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[41]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[41]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \accel|a_s1[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[41] .is_wysiwyg = "true";
defparam \accel|a_s1[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cycloneive_lcell_comb \accel|t1_s2[41]~146 (
// Equation(s):
// \accel|t1_s2[41]~146_combout  = (\accel|b_s1 [41] & ((\accel|a_s1 [41] & (!\accel|t1_s2[40]~145 )) # (!\accel|a_s1 [41] & ((\accel|t1_s2[40]~145 ) # (GND))))) # (!\accel|b_s1 [41] & ((\accel|a_s1 [41] & (\accel|t1_s2[40]~145  & VCC)) # (!\accel|a_s1 [41] 
// & (!\accel|t1_s2[40]~145 ))))
// \accel|t1_s2[41]~147  = CARRY((\accel|b_s1 [41] & ((!\accel|t1_s2[40]~145 ) # (!\accel|a_s1 [41]))) # (!\accel|b_s1 [41] & (!\accel|a_s1 [41] & !\accel|t1_s2[40]~145 )))

	.dataa(\accel|b_s1 [41]),
	.datab(\accel|a_s1 [41]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[40]~145 ),
	.combout(\accel|t1_s2[41]~146_combout ),
	.cout(\accel|t1_s2[41]~147 ));
// synopsys translate_off
defparam \accel|t1_s2[41]~146 .lut_mask = 16'h692B;
defparam \accel|t1_s2[41]~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N19
dffeas \accel|t1_s2[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[41]~146_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[41] .is_wysiwyg = "true";
defparam \accel|t1_s2[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N3
dffeas \accel|t1_s3[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [41]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[41] .is_wysiwyg = "true";
defparam \accel|t1_s3[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneive_lcell_comb \accel|mult_inst|a_reg~41 (
// Equation(s):
// \accel|mult_inst|a_reg~41_combout  = (\accel|t1_s3 [41] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [41]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~41_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~41 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_io_ibuf \A_i[42]~input (
	.i(A_i[42]),
	.ibar(gnd),
	.o(\A_i[42]~input0 ));
// synopsys translate_off
defparam \A_i[42]~input .bus_hold = "false";
defparam \A_i[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \accel|a_s1[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[42]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[42] .is_wysiwyg = "true";
defparam \accel|a_s1[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneive_io_ibuf \B_i[42]~input (
	.i(B_i[42]),
	.ibar(gnd),
	.o(\B_i[42]~input0 ));
// synopsys translate_off
defparam \B_i[42]~input .bus_hold = "false";
defparam \B_i[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \accel|b_s1[42]~feeder (
// Equation(s):
// \accel|b_s1[42]~feeder_combout  = \B_i[42]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[42]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[42]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \accel|b_s1[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[42] .is_wysiwyg = "true";
defparam \accel|b_s1[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cycloneive_lcell_comb \accel|t1_s2[42]~148 (
// Equation(s):
// \accel|t1_s2[42]~148_combout  = ((\accel|a_s1 [42] $ (\accel|b_s1 [42] $ (\accel|t1_s2[41]~147 )))) # (GND)
// \accel|t1_s2[42]~149  = CARRY((\accel|a_s1 [42] & ((!\accel|t1_s2[41]~147 ) # (!\accel|b_s1 [42]))) # (!\accel|a_s1 [42] & (!\accel|b_s1 [42] & !\accel|t1_s2[41]~147 )))

	.dataa(\accel|a_s1 [42]),
	.datab(\accel|b_s1 [42]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[41]~147 ),
	.combout(\accel|t1_s2[42]~148_combout ),
	.cout(\accel|t1_s2[42]~149 ));
// synopsys translate_off
defparam \accel|t1_s2[42]~148 .lut_mask = 16'h962B;
defparam \accel|t1_s2[42]~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N21
dffeas \accel|t1_s2[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[42]~148_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[42] .is_wysiwyg = "true";
defparam \accel|t1_s2[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \accel|t1_s3[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [42]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[42] .is_wysiwyg = "true";
defparam \accel|t1_s3[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cycloneive_lcell_comb \accel|mult_inst|a_reg~42 (
// Equation(s):
// \accel|mult_inst|a_reg~42_combout  = (\accel|t1_s3 [42] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [42]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~42_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~42 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneive_io_ibuf \A_i[43]~input (
	.i(A_i[43]),
	.ibar(gnd),
	.o(\A_i[43]~input0 ));
// synopsys translate_off
defparam \A_i[43]~input .bus_hold = "false";
defparam \A_i[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \accel|a_s1[43]~feeder (
// Equation(s):
// \accel|a_s1[43]~feeder_combout  = \A_i[43]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[43]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[43]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \accel|a_s1[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[43] .is_wysiwyg = "true";
defparam \accel|a_s1[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_io_ibuf \B_i[43]~input (
	.i(B_i[43]),
	.ibar(gnd),
	.o(\B_i[43]~input0 ));
// synopsys translate_off
defparam \B_i[43]~input .bus_hold = "false";
defparam \B_i[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneive_lcell_comb \accel|b_s1[43]~feeder (
// Equation(s):
// \accel|b_s1[43]~feeder_combout  = \B_i[43]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[43]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[43]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \accel|b_s1[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[43] .is_wysiwyg = "true";
defparam \accel|b_s1[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cycloneive_lcell_comb \accel|t1_s2[43]~150 (
// Equation(s):
// \accel|t1_s2[43]~150_combout  = (\accel|a_s1 [43] & ((\accel|b_s1 [43] & (!\accel|t1_s2[42]~149 )) # (!\accel|b_s1 [43] & (\accel|t1_s2[42]~149  & VCC)))) # (!\accel|a_s1 [43] & ((\accel|b_s1 [43] & ((\accel|t1_s2[42]~149 ) # (GND))) # (!\accel|b_s1 [43] 
// & (!\accel|t1_s2[42]~149 ))))
// \accel|t1_s2[43]~151  = CARRY((\accel|a_s1 [43] & (\accel|b_s1 [43] & !\accel|t1_s2[42]~149 )) # (!\accel|a_s1 [43] & ((\accel|b_s1 [43]) # (!\accel|t1_s2[42]~149 ))))

	.dataa(\accel|a_s1 [43]),
	.datab(\accel|b_s1 [43]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[42]~149 ),
	.combout(\accel|t1_s2[43]~150_combout ),
	.cout(\accel|t1_s2[43]~151 ));
// synopsys translate_off
defparam \accel|t1_s2[43]~150 .lut_mask = 16'h694D;
defparam \accel|t1_s2[43]~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N23
dffeas \accel|t1_s2[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[43]~150_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[43] .is_wysiwyg = "true";
defparam \accel|t1_s2[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \accel|t1_s3[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [43]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[43] .is_wysiwyg = "true";
defparam \accel|t1_s3[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cycloneive_lcell_comb \accel|mult_inst|a_reg~43 (
// Equation(s):
// \accel|mult_inst|a_reg~43_combout  = (\accel|t1_s3 [43] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [43]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~43_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~43 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cycloneive_io_ibuf \B_i[44]~input (
	.i(B_i[44]),
	.ibar(gnd),
	.o(\B_i[44]~input0 ));
// synopsys translate_off
defparam \B_i[44]~input .bus_hold = "false";
defparam \B_i[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneive_lcell_comb \accel|b_s1[44]~feeder (
// Equation(s):
// \accel|b_s1[44]~feeder_combout  = \B_i[44]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[44]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[44]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \accel|b_s1[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[44] .is_wysiwyg = "true";
defparam \accel|b_s1[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cycloneive_io_ibuf \A_i[44]~input (
	.i(A_i[44]),
	.ibar(gnd),
	.o(\A_i[44]~input0 ));
// synopsys translate_off
defparam \A_i[44]~input .bus_hold = "false";
defparam \A_i[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y10_N23
dffeas \accel|a_s1[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[44]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[44] .is_wysiwyg = "true";
defparam \accel|a_s1[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cycloneive_lcell_comb \accel|t1_s2[44]~152 (
// Equation(s):
// \accel|t1_s2[44]~152_combout  = ((\accel|b_s1 [44] $ (\accel|a_s1 [44] $ (\accel|t1_s2[43]~151 )))) # (GND)
// \accel|t1_s2[44]~153  = CARRY((\accel|b_s1 [44] & (\accel|a_s1 [44] & !\accel|t1_s2[43]~151 )) # (!\accel|b_s1 [44] & ((\accel|a_s1 [44]) # (!\accel|t1_s2[43]~151 ))))

	.dataa(\accel|b_s1 [44]),
	.datab(\accel|a_s1 [44]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[43]~151 ),
	.combout(\accel|t1_s2[44]~152_combout ),
	.cout(\accel|t1_s2[44]~153 ));
// synopsys translate_off
defparam \accel|t1_s2[44]~152 .lut_mask = 16'h964D;
defparam \accel|t1_s2[44]~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N25
dffeas \accel|t1_s2[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[44]~152_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[44] .is_wysiwyg = "true";
defparam \accel|t1_s2[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \accel|t1_s3[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [44]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[44] .is_wysiwyg = "true";
defparam \accel|t1_s3[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cycloneive_lcell_comb \accel|mult_inst|a_reg~44 (
// Equation(s):
// \accel|mult_inst|a_reg~44_combout  = (\accel|t1_s3 [44] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [44]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~44_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~44 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_io_ibuf \A_i[45]~input (
	.i(A_i[45]),
	.ibar(gnd),
	.o(\A_i[45]~input0 ));
// synopsys translate_off
defparam \A_i[45]~input .bus_hold = "false";
defparam \A_i[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \accel|a_s1[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[45]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[45] .is_wysiwyg = "true";
defparam \accel|a_s1[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneive_io_ibuf \B_i[45]~input (
	.i(B_i[45]),
	.ibar(gnd),
	.o(\B_i[45]~input0 ));
// synopsys translate_off
defparam \B_i[45]~input .bus_hold = "false";
defparam \B_i[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y14_N27
dffeas \accel|b_s1[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[45]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[45] .is_wysiwyg = "true";
defparam \accel|b_s1[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cycloneive_lcell_comb \accel|t1_s2[45]~154 (
// Equation(s):
// \accel|t1_s2[45]~154_combout  = (\accel|a_s1 [45] & ((\accel|b_s1 [45] & (!\accel|t1_s2[44]~153 )) # (!\accel|b_s1 [45] & (\accel|t1_s2[44]~153  & VCC)))) # (!\accel|a_s1 [45] & ((\accel|b_s1 [45] & ((\accel|t1_s2[44]~153 ) # (GND))) # (!\accel|b_s1 [45] 
// & (!\accel|t1_s2[44]~153 ))))
// \accel|t1_s2[45]~155  = CARRY((\accel|a_s1 [45] & (\accel|b_s1 [45] & !\accel|t1_s2[44]~153 )) # (!\accel|a_s1 [45] & ((\accel|b_s1 [45]) # (!\accel|t1_s2[44]~153 ))))

	.dataa(\accel|a_s1 [45]),
	.datab(\accel|b_s1 [45]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[44]~153 ),
	.combout(\accel|t1_s2[45]~154_combout ),
	.cout(\accel|t1_s2[45]~155 ));
// synopsys translate_off
defparam \accel|t1_s2[45]~154 .lut_mask = 16'h694D;
defparam \accel|t1_s2[45]~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N27
dffeas \accel|t1_s2[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[45]~154_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[45] .is_wysiwyg = "true";
defparam \accel|t1_s2[45] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \accel|t1_s3[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [45]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[45] .is_wysiwyg = "true";
defparam \accel|t1_s3[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneive_lcell_comb \accel|mult_inst|a_reg~45 (
// Equation(s):
// \accel|mult_inst|a_reg~45_combout  = (\accel|t1_s3 [45] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [45]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~45_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~45 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_io_ibuf \A_i[46]~input (
	.i(A_i[46]),
	.ibar(gnd),
	.o(\A_i[46]~input0 ));
// synopsys translate_off
defparam \A_i[46]~input .bus_hold = "false";
defparam \A_i[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y10_N19
dffeas \accel|a_s1[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[46]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[46] .is_wysiwyg = "true";
defparam \accel|a_s1[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cycloneive_io_ibuf \B_i[46]~input (
	.i(B_i[46]),
	.ibar(gnd),
	.o(\B_i[46]~input0 ));
// synopsys translate_off
defparam \B_i[46]~input .bus_hold = "false";
defparam \B_i[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \accel|b_s1[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[46]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[46] .is_wysiwyg = "true";
defparam \accel|b_s1[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cycloneive_lcell_comb \accel|t1_s2[46]~156 (
// Equation(s):
// \accel|t1_s2[46]~156_combout  = ((\accel|a_s1 [46] $ (\accel|b_s1 [46] $ (\accel|t1_s2[45]~155 )))) # (GND)
// \accel|t1_s2[46]~157  = CARRY((\accel|a_s1 [46] & ((!\accel|t1_s2[45]~155 ) # (!\accel|b_s1 [46]))) # (!\accel|a_s1 [46] & (!\accel|b_s1 [46] & !\accel|t1_s2[45]~155 )))

	.dataa(\accel|a_s1 [46]),
	.datab(\accel|b_s1 [46]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[45]~155 ),
	.combout(\accel|t1_s2[46]~156_combout ),
	.cout(\accel|t1_s2[46]~157 ));
// synopsys translate_off
defparam \accel|t1_s2[46]~156 .lut_mask = 16'h962B;
defparam \accel|t1_s2[46]~156 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N29
dffeas \accel|t1_s2[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[46]~156_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[46] .is_wysiwyg = "true";
defparam \accel|t1_s2[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \accel|t1_s3[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [46]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[46] .is_wysiwyg = "true";
defparam \accel|t1_s3[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
cycloneive_lcell_comb \accel|mult_inst|a_reg~46 (
// Equation(s):
// \accel|mult_inst|a_reg~46_combout  = (\accel|t1_s3 [46] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [46]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~46_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~46 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneive_io_ibuf \A_i[47]~input (
	.i(A_i[47]),
	.ibar(gnd),
	.o(\A_i[47]~input0 ));
// synopsys translate_off
defparam \A_i[47]~input .bus_hold = "false";
defparam \A_i[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \accel|a_s1[47]~feeder (
// Equation(s):
// \accel|a_s1[47]~feeder_combout  = \A_i[47]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[47]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[47]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \accel|a_s1[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[47] .is_wysiwyg = "true";
defparam \accel|a_s1[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N0
cycloneive_io_ibuf \B_i[47]~input (
	.i(B_i[47]),
	.ibar(gnd),
	.o(\B_i[47]~input0 ));
// synopsys translate_off
defparam \B_i[47]~input .bus_hold = "false";
defparam \B_i[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \accel|b_s1[47]~feeder (
// Equation(s):
// \accel|b_s1[47]~feeder_combout  = \B_i[47]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[47]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[47]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N19
dffeas \accel|b_s1[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[47] .is_wysiwyg = "true";
defparam \accel|b_s1[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cycloneive_lcell_comb \accel|t1_s2[47]~158 (
// Equation(s):
// \accel|t1_s2[47]~158_combout  = (\accel|a_s1 [47] & ((\accel|b_s1 [47] & (!\accel|t1_s2[46]~157 )) # (!\accel|b_s1 [47] & (\accel|t1_s2[46]~157  & VCC)))) # (!\accel|a_s1 [47] & ((\accel|b_s1 [47] & ((\accel|t1_s2[46]~157 ) # (GND))) # (!\accel|b_s1 [47] 
// & (!\accel|t1_s2[46]~157 ))))
// \accel|t1_s2[47]~159  = CARRY((\accel|a_s1 [47] & (\accel|b_s1 [47] & !\accel|t1_s2[46]~157 )) # (!\accel|a_s1 [47] & ((\accel|b_s1 [47]) # (!\accel|t1_s2[46]~157 ))))

	.dataa(\accel|a_s1 [47]),
	.datab(\accel|b_s1 [47]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[46]~157 ),
	.combout(\accel|t1_s2[47]~158_combout ),
	.cout(\accel|t1_s2[47]~159 ));
// synopsys translate_off
defparam \accel|t1_s2[47]~158 .lut_mask = 16'h694D;
defparam \accel|t1_s2[47]~158 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y10_N31
dffeas \accel|t1_s2[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[47]~158_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[47] .is_wysiwyg = "true";
defparam \accel|t1_s2[47] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \accel|t1_s3[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [47]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[47] .is_wysiwyg = "true";
defparam \accel|t1_s3[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneive_lcell_comb \accel|mult_inst|a_reg~47 (
// Equation(s):
// \accel|mult_inst|a_reg~47_combout  = (\accel|t1_s3 [47] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [47]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~47_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~47 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_io_ibuf \A_i[48]~input (
	.i(A_i[48]),
	.ibar(gnd),
	.o(\A_i[48]~input0 ));
// synopsys translate_off
defparam \A_i[48]~input .bus_hold = "false";
defparam \A_i[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas \accel|a_s1[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[48]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[48] .is_wysiwyg = "true";
defparam \accel|a_s1[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cycloneive_io_ibuf \B_i[48]~input (
	.i(B_i[48]),
	.ibar(gnd),
	.o(\B_i[48]~input0 ));
// synopsys translate_off
defparam \B_i[48]~input .bus_hold = "false";
defparam \B_i[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \accel|b_s1[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[48]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[48] .is_wysiwyg = "true";
defparam \accel|b_s1[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cycloneive_lcell_comb \accel|t1_s2[48]~160 (
// Equation(s):
// \accel|t1_s2[48]~160_combout  = ((\accel|a_s1 [48] $ (\accel|b_s1 [48] $ (\accel|t1_s2[47]~159 )))) # (GND)
// \accel|t1_s2[48]~161  = CARRY((\accel|a_s1 [48] & ((!\accel|t1_s2[47]~159 ) # (!\accel|b_s1 [48]))) # (!\accel|a_s1 [48] & (!\accel|b_s1 [48] & !\accel|t1_s2[47]~159 )))

	.dataa(\accel|a_s1 [48]),
	.datab(\accel|b_s1 [48]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[47]~159 ),
	.combout(\accel|t1_s2[48]~160_combout ),
	.cout(\accel|t1_s2[48]~161 ));
// synopsys translate_off
defparam \accel|t1_s2[48]~160 .lut_mask = 16'h962B;
defparam \accel|t1_s2[48]~160 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N1
dffeas \accel|t1_s2[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[48]~160_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[48] .is_wysiwyg = "true";
defparam \accel|t1_s2[48] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N3
dffeas \accel|t1_s3[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [48]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[48] .is_wysiwyg = "true";
defparam \accel|t1_s3[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_lcell_comb \accel|mult_inst|a_reg~48 (
// Equation(s):
// \accel|mult_inst|a_reg~48_combout  = (\accel|t1_s3 [48] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [48]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~48_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~48 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneive_io_ibuf \B_i[49]~input (
	.i(B_i[49]),
	.ibar(gnd),
	.o(\B_i[49]~input0 ));
// synopsys translate_off
defparam \B_i[49]~input .bus_hold = "false";
defparam \B_i[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
cycloneive_lcell_comb \accel|b_s1[49]~feeder (
// Equation(s):
// \accel|b_s1[49]~feeder_combout  = \B_i[49]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[49]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[49]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N15
dffeas \accel|b_s1[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[49] .is_wysiwyg = "true";
defparam \accel|b_s1[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N2
cycloneive_io_ibuf \A_i[49]~input (
	.i(A_i[49]),
	.ibar(gnd),
	.o(\A_i[49]~input0 ));
// synopsys translate_off
defparam \A_i[49]~input .bus_hold = "false";
defparam \A_i[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \accel|a_s1[49]~feeder (
// Equation(s):
// \accel|a_s1[49]~feeder_combout  = \A_i[49]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[49]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[49]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N27
dffeas \accel|a_s1[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[49] .is_wysiwyg = "true";
defparam \accel|a_s1[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cycloneive_lcell_comb \accel|t1_s2[49]~162 (
// Equation(s):
// \accel|t1_s2[49]~162_combout  = (\accel|b_s1 [49] & ((\accel|a_s1 [49] & (!\accel|t1_s2[48]~161 )) # (!\accel|a_s1 [49] & ((\accel|t1_s2[48]~161 ) # (GND))))) # (!\accel|b_s1 [49] & ((\accel|a_s1 [49] & (\accel|t1_s2[48]~161  & VCC)) # (!\accel|a_s1 [49] 
// & (!\accel|t1_s2[48]~161 ))))
// \accel|t1_s2[49]~163  = CARRY((\accel|b_s1 [49] & ((!\accel|t1_s2[48]~161 ) # (!\accel|a_s1 [49]))) # (!\accel|b_s1 [49] & (!\accel|a_s1 [49] & !\accel|t1_s2[48]~161 )))

	.dataa(\accel|b_s1 [49]),
	.datab(\accel|a_s1 [49]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[48]~161 ),
	.combout(\accel|t1_s2[49]~162_combout ),
	.cout(\accel|t1_s2[49]~163 ));
// synopsys translate_off
defparam \accel|t1_s2[49]~162 .lut_mask = 16'h692B;
defparam \accel|t1_s2[49]~162 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N3
dffeas \accel|t1_s2[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[49]~162_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[49] .is_wysiwyg = "true";
defparam \accel|t1_s2[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N9
dffeas \accel|t1_s3[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [49]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[49] .is_wysiwyg = "true";
defparam \accel|t1_s3[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cycloneive_lcell_comb \accel|mult_inst|a_reg~49 (
// Equation(s):
// \accel|mult_inst|a_reg~49_combout  = (\accel|t1_s3 [49] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [49]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~49_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~49 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneive_io_ibuf \B_i[50]~input (
	.i(B_i[50]),
	.ibar(gnd),
	.o(\B_i[50]~input0 ));
// synopsys translate_off
defparam \B_i[50]~input .bus_hold = "false";
defparam \B_i[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N4
cycloneive_lcell_comb \accel|b_s1[50]~feeder (
// Equation(s):
// \accel|b_s1[50]~feeder_combout  = \B_i[50]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[50]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[50]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N5
dffeas \accel|b_s1[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[50] .is_wysiwyg = "true";
defparam \accel|b_s1[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
cycloneive_io_ibuf \A_i[50]~input (
	.i(A_i[50]),
	.ibar(gnd),
	.o(\A_i[50]~input0 ));
// synopsys translate_off
defparam \A_i[50]~input .bus_hold = "false";
defparam \A_i[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cycloneive_lcell_comb \accel|a_s1[50]~feeder (
// Equation(s):
// \accel|a_s1[50]~feeder_combout  = \A_i[50]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[50]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[50]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N15
dffeas \accel|a_s1[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[50] .is_wysiwyg = "true";
defparam \accel|a_s1[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cycloneive_lcell_comb \accel|t1_s2[50]~164 (
// Equation(s):
// \accel|t1_s2[50]~164_combout  = ((\accel|b_s1 [50] $ (\accel|a_s1 [50] $ (\accel|t1_s2[49]~163 )))) # (GND)
// \accel|t1_s2[50]~165  = CARRY((\accel|b_s1 [50] & (\accel|a_s1 [50] & !\accel|t1_s2[49]~163 )) # (!\accel|b_s1 [50] & ((\accel|a_s1 [50]) # (!\accel|t1_s2[49]~163 ))))

	.dataa(\accel|b_s1 [50]),
	.datab(\accel|a_s1 [50]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[49]~163 ),
	.combout(\accel|t1_s2[50]~164_combout ),
	.cout(\accel|t1_s2[50]~165 ));
// synopsys translate_off
defparam \accel|t1_s2[50]~164 .lut_mask = 16'h964D;
defparam \accel|t1_s2[50]~164 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \accel|t1_s2[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[50]~164_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[50] .is_wysiwyg = "true";
defparam \accel|t1_s2[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \accel|t1_s3[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [50]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[50] .is_wysiwyg = "true";
defparam \accel|t1_s3[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneive_lcell_comb \accel|mult_inst|a_reg~50 (
// Equation(s):
// \accel|mult_inst|a_reg~50_combout  = (\accel|t1_s3 [50] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [50]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~50_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~50 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
cycloneive_io_ibuf \B_i[51]~input (
	.i(B_i[51]),
	.ibar(gnd),
	.o(\B_i[51]~input0 ));
// synopsys translate_off
defparam \B_i[51]~input .bus_hold = "false";
defparam \B_i[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N28
cycloneive_lcell_comb \accel|b_s1[51]~feeder (
// Equation(s):
// \accel|b_s1[51]~feeder_combout  = \B_i[51]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[51]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[51]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N29
dffeas \accel|b_s1[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[51] .is_wysiwyg = "true";
defparam \accel|b_s1[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneive_io_ibuf \A_i[51]~input (
	.i(A_i[51]),
	.ibar(gnd),
	.o(\A_i[51]~input0 ));
// synopsys translate_off
defparam \A_i[51]~input .bus_hold = "false";
defparam \A_i[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
cycloneive_lcell_comb \accel|a_s1[51]~feeder (
// Equation(s):
// \accel|a_s1[51]~feeder_combout  = \A_i[51]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[51]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[51]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N3
dffeas \accel|a_s1[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[51] .is_wysiwyg = "true";
defparam \accel|a_s1[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cycloneive_lcell_comb \accel|t1_s2[51]~166 (
// Equation(s):
// \accel|t1_s2[51]~166_combout  = (\accel|b_s1 [51] & ((\accel|a_s1 [51] & (!\accel|t1_s2[50]~165 )) # (!\accel|a_s1 [51] & ((\accel|t1_s2[50]~165 ) # (GND))))) # (!\accel|b_s1 [51] & ((\accel|a_s1 [51] & (\accel|t1_s2[50]~165  & VCC)) # (!\accel|a_s1 [51] 
// & (!\accel|t1_s2[50]~165 ))))
// \accel|t1_s2[51]~167  = CARRY((\accel|b_s1 [51] & ((!\accel|t1_s2[50]~165 ) # (!\accel|a_s1 [51]))) # (!\accel|b_s1 [51] & (!\accel|a_s1 [51] & !\accel|t1_s2[50]~165 )))

	.dataa(\accel|b_s1 [51]),
	.datab(\accel|a_s1 [51]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[50]~165 ),
	.combout(\accel|t1_s2[51]~166_combout ),
	.cout(\accel|t1_s2[51]~167 ));
// synopsys translate_off
defparam \accel|t1_s2[51]~166 .lut_mask = 16'h692B;
defparam \accel|t1_s2[51]~166 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N7
dffeas \accel|t1_s2[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[51]~166_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[51] .is_wysiwyg = "true";
defparam \accel|t1_s2[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \accel|t1_s3[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [51]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[51] .is_wysiwyg = "true";
defparam \accel|t1_s3[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_lcell_comb \accel|mult_inst|a_reg~51 (
// Equation(s):
// \accel|mult_inst|a_reg~51_combout  = (\accel|t1_s3 [51] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [51]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~51_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~51 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneive_io_ibuf \B_i[52]~input (
	.i(B_i[52]),
	.ibar(gnd),
	.o(\B_i[52]~input0 ));
// synopsys translate_off
defparam \B_i[52]~input .bus_hold = "false";
defparam \B_i[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N4
cycloneive_lcell_comb \accel|b_s1[52]~feeder (
// Equation(s):
// \accel|b_s1[52]~feeder_combout  = \B_i[52]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[52]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[52]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N5
dffeas \accel|b_s1[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[52] .is_wysiwyg = "true";
defparam \accel|b_s1[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
cycloneive_io_ibuf \A_i[52]~input (
	.i(A_i[52]),
	.ibar(gnd),
	.o(\A_i[52]~input0 ));
// synopsys translate_off
defparam \A_i[52]~input .bus_hold = "false";
defparam \A_i[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cycloneive_lcell_comb \accel|a_s1[52]~feeder (
// Equation(s):
// \accel|a_s1[52]~feeder_combout  = \A_i[52]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[52]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[52]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \accel|a_s1[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[52] .is_wysiwyg = "true";
defparam \accel|a_s1[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cycloneive_lcell_comb \accel|t1_s2[52]~168 (
// Equation(s):
// \accel|t1_s2[52]~168_combout  = ((\accel|b_s1 [52] $ (\accel|a_s1 [52] $ (\accel|t1_s2[51]~167 )))) # (GND)
// \accel|t1_s2[52]~169  = CARRY((\accel|b_s1 [52] & (\accel|a_s1 [52] & !\accel|t1_s2[51]~167 )) # (!\accel|b_s1 [52] & ((\accel|a_s1 [52]) # (!\accel|t1_s2[51]~167 ))))

	.dataa(\accel|b_s1 [52]),
	.datab(\accel|a_s1 [52]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[51]~167 ),
	.combout(\accel|t1_s2[52]~168_combout ),
	.cout(\accel|t1_s2[52]~169 ));
// synopsys translate_off
defparam \accel|t1_s2[52]~168 .lut_mask = 16'h964D;
defparam \accel|t1_s2[52]~168 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N9
dffeas \accel|t1_s2[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[52]~168_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[52] .is_wysiwyg = "true";
defparam \accel|t1_s2[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \accel|t1_s3[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [52]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[52] .is_wysiwyg = "true";
defparam \accel|t1_s3[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneive_lcell_comb \accel|mult_inst|a_reg~52 (
// Equation(s):
// \accel|mult_inst|a_reg~52_combout  = (\accel|t1_s3 [52] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [52]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~52_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~52 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
cycloneive_io_ibuf \B_i[53]~input (
	.i(B_i[53]),
	.ibar(gnd),
	.o(\B_i[53]~input0 ));
// synopsys translate_off
defparam \B_i[53]~input .bus_hold = "false";
defparam \B_i[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneive_lcell_comb \accel|b_s1[53]~feeder (
// Equation(s):
// \accel|b_s1[53]~feeder_combout  = \B_i[53]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[53]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[53]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N27
dffeas \accel|b_s1[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[53] .is_wysiwyg = "true";
defparam \accel|b_s1[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
cycloneive_io_ibuf \A_i[53]~input (
	.i(A_i[53]),
	.ibar(gnd),
	.o(\A_i[53]~input0 ));
// synopsys translate_off
defparam \A_i[53]~input .bus_hold = "false";
defparam \A_i[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N22
cycloneive_lcell_comb \accel|a_s1[53]~feeder (
// Equation(s):
// \accel|a_s1[53]~feeder_combout  = \A_i[53]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[53]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[53]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N23
dffeas \accel|a_s1[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[53] .is_wysiwyg = "true";
defparam \accel|a_s1[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cycloneive_lcell_comb \accel|t1_s2[53]~170 (
// Equation(s):
// \accel|t1_s2[53]~170_combout  = (\accel|b_s1 [53] & ((\accel|a_s1 [53] & (!\accel|t1_s2[52]~169 )) # (!\accel|a_s1 [53] & ((\accel|t1_s2[52]~169 ) # (GND))))) # (!\accel|b_s1 [53] & ((\accel|a_s1 [53] & (\accel|t1_s2[52]~169  & VCC)) # (!\accel|a_s1 [53] 
// & (!\accel|t1_s2[52]~169 ))))
// \accel|t1_s2[53]~171  = CARRY((\accel|b_s1 [53] & ((!\accel|t1_s2[52]~169 ) # (!\accel|a_s1 [53]))) # (!\accel|b_s1 [53] & (!\accel|a_s1 [53] & !\accel|t1_s2[52]~169 )))

	.dataa(\accel|b_s1 [53]),
	.datab(\accel|a_s1 [53]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[52]~169 ),
	.combout(\accel|t1_s2[53]~170_combout ),
	.cout(\accel|t1_s2[53]~171 ));
// synopsys translate_off
defparam \accel|t1_s2[53]~170 .lut_mask = 16'h692B;
defparam \accel|t1_s2[53]~170 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N11
dffeas \accel|t1_s2[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[53]~170_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[53] .is_wysiwyg = "true";
defparam \accel|t1_s2[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N23
dffeas \accel|t1_s3[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [53]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[53] .is_wysiwyg = "true";
defparam \accel|t1_s3[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneive_lcell_comb \accel|mult_inst|a_reg~53 (
// Equation(s):
// \accel|mult_inst|a_reg~53_combout  = (\accel|t1_s3 [53] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [53]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~53_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~53 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y16_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult17 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~53_combout ,\accel|mult_inst|a_reg~52_combout ,\accel|mult_inst|a_reg~51_combout ,\accel|mult_inst|a_reg~50_combout ,\accel|mult_inst|a_reg~49_combout ,\accel|mult_inst|a_reg~48_combout ,\accel|mult_inst|a_reg~47_combout ,
\accel|mult_inst|a_reg~46_combout ,\accel|mult_inst|a_reg~45_combout ,\accel|mult_inst|a_reg~44_combout ,\accel|mult_inst|a_reg~43_combout ,\accel|mult_inst|a_reg~42_combout ,\accel|mult_inst|a_reg~41_combout ,\accel|mult_inst|a_reg~40_combout ,
\accel|mult_inst|a_reg~39_combout ,\accel|mult_inst|a_reg~38_combout ,\accel|mult_inst|a_reg~37_combout ,\accel|mult_inst|a_reg~36_combout }),
	.datab({\accel|mult_inst|b_reg~17_combout ,\accel|mult_inst|b_reg~16_combout ,\accel|mult_inst|b_reg~15_combout ,\accel|mult_inst|b_reg~14_combout ,\accel|mult_inst|b_reg~13_combout ,\accel|mult_inst|b_reg~12_combout ,\accel|mult_inst|b_reg~11_combout ,
\accel|mult_inst|b_reg~10_combout ,\accel|mult_inst|b_reg~9_combout ,\accel|mult_inst|b_reg~8_combout ,\accel|mult_inst|b_reg~7_combout ,\accel|mult_inst|b_reg~6_combout ,\accel|mult_inst|b_reg~5_combout ,\accel|mult_inst|b_reg~4_combout ,
\accel|mult_inst|b_reg~3_combout ,\accel|mult_inst|b_reg~2_combout ,\accel|mult_inst|b_reg~1_combout ,\accel|mult_inst|b_reg~0_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult17_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult17 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult17 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult17 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult17 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult17 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult17 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y16_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out18 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT35 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT34 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT33 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT32 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT31 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT30 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT29 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT28 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult17~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out18_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out18 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out18 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[0]~0 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[0]~0_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~dataout  & (\accel|mult_inst|Mult0|auto_generated|mac_out18~dataout  $ (VCC))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~dataout  & 
// (\accel|mult_inst|Mult0|auto_generated|mac_out18~dataout  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add41_result[0]~1  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~dataout  & \accel|mult_inst|Mult0|auto_generated|mac_out18~dataout ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~dataout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[0]~0_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[0]~1 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[0]~0 .lut_mask = 16'h6688;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[18]~36 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[18]~36_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[0]~0_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT18  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[17]~35 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[18]~37  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[0]~0_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT18 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[17]~35 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[0]~0_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT18  & !\accel|mult_inst|Mult0|auto_generated|add33_result[17]~35 
// )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[0]~0_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[17]~35 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[18]~36_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[18]~37 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[18]~36 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~36 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~36_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[0]~0_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[18]~36_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~35 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~37  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[0]~0_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[18]~36_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~35 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[0]~0_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[18]~36_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~35 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[0]~0_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~35 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~36_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~37 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~36 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \accel|mult_inst|p_out[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[36] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \accel|t6_s5[36]~195 (
// Equation(s):
// \accel|t6_s5[36]~195_combout  = ((\accel|t3_s4 [36] $ (\accel|mult_inst|p_out [36] $ (\accel|t6_s5[35]~194 )))) # (GND)
// \accel|t6_s5[36]~196  = CARRY((\accel|t3_s4 [36] & (\accel|mult_inst|p_out [36] & !\accel|t6_s5[35]~194 )) # (!\accel|t3_s4 [36] & ((\accel|mult_inst|p_out [36]) # (!\accel|t6_s5[35]~194 ))))

	.dataa(\accel|t3_s4 [36]),
	.datab(\accel|mult_inst|p_out [36]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[35]~194 ),
	.combout(\accel|t6_s5[36]~195_combout ),
	.cout(\accel|t6_s5[36]~196 ));
// synopsys translate_off
defparam \accel|t6_s5[36]~195 .lut_mask = 16'h964D;
defparam \accel|t6_s5[36]~195 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \accel|t6_s5[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[36]~195_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[36] .is_wysiwyg = "true";
defparam \accel|t6_s5[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \accel|q_reg[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [36]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[35] .is_wysiwyg = "true";
defparam \accel|q_reg[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[1]~2 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[1]~2_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1  & (\accel|mult_inst|Mult0|auto_generated|add41_result[0]~1  & VCC)) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[0]~1 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[0]~1 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[0]~1 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[1]~3  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1  & !\accel|mult_inst|Mult0|auto_generated|add41_result[0]~1 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT1  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[0]~1 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT1 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[0]~1 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[1]~2_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[1]~3 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[1]~2 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[19]~38 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[19]~38_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[1]~2_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT19  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[18]~37  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[18]~37 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[1]~2_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[18]~37 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[18]~37 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[19]~39  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[1]~2_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT19  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[18]~37 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[1]~2_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[18]~37 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT19 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[1]~2_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[18]~37 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[19]~38_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[19]~39 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[19]~38 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[1]~2 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[1]~2_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & (\accel|mult_inst|Mult0|auto_generated|add45_result[0]~1  & VCC)) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[0]~1 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[0]~1 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[0]~1 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[1]~3  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19  & !\accel|mult_inst|Mult0|auto_generated|add45_result[0]~1 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT1  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[0]~1 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT1 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[0]~1 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[1]~2_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[1]~3 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[1]~2 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~38 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~38_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[19]~38_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[1]~2_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~37  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[1]~2_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~37 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[19]~38_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[1]~2_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~37 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[1]~2_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~37 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~39  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[19]~38_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[1]~2_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~37 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[19]~38_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~37 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[1]~2_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[19]~38_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~37 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~38_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~39 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~38 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \accel|mult_inst|p_out[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[37] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_io_ibuf \D_i[35]~input (
	.i(D_i[35]),
	.ibar(gnd),
	.o(\D_i[35]~input0 ));
// synopsys translate_off
defparam \D_i[35]~input .bus_hold = "false";
defparam \D_i[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y13_N5
dffeas \accel|d_s1[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[35]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [35]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[35] .is_wysiwyg = "true";
defparam \accel|d_s1[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cycloneive_lcell_comb \accel|t3_s2[37]~feeder (
// Equation(s):
// \accel|t3_s2[37]~feeder_combout  = \accel|d_s1 [35]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [35]),
	.cin(gnd),
	.combout(\accel|t3_s2[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[37]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N21
dffeas \accel|t3_s2[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[37] .is_wysiwyg = "true";
defparam \accel|t3_s2[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cycloneive_lcell_comb \accel|t3_s3[37]~feeder (
// Equation(s):
// \accel|t3_s3[37]~feeder_combout  = \accel|t3_s2 [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [37]),
	.cin(gnd),
	.combout(\accel|t3_s3[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[37]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N29
dffeas \accel|t3_s3[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[37] .is_wysiwyg = "true";
defparam \accel|t3_s3[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \accel|t3_s4[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s3 [37]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[37] .is_wysiwyg = "true";
defparam \accel|t3_s4[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \accel|t6_s5[37]~197 (
// Equation(s):
// \accel|t6_s5[37]~197_combout  = (\accel|mult_inst|p_out [37] & ((\accel|t3_s4 [37] & (!\accel|t6_s5[36]~196 )) # (!\accel|t3_s4 [37] & (\accel|t6_s5[36]~196  & VCC)))) # (!\accel|mult_inst|p_out [37] & ((\accel|t3_s4 [37] & ((\accel|t6_s5[36]~196 ) # 
// (GND))) # (!\accel|t3_s4 [37] & (!\accel|t6_s5[36]~196 ))))
// \accel|t6_s5[37]~198  = CARRY((\accel|mult_inst|p_out [37] & (\accel|t3_s4 [37] & !\accel|t6_s5[36]~196 )) # (!\accel|mult_inst|p_out [37] & ((\accel|t3_s4 [37]) # (!\accel|t6_s5[36]~196 ))))

	.dataa(\accel|mult_inst|p_out [37]),
	.datab(\accel|t3_s4 [37]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[36]~196 ),
	.combout(\accel|t6_s5[37]~197_combout ),
	.cout(\accel|t6_s5[37]~198 ));
// synopsys translate_off
defparam \accel|t6_s5[37]~197 .lut_mask = 16'h694D;
defparam \accel|t6_s5[37]~197 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \accel|t6_s5[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[37]~197_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[37] .is_wysiwyg = "true";
defparam \accel|t6_s5[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \accel|q_reg[36]~feeder (
// Equation(s):
// \accel|q_reg[36]~feeder_combout  = \accel|t6_s5 [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [37]),
	.cin(gnd),
	.combout(\accel|q_reg[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[36]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \accel|q_reg[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[36] .is_wysiwyg = "true";
defparam \accel|q_reg[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[2]~4 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[2]~4_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT2  $ (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT2  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[1]~3 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[2]~5  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT2  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT2 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[1]~3 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT2  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT2  & !\accel|mult_inst|Mult0|auto_generated|add41_result[1]~3 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT2 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[1]~3 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[2]~4_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[2]~5 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[2]~4 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[20]~40 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[20]~40_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT20  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[2]~4_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[19]~39 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[20]~41  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT20  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[2]~4_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[19]~39 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT20  & (\accel|mult_inst|Mult0|auto_generated|add41_result[2]~4_combout  & !\accel|mult_inst|Mult0|auto_generated|add33_result[19]~39 
// )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT20 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[19]~39 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[20]~40_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[20]~41 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[20]~40 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[2]~4 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[2]~4_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT2  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT20  $ (!\accel|mult_inst|Mult0|auto_generated|add45_result[1]~3 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[2]~5  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT2  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT20 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[1]~3 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT2  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT20  & !\accel|mult_inst|Mult0|auto_generated|add45_result[1]~3 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT2 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[1]~3 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[2]~4_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[2]~5 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[2]~4 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~40 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~40_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[20]~40_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[2]~4_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~39 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~41  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[20]~40_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[2]~4_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~39 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[20]~40_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[2]~4_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~39 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[20]~40_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~39 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~40_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~41 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~40 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \accel|mult_inst|p_out[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[38] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N10
cycloneive_io_ibuf \D_i[36]~input (
	.i(D_i[36]),
	.ibar(gnd),
	.o(\D_i[36]~input0 ));
// synopsys translate_off
defparam \D_i[36]~input .bus_hold = "false";
defparam \D_i[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y13_N3
dffeas \accel|d_s1[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[36]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [36]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[36] .is_wysiwyg = "true";
defparam \accel|d_s1[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N24
cycloneive_lcell_comb \accel|t3_s2[38]~feeder (
// Equation(s):
// \accel|t3_s2[38]~feeder_combout  = \accel|d_s1 [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [36]),
	.cin(gnd),
	.combout(\accel|t3_s2[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[38]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \accel|t3_s2[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[38] .is_wysiwyg = "true";
defparam \accel|t3_s2[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cycloneive_lcell_comb \accel|t3_s3[38]~feeder (
// Equation(s):
// \accel|t3_s3[38]~feeder_combout  = \accel|t3_s2 [38]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [38]),
	.cin(gnd),
	.combout(\accel|t3_s3[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[38]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \accel|t3_s3[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[38] .is_wysiwyg = "true";
defparam \accel|t3_s3[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cycloneive_lcell_comb \accel|t3_s4[38]~feeder (
// Equation(s):
// \accel|t3_s4[38]~feeder_combout  = \accel|t3_s3 [38]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [38]),
	.cin(gnd),
	.combout(\accel|t3_s4[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[38]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \accel|t3_s4[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[38] .is_wysiwyg = "true";
defparam \accel|t3_s4[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \accel|t6_s5[38]~199 (
// Equation(s):
// \accel|t6_s5[38]~199_combout  = ((\accel|mult_inst|p_out [38] $ (\accel|t3_s4 [38] $ (\accel|t6_s5[37]~198 )))) # (GND)
// \accel|t6_s5[38]~200  = CARRY((\accel|mult_inst|p_out [38] & ((!\accel|t6_s5[37]~198 ) # (!\accel|t3_s4 [38]))) # (!\accel|mult_inst|p_out [38] & (!\accel|t3_s4 [38] & !\accel|t6_s5[37]~198 )))

	.dataa(\accel|mult_inst|p_out [38]),
	.datab(\accel|t3_s4 [38]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[37]~198 ),
	.combout(\accel|t6_s5[38]~199_combout ),
	.cout(\accel|t6_s5[38]~200 ));
// synopsys translate_off
defparam \accel|t6_s5[38]~199 .lut_mask = 16'h962B;
defparam \accel|t6_s5[38]~199 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \accel|t6_s5[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[38]~199_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[38] .is_wysiwyg = "true";
defparam \accel|t6_s5[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \accel|q_reg[37]~feeder (
// Equation(s):
// \accel|q_reg[37]~feeder_combout  = \accel|t6_s5 [38]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [38]),
	.cin(gnd),
	.combout(\accel|q_reg[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[37]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \accel|q_reg[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[37] .is_wysiwyg = "true";
defparam \accel|q_reg[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[3]~6 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[3]~6_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT3  & (\accel|mult_inst|Mult0|auto_generated|add45_result[2]~5  & VCC)) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[2]~5 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT3  & 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[2]~5 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[2]~5 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[3]~7  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT3  & !\accel|mult_inst|Mult0|auto_generated|add45_result[2]~5 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[2]~5 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT3 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT21 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[2]~5 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[3]~6_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[3]~7 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[3]~6 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[3]~6 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[3]~6_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3  & (\accel|mult_inst|Mult0|auto_generated|add41_result[2]~5  & VCC)) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[2]~5 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3  & 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[2]~5 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[2]~5 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[3]~7  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3  & !\accel|mult_inst|Mult0|auto_generated|add41_result[2]~5 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT3  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[2]~5 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT3 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[2]~5 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[3]~6_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[3]~7 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[3]~6 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[21]~42 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[21]~42_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[3]~6_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[20]~41  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[3]~6_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[20]~41 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[3]~6_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[20]~41 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[3]~6_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[20]~41 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[21]~43  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[3]~6_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[20]~41 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT21  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[20]~41 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[3]~6_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT21 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[20]~41 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[21]~42_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[21]~43 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[21]~42 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~42 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~42_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[3]~6_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[21]~42_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~41  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[21]~42_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~41 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[3]~6_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[21]~42_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~41 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[21]~42_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~41 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~43  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[3]~6_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[21]~42_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~41 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[3]~6_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~41 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[21]~42_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[3]~6_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[21]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~41 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~42_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~43 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~42 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \accel|mult_inst|p_out[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[39] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_io_ibuf \D_i[37]~input (
	.i(D_i[37]),
	.ibar(gnd),
	.o(\D_i[37]~input0 ));
// synopsys translate_off
defparam \D_i[37]~input .bus_hold = "false";
defparam \D_i[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \accel|d_s1[37]~feeder (
// Equation(s):
// \accel|d_s1[37]~feeder_combout  = \D_i[37]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[37]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[37]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \accel|d_s1[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [37]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[37] .is_wysiwyg = "true";
defparam \accel|d_s1[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \accel|t3_s2[39]~feeder (
// Equation(s):
// \accel|t3_s2[39]~feeder_combout  = \accel|d_s1 [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [37]),
	.cin(gnd),
	.combout(\accel|t3_s2[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[39]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \accel|t3_s2[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[39] .is_wysiwyg = "true";
defparam \accel|t3_s2[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \accel|t3_s3[39]~feeder (
// Equation(s):
// \accel|t3_s3[39]~feeder_combout  = \accel|t3_s2 [39]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [39]),
	.cin(gnd),
	.combout(\accel|t3_s3[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[39]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \accel|t3_s3[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[39] .is_wysiwyg = "true";
defparam \accel|t3_s3[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N7
dffeas \accel|t3_s4[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s3 [39]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[39] .is_wysiwyg = "true";
defparam \accel|t3_s4[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \accel|t6_s5[39]~201 (
// Equation(s):
// \accel|t6_s5[39]~201_combout  = (\accel|mult_inst|p_out [39] & ((\accel|t3_s4 [39] & (!\accel|t6_s5[38]~200 )) # (!\accel|t3_s4 [39] & (\accel|t6_s5[38]~200  & VCC)))) # (!\accel|mult_inst|p_out [39] & ((\accel|t3_s4 [39] & ((\accel|t6_s5[38]~200 ) # 
// (GND))) # (!\accel|t3_s4 [39] & (!\accel|t6_s5[38]~200 ))))
// \accel|t6_s5[39]~202  = CARRY((\accel|mult_inst|p_out [39] & (\accel|t3_s4 [39] & !\accel|t6_s5[38]~200 )) # (!\accel|mult_inst|p_out [39] & ((\accel|t3_s4 [39]) # (!\accel|t6_s5[38]~200 ))))

	.dataa(\accel|mult_inst|p_out [39]),
	.datab(\accel|t3_s4 [39]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[38]~200 ),
	.combout(\accel|t6_s5[39]~201_combout ),
	.cout(\accel|t6_s5[39]~202 ));
// synopsys translate_off
defparam \accel|t6_s5[39]~201 .lut_mask = 16'h694D;
defparam \accel|t6_s5[39]~201 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \accel|t6_s5[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[39]~201_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[39] .is_wysiwyg = "true";
defparam \accel|t6_s5[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \accel|q_reg[38]~feeder (
// Equation(s):
// \accel|q_reg[38]~feeder_combout  = \accel|t6_s5 [39]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [39]),
	.cin(gnd),
	.combout(\accel|q_reg[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[38]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \accel|q_reg[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[38] .is_wysiwyg = "true";
defparam \accel|q_reg[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[4]~8 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[4]~8_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT4  $ (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT4  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[3]~7 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[4]~9  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT4  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT4 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[3]~7 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT4  & (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT4  & !\accel|mult_inst|Mult0|auto_generated|add41_result[3]~7 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[3]~7 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[4]~8_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[4]~9 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[4]~8 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[22]~44 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[22]~44_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT22  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[4]~8_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[21]~43 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[22]~45  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT22  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[4]~8_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[21]~43 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT22  & (\accel|mult_inst|Mult0|auto_generated|add41_result[4]~8_combout  & !\accel|mult_inst|Mult0|auto_generated|add33_result[21]~43 
// )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT22 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[21]~43 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[22]~44_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[22]~45 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[22]~44 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[4]~8 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[4]~8_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT22  $ (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT4  $ (!\accel|mult_inst|Mult0|auto_generated|add45_result[3]~7 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[4]~9  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT22  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT4 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[3]~7 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT22  & (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT4  & !\accel|mult_inst|Mult0|auto_generated|add45_result[3]~7 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT22 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[3]~7 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[4]~8_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[4]~9 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[4]~8 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~44 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~44_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[22]~44_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[4]~8_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~43 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~45  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[22]~44_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[4]~8_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~43 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[22]~44_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[4]~8_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~43 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[22]~44_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~43 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~44_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~45 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~44 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \accel|mult_inst|p_out[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[40] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_io_ibuf \D_i[38]~input (
	.i(D_i[38]),
	.ibar(gnd),
	.o(\D_i[38]~input0 ));
// synopsys translate_off
defparam \D_i[38]~input .bus_hold = "false";
defparam \D_i[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \accel|d_s1[38]~feeder (
// Equation(s):
// \accel|d_s1[38]~feeder_combout  = \D_i[38]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[38]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[38]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \accel|d_s1[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [38]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[38] .is_wysiwyg = "true";
defparam \accel|d_s1[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \accel|t3_s2[40]~feeder (
// Equation(s):
// \accel|t3_s2[40]~feeder_combout  = \accel|d_s1 [38]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [38]),
	.cin(gnd),
	.combout(\accel|t3_s2[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[40]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \accel|t3_s2[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[40] .is_wysiwyg = "true";
defparam \accel|t3_s2[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \accel|t3_s3[40]~feeder (
// Equation(s):
// \accel|t3_s3[40]~feeder_combout  = \accel|t3_s2 [40]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [40]),
	.cin(gnd),
	.combout(\accel|t3_s3[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[40]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \accel|t3_s3[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[40] .is_wysiwyg = "true";
defparam \accel|t3_s3[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \accel|t3_s4[40]~feeder (
// Equation(s):
// \accel|t3_s4[40]~feeder_combout  = \accel|t3_s3 [40]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [40]),
	.cin(gnd),
	.combout(\accel|t3_s4[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[40]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \accel|t3_s4[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[40] .is_wysiwyg = "true";
defparam \accel|t3_s4[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \accel|t6_s5[40]~203 (
// Equation(s):
// \accel|t6_s5[40]~203_combout  = ((\accel|mult_inst|p_out [40] $ (\accel|t3_s4 [40] $ (\accel|t6_s5[39]~202 )))) # (GND)
// \accel|t6_s5[40]~204  = CARRY((\accel|mult_inst|p_out [40] & ((!\accel|t6_s5[39]~202 ) # (!\accel|t3_s4 [40]))) # (!\accel|mult_inst|p_out [40] & (!\accel|t3_s4 [40] & !\accel|t6_s5[39]~202 )))

	.dataa(\accel|mult_inst|p_out [40]),
	.datab(\accel|t3_s4 [40]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[39]~202 ),
	.combout(\accel|t6_s5[40]~203_combout ),
	.cout(\accel|t6_s5[40]~204 ));
// synopsys translate_off
defparam \accel|t6_s5[40]~203 .lut_mask = 16'h962B;
defparam \accel|t6_s5[40]~203 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \accel|t6_s5[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[40]~203_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[40] .is_wysiwyg = "true";
defparam \accel|t6_s5[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \accel|q_reg[39]~feeder (
// Equation(s):
// \accel|q_reg[39]~feeder_combout  = \accel|t6_s5 [40]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [40]),
	.cin(gnd),
	.combout(\accel|q_reg[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[39]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \accel|q_reg[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[39] .is_wysiwyg = "true";
defparam \accel|q_reg[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[5]~10 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[5]~10_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT5  & (\accel|mult_inst|Mult0|auto_generated|add41_result[4]~9  & VCC)) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[4]~9 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT5  & 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[4]~9 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[4]~9 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[5]~11  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT5  & !\accel|mult_inst|Mult0|auto_generated|add41_result[4]~9 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT5  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[4]~9 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT5 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[4]~9 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[5]~10_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[5]~11 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[5]~10 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[23]~46 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[23]~46_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[5]~10_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[22]~45  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[5]~10_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[22]~45 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[5]~10_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[22]~45 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[5]~10_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[22]~45 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[23]~47  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[5]~10_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[22]~45 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT23  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[22]~45 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[5]~10_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT23 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[22]~45 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[23]~46_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[23]~47 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[23]~46 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[5]~10 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[5]~10_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT5  & (\accel|mult_inst|Mult0|auto_generated|add45_result[4]~9  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[4]~9 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT5 
//  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[4]~9 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[4]~9 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[5]~11  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT5  & !\accel|mult_inst|Mult0|auto_generated|add45_result[4]~9 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[4]~9 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT5 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT23 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[4]~9 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[5]~10_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[5]~11 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[5]~10 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~46 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~46_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[23]~46_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[5]~10_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~45  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[5]~10_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~45 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[23]~46_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[5]~10_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~45 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[5]~10_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~45 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~47  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[23]~46_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[5]~10_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~45 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[23]~46_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~45 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[5]~10_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[23]~46_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~45 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~46_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~47 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~46 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \accel|mult_inst|p_out[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[41] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N4
cycloneive_io_ibuf \D_i[39]~input (
	.i(D_i[39]),
	.ibar(gnd),
	.o(\D_i[39]~input0 ));
// synopsys translate_off
defparam \D_i[39]~input .bus_hold = "false";
defparam \D_i[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \accel|d_s1[39]~feeder (
// Equation(s):
// \accel|d_s1[39]~feeder_combout  = \D_i[39]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[39]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[39]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[39]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[39]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N13
dffeas \accel|d_s1[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [39]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[39] .is_wysiwyg = "true";
defparam \accel|d_s1[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N7
dffeas \accel|t3_s2[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|d_s1 [39]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[41] .is_wysiwyg = "true";
defparam \accel|t3_s2[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cycloneive_lcell_comb \accel|t3_s3[41]~feeder (
// Equation(s):
// \accel|t3_s3[41]~feeder_combout  = \accel|t3_s2 [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [41]),
	.cin(gnd),
	.combout(\accel|t3_s3[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[41]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \accel|t3_s3[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[41] .is_wysiwyg = "true";
defparam \accel|t3_s3[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \accel|t3_s4[41]~feeder (
// Equation(s):
// \accel|t3_s4[41]~feeder_combout  = \accel|t3_s3 [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [41]),
	.cin(gnd),
	.combout(\accel|t3_s4[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[41]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \accel|t3_s4[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[41] .is_wysiwyg = "true";
defparam \accel|t3_s4[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \accel|t6_s5[41]~205 (
// Equation(s):
// \accel|t6_s5[41]~205_combout  = (\accel|mult_inst|p_out [41] & ((\accel|t3_s4 [41] & (!\accel|t6_s5[40]~204 )) # (!\accel|t3_s4 [41] & (\accel|t6_s5[40]~204  & VCC)))) # (!\accel|mult_inst|p_out [41] & ((\accel|t3_s4 [41] & ((\accel|t6_s5[40]~204 ) # 
// (GND))) # (!\accel|t3_s4 [41] & (!\accel|t6_s5[40]~204 ))))
// \accel|t6_s5[41]~206  = CARRY((\accel|mult_inst|p_out [41] & (\accel|t3_s4 [41] & !\accel|t6_s5[40]~204 )) # (!\accel|mult_inst|p_out [41] & ((\accel|t3_s4 [41]) # (!\accel|t6_s5[40]~204 ))))

	.dataa(\accel|mult_inst|p_out [41]),
	.datab(\accel|t3_s4 [41]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[40]~204 ),
	.combout(\accel|t6_s5[41]~205_combout ),
	.cout(\accel|t6_s5[41]~206 ));
// synopsys translate_off
defparam \accel|t6_s5[41]~205 .lut_mask = 16'h694D;
defparam \accel|t6_s5[41]~205 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \accel|t6_s5[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[41]~205_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[41] .is_wysiwyg = "true";
defparam \accel|t6_s5[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \accel|q_reg[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [41]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[40] .is_wysiwyg = "true";
defparam \accel|q_reg[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cycloneive_io_ibuf \D_i[40]~input (
	.i(D_i[40]),
	.ibar(gnd),
	.o(\D_i[40]~input0 ));
// synopsys translate_off
defparam \D_i[40]~input .bus_hold = "false";
defparam \D_i[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \accel|d_s1[40]~feeder (
// Equation(s):
// \accel|d_s1[40]~feeder_combout  = \D_i[40]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[40]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[40]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N5
dffeas \accel|d_s1[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [40]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[40] .is_wysiwyg = "true";
defparam \accel|d_s1[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \accel|t3_s2[42]~feeder (
// Equation(s):
// \accel|t3_s2[42]~feeder_combout  = \accel|d_s1 [40]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [40]),
	.cin(gnd),
	.combout(\accel|t3_s2[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[42]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \accel|t3_s2[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[42] .is_wysiwyg = "true";
defparam \accel|t3_s2[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \accel|t3_s3[42]~feeder (
// Equation(s):
// \accel|t3_s3[42]~feeder_combout  = \accel|t3_s2 [42]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [42]),
	.cin(gnd),
	.combout(\accel|t3_s3[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[42]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \accel|t3_s3[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[42] .is_wysiwyg = "true";
defparam \accel|t3_s3[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \accel|t3_s4[42]~feeder (
// Equation(s):
// \accel|t3_s4[42]~feeder_combout  = \accel|t3_s3 [42]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [42]),
	.cin(gnd),
	.combout(\accel|t3_s4[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[42]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \accel|t3_s4[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[42] .is_wysiwyg = "true";
defparam \accel|t3_s4[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[6]~12 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[6]~12_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT24  $ (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT6  $ (!\accel|mult_inst|Mult0|auto_generated|add45_result[5]~11 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[6]~13  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT24  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT6 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[5]~11 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT24  & (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT6  & !\accel|mult_inst|Mult0|auto_generated|add45_result[5]~11 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT24 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[5]~11 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[6]~12_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[6]~13 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[6]~12 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[6]~12 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[6]~12_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT6  $ (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT6  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[5]~11 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[6]~13  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT6  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT6 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[5]~11 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT6  & (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT6  & !\accel|mult_inst|Mult0|auto_generated|add41_result[5]~11 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[5]~11 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[6]~12_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[6]~13 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[6]~12 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[24]~48 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[24]~48_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[6]~12_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT24  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[23]~47 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[24]~49  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[6]~12_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT24 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[23]~47 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[6]~12_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT24  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[23]~47 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[6]~12_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[23]~47 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[24]~48_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[24]~49 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[24]~48 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~48 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~48_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[6]~12_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[24]~48_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~47 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~49  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[6]~12_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[24]~48_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~47 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[6]~12_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[24]~48_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~47 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[6]~12_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[24]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~47 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~48_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~49 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~48 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \accel|mult_inst|p_out[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[42] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \accel|t6_s5[42]~207 (
// Equation(s):
// \accel|t6_s5[42]~207_combout  = ((\accel|t3_s4 [42] $ (\accel|mult_inst|p_out [42] $ (\accel|t6_s5[41]~206 )))) # (GND)
// \accel|t6_s5[42]~208  = CARRY((\accel|t3_s4 [42] & (\accel|mult_inst|p_out [42] & !\accel|t6_s5[41]~206 )) # (!\accel|t3_s4 [42] & ((\accel|mult_inst|p_out [42]) # (!\accel|t6_s5[41]~206 ))))

	.dataa(\accel|t3_s4 [42]),
	.datab(\accel|mult_inst|p_out [42]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[41]~206 ),
	.combout(\accel|t6_s5[42]~207_combout ),
	.cout(\accel|t6_s5[42]~208 ));
// synopsys translate_off
defparam \accel|t6_s5[42]~207 .lut_mask = 16'h964D;
defparam \accel|t6_s5[42]~207 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \accel|t6_s5[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[42]~207_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[42] .is_wysiwyg = "true";
defparam \accel|t6_s5[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \accel|q_reg[41]~feeder (
// Equation(s):
// \accel|q_reg[41]~feeder_combout  = \accel|t6_s5 [42]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [42]),
	.cin(gnd),
	.combout(\accel|q_reg[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[41]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \accel|q_reg[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[41]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[41] .is_wysiwyg = "true";
defparam \accel|q_reg[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cycloneive_io_ibuf \D_i[41]~input (
	.i(D_i[41]),
	.ibar(gnd),
	.o(\D_i[41]~input0 ));
// synopsys translate_off
defparam \D_i[41]~input .bus_hold = "false";
defparam \D_i[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \accel|d_s1[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[41]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [41]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[41] .is_wysiwyg = "true";
defparam \accel|d_s1[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cycloneive_lcell_comb \accel|t3_s2[43]~feeder (
// Equation(s):
// \accel|t3_s2[43]~feeder_combout  = \accel|d_s1 [41]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [41]),
	.cin(gnd),
	.combout(\accel|t3_s2[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[43]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \accel|t3_s2[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[43] .is_wysiwyg = "true";
defparam \accel|t3_s2[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \accel|t3_s3[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [43]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[43] .is_wysiwyg = "true";
defparam \accel|t3_s3[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \accel|t3_s4[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s3 [43]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[43] .is_wysiwyg = "true";
defparam \accel|t3_s4[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[7]~14 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[7]~14_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25  & (\accel|mult_inst|Mult0|auto_generated|add45_result[6]~13  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[6]~13 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT7  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[6]~13 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[6]~13 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[7]~15  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25  & !\accel|mult_inst|Mult0|auto_generated|add45_result[6]~13 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT7  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[6]~13 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT7 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[6]~13 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[7]~14_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[7]~15 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[7]~14 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[7]~14 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[7]~14_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7  & (\accel|mult_inst|Mult0|auto_generated|add41_result[6]~13  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[6]~13 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7  
// & (!\accel|mult_inst|Mult0|auto_generated|add41_result[6]~13 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[6]~13 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[7]~15  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7  & !\accel|mult_inst|Mult0|auto_generated|add41_result[6]~13 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT7  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[6]~13 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT7 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[6]~13 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[7]~14_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[7]~15 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[7]~14 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[25]~50 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[25]~50_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[7]~14_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[24]~49  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[7]~14_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[24]~49 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[7]~14_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[24]~49 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[7]~14_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[24]~49 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[25]~51  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[7]~14_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[24]~49 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT25  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[24]~49 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[7]~14_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT25 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[24]~49 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[25]~50_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[25]~51 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[25]~50 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~50 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~50_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[7]~14_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[25]~50_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~49  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[25]~50_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~49 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[7]~14_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[25]~50_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~49 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[25]~50_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~49 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~51  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[7]~14_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[25]~50_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~49 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[7]~14_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~49 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[25]~50_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[7]~14_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[25]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~49 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~50_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~51 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~50 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \accel|mult_inst|p_out[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[43] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cycloneive_lcell_comb \accel|t6_s5[43]~209 (
// Equation(s):
// \accel|t6_s5[43]~209_combout  = (\accel|t3_s4 [43] & ((\accel|mult_inst|p_out [43] & (!\accel|t6_s5[42]~208 )) # (!\accel|mult_inst|p_out [43] & ((\accel|t6_s5[42]~208 ) # (GND))))) # (!\accel|t3_s4 [43] & ((\accel|mult_inst|p_out [43] & 
// (\accel|t6_s5[42]~208  & VCC)) # (!\accel|mult_inst|p_out [43] & (!\accel|t6_s5[42]~208 ))))
// \accel|t6_s5[43]~210  = CARRY((\accel|t3_s4 [43] & ((!\accel|t6_s5[42]~208 ) # (!\accel|mult_inst|p_out [43]))) # (!\accel|t3_s4 [43] & (!\accel|mult_inst|p_out [43] & !\accel|t6_s5[42]~208 )))

	.dataa(\accel|t3_s4 [43]),
	.datab(\accel|mult_inst|p_out [43]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[42]~208 ),
	.combout(\accel|t6_s5[43]~209_combout ),
	.cout(\accel|t6_s5[43]~210 ));
// synopsys translate_off
defparam \accel|t6_s5[43]~209 .lut_mask = 16'h692B;
defparam \accel|t6_s5[43]~209 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \accel|t6_s5[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[43]~209_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[43] .is_wysiwyg = "true";
defparam \accel|t6_s5[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \accel|q_reg[42]~feeder (
// Equation(s):
// \accel|q_reg[42]~feeder_combout  = \accel|t6_s5 [43]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [43]),
	.cin(gnd),
	.combout(\accel|q_reg[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[42]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \accel|q_reg[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[42] .is_wysiwyg = "true";
defparam \accel|q_reg[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cycloneive_io_ibuf \D_i[42]~input (
	.i(D_i[42]),
	.ibar(gnd),
	.o(\D_i[42]~input0 ));
// synopsys translate_off
defparam \D_i[42]~input .bus_hold = "false";
defparam \D_i[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y12_N3
dffeas \accel|d_s1[42] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[42]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [42]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[42] .is_wysiwyg = "true";
defparam \accel|d_s1[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \accel|t3_s2[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|d_s1 [42]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[44] .is_wysiwyg = "true";
defparam \accel|t3_s2[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \accel|t3_s3[44]~feeder (
// Equation(s):
// \accel|t3_s3[44]~feeder_combout  = \accel|t3_s2 [44]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [44]),
	.cin(gnd),
	.combout(\accel|t3_s3[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[44]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \accel|t3_s3[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[44] .is_wysiwyg = "true";
defparam \accel|t3_s3[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \accel|t3_s4[44]~feeder (
// Equation(s):
// \accel|t3_s4[44]~feeder_combout  = \accel|t3_s3 [44]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [44]),
	.cin(gnd),
	.combout(\accel|t3_s4[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[44]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N27
dffeas \accel|t3_s4[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[44] .is_wysiwyg = "true";
defparam \accel|t3_s4[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[8]~16 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[8]~16_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT26  $ (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT8  $ (!\accel|mult_inst|Mult0|auto_generated|add45_result[7]~15 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[8]~17  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT26  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT8 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[7]~15 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT26  & (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT8  & !\accel|mult_inst|Mult0|auto_generated|add45_result[7]~15 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT26 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[7]~15 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[8]~16_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[8]~17 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[8]~16 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[8]~16 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[8]~16_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT8  $ (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT8  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[7]~15 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[8]~17  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT8  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT8 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[7]~15 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT8  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT8  & !\accel|mult_inst|Mult0|auto_generated|add41_result[7]~15 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT8 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[7]~15 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[8]~16_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[8]~17 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[8]~16 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[26]~52 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[26]~52_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT26  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[8]~16_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[25]~51 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[26]~53  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT26  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[8]~16_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[25]~51 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT26  & (\accel|mult_inst|Mult0|auto_generated|add41_result[8]~16_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[25]~51 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT26 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[25]~51 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[26]~52_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[26]~53 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[26]~52 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~52 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~52_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[8]~16_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[26]~52_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~51 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~53  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[8]~16_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[26]~52_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~51 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[8]~16_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[26]~52_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~51 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[8]~16_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~51 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~52_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~53 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~52 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \accel|mult_inst|p_out[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[44] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cycloneive_lcell_comb \accel|t6_s5[44]~211 (
// Equation(s):
// \accel|t6_s5[44]~211_combout  = ((\accel|t3_s4 [44] $ (\accel|mult_inst|p_out [44] $ (\accel|t6_s5[43]~210 )))) # (GND)
// \accel|t6_s5[44]~212  = CARRY((\accel|t3_s4 [44] & (\accel|mult_inst|p_out [44] & !\accel|t6_s5[43]~210 )) # (!\accel|t3_s4 [44] & ((\accel|mult_inst|p_out [44]) # (!\accel|t6_s5[43]~210 ))))

	.dataa(\accel|t3_s4 [44]),
	.datab(\accel|mult_inst|p_out [44]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[43]~210 ),
	.combout(\accel|t6_s5[44]~211_combout ),
	.cout(\accel|t6_s5[44]~212 ));
// synopsys translate_off
defparam \accel|t6_s5[44]~211 .lut_mask = 16'h964D;
defparam \accel|t6_s5[44]~211 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \accel|t6_s5[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[44]~211_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[44] .is_wysiwyg = "true";
defparam \accel|t6_s5[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \accel|q_reg[43]~feeder (
// Equation(s):
// \accel|q_reg[43]~feeder_combout  = \accel|t6_s5 [44]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [44]),
	.cin(gnd),
	.combout(\accel|q_reg[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[43]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \accel|q_reg[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[43] .is_wysiwyg = "true";
defparam \accel|q_reg[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_io_ibuf \D_i[43]~input (
	.i(D_i[43]),
	.ibar(gnd),
	.o(\D_i[43]~input0 ));
// synopsys translate_off
defparam \D_i[43]~input .bus_hold = "false";
defparam \D_i[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N4
cycloneive_lcell_comb \accel|d_s1[43]~feeder (
// Equation(s):
// \accel|d_s1[43]~feeder_combout  = \D_i[43]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[43]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[43]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[43]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[43]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N5
dffeas \accel|d_s1[43] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[43]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [43]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[43] .is_wysiwyg = "true";
defparam \accel|d_s1[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N17
dffeas \accel|t3_s2[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|d_s1 [43]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[45] .is_wysiwyg = "true";
defparam \accel|t3_s2[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cycloneive_lcell_comb \accel|t3_s3[45]~feeder (
// Equation(s):
// \accel|t3_s3[45]~feeder_combout  = \accel|t3_s2 [45]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [45]),
	.cin(gnd),
	.combout(\accel|t3_s3[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[45]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas \accel|t3_s3[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[45] .is_wysiwyg = "true";
defparam \accel|t3_s3[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneive_lcell_comb \accel|t3_s4[45]~feeder (
// Equation(s):
// \accel|t3_s4[45]~feeder_combout  = \accel|t3_s3 [45]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [45]),
	.cin(gnd),
	.combout(\accel|t3_s4[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[45]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \accel|t3_s4[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[45] .is_wysiwyg = "true";
defparam \accel|t3_s4[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[9]~18 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[9]~18_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT9  & (\accel|mult_inst|Mult0|auto_generated|add45_result[8]~17  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[8]~17 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT27  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[8]~17 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[8]~17 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[9]~19  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT9  & !\accel|mult_inst|Mult0|auto_generated|add45_result[8]~17 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT27  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[8]~17 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT9 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT27 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[8]~17 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[9]~18_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[9]~19 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[9]~18 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[9]~18 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[9]~18_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9  & (\accel|mult_inst|Mult0|auto_generated|add41_result[8]~17  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[8]~17 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9  
// & (!\accel|mult_inst|Mult0|auto_generated|add41_result[8]~17 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[8]~17 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[9]~19  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9  & !\accel|mult_inst|Mult0|auto_generated|add41_result[8]~17 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT9  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[8]~17 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT9 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[8]~17 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[9]~18_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[9]~19 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[9]~18 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[27]~54 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[27]~54_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[9]~18_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT27  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[26]~53  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[26]~53 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[9]~18_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[26]~53 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[26]~53 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[27]~55  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[9]~18_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT27  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[26]~53 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[9]~18_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[26]~53 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT27 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[9]~18_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[26]~53 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[27]~54_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[27]~55 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[27]~54 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~54 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~54_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[9]~18_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[27]~54_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~53  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[27]~54_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~53 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[9]~18_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[27]~54_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~53 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[27]~54_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~53 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~55  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[9]~18_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[27]~54_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~53 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[9]~18_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~53 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[27]~54_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[9]~18_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[27]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~53 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~54_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~55 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~54 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \accel|mult_inst|p_out[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[45] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \accel|t6_s5[45]~213 (
// Equation(s):
// \accel|t6_s5[45]~213_combout  = (\accel|t3_s4 [45] & ((\accel|mult_inst|p_out [45] & (!\accel|t6_s5[44]~212 )) # (!\accel|mult_inst|p_out [45] & ((\accel|t6_s5[44]~212 ) # (GND))))) # (!\accel|t3_s4 [45] & ((\accel|mult_inst|p_out [45] & 
// (\accel|t6_s5[44]~212  & VCC)) # (!\accel|mult_inst|p_out [45] & (!\accel|t6_s5[44]~212 ))))
// \accel|t6_s5[45]~214  = CARRY((\accel|t3_s4 [45] & ((!\accel|t6_s5[44]~212 ) # (!\accel|mult_inst|p_out [45]))) # (!\accel|t3_s4 [45] & (!\accel|mult_inst|p_out [45] & !\accel|t6_s5[44]~212 )))

	.dataa(\accel|t3_s4 [45]),
	.datab(\accel|mult_inst|p_out [45]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[44]~212 ),
	.combout(\accel|t6_s5[45]~213_combout ),
	.cout(\accel|t6_s5[45]~214 ));
// synopsys translate_off
defparam \accel|t6_s5[45]~213 .lut_mask = 16'h692B;
defparam \accel|t6_s5[45]~213 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \accel|t6_s5[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[45]~213_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[45] .is_wysiwyg = "true";
defparam \accel|t6_s5[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \accel|q_reg[44]~feeder (
// Equation(s):
// \accel|q_reg[44]~feeder_combout  = \accel|t6_s5 [45]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [45]),
	.cin(gnd),
	.combout(\accel|q_reg[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[44]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \accel|q_reg[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[44] .is_wysiwyg = "true";
defparam \accel|q_reg[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[10]~20 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[10]~20_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT10  $ (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT10  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[9]~19 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[10]~21  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT10  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT10 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[9]~19 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT10  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT10  & !\accel|mult_inst|Mult0|auto_generated|add41_result[9]~19 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT10 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[9]~19 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[10]~20_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[10]~21 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[10]~20 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[28]~56 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[28]~56_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[10]~20_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT28  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[27]~55 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[28]~57  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[10]~20_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT28 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[27]~55 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[10]~20_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT28  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[27]~55 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[10]~20_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[27]~55 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[28]~56_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[28]~57 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[28]~56 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[10]~20 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[10]~20_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT10  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT28  $ (!\accel|mult_inst|Mult0|auto_generated|add45_result[9]~19 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[10]~21  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT10  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT28 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[9]~19 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT10  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT28  & !\accel|mult_inst|Mult0|auto_generated|add45_result[9]~19 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT10 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[9]~19 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[10]~20_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[10]~21 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[10]~20 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~56 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~56_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[28]~56_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[10]~20_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~55 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~57  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[28]~56_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[10]~20_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~55 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[28]~56_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[10]~20_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~55 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[28]~56_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[10]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~55 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~56_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~57 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~56 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \accel|mult_inst|p_out[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[46] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cycloneive_io_ibuf \D_i[44]~input (
	.i(D_i[44]),
	.ibar(gnd),
	.o(\D_i[44]~input0 ));
// synopsys translate_off
defparam \D_i[44]~input .bus_hold = "false";
defparam \D_i[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \accel|d_s1[44]~feeder (
// Equation(s):
// \accel|d_s1[44]~feeder_combout  = \D_i[44]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[44]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[44]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \accel|d_s1[44] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [44]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[44] .is_wysiwyg = "true";
defparam \accel|d_s1[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \accel|t3_s2[46]~feeder (
// Equation(s):
// \accel|t3_s2[46]~feeder_combout  = \accel|d_s1 [44]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [44]),
	.cin(gnd),
	.combout(\accel|t3_s2[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[46]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \accel|t3_s2[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[46] .is_wysiwyg = "true";
defparam \accel|t3_s2[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \accel|t3_s3[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [46]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[46] .is_wysiwyg = "true";
defparam \accel|t3_s3[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \accel|t3_s4[46]~feeder (
// Equation(s):
// \accel|t3_s4[46]~feeder_combout  = \accel|t3_s3 [46]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [46]),
	.cin(gnd),
	.combout(\accel|t3_s4[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[46]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N5
dffeas \accel|t3_s4[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[46] .is_wysiwyg = "true";
defparam \accel|t3_s4[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cycloneive_lcell_comb \accel|t6_s5[46]~215 (
// Equation(s):
// \accel|t6_s5[46]~215_combout  = ((\accel|mult_inst|p_out [46] $ (\accel|t3_s4 [46] $ (\accel|t6_s5[45]~214 )))) # (GND)
// \accel|t6_s5[46]~216  = CARRY((\accel|mult_inst|p_out [46] & ((!\accel|t6_s5[45]~214 ) # (!\accel|t3_s4 [46]))) # (!\accel|mult_inst|p_out [46] & (!\accel|t3_s4 [46] & !\accel|t6_s5[45]~214 )))

	.dataa(\accel|mult_inst|p_out [46]),
	.datab(\accel|t3_s4 [46]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[45]~214 ),
	.combout(\accel|t6_s5[46]~215_combout ),
	.cout(\accel|t6_s5[46]~216 ));
// synopsys translate_off
defparam \accel|t6_s5[46]~215 .lut_mask = 16'h962B;
defparam \accel|t6_s5[46]~215 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \accel|t6_s5[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[46]~215_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[46] .is_wysiwyg = "true";
defparam \accel|t6_s5[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \accel|q_reg[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [46]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[45] .is_wysiwyg = "true";
defparam \accel|q_reg[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneive_io_ibuf \D_i[45]~input (
	.i(D_i[45]),
	.ibar(gnd),
	.o(\D_i[45]~input0 ));
// synopsys translate_off
defparam \D_i[45]~input .bus_hold = "false";
defparam \D_i[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneive_lcell_comb \accel|d_s1[45]~feeder (
// Equation(s):
// \accel|d_s1[45]~feeder_combout  = \D_i[45]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[45]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[45]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[45]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[45]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \accel|d_s1[45] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [45]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[45] .is_wysiwyg = "true";
defparam \accel|d_s1[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \accel|t3_s2[47]~feeder (
// Equation(s):
// \accel|t3_s2[47]~feeder_combout  = \accel|d_s1 [45]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [45]),
	.cin(gnd),
	.combout(\accel|t3_s2[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[47]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \accel|t3_s2[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[47] .is_wysiwyg = "true";
defparam \accel|t3_s2[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \accel|t3_s3[47]~feeder (
// Equation(s):
// \accel|t3_s3[47]~feeder_combout  = \accel|t3_s2 [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [47]),
	.cin(gnd),
	.combout(\accel|t3_s3[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[47]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \accel|t3_s3[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[47] .is_wysiwyg = "true";
defparam \accel|t3_s3[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \accel|t3_s4[47]~feeder (
// Equation(s):
// \accel|t3_s4[47]~feeder_combout  = \accel|t3_s3 [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [47]),
	.cin(gnd),
	.combout(\accel|t3_s4[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[47]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \accel|t3_s4[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[47] .is_wysiwyg = "true";
defparam \accel|t3_s4[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[11]~22 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[11]~22_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29  & (\accel|mult_inst|Mult0|auto_generated|add45_result[10]~21  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[10]~21 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT11  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[10]~21 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[10]~21 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[11]~23  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29  & !\accel|mult_inst|Mult0|auto_generated|add45_result[10]~21 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT11  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[10]~21 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT11 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[10]~21 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[11]~22_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[11]~23 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[11]~22 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[11]~22 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[11]~22_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT11  & (\accel|mult_inst|Mult0|auto_generated|add41_result[10]~21  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[10]~21 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[10]~21 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[10]~21 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[11]~23  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT11  & !\accel|mult_inst|Mult0|auto_generated|add41_result[10]~21 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[10]~21 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT11 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[10]~21 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[11]~22_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[11]~23 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[11]~22 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[29]~58 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[29]~58_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT29  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[11]~22_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[28]~57  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[11]~22_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[28]~57 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT29  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[11]~22_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[28]~57 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[11]~22_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[28]~57 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[29]~59  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[11]~22_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[28]~57 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT29  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[28]~57 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[11]~22_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT29 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[28]~57 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[29]~58_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[29]~59 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[29]~58 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~58 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~58_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[11]~22_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[29]~58_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~57  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[29]~58_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~57 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[11]~22_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[29]~58_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~57 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[29]~58_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~57 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~59  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[11]~22_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[29]~58_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~57 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[11]~22_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~57 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[29]~58_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[11]~22_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[29]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~57 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~58_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~59 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~58 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \accel|mult_inst|p_out[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[47] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cycloneive_lcell_comb \accel|t6_s5[47]~217 (
// Equation(s):
// \accel|t6_s5[47]~217_combout  = (\accel|t3_s4 [47] & ((\accel|mult_inst|p_out [47] & (!\accel|t6_s5[46]~216 )) # (!\accel|mult_inst|p_out [47] & ((\accel|t6_s5[46]~216 ) # (GND))))) # (!\accel|t3_s4 [47] & ((\accel|mult_inst|p_out [47] & 
// (\accel|t6_s5[46]~216  & VCC)) # (!\accel|mult_inst|p_out [47] & (!\accel|t6_s5[46]~216 ))))
// \accel|t6_s5[47]~218  = CARRY((\accel|t3_s4 [47] & ((!\accel|t6_s5[46]~216 ) # (!\accel|mult_inst|p_out [47]))) # (!\accel|t3_s4 [47] & (!\accel|mult_inst|p_out [47] & !\accel|t6_s5[46]~216 )))

	.dataa(\accel|t3_s4 [47]),
	.datab(\accel|mult_inst|p_out [47]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[46]~216 ),
	.combout(\accel|t6_s5[47]~217_combout ),
	.cout(\accel|t6_s5[47]~218 ));
// synopsys translate_off
defparam \accel|t6_s5[47]~217 .lut_mask = 16'h692B;
defparam \accel|t6_s5[47]~217 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \accel|t6_s5[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[47]~217_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[47] .is_wysiwyg = "true";
defparam \accel|t6_s5[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \accel|q_reg[46]~feeder (
// Equation(s):
// \accel|q_reg[46]~feeder_combout  = \accel|t6_s5 [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [47]),
	.cin(gnd),
	.combout(\accel|q_reg[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[46]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N15
dffeas \accel|q_reg[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[46] .is_wysiwyg = "true";
defparam \accel|q_reg[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_io_ibuf \D_i[46]~input (
	.i(D_i[46]),
	.ibar(gnd),
	.o(\D_i[46]~input0 ));
// synopsys translate_off
defparam \D_i[46]~input .bus_hold = "false";
defparam \D_i[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \accel|d_s1[46]~feeder (
// Equation(s):
// \accel|d_s1[46]~feeder_combout  = \D_i[46]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[46]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[46]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \accel|d_s1[46] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [46]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[46] .is_wysiwyg = "true";
defparam \accel|d_s1[46] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \accel|t3_s2[48]~feeder (
// Equation(s):
// \accel|t3_s2[48]~feeder_combout  = \accel|d_s1 [46]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [46]),
	.cin(gnd),
	.combout(\accel|t3_s2[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[48]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \accel|t3_s2[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[48] .is_wysiwyg = "true";
defparam \accel|t3_s2[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \accel|t3_s3[48]~feeder (
// Equation(s):
// \accel|t3_s3[48]~feeder_combout  = \accel|t3_s2 [48]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [48]),
	.cin(gnd),
	.combout(\accel|t3_s3[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[48]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \accel|t3_s3[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[48] .is_wysiwyg = "true";
defparam \accel|t3_s3[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \accel|t3_s4[48]~feeder (
// Equation(s):
// \accel|t3_s4[48]~feeder_combout  = \accel|t3_s3 [48]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [48]),
	.cin(gnd),
	.combout(\accel|t3_s4[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[48]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \accel|t3_s4[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[48] .is_wysiwyg = "true";
defparam \accel|t3_s4[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[12]~24 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[12]~24_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT12  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT30  $ (!\accel|mult_inst|Mult0|auto_generated|add45_result[11]~23 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[12]~25  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT12  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT30 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[11]~23 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT12  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT30  & !\accel|mult_inst|Mult0|auto_generated|add45_result[11]~23 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT12 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[11]~23 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[12]~24_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[12]~25 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[12]~24 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[12]~24 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[12]~24_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT12  $ (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT12  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[11]~23 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[12]~25  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT12  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT12 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[11]~23 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT12  & (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT12  & !\accel|mult_inst|Mult0|auto_generated|add41_result[11]~23 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[11]~23 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[12]~24_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[12]~25 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[12]~24 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[30]~60 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[30]~60_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[12]~24_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT30  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[29]~59 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[30]~61  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[12]~24_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT30 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[29]~59 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[12]~24_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT30  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[29]~59 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[12]~24_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[29]~59 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[30]~60_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[30]~61 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[30]~60 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~60 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~60_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[12]~24_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[30]~60_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~59 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~61  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[12]~24_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[30]~60_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~59 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[12]~24_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[30]~60_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~59 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[12]~24_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[30]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~59 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~60_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~61 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~60 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \accel|mult_inst|p_out[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[48] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneive_lcell_comb \accel|t6_s5[48]~219 (
// Equation(s):
// \accel|t6_s5[48]~219_combout  = ((\accel|t3_s4 [48] $ (\accel|mult_inst|p_out [48] $ (\accel|t6_s5[47]~218 )))) # (GND)
// \accel|t6_s5[48]~220  = CARRY((\accel|t3_s4 [48] & (\accel|mult_inst|p_out [48] & !\accel|t6_s5[47]~218 )) # (!\accel|t3_s4 [48] & ((\accel|mult_inst|p_out [48]) # (!\accel|t6_s5[47]~218 ))))

	.dataa(\accel|t3_s4 [48]),
	.datab(\accel|mult_inst|p_out [48]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[47]~218 ),
	.combout(\accel|t6_s5[48]~219_combout ),
	.cout(\accel|t6_s5[48]~220 ));
// synopsys translate_off
defparam \accel|t6_s5[48]~219 .lut_mask = 16'h964D;
defparam \accel|t6_s5[48]~219 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \accel|t6_s5[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[48]~219_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[48] .is_wysiwyg = "true";
defparam \accel|t6_s5[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \accel|q_reg[47]~feeder (
// Equation(s):
// \accel|q_reg[47]~feeder_combout  = \accel|t6_s5 [48]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [48]),
	.cin(gnd),
	.combout(\accel|q_reg[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[47]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N29
dffeas \accel|q_reg[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[47] .is_wysiwyg = "true";
defparam \accel|q_reg[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[13]~26 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[13]~26_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13  & (\accel|mult_inst|Mult0|auto_generated|add41_result[12]~25  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[12]~25 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT13  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[12]~25 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[12]~25 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[13]~27  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13  & !\accel|mult_inst|Mult0|auto_generated|add41_result[12]~25 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT13  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[12]~25 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT13 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[12]~25 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[13]~26_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[13]~27 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[13]~26 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[31]~62 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[31]~62_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[13]~26_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT31  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[30]~61  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[30]~61 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[13]~26_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[30]~61 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT31  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[30]~61 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[31]~63  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[13]~26_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT31  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[30]~61 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[13]~26_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[30]~61 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT31 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[13]~26_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[30]~61 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[31]~62_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[31]~63 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[31]~62 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[13]~26 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[13]~26_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31  & (\accel|mult_inst|Mult0|auto_generated|add45_result[12]~25  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[12]~25 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT13  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[12]~25 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[12]~25 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[13]~27  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31  & !\accel|mult_inst|Mult0|auto_generated|add45_result[12]~25 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT13  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[12]~25 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT13 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[12]~25 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[13]~26_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[13]~27 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[13]~26 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~62 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~62_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[31]~62_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[13]~26_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~61  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[13]~26_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~61 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[31]~62_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[13]~26_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~61 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[13]~26_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~61 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~63  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[31]~62_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[13]~26_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~61 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[31]~62_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~61 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[13]~26_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[31]~62_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~61 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~62_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~63 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~62 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \accel|mult_inst|p_out[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[49] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cycloneive_io_ibuf \D_i[47]~input (
	.i(D_i[47]),
	.ibar(gnd),
	.o(\D_i[47]~input0 ));
// synopsys translate_off
defparam \D_i[47]~input .bus_hold = "false";
defparam \D_i[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \accel|d_s1[47]~feeder (
// Equation(s):
// \accel|d_s1[47]~feeder_combout  = \D_i[47]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[47]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[47]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[47]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[47]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \accel|d_s1[47] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [47]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[47] .is_wysiwyg = "true";
defparam \accel|d_s1[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \accel|t3_s2[49]~feeder (
// Equation(s):
// \accel|t3_s2[49]~feeder_combout  = \accel|d_s1 [47]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [47]),
	.cin(gnd),
	.combout(\accel|t3_s2[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[49]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \accel|t3_s2[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[49] .is_wysiwyg = "true";
defparam \accel|t3_s2[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cycloneive_lcell_comb \accel|t3_s3[49]~feeder (
// Equation(s):
// \accel|t3_s3[49]~feeder_combout  = \accel|t3_s2 [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [49]),
	.cin(gnd),
	.combout(\accel|t3_s3[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[49]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \accel|t3_s3[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[49] .is_wysiwyg = "true";
defparam \accel|t3_s3[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \accel|t3_s4[49]~feeder (
// Equation(s):
// \accel|t3_s4[49]~feeder_combout  = \accel|t3_s3 [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [49]),
	.cin(gnd),
	.combout(\accel|t3_s4[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[49]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \accel|t3_s4[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[49] .is_wysiwyg = "true";
defparam \accel|t3_s4[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \accel|t6_s5[49]~221 (
// Equation(s):
// \accel|t6_s5[49]~221_combout  = (\accel|mult_inst|p_out [49] & ((\accel|t3_s4 [49] & (!\accel|t6_s5[48]~220 )) # (!\accel|t3_s4 [49] & (\accel|t6_s5[48]~220  & VCC)))) # (!\accel|mult_inst|p_out [49] & ((\accel|t3_s4 [49] & ((\accel|t6_s5[48]~220 ) # 
// (GND))) # (!\accel|t3_s4 [49] & (!\accel|t6_s5[48]~220 ))))
// \accel|t6_s5[49]~222  = CARRY((\accel|mult_inst|p_out [49] & (\accel|t3_s4 [49] & !\accel|t6_s5[48]~220 )) # (!\accel|mult_inst|p_out [49] & ((\accel|t3_s4 [49]) # (!\accel|t6_s5[48]~220 ))))

	.dataa(\accel|mult_inst|p_out [49]),
	.datab(\accel|t3_s4 [49]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[48]~220 ),
	.combout(\accel|t6_s5[49]~221_combout ),
	.cout(\accel|t6_s5[49]~222 ));
// synopsys translate_off
defparam \accel|t6_s5[49]~221 .lut_mask = 16'h694D;
defparam \accel|t6_s5[49]~221 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \accel|t6_s5[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[49]~221_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[49] .is_wysiwyg = "true";
defparam \accel|t6_s5[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \accel|q_reg[48]~feeder (
// Equation(s):
// \accel|q_reg[48]~feeder_combout  = \accel|t6_s5 [49]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [49]),
	.cin(gnd),
	.combout(\accel|q_reg[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[48]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N13
dffeas \accel|q_reg[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[48] .is_wysiwyg = "true";
defparam \accel|q_reg[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[14]~28 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[14]~28_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT14  $ (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT14  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[13]~27 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[14]~29  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT14  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT14 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[13]~27 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT14  & (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT14  & !\accel|mult_inst|Mult0|auto_generated|add41_result[13]~27 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT14 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[13]~27 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[14]~28_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[14]~29 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[14]~28 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[32]~64 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[32]~64_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[14]~28_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT32  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[31]~63 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[32]~65  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[14]~28_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT32 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[31]~63 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[14]~28_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT32  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[31]~63 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[14]~28_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[31]~63 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[32]~64_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[32]~65 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[32]~64 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[14]~28 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[14]~28_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT14  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT32  $ (!\accel|mult_inst|Mult0|auto_generated|add45_result[13]~27 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[14]~29  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT14  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT32 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[13]~27 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT14  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT32  & !\accel|mult_inst|Mult0|auto_generated|add45_result[13]~27 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT14 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[13]~27 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[14]~28_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[14]~29 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[14]~28 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~64 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~64_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[32]~64_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[14]~28_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~63 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~65  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[32]~64_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[14]~28_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~63 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[32]~64_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[14]~28_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~63 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[32]~64_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~63 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~64_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~65 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~64 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \accel|mult_inst|p_out[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[50] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_io_ibuf \D_i[48]~input (
	.i(D_i[48]),
	.ibar(gnd),
	.o(\D_i[48]~input0 ));
// synopsys translate_off
defparam \D_i[48]~input .bus_hold = "false";
defparam \D_i[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \accel|d_s1[48]~feeder (
// Equation(s):
// \accel|d_s1[48]~feeder_combout  = \D_i[48]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[48]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[48]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \accel|d_s1[48] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [48]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[48] .is_wysiwyg = "true";
defparam \accel|d_s1[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \accel|t3_s2[50]~feeder (
// Equation(s):
// \accel|t3_s2[50]~feeder_combout  = \accel|d_s1 [48]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [48]),
	.cin(gnd),
	.combout(\accel|t3_s2[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[50]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \accel|t3_s2[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[50] .is_wysiwyg = "true";
defparam \accel|t3_s2[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \accel|t3_s3[50]~feeder (
// Equation(s):
// \accel|t3_s3[50]~feeder_combout  = \accel|t3_s2 [50]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [50]),
	.cin(gnd),
	.combout(\accel|t3_s3[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[50]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \accel|t3_s3[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[50] .is_wysiwyg = "true";
defparam \accel|t3_s3[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \accel|t3_s4[50]~feeder (
// Equation(s):
// \accel|t3_s4[50]~feeder_combout  = \accel|t3_s3 [50]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [50]),
	.cin(gnd),
	.combout(\accel|t3_s4[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[50]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N7
dffeas \accel|t3_s4[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[50] .is_wysiwyg = "true";
defparam \accel|t3_s4[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \accel|t6_s5[50]~223 (
// Equation(s):
// \accel|t6_s5[50]~223_combout  = ((\accel|mult_inst|p_out [50] $ (\accel|t3_s4 [50] $ (\accel|t6_s5[49]~222 )))) # (GND)
// \accel|t6_s5[50]~224  = CARRY((\accel|mult_inst|p_out [50] & ((!\accel|t6_s5[49]~222 ) # (!\accel|t3_s4 [50]))) # (!\accel|mult_inst|p_out [50] & (!\accel|t3_s4 [50] & !\accel|t6_s5[49]~222 )))

	.dataa(\accel|mult_inst|p_out [50]),
	.datab(\accel|t3_s4 [50]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[49]~222 ),
	.combout(\accel|t6_s5[50]~223_combout ),
	.cout(\accel|t6_s5[50]~224 ));
// synopsys translate_off
defparam \accel|t6_s5[50]~223 .lut_mask = 16'h962B;
defparam \accel|t6_s5[50]~223 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \accel|t6_s5[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[50]~223_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[50] .is_wysiwyg = "true";
defparam \accel|t6_s5[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \accel|q_reg[49]~feeder (
// Equation(s):
// \accel|q_reg[49]~feeder_combout  = \accel|t6_s5 [50]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [50]),
	.cin(gnd),
	.combout(\accel|q_reg[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[49]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \accel|q_reg[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[49] .is_wysiwyg = "true";
defparam \accel|q_reg[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_io_ibuf \D_i[49]~input (
	.i(D_i[49]),
	.ibar(gnd),
	.o(\D_i[49]~input0 ));
// synopsys translate_off
defparam \D_i[49]~input .bus_hold = "false";
defparam \D_i[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \accel|d_s1[49]~feeder (
// Equation(s):
// \accel|d_s1[49]~feeder_combout  = \D_i[49]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[49]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[49]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[49]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[49]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \accel|d_s1[49] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[49]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [49]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[49] .is_wysiwyg = "true";
defparam \accel|d_s1[49] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N19
dffeas \accel|t3_s2[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|d_s1 [49]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[51] .is_wysiwyg = "true";
defparam \accel|t3_s2[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cycloneive_lcell_comb \accel|t3_s3[51]~feeder (
// Equation(s):
// \accel|t3_s3[51]~feeder_combout  = \accel|t3_s2 [51]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [51]),
	.cin(gnd),
	.combout(\accel|t3_s3[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[51]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \accel|t3_s3[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[51] .is_wysiwyg = "true";
defparam \accel|t3_s3[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \accel|t3_s4[51]~feeder (
// Equation(s):
// \accel|t3_s4[51]~feeder_combout  = \accel|t3_s3 [51]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [51]),
	.cin(gnd),
	.combout(\accel|t3_s4[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[51]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \accel|t3_s4[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[51] .is_wysiwyg = "true";
defparam \accel|t3_s4[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[15]~30 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[15]~30_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT33  & (\accel|mult_inst|Mult0|auto_generated|add45_result[14]~29  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[14]~29 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT15  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[14]~29 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT33  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[14]~29 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[15]~31  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT33  & !\accel|mult_inst|Mult0|auto_generated|add45_result[14]~29 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT15  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[14]~29 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT33 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT15 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[14]~29 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[15]~30_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[15]~31 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[15]~30 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[15]~30 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[15]~30_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & (\accel|mult_inst|Mult0|auto_generated|add41_result[14]~29  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[14]~29 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT15  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[14]~29 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[14]~29 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[15]~31  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15  & !\accel|mult_inst|Mult0|auto_generated|add41_result[14]~29 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT15  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[14]~29 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT15 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[14]~29 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[15]~30_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[15]~31 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[15]~30 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[33]~66 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[33]~66_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[15]~30_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT33  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[32]~65  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[32]~65 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[15]~30_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[32]~65 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT33  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[32]~65 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[33]~67  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[15]~30_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT33  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[32]~65 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[15]~30_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[32]~65 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT33 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[15]~30_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[32]~65 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[33]~66_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[33]~67 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[33]~66 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[33]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~66 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~66_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[15]~30_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[33]~66_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~65  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[33]~66_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~65 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[15]~30_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[33]~66_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~65 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[33]~66_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~65 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~67  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[15]~30_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[33]~66_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~65 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[15]~30_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~65 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[33]~66_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[15]~30_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[33]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~65 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~66_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~67 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~66 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \accel|mult_inst|p_out[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[51] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \accel|t6_s5[51]~225 (
// Equation(s):
// \accel|t6_s5[51]~225_combout  = (\accel|t3_s4 [51] & ((\accel|mult_inst|p_out [51] & (!\accel|t6_s5[50]~224 )) # (!\accel|mult_inst|p_out [51] & ((\accel|t6_s5[50]~224 ) # (GND))))) # (!\accel|t3_s4 [51] & ((\accel|mult_inst|p_out [51] & 
// (\accel|t6_s5[50]~224  & VCC)) # (!\accel|mult_inst|p_out [51] & (!\accel|t6_s5[50]~224 ))))
// \accel|t6_s5[51]~226  = CARRY((\accel|t3_s4 [51] & ((!\accel|t6_s5[50]~224 ) # (!\accel|mult_inst|p_out [51]))) # (!\accel|t3_s4 [51] & (!\accel|mult_inst|p_out [51] & !\accel|t6_s5[50]~224 )))

	.dataa(\accel|t3_s4 [51]),
	.datab(\accel|mult_inst|p_out [51]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[50]~224 ),
	.combout(\accel|t6_s5[51]~225_combout ),
	.cout(\accel|t6_s5[51]~226 ));
// synopsys translate_off
defparam \accel|t6_s5[51]~225 .lut_mask = 16'h692B;
defparam \accel|t6_s5[51]~225 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \accel|t6_s5[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[51]~225_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[51] .is_wysiwyg = "true";
defparam \accel|t6_s5[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N11
dffeas \accel|q_reg[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [51]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[50] .is_wysiwyg = "true";
defparam \accel|q_reg[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneive_io_ibuf \D_i[50]~input (
	.i(D_i[50]),
	.ibar(gnd),
	.o(\D_i[50]~input0 ));
// synopsys translate_off
defparam \D_i[50]~input .bus_hold = "false";
defparam \D_i[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \accel|d_s1[50]~feeder (
// Equation(s):
// \accel|d_s1[50]~feeder_combout  = \D_i[50]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[50]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[50]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \accel|d_s1[50] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [50]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[50] .is_wysiwyg = "true";
defparam \accel|d_s1[50] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \accel|t3_s2[52]~feeder (
// Equation(s):
// \accel|t3_s2[52]~feeder_combout  = \accel|d_s1 [50]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [50]),
	.cin(gnd),
	.combout(\accel|t3_s2[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[52]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \accel|t3_s2[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[52] .is_wysiwyg = "true";
defparam \accel|t3_s2[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \accel|t3_s3[52]~feeder (
// Equation(s):
// \accel|t3_s3[52]~feeder_combout  = \accel|t3_s2 [52]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [52]),
	.cin(gnd),
	.combout(\accel|t3_s3[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[52]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N11
dffeas \accel|t3_s3[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[52] .is_wysiwyg = "true";
defparam \accel|t3_s3[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \accel|t3_s4[52]~feeder (
// Equation(s):
// \accel|t3_s4[52]~feeder_combout  = \accel|t3_s3 [52]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [52]),
	.cin(gnd),
	.combout(\accel|t3_s4[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[52]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \accel|t3_s4[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[52] .is_wysiwyg = "true";
defparam \accel|t3_s4[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[16]~32 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[16]~32_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT16  $ (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT34  $ (!\accel|mult_inst|Mult0|auto_generated|add45_result[15]~31 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[16]~33  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT16  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT34 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[15]~31 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT16  & (\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT34  & !\accel|mult_inst|Mult0|auto_generated|add45_result[15]~31 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT16 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[15]~31 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[16]~32_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[16]~33 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[16]~32 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[16]~32 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[16]~32_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT16  $ (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT16  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[15]~31 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[16]~33  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT16  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT16 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[15]~31 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT16  & (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT16  & !\accel|mult_inst|Mult0|auto_generated|add41_result[15]~31 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT16 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[15]~31 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[16]~32_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[16]~33 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[16]~32 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[34]~68 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[34]~68_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[16]~32_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT34  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[33]~67 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[34]~69  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[16]~32_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT34 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[33]~67 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[16]~32_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT34  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[33]~67 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[16]~32_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[33]~67 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[34]~68_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[34]~69 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[34]~68 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[34]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~68 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~68_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[16]~32_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[34]~68_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~67 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~69  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[16]~32_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[34]~68_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~67 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[16]~32_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[34]~68_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~67 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[16]~32_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[34]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~67 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~68_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~69 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~68 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \accel|mult_inst|p_out[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[52] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \accel|t6_s5[52]~227 (
// Equation(s):
// \accel|t6_s5[52]~227_combout  = ((\accel|t3_s4 [52] $ (\accel|mult_inst|p_out [52] $ (\accel|t6_s5[51]~226 )))) # (GND)
// \accel|t6_s5[52]~228  = CARRY((\accel|t3_s4 [52] & (\accel|mult_inst|p_out [52] & !\accel|t6_s5[51]~226 )) # (!\accel|t3_s4 [52] & ((\accel|mult_inst|p_out [52]) # (!\accel|t6_s5[51]~226 ))))

	.dataa(\accel|t3_s4 [52]),
	.datab(\accel|mult_inst|p_out [52]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[51]~226 ),
	.combout(\accel|t6_s5[52]~227_combout ),
	.cout(\accel|t6_s5[52]~228 ));
// synopsys translate_off
defparam \accel|t6_s5[52]~227 .lut_mask = 16'h964D;
defparam \accel|t6_s5[52]~227 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \accel|t6_s5[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[52]~227_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[52] .is_wysiwyg = "true";
defparam \accel|t6_s5[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \accel|q_reg[51]~feeder (
// Equation(s):
// \accel|q_reg[51]~feeder_combout  = \accel|t6_s5 [52]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [52]),
	.cin(gnd),
	.combout(\accel|q_reg[51]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[51]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[51]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \accel|q_reg[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[51]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[51] .is_wysiwyg = "true";
defparam \accel|q_reg[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[17]~34 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[17]~34_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17  & (\accel|mult_inst|Mult0|auto_generated|add41_result[16]~33  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[16]~33 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT17  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[16]~33 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[16]~33 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[17]~35  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17  & !\accel|mult_inst|Mult0|auto_generated|add41_result[16]~33 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT17  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[16]~33 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT17 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[16]~33 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[17]~34_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[17]~35 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[17]~34 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[35]~70 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[35]~70_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[17]~34_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT35  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[34]~69  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT35  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[34]~69 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[17]~34_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT35  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[34]~69 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT35  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[34]~69 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[35]~71  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[17]~34_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT35  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[34]~69 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[17]~34_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[34]~69 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT35 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[17]~34_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out10~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[34]~69 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[35]~70_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[35]~71 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[35]~70 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[35]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[17]~34 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[17]~34_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT35  & (\accel|mult_inst|Mult0|auto_generated|add45_result[16]~33  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT35  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[16]~33 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT17  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT35  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[16]~33 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT35  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[16]~33 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[17]~35  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT35  & !\accel|mult_inst|Mult0|auto_generated|add45_result[16]~33 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT17  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[16]~33 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT35 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT17 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out4~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[16]~33 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[17]~34_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[17]~35 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[17]~34 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~70 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~70_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[35]~70_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[17]~34_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~69  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[17]~34_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~69 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[35]~70_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[17]~34_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~69 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[17]~34_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~69 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~71  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[35]~70_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[17]~34_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~69 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[35]~70_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~69 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[17]~34_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[35]~70_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[17]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~69 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~70_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~71 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~70 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \accel|mult_inst|p_out[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[53] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneive_io_ibuf \D_i[51]~input (
	.i(D_i[51]),
	.ibar(gnd),
	.o(\D_i[51]~input0 ));
// synopsys translate_off
defparam \D_i[51]~input .bus_hold = "false";
defparam \D_i[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y18_N15
dffeas \accel|d_s1[51] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[51]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [51]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[51] .is_wysiwyg = "true";
defparam \accel|d_s1[51] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cycloneive_lcell_comb \accel|t3_s2[53]~feeder (
// Equation(s):
// \accel|t3_s2[53]~feeder_combout  = \accel|d_s1 [51]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [51]),
	.cin(gnd),
	.combout(\accel|t3_s2[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[53]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N13
dffeas \accel|t3_s2[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[53] .is_wysiwyg = "true";
defparam \accel|t3_s2[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cycloneive_lcell_comb \accel|t3_s3[53]~feeder (
// Equation(s):
// \accel|t3_s3[53]~feeder_combout  = \accel|t3_s2 [53]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [53]),
	.cin(gnd),
	.combout(\accel|t3_s3[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[53]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N27
dffeas \accel|t3_s3[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[53] .is_wysiwyg = "true";
defparam \accel|t3_s3[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneive_lcell_comb \accel|t3_s4[53]~feeder (
// Equation(s):
// \accel|t3_s4[53]~feeder_combout  = \accel|t3_s3 [53]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [53]),
	.cin(gnd),
	.combout(\accel|t3_s4[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[53]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \accel|t3_s4[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[53] .is_wysiwyg = "true";
defparam \accel|t3_s4[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \accel|t6_s5[53]~229 (
// Equation(s):
// \accel|t6_s5[53]~229_combout  = (\accel|mult_inst|p_out [53] & ((\accel|t3_s4 [53] & (!\accel|t6_s5[52]~228 )) # (!\accel|t3_s4 [53] & (\accel|t6_s5[52]~228  & VCC)))) # (!\accel|mult_inst|p_out [53] & ((\accel|t3_s4 [53] & ((\accel|t6_s5[52]~228 ) # 
// (GND))) # (!\accel|t3_s4 [53] & (!\accel|t6_s5[52]~228 ))))
// \accel|t6_s5[53]~230  = CARRY((\accel|mult_inst|p_out [53] & (\accel|t3_s4 [53] & !\accel|t6_s5[52]~228 )) # (!\accel|mult_inst|p_out [53] & ((\accel|t3_s4 [53]) # (!\accel|t6_s5[52]~228 ))))

	.dataa(\accel|mult_inst|p_out [53]),
	.datab(\accel|t3_s4 [53]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[52]~228 ),
	.combout(\accel|t6_s5[53]~229_combout ),
	.cout(\accel|t6_s5[53]~230 ));
// synopsys translate_off
defparam \accel|t6_s5[53]~229 .lut_mask = 16'h694D;
defparam \accel|t6_s5[53]~229 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \accel|t6_s5[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[53]~229_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[53] .is_wysiwyg = "true";
defparam \accel|t6_s5[53] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N21
dffeas \accel|q_reg[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [53]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[52] .is_wysiwyg = "true";
defparam \accel|q_reg[52] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
cycloneive_io_ibuf \A_i[54]~input (
	.i(A_i[54]),
	.ibar(gnd),
	.o(\A_i[54]~input0 ));
// synopsys translate_off
defparam \A_i[54]~input .bus_hold = "false";
defparam \A_i[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cycloneive_lcell_comb \accel|a_s1[54]~feeder (
// Equation(s):
// \accel|a_s1[54]~feeder_combout  = \A_i[54]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[54]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[54]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y7_N15
dffeas \accel|a_s1[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[54] .is_wysiwyg = "true";
defparam \accel|a_s1[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N2
cycloneive_io_ibuf \B_i[54]~input (
	.i(B_i[54]),
	.ibar(gnd),
	.o(\B_i[54]~input0 ));
// synopsys translate_off
defparam \B_i[54]~input .bus_hold = "false";
defparam \B_i[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneive_lcell_comb \accel|b_s1[54]~feeder (
// Equation(s):
// \accel|b_s1[54]~feeder_combout  = \B_i[54]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[54]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[54]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N29
dffeas \accel|b_s1[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[54] .is_wysiwyg = "true";
defparam \accel|b_s1[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cycloneive_lcell_comb \accel|t1_s2[54]~172 (
// Equation(s):
// \accel|t1_s2[54]~172_combout  = ((\accel|a_s1 [54] $ (\accel|b_s1 [54] $ (\accel|t1_s2[53]~171 )))) # (GND)
// \accel|t1_s2[54]~173  = CARRY((\accel|a_s1 [54] & ((!\accel|t1_s2[53]~171 ) # (!\accel|b_s1 [54]))) # (!\accel|a_s1 [54] & (!\accel|b_s1 [54] & !\accel|t1_s2[53]~171 )))

	.dataa(\accel|a_s1 [54]),
	.datab(\accel|b_s1 [54]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[53]~171 ),
	.combout(\accel|t1_s2[54]~172_combout ),
	.cout(\accel|t1_s2[54]~173 ));
// synopsys translate_off
defparam \accel|t1_s2[54]~172 .lut_mask = 16'h962B;
defparam \accel|t1_s2[54]~172 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \accel|t1_s2[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[54]~172_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[54] .is_wysiwyg = "true";
defparam \accel|t1_s2[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N15
dffeas \accel|t1_s3[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [54]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[54] .is_wysiwyg = "true";
defparam \accel|t1_s3[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cycloneive_lcell_comb \accel|mult_inst|a_reg~54 (
// Equation(s):
// \accel|mult_inst|a_reg~54_combout  = (\accel|t1_s3 [54] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [54]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~54 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N18
cycloneive_io_ibuf \A_i[55]~input (
	.i(A_i[55]),
	.ibar(gnd),
	.o(\A_i[55]~input0 ));
// synopsys translate_off
defparam \A_i[55]~input .bus_hold = "false";
defparam \A_i[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N10
cycloneive_lcell_comb \accel|a_s1[55]~feeder (
// Equation(s):
// \accel|a_s1[55]~feeder_combout  = \A_i[55]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[55]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[55]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N11
dffeas \accel|a_s1[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[55] .is_wysiwyg = "true";
defparam \accel|a_s1[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N6
cycloneive_io_ibuf \B_i[55]~input (
	.i(B_i[55]),
	.ibar(gnd),
	.o(\B_i[55]~input0 ));
// synopsys translate_off
defparam \B_i[55]~input .bus_hold = "false";
defparam \B_i[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y11_N13
dffeas \accel|b_s1[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[55]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[55] .is_wysiwyg = "true";
defparam \accel|b_s1[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cycloneive_lcell_comb \accel|t1_s2[55]~174 (
// Equation(s):
// \accel|t1_s2[55]~174_combout  = (\accel|a_s1 [55] & ((\accel|b_s1 [55] & (!\accel|t1_s2[54]~173 )) # (!\accel|b_s1 [55] & (\accel|t1_s2[54]~173  & VCC)))) # (!\accel|a_s1 [55] & ((\accel|b_s1 [55] & ((\accel|t1_s2[54]~173 ) # (GND))) # (!\accel|b_s1 [55] 
// & (!\accel|t1_s2[54]~173 ))))
// \accel|t1_s2[55]~175  = CARRY((\accel|a_s1 [55] & (\accel|b_s1 [55] & !\accel|t1_s2[54]~173 )) # (!\accel|a_s1 [55] & ((\accel|b_s1 [55]) # (!\accel|t1_s2[54]~173 ))))

	.dataa(\accel|a_s1 [55]),
	.datab(\accel|b_s1 [55]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[54]~173 ),
	.combout(\accel|t1_s2[55]~174_combout ),
	.cout(\accel|t1_s2[55]~175 ));
// synopsys translate_off
defparam \accel|t1_s2[55]~174 .lut_mask = 16'h694D;
defparam \accel|t1_s2[55]~174 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N15
dffeas \accel|t1_s2[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[55]~174_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[55] .is_wysiwyg = "true";
defparam \accel|t1_s2[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N29
dffeas \accel|t1_s3[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [55]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[55] .is_wysiwyg = "true";
defparam \accel|t1_s3[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cycloneive_lcell_comb \accel|mult_inst|a_reg~55 (
// Equation(s):
// \accel|mult_inst|a_reg~55_combout  = (\accel|t1_s3 [55] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [55]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~55 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
cycloneive_io_ibuf \B_i[56]~input (
	.i(B_i[56]),
	.ibar(gnd),
	.o(\B_i[56]~input0 ));
// synopsys translate_off
defparam \B_i[56]~input .bus_hold = "false";
defparam \B_i[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cycloneive_lcell_comb \accel|b_s1[56]~feeder (
// Equation(s):
// \accel|b_s1[56]~feeder_combout  = \B_i[56]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[56]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[56]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N13
dffeas \accel|b_s1[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[56] .is_wysiwyg = "true";
defparam \accel|b_s1[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
cycloneive_io_ibuf \A_i[56]~input (
	.i(A_i[56]),
	.ibar(gnd),
	.o(\A_i[56]~input0 ));
// synopsys translate_off
defparam \A_i[56]~input .bus_hold = "false";
defparam \A_i[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y7_N27
dffeas \accel|a_s1[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[56]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[56] .is_wysiwyg = "true";
defparam \accel|a_s1[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cycloneive_lcell_comb \accel|t1_s2[56]~176 (
// Equation(s):
// \accel|t1_s2[56]~176_combout  = ((\accel|b_s1 [56] $ (\accel|a_s1 [56] $ (\accel|t1_s2[55]~175 )))) # (GND)
// \accel|t1_s2[56]~177  = CARRY((\accel|b_s1 [56] & (\accel|a_s1 [56] & !\accel|t1_s2[55]~175 )) # (!\accel|b_s1 [56] & ((\accel|a_s1 [56]) # (!\accel|t1_s2[55]~175 ))))

	.dataa(\accel|b_s1 [56]),
	.datab(\accel|a_s1 [56]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[55]~175 ),
	.combout(\accel|t1_s2[56]~176_combout ),
	.cout(\accel|t1_s2[56]~177 ));
// synopsys translate_off
defparam \accel|t1_s2[56]~176 .lut_mask = 16'h964D;
defparam \accel|t1_s2[56]~176 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \accel|t1_s2[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[56]~176_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[56] .is_wysiwyg = "true";
defparam \accel|t1_s2[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N19
dffeas \accel|t1_s3[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [56]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[56] .is_wysiwyg = "true";
defparam \accel|t1_s3[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cycloneive_lcell_comb \accel|mult_inst|a_reg~56 (
// Equation(s):
// \accel|mult_inst|a_reg~56_combout  = (\accel|t1_s3 [56] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [56]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~56 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_io_ibuf \B_i[57]~input (
	.i(B_i[57]),
	.ibar(gnd),
	.o(\B_i[57]~input0 ));
// synopsys translate_off
defparam \B_i[57]~input .bus_hold = "false";
defparam \B_i[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N22
cycloneive_lcell_comb \accel|b_s1[57]~feeder (
// Equation(s):
// \accel|b_s1[57]~feeder_combout  = \B_i[57]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[57]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[57]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \accel|b_s1[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[57] .is_wysiwyg = "true";
defparam \accel|b_s1[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
cycloneive_io_ibuf \A_i[57]~input (
	.i(A_i[57]),
	.ibar(gnd),
	.o(\A_i[57]~input0 ));
// synopsys translate_off
defparam \A_i[57]~input .bus_hold = "false";
defparam \A_i[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N10
cycloneive_lcell_comb \accel|a_s1[57]~feeder (
// Equation(s):
// \accel|a_s1[57]~feeder_combout  = \A_i[57]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[57]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[57]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N11
dffeas \accel|a_s1[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[57] .is_wysiwyg = "true";
defparam \accel|a_s1[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cycloneive_lcell_comb \accel|t1_s2[57]~178 (
// Equation(s):
// \accel|t1_s2[57]~178_combout  = (\accel|b_s1 [57] & ((\accel|a_s1 [57] & (!\accel|t1_s2[56]~177 )) # (!\accel|a_s1 [57] & ((\accel|t1_s2[56]~177 ) # (GND))))) # (!\accel|b_s1 [57] & ((\accel|a_s1 [57] & (\accel|t1_s2[56]~177  & VCC)) # (!\accel|a_s1 [57] 
// & (!\accel|t1_s2[56]~177 ))))
// \accel|t1_s2[57]~179  = CARRY((\accel|b_s1 [57] & ((!\accel|t1_s2[56]~177 ) # (!\accel|a_s1 [57]))) # (!\accel|b_s1 [57] & (!\accel|a_s1 [57] & !\accel|t1_s2[56]~177 )))

	.dataa(\accel|b_s1 [57]),
	.datab(\accel|a_s1 [57]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[56]~177 ),
	.combout(\accel|t1_s2[57]~178_combout ),
	.cout(\accel|t1_s2[57]~179 ));
// synopsys translate_off
defparam \accel|t1_s2[57]~178 .lut_mask = 16'h692B;
defparam \accel|t1_s2[57]~178 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \accel|t1_s2[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[57]~178_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[57] .is_wysiwyg = "true";
defparam \accel|t1_s2[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N5
dffeas \accel|t1_s3[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [57]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[57] .is_wysiwyg = "true";
defparam \accel|t1_s3[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cycloneive_lcell_comb \accel|mult_inst|a_reg~57 (
// Equation(s):
// \accel|mult_inst|a_reg~57_combout  = (\accel|t1_s3 [57] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [57]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~57_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~57 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
cycloneive_io_ibuf \A_i[58]~input (
	.i(A_i[58]),
	.ibar(gnd),
	.o(\A_i[58]~input0 ));
// synopsys translate_off
defparam \A_i[58]~input .bus_hold = "false";
defparam \A_i[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y6_N25
dffeas \accel|a_s1[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[58]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[58] .is_wysiwyg = "true";
defparam \accel|a_s1[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
cycloneive_io_ibuf \B_i[58]~input (
	.i(B_i[58]),
	.ibar(gnd),
	.o(\B_i[58]~input0 ));
// synopsys translate_off
defparam \B_i[58]~input .bus_hold = "false";
defparam \B_i[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
cycloneive_lcell_comb \accel|b_s1[58]~feeder (
// Equation(s):
// \accel|b_s1[58]~feeder_combout  = \B_i[58]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[58]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[58]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y6_N9
dffeas \accel|b_s1[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[58] .is_wysiwyg = "true";
defparam \accel|b_s1[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cycloneive_lcell_comb \accel|t1_s2[58]~180 (
// Equation(s):
// \accel|t1_s2[58]~180_combout  = ((\accel|a_s1 [58] $ (\accel|b_s1 [58] $ (\accel|t1_s2[57]~179 )))) # (GND)
// \accel|t1_s2[58]~181  = CARRY((\accel|a_s1 [58] & ((!\accel|t1_s2[57]~179 ) # (!\accel|b_s1 [58]))) # (!\accel|a_s1 [58] & (!\accel|b_s1 [58] & !\accel|t1_s2[57]~179 )))

	.dataa(\accel|a_s1 [58]),
	.datab(\accel|b_s1 [58]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[57]~179 ),
	.combout(\accel|t1_s2[58]~180_combout ),
	.cout(\accel|t1_s2[58]~181 ));
// synopsys translate_off
defparam \accel|t1_s2[58]~180 .lut_mask = 16'h962B;
defparam \accel|t1_s2[58]~180 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N21
dffeas \accel|t1_s2[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[58]~180_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[58] .is_wysiwyg = "true";
defparam \accel|t1_s2[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N31
dffeas \accel|t1_s3[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [58]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[58] .is_wysiwyg = "true";
defparam \accel|t1_s3[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cycloneive_lcell_comb \accel|mult_inst|a_reg~58 (
// Equation(s):
// \accel|mult_inst|a_reg~58_combout  = (\accel|t1_s3 [58] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [58]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~58_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~58 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
cycloneive_io_ibuf \A_i[59]~input (
	.i(A_i[59]),
	.ibar(gnd),
	.o(\A_i[59]~input0 ));
// synopsys translate_off
defparam \A_i[59]~input .bus_hold = "false";
defparam \A_i[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y9_N25
dffeas \accel|a_s1[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[59]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[59] .is_wysiwyg = "true";
defparam \accel|a_s1[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneive_io_ibuf \B_i[59]~input (
	.i(B_i[59]),
	.ibar(gnd),
	.o(\B_i[59]~input0 ));
// synopsys translate_off
defparam \B_i[59]~input .bus_hold = "false";
defparam \B_i[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N22
cycloneive_lcell_comb \accel|b_s1[59]~feeder (
// Equation(s):
// \accel|b_s1[59]~feeder_combout  = \B_i[59]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[59]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[59]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N23
dffeas \accel|b_s1[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[59] .is_wysiwyg = "true";
defparam \accel|b_s1[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cycloneive_lcell_comb \accel|t1_s2[59]~182 (
// Equation(s):
// \accel|t1_s2[59]~182_combout  = (\accel|a_s1 [59] & ((\accel|b_s1 [59] & (!\accel|t1_s2[58]~181 )) # (!\accel|b_s1 [59] & (\accel|t1_s2[58]~181  & VCC)))) # (!\accel|a_s1 [59] & ((\accel|b_s1 [59] & ((\accel|t1_s2[58]~181 ) # (GND))) # (!\accel|b_s1 [59] 
// & (!\accel|t1_s2[58]~181 ))))
// \accel|t1_s2[59]~183  = CARRY((\accel|a_s1 [59] & (\accel|b_s1 [59] & !\accel|t1_s2[58]~181 )) # (!\accel|a_s1 [59] & ((\accel|b_s1 [59]) # (!\accel|t1_s2[58]~181 ))))

	.dataa(\accel|a_s1 [59]),
	.datab(\accel|b_s1 [59]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[58]~181 ),
	.combout(\accel|t1_s2[59]~182_combout ),
	.cout(\accel|t1_s2[59]~183 ));
// synopsys translate_off
defparam \accel|t1_s2[59]~182 .lut_mask = 16'h694D;
defparam \accel|t1_s2[59]~182 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N23
dffeas \accel|t1_s2[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[59]~182_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[59] .is_wysiwyg = "true";
defparam \accel|t1_s2[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N21
dffeas \accel|t1_s3[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [59]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[59] .is_wysiwyg = "true";
defparam \accel|t1_s3[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cycloneive_lcell_comb \accel|mult_inst|a_reg~59 (
// Equation(s):
// \accel|mult_inst|a_reg~59_combout  = (\accel|t1_s3 [59] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [59]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~59_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~59 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneive_io_ibuf \A_i[60]~input (
	.i(A_i[60]),
	.ibar(gnd),
	.o(\A_i[60]~input0 ));
// synopsys translate_off
defparam \A_i[60]~input .bus_hold = "false";
defparam \A_i[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
cycloneive_lcell_comb \accel|a_s1[60]~feeder (
// Equation(s):
// \accel|a_s1[60]~feeder_combout  = \A_i[60]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[60]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[60]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N1
dffeas \accel|a_s1[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[60] .is_wysiwyg = "true";
defparam \accel|a_s1[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
cycloneive_io_ibuf \B_i[60]~input (
	.i(B_i[60]),
	.ibar(gnd),
	.o(\B_i[60]~input0 ));
// synopsys translate_off
defparam \B_i[60]~input .bus_hold = "false";
defparam \B_i[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
cycloneive_lcell_comb \accel|b_s1[60]~feeder (
// Equation(s):
// \accel|b_s1[60]~feeder_combout  = \B_i[60]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[60]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[60]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N3
dffeas \accel|b_s1[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[60] .is_wysiwyg = "true";
defparam \accel|b_s1[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cycloneive_lcell_comb \accel|t1_s2[60]~184 (
// Equation(s):
// \accel|t1_s2[60]~184_combout  = ((\accel|a_s1 [60] $ (\accel|b_s1 [60] $ (\accel|t1_s2[59]~183 )))) # (GND)
// \accel|t1_s2[60]~185  = CARRY((\accel|a_s1 [60] & ((!\accel|t1_s2[59]~183 ) # (!\accel|b_s1 [60]))) # (!\accel|a_s1 [60] & (!\accel|b_s1 [60] & !\accel|t1_s2[59]~183 )))

	.dataa(\accel|a_s1 [60]),
	.datab(\accel|b_s1 [60]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[59]~183 ),
	.combout(\accel|t1_s2[60]~184_combout ),
	.cout(\accel|t1_s2[60]~185 ));
// synopsys translate_off
defparam \accel|t1_s2[60]~184 .lut_mask = 16'h962B;
defparam \accel|t1_s2[60]~184 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \accel|t1_s2[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[60]~184_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[60] .is_wysiwyg = "true";
defparam \accel|t1_s2[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N11
dffeas \accel|t1_s3[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [60]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[60] .is_wysiwyg = "true";
defparam \accel|t1_s3[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cycloneive_lcell_comb \accel|mult_inst|a_reg~60 (
// Equation(s):
// \accel|mult_inst|a_reg~60_combout  = (\accel|t1_s3 [60] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [60]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~60_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~60 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cycloneive_io_ibuf \A_i[61]~input (
	.i(A_i[61]),
	.ibar(gnd),
	.o(\A_i[61]~input0 ));
// synopsys translate_off
defparam \A_i[61]~input .bus_hold = "false";
defparam \A_i[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
cycloneive_lcell_comb \accel|a_s1[61]~feeder (
// Equation(s):
// \accel|a_s1[61]~feeder_combout  = \A_i[61]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[61]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[61]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N23
dffeas \accel|a_s1[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[61] .is_wysiwyg = "true";
defparam \accel|a_s1[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_io_ibuf \B_i[61]~input (
	.i(B_i[61]),
	.ibar(gnd),
	.o(\B_i[61]~input0 ));
// synopsys translate_off
defparam \B_i[61]~input .bus_hold = "false";
defparam \B_i[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \accel|b_s1[61]~feeder (
// Equation(s):
// \accel|b_s1[61]~feeder_combout  = \B_i[61]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[61]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[61]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \accel|b_s1[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[61] .is_wysiwyg = "true";
defparam \accel|b_s1[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cycloneive_lcell_comb \accel|t1_s2[61]~186 (
// Equation(s):
// \accel|t1_s2[61]~186_combout  = (\accel|a_s1 [61] & ((\accel|b_s1 [61] & (!\accel|t1_s2[60]~185 )) # (!\accel|b_s1 [61] & (\accel|t1_s2[60]~185  & VCC)))) # (!\accel|a_s1 [61] & ((\accel|b_s1 [61] & ((\accel|t1_s2[60]~185 ) # (GND))) # (!\accel|b_s1 [61] 
// & (!\accel|t1_s2[60]~185 ))))
// \accel|t1_s2[61]~187  = CARRY((\accel|a_s1 [61] & (\accel|b_s1 [61] & !\accel|t1_s2[60]~185 )) # (!\accel|a_s1 [61] & ((\accel|b_s1 [61]) # (!\accel|t1_s2[60]~185 ))))

	.dataa(\accel|a_s1 [61]),
	.datab(\accel|b_s1 [61]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[60]~185 ),
	.combout(\accel|t1_s2[61]~186_combout ),
	.cout(\accel|t1_s2[61]~187 ));
// synopsys translate_off
defparam \accel|t1_s2[61]~186 .lut_mask = 16'h694D;
defparam \accel|t1_s2[61]~186 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \accel|t1_s2[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[61]~186_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[61] .is_wysiwyg = "true";
defparam \accel|t1_s2[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N13
dffeas \accel|t1_s3[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [61]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[61] .is_wysiwyg = "true";
defparam \accel|t1_s3[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cycloneive_lcell_comb \accel|mult_inst|a_reg~61 (
// Equation(s):
// \accel|mult_inst|a_reg~61_combout  = (\accel|t1_s3 [61] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [61]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~61_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~61 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N16
cycloneive_io_ibuf \A_i[62]~input (
	.i(A_i[62]),
	.ibar(gnd),
	.o(\A_i[62]~input0 ));
// synopsys translate_off
defparam \A_i[62]~input .bus_hold = "false";
defparam \A_i[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneive_lcell_comb \accel|a_s1[62]~feeder (
// Equation(s):
// \accel|a_s1[62]~feeder_combout  = \A_i[62]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\A_i[62]~input0 ),
	.cin(gnd),
	.combout(\accel|a_s1[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|a_s1[62]~feeder .lut_mask = 16'hFF00;
defparam \accel|a_s1[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N11
dffeas \accel|a_s1[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|a_s1[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[62] .is_wysiwyg = "true";
defparam \accel|a_s1[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N0
cycloneive_io_ibuf \B_i[62]~input (
	.i(B_i[62]),
	.ibar(gnd),
	.o(\B_i[62]~input0 ));
// synopsys translate_off
defparam \B_i[62]~input .bus_hold = "false";
defparam \B_i[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y9_N21
dffeas \accel|b_s1[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\B_i[62]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[62] .is_wysiwyg = "true";
defparam \accel|b_s1[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cycloneive_lcell_comb \accel|t1_s2[62]~188 (
// Equation(s):
// \accel|t1_s2[62]~188_combout  = ((\accel|a_s1 [62] $ (\accel|b_s1 [62] $ (\accel|t1_s2[61]~187 )))) # (GND)
// \accel|t1_s2[62]~189  = CARRY((\accel|a_s1 [62] & ((!\accel|t1_s2[61]~187 ) # (!\accel|b_s1 [62]))) # (!\accel|a_s1 [62] & (!\accel|b_s1 [62] & !\accel|t1_s2[61]~187 )))

	.dataa(\accel|a_s1 [62]),
	.datab(\accel|b_s1 [62]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t1_s2[61]~187 ),
	.combout(\accel|t1_s2[62]~188_combout ),
	.cout(\accel|t1_s2[62]~189 ));
// synopsys translate_off
defparam \accel|t1_s2[62]~188 .lut_mask = 16'h962B;
defparam \accel|t1_s2[62]~188 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \accel|t1_s2[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[62]~188_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[62] .is_wysiwyg = "true";
defparam \accel|t1_s2[62] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N27
dffeas \accel|t1_s3[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [62]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[62] .is_wysiwyg = "true";
defparam \accel|t1_s3[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cycloneive_lcell_comb \accel|mult_inst|a_reg~62 (
// Equation(s):
// \accel|mult_inst|a_reg~62_combout  = (\accel|t1_s3 [62] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [62]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~62_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~62 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
cycloneive_io_ibuf \A_i[63]~input (
	.i(A_i[63]),
	.ibar(gnd),
	.o(\A_i[63]~input0 ));
// synopsys translate_off
defparam \A_i[63]~input .bus_hold = "false";
defparam \A_i[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \accel|a_s1[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\A_i[63]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|a_s1 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|a_s1[63] .is_wysiwyg = "true";
defparam \accel|a_s1[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneive_io_ibuf \B_i[63]~input (
	.i(B_i[63]),
	.ibar(gnd),
	.o(\B_i[63]~input0 ));
// synopsys translate_off
defparam \B_i[63]~input .bus_hold = "false";
defparam \B_i[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneive_lcell_comb \accel|b_s1[63]~feeder (
// Equation(s):
// \accel|b_s1[63]~feeder_combout  = \B_i[63]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\B_i[63]~input0 ),
	.cin(gnd),
	.combout(\accel|b_s1[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|b_s1[63]~feeder .lut_mask = 16'hFF00;
defparam \accel|b_s1[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N29
dffeas \accel|b_s1[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|b_s1[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|b_s1 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|b_s1[63] .is_wysiwyg = "true";
defparam \accel|b_s1[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cycloneive_lcell_comb \accel|t1_s2[63]~190 (
// Equation(s):
// \accel|t1_s2[63]~190_combout  = \accel|a_s1 [63] $ (\accel|t1_s2[62]~189  $ (!\accel|b_s1 [63]))

	.dataa(gnd),
	.datab(\accel|a_s1 [63]),
	.datac(gnd),
	.datad(\accel|b_s1 [63]),
	.cin(\accel|t1_s2[62]~189 ),
	.combout(\accel|t1_s2[63]~190_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t1_s2[63]~190 .lut_mask = 16'h3CC3;
defparam \accel|t1_s2[63]~190 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X13_Y9_N31
dffeas \accel|t1_s2[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t1_s2[63]~190_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s2 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s2[63] .is_wysiwyg = "true";
defparam \accel|t1_s2[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N17
dffeas \accel|t1_s3[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t1_s2 [63]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t1_s3 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t1_s3[63] .is_wysiwyg = "true";
defparam \accel|t1_s3[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cycloneive_lcell_comb \accel|mult_inst|a_reg~63 (
// Equation(s):
// \accel|mult_inst|a_reg~63_combout  = (\accel|t1_s3 [63] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t1_s3 [63]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|a_reg~63_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|a_reg~63 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|a_reg~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y17_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult25 (
	.signa(gnd),
	.signb(vcc),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|b_reg~17_combout ,\accel|mult_inst|b_reg~16_combout ,\accel|mult_inst|b_reg~15_combout ,\accel|mult_inst|b_reg~14_combout ,\accel|mult_inst|b_reg~13_combout ,\accel|mult_inst|b_reg~12_combout ,\accel|mult_inst|b_reg~11_combout ,
\accel|mult_inst|b_reg~10_combout ,\accel|mult_inst|b_reg~9_combout ,\accel|mult_inst|b_reg~8_combout ,\accel|mult_inst|b_reg~7_combout ,\accel|mult_inst|b_reg~6_combout ,\accel|mult_inst|b_reg~5_combout ,\accel|mult_inst|b_reg~4_combout ,
\accel|mult_inst|b_reg~3_combout ,\accel|mult_inst|b_reg~2_combout ,\accel|mult_inst|b_reg~1_combout ,\accel|mult_inst|b_reg~0_combout }),
	.datab({\accel|mult_inst|a_reg~63_combout ,\accel|mult_inst|a_reg~62_combout ,\accel|mult_inst|a_reg~61_combout ,\accel|mult_inst|a_reg~60_combout ,\accel|mult_inst|a_reg~59_combout ,\accel|mult_inst|a_reg~58_combout ,\accel|mult_inst|a_reg~57_combout ,
\accel|mult_inst|a_reg~56_combout ,\accel|mult_inst|a_reg~55_combout ,\accel|mult_inst|a_reg~54_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult25_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult25 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult25 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult25 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult25 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult25 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult25 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y17_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out26 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~dataout ,
\accel|mult_inst|Mult0|auto_generated|mac_mult25~7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~4 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~3 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult25~2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult25~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out26_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out26 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out26 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[0]~0 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[0]~0_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT18  & (\accel|mult_inst|Mult0|auto_generated|mac_out26~dataout  $ (VCC))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT18  & (\accel|mult_inst|Mult0|auto_generated|mac_out26~dataout  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add49_result[0]~1  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT18  & \accel|mult_inst|Mult0|auto_generated|mac_out26~dataout ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT18 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out26~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[0]~0_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[0]~1 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[0]~0 .lut_mask = 16'h6688;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N6
cycloneive_io_ibuf \C_i[54]~input (
	.i(C_i[54]),
	.ibar(gnd),
	.o(\C_i[54]~input0 ));
// synopsys translate_off
defparam \C_i[54]~input .bus_hold = "false";
defparam \C_i[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
cycloneive_lcell_comb \accel|c_s1[54]~feeder (
// Equation(s):
// \accel|c_s1[54]~feeder_combout  = \C_i[54]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[54]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[54]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N7
dffeas \accel|c_s1[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[54] .is_wysiwyg = "true";
defparam \accel|c_s1[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneive_lcell_comb \accel|t2_s2[54]~169 (
// Equation(s):
// \accel|t2_s2[54]~169_combout  = (\accel|c_s1 [53] & ((\accel|c_s1 [54] & (\accel|t2_s2[53]~168  & VCC)) # (!\accel|c_s1 [54] & (!\accel|t2_s2[53]~168 )))) # (!\accel|c_s1 [53] & ((\accel|c_s1 [54] & (!\accel|t2_s2[53]~168 )) # (!\accel|c_s1 [54] & 
// ((\accel|t2_s2[53]~168 ) # (GND)))))
// \accel|t2_s2[54]~170  = CARRY((\accel|c_s1 [53] & (!\accel|c_s1 [54] & !\accel|t2_s2[53]~168 )) # (!\accel|c_s1 [53] & ((!\accel|t2_s2[53]~168 ) # (!\accel|c_s1 [54]))))

	.dataa(\accel|c_s1 [53]),
	.datab(\accel|c_s1 [54]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[53]~168 ),
	.combout(\accel|t2_s2[54]~169_combout ),
	.cout(\accel|t2_s2[54]~170 ));
// synopsys translate_off
defparam \accel|t2_s2[54]~169 .lut_mask = 16'h9617;
defparam \accel|t2_s2[54]~169 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N13
dffeas \accel|t2_s2[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[54]~169_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[54] .is_wysiwyg = "true";
defparam \accel|t2_s2[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneive_lcell_comb \accel|t4_s3[54]~169 (
// Equation(s):
// \accel|t4_s3[54]~169_combout  = (\accel|t2_s2 [54] & (!\accel|t4_s3[53]~168 )) # (!\accel|t2_s2 [54] & ((\accel|t4_s3[53]~168 ) # (GND)))
// \accel|t4_s3[54]~170  = CARRY((!\accel|t4_s3[53]~168 ) # (!\accel|t2_s2 [54]))

	.dataa(\accel|t2_s2 [54]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[53]~168 ),
	.combout(\accel|t4_s3[54]~169_combout ),
	.cout(\accel|t4_s3[54]~170 ));
// synopsys translate_off
defparam \accel|t4_s3[54]~169 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[54]~169 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \accel|t4_s3[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[54]~169_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[54] .is_wysiwyg = "true";
defparam \accel|t4_s3[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_lcell_comb \accel|mult_inst|b_reg~54 (
// Equation(s):
// \accel|mult_inst|b_reg~54_combout  = (!\rst~input_o  & \accel|t4_s3 [54])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [54]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~54_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~54 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
cycloneive_io_ibuf \C_i[55]~input (
	.i(C_i[55]),
	.ibar(gnd),
	.o(\C_i[55]~input0 ));
// synopsys translate_off
defparam \C_i[55]~input .bus_hold = "false";
defparam \C_i[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cycloneive_lcell_comb \accel|c_s1[55]~feeder (
// Equation(s):
// \accel|c_s1[55]~feeder_combout  = \C_i[55]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[55]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[55]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N9
dffeas \accel|c_s1[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[55] .is_wysiwyg = "true";
defparam \accel|c_s1[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
cycloneive_lcell_comb \accel|t2_s2[55]~171 (
// Equation(s):
// \accel|t2_s2[55]~171_combout  = ((\accel|c_s1 [55] $ (\accel|c_s1 [54] $ (!\accel|t2_s2[54]~170 )))) # (GND)
// \accel|t2_s2[55]~172  = CARRY((\accel|c_s1 [55] & ((\accel|c_s1 [54]) # (!\accel|t2_s2[54]~170 ))) # (!\accel|c_s1 [55] & (\accel|c_s1 [54] & !\accel|t2_s2[54]~170 )))

	.dataa(\accel|c_s1 [55]),
	.datab(\accel|c_s1 [54]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[54]~170 ),
	.combout(\accel|t2_s2[55]~171_combout ),
	.cout(\accel|t2_s2[55]~172 ));
// synopsys translate_off
defparam \accel|t2_s2[55]~171 .lut_mask = 16'h698E;
defparam \accel|t2_s2[55]~171 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N15
dffeas \accel|t2_s2[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[55]~171_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[55] .is_wysiwyg = "true";
defparam \accel|t2_s2[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneive_lcell_comb \accel|t4_s3[55]~171 (
// Equation(s):
// \accel|t4_s3[55]~171_combout  = (\accel|t2_s2 [55] & (\accel|t4_s3[54]~170  $ (GND))) # (!\accel|t2_s2 [55] & (!\accel|t4_s3[54]~170  & VCC))
// \accel|t4_s3[55]~172  = CARRY((\accel|t2_s2 [55] & !\accel|t4_s3[54]~170 ))

	.dataa(\accel|t2_s2 [55]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[54]~170 ),
	.combout(\accel|t4_s3[55]~171_combout ),
	.cout(\accel|t4_s3[55]~172 ));
// synopsys translate_off
defparam \accel|t4_s3[55]~171 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[55]~171 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N15
dffeas \accel|t4_s3[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[55]~171_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[55] .is_wysiwyg = "true";
defparam \accel|t4_s3[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_lcell_comb \accel|mult_inst|b_reg~55 (
// Equation(s):
// \accel|mult_inst|b_reg~55_combout  = (!\rst~input_o  & \accel|t4_s3 [55])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [55]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~55_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~55 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_io_ibuf \C_i[56]~input (
	.i(C_i[56]),
	.ibar(gnd),
	.o(\C_i[56]~input0 ));
// synopsys translate_off
defparam \C_i[56]~input .bus_hold = "false";
defparam \C_i[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \accel|c_s1[56]~feeder (
// Equation(s):
// \accel|c_s1[56]~feeder_combout  = \C_i[56]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[56]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[56]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \accel|c_s1[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[56] .is_wysiwyg = "true";
defparam \accel|c_s1[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
cycloneive_lcell_comb \accel|t2_s2[56]~173 (
// Equation(s):
// \accel|t2_s2[56]~173_combout  = (\accel|c_s1 [55] & ((\accel|c_s1 [56] & (\accel|t2_s2[55]~172  & VCC)) # (!\accel|c_s1 [56] & (!\accel|t2_s2[55]~172 )))) # (!\accel|c_s1 [55] & ((\accel|c_s1 [56] & (!\accel|t2_s2[55]~172 )) # (!\accel|c_s1 [56] & 
// ((\accel|t2_s2[55]~172 ) # (GND)))))
// \accel|t2_s2[56]~174  = CARRY((\accel|c_s1 [55] & (!\accel|c_s1 [56] & !\accel|t2_s2[55]~172 )) # (!\accel|c_s1 [55] & ((!\accel|t2_s2[55]~172 ) # (!\accel|c_s1 [56]))))

	.dataa(\accel|c_s1 [55]),
	.datab(\accel|c_s1 [56]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[55]~172 ),
	.combout(\accel|t2_s2[56]~173_combout ),
	.cout(\accel|t2_s2[56]~174 ));
// synopsys translate_off
defparam \accel|t2_s2[56]~173 .lut_mask = 16'h9617;
defparam \accel|t2_s2[56]~173 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N17
dffeas \accel|t2_s2[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[56]~173_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[56] .is_wysiwyg = "true";
defparam \accel|t2_s2[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneive_lcell_comb \accel|t4_s3[56]~173 (
// Equation(s):
// \accel|t4_s3[56]~173_combout  = (\accel|t2_s2 [56] & (!\accel|t4_s3[55]~172 )) # (!\accel|t2_s2 [56] & ((\accel|t4_s3[55]~172 ) # (GND)))
// \accel|t4_s3[56]~174  = CARRY((!\accel|t4_s3[55]~172 ) # (!\accel|t2_s2 [56]))

	.dataa(\accel|t2_s2 [56]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[55]~172 ),
	.combout(\accel|t4_s3[56]~173_combout ),
	.cout(\accel|t4_s3[56]~174 ));
// synopsys translate_off
defparam \accel|t4_s3[56]~173 .lut_mask = 16'h5A5F;
defparam \accel|t4_s3[56]~173 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \accel|t4_s3[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[56]~173_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[56] .is_wysiwyg = "true";
defparam \accel|t4_s3[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cycloneive_lcell_comb \accel|mult_inst|b_reg~56 (
// Equation(s):
// \accel|mult_inst|b_reg~56_combout  = (\accel|t4_s3 [56] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t4_s3 [56]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~56_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~56 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|b_reg~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
cycloneive_io_ibuf \C_i[57]~input (
	.i(C_i[57]),
	.ibar(gnd),
	.o(\C_i[57]~input0 ));
// synopsys translate_off
defparam \C_i[57]~input .bus_hold = "false";
defparam \C_i[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
cycloneive_lcell_comb \accel|c_s1[57]~feeder (
// Equation(s):
// \accel|c_s1[57]~feeder_combout  = \C_i[57]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[57]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[57]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N31
dffeas \accel|c_s1[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[57] .is_wysiwyg = "true";
defparam \accel|c_s1[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
cycloneive_lcell_comb \accel|t2_s2[57]~175 (
// Equation(s):
// \accel|t2_s2[57]~175_combout  = ((\accel|c_s1 [56] $ (\accel|c_s1 [57] $ (!\accel|t2_s2[56]~174 )))) # (GND)
// \accel|t2_s2[57]~176  = CARRY((\accel|c_s1 [56] & ((\accel|c_s1 [57]) # (!\accel|t2_s2[56]~174 ))) # (!\accel|c_s1 [56] & (\accel|c_s1 [57] & !\accel|t2_s2[56]~174 )))

	.dataa(\accel|c_s1 [56]),
	.datab(\accel|c_s1 [57]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[56]~174 ),
	.combout(\accel|t2_s2[57]~175_combout ),
	.cout(\accel|t2_s2[57]~176 ));
// synopsys translate_off
defparam \accel|t2_s2[57]~175 .lut_mask = 16'h698E;
defparam \accel|t2_s2[57]~175 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N19
dffeas \accel|t2_s2[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[57]~175_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[57] .is_wysiwyg = "true";
defparam \accel|t2_s2[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneive_lcell_comb \accel|t4_s3[57]~175 (
// Equation(s):
// \accel|t4_s3[57]~175_combout  = (\accel|t2_s2 [57] & (\accel|t4_s3[56]~174  $ (GND))) # (!\accel|t2_s2 [57] & (!\accel|t4_s3[56]~174  & VCC))
// \accel|t4_s3[57]~176  = CARRY((\accel|t2_s2 [57] & !\accel|t4_s3[56]~174 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [57]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[56]~174 ),
	.combout(\accel|t4_s3[57]~175_combout ),
	.cout(\accel|t4_s3[57]~176 ));
// synopsys translate_off
defparam \accel|t4_s3[57]~175 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[57]~175 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N19
dffeas \accel|t4_s3[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[57]~175_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[57] .is_wysiwyg = "true";
defparam \accel|t4_s3[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_lcell_comb \accel|mult_inst|b_reg~57 (
// Equation(s):
// \accel|mult_inst|b_reg~57_combout  = (!\rst~input_o  & \accel|t4_s3 [57])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [57]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~57_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~57 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneive_io_ibuf \C_i[58]~input (
	.i(C_i[58]),
	.ibar(gnd),
	.o(\C_i[58]~input0 ));
// synopsys translate_off
defparam \C_i[58]~input .bus_hold = "false";
defparam \C_i[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N12
cycloneive_lcell_comb \accel|c_s1[58]~feeder (
// Equation(s):
// \accel|c_s1[58]~feeder_combout  = \C_i[58]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[58]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[58]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N13
dffeas \accel|c_s1[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[58] .is_wysiwyg = "true";
defparam \accel|c_s1[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneive_lcell_comb \accel|t2_s2[58]~177 (
// Equation(s):
// \accel|t2_s2[58]~177_combout  = (\accel|c_s1 [58] & ((\accel|c_s1 [57] & (\accel|t2_s2[57]~176  & VCC)) # (!\accel|c_s1 [57] & (!\accel|t2_s2[57]~176 )))) # (!\accel|c_s1 [58] & ((\accel|c_s1 [57] & (!\accel|t2_s2[57]~176 )) # (!\accel|c_s1 [57] & 
// ((\accel|t2_s2[57]~176 ) # (GND)))))
// \accel|t2_s2[58]~178  = CARRY((\accel|c_s1 [58] & (!\accel|c_s1 [57] & !\accel|t2_s2[57]~176 )) # (!\accel|c_s1 [58] & ((!\accel|t2_s2[57]~176 ) # (!\accel|c_s1 [57]))))

	.dataa(\accel|c_s1 [58]),
	.datab(\accel|c_s1 [57]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[57]~176 ),
	.combout(\accel|t2_s2[58]~177_combout ),
	.cout(\accel|t2_s2[58]~178 ));
// synopsys translate_off
defparam \accel|t2_s2[58]~177 .lut_mask = 16'h9617;
defparam \accel|t2_s2[58]~177 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N21
dffeas \accel|t2_s2[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[58]~177_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[58] .is_wysiwyg = "true";
defparam \accel|t2_s2[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneive_lcell_comb \accel|t4_s3[58]~177 (
// Equation(s):
// \accel|t4_s3[58]~177_combout  = (\accel|t2_s2 [58] & (!\accel|t4_s3[57]~176 )) # (!\accel|t2_s2 [58] & ((\accel|t4_s3[57]~176 ) # (GND)))
// \accel|t4_s3[58]~178  = CARRY((!\accel|t4_s3[57]~176 ) # (!\accel|t2_s2 [58]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [58]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[57]~176 ),
	.combout(\accel|t4_s3[58]~177_combout ),
	.cout(\accel|t4_s3[58]~178 ));
// synopsys translate_off
defparam \accel|t4_s3[58]~177 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[58]~177 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N21
dffeas \accel|t4_s3[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[58]~177_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[58] .is_wysiwyg = "true";
defparam \accel|t4_s3[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cycloneive_lcell_comb \accel|mult_inst|b_reg~58 (
// Equation(s):
// \accel|mult_inst|b_reg~58_combout  = (!\rst~input_o  & \accel|t4_s3 [58])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\accel|t4_s3 [58]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~58_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~58 .lut_mask = 16'h0F00;
defparam \accel|mult_inst|b_reg~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
cycloneive_io_ibuf \C_i[59]~input (
	.i(C_i[59]),
	.ibar(gnd),
	.o(\C_i[59]~input0 ));
// synopsys translate_off
defparam \C_i[59]~input .bus_hold = "false";
defparam \C_i[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cycloneive_lcell_comb \accel|c_s1[59]~feeder (
// Equation(s):
// \accel|c_s1[59]~feeder_combout  = \C_i[59]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[59]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[59]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas \accel|c_s1[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[59] .is_wysiwyg = "true";
defparam \accel|c_s1[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cycloneive_lcell_comb \accel|t2_s2[59]~179 (
// Equation(s):
// \accel|t2_s2[59]~179_combout  = ((\accel|c_s1 [58] $ (\accel|c_s1 [59] $ (!\accel|t2_s2[58]~178 )))) # (GND)
// \accel|t2_s2[59]~180  = CARRY((\accel|c_s1 [58] & ((\accel|c_s1 [59]) # (!\accel|t2_s2[58]~178 ))) # (!\accel|c_s1 [58] & (\accel|c_s1 [59] & !\accel|t2_s2[58]~178 )))

	.dataa(\accel|c_s1 [58]),
	.datab(\accel|c_s1 [59]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[58]~178 ),
	.combout(\accel|t2_s2[59]~179_combout ),
	.cout(\accel|t2_s2[59]~180 ));
// synopsys translate_off
defparam \accel|t2_s2[59]~179 .lut_mask = 16'h698E;
defparam \accel|t2_s2[59]~179 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N23
dffeas \accel|t2_s2[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[59]~179_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[59] .is_wysiwyg = "true";
defparam \accel|t2_s2[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneive_lcell_comb \accel|t4_s3[59]~179 (
// Equation(s):
// \accel|t4_s3[59]~179_combout  = (\accel|t2_s2 [59] & (\accel|t4_s3[58]~178  $ (GND))) # (!\accel|t2_s2 [59] & (!\accel|t4_s3[58]~178  & VCC))
// \accel|t4_s3[59]~180  = CARRY((\accel|t2_s2 [59] & !\accel|t4_s3[58]~178 ))

	.dataa(gnd),
	.datab(\accel|t2_s2 [59]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[58]~178 ),
	.combout(\accel|t4_s3[59]~179_combout ),
	.cout(\accel|t4_s3[59]~180 ));
// synopsys translate_off
defparam \accel|t4_s3[59]~179 .lut_mask = 16'hC30C;
defparam \accel|t4_s3[59]~179 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N23
dffeas \accel|t4_s3[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[59]~179_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[59] .is_wysiwyg = "true";
defparam \accel|t4_s3[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_lcell_comb \accel|mult_inst|b_reg~59 (
// Equation(s):
// \accel|mult_inst|b_reg~59_combout  = (!\rst~input_o  & \accel|t4_s3 [59])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [59]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~59_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~59 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cycloneive_io_ibuf \C_i[60]~input (
	.i(C_i[60]),
	.ibar(gnd),
	.o(\C_i[60]~input0 ));
// synopsys translate_off
defparam \C_i[60]~input .bus_hold = "false";
defparam \C_i[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneive_lcell_comb \accel|c_s1[60]~feeder (
// Equation(s):
// \accel|c_s1[60]~feeder_combout  = \C_i[60]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[60]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[60]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N19
dffeas \accel|c_s1[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[60] .is_wysiwyg = "true";
defparam \accel|c_s1[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \accel|t2_s2[60]~181 (
// Equation(s):
// \accel|t2_s2[60]~181_combout  = (\accel|c_s1 [59] & ((\accel|c_s1 [60] & (\accel|t2_s2[59]~180  & VCC)) # (!\accel|c_s1 [60] & (!\accel|t2_s2[59]~180 )))) # (!\accel|c_s1 [59] & ((\accel|c_s1 [60] & (!\accel|t2_s2[59]~180 )) # (!\accel|c_s1 [60] & 
// ((\accel|t2_s2[59]~180 ) # (GND)))))
// \accel|t2_s2[60]~182  = CARRY((\accel|c_s1 [59] & (!\accel|c_s1 [60] & !\accel|t2_s2[59]~180 )) # (!\accel|c_s1 [59] & ((!\accel|t2_s2[59]~180 ) # (!\accel|c_s1 [60]))))

	.dataa(\accel|c_s1 [59]),
	.datab(\accel|c_s1 [60]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[59]~180 ),
	.combout(\accel|t2_s2[60]~181_combout ),
	.cout(\accel|t2_s2[60]~182 ));
// synopsys translate_off
defparam \accel|t2_s2[60]~181 .lut_mask = 16'h9617;
defparam \accel|t2_s2[60]~181 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \accel|t2_s2[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[60]~181_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[60] .is_wysiwyg = "true";
defparam \accel|t2_s2[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneive_lcell_comb \accel|t4_s3[60]~181 (
// Equation(s):
// \accel|t4_s3[60]~181_combout  = (\accel|t2_s2 [60] & (!\accel|t4_s3[59]~180 )) # (!\accel|t2_s2 [60] & ((\accel|t4_s3[59]~180 ) # (GND)))
// \accel|t4_s3[60]~182  = CARRY((!\accel|t4_s3[59]~180 ) # (!\accel|t2_s2 [60]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [60]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[59]~180 ),
	.combout(\accel|t4_s3[60]~181_combout ),
	.cout(\accel|t4_s3[60]~182 ));
// synopsys translate_off
defparam \accel|t4_s3[60]~181 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[60]~181 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N25
dffeas \accel|t4_s3[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[60]~181_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[60] .is_wysiwyg = "true";
defparam \accel|t4_s3[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \accel|mult_inst|b_reg~60 (
// Equation(s):
// \accel|mult_inst|b_reg~60_combout  = (\accel|t4_s3 [60] & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\accel|t4_s3 [60]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~60_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~60 .lut_mask = 16'h00F0;
defparam \accel|mult_inst|b_reg~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneive_io_ibuf \C_i[61]~input (
	.i(C_i[61]),
	.ibar(gnd),
	.o(\C_i[61]~input0 ));
// synopsys translate_off
defparam \C_i[61]~input .bus_hold = "false";
defparam \C_i[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cycloneive_lcell_comb \accel|c_s1[61]~feeder (
// Equation(s):
// \accel|c_s1[61]~feeder_combout  = \C_i[61]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[61]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[61]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N17
dffeas \accel|c_s1[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[61] .is_wysiwyg = "true";
defparam \accel|c_s1[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cycloneive_lcell_comb \accel|t2_s2[61]~183 (
// Equation(s):
// \accel|t2_s2[61]~183_combout  = ((\accel|c_s1 [61] $ (\accel|c_s1 [60] $ (!\accel|t2_s2[60]~182 )))) # (GND)
// \accel|t2_s2[61]~184  = CARRY((\accel|c_s1 [61] & ((\accel|c_s1 [60]) # (!\accel|t2_s2[60]~182 ))) # (!\accel|c_s1 [61] & (\accel|c_s1 [60] & !\accel|t2_s2[60]~182 )))

	.dataa(\accel|c_s1 [61]),
	.datab(\accel|c_s1 [60]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[60]~182 ),
	.combout(\accel|t2_s2[61]~183_combout ),
	.cout(\accel|t2_s2[61]~184 ));
// synopsys translate_off
defparam \accel|t2_s2[61]~183 .lut_mask = 16'h698E;
defparam \accel|t2_s2[61]~183 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N27
dffeas \accel|t2_s2[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[61]~183_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[61] .is_wysiwyg = "true";
defparam \accel|t2_s2[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneive_lcell_comb \accel|t4_s3[61]~183 (
// Equation(s):
// \accel|t4_s3[61]~183_combout  = (\accel|t2_s2 [61] & (\accel|t4_s3[60]~182  $ (GND))) # (!\accel|t2_s2 [61] & (!\accel|t4_s3[60]~182  & VCC))
// \accel|t4_s3[61]~184  = CARRY((\accel|t2_s2 [61] & !\accel|t4_s3[60]~182 ))

	.dataa(\accel|t2_s2 [61]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[60]~182 ),
	.combout(\accel|t4_s3[61]~183_combout ),
	.cout(\accel|t4_s3[61]~184 ));
// synopsys translate_off
defparam \accel|t4_s3[61]~183 .lut_mask = 16'hA50A;
defparam \accel|t4_s3[61]~183 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N27
dffeas \accel|t4_s3[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[61]~183_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[61] .is_wysiwyg = "true";
defparam \accel|t4_s3[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_lcell_comb \accel|mult_inst|b_reg~61 (
// Equation(s):
// \accel|mult_inst|b_reg~61_combout  = (!\rst~input_o  & \accel|t4_s3 [61])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [61]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~61_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~61 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
cycloneive_io_ibuf \C_i[62]~input (
	.i(C_i[62]),
	.ibar(gnd),
	.o(\C_i[62]~input0 ));
// synopsys translate_off
defparam \C_i[62]~input .bus_hold = "false";
defparam \C_i[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N6
cycloneive_lcell_comb \accel|c_s1[62]~feeder (
// Equation(s):
// \accel|c_s1[62]~feeder_combout  = \C_i[62]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C_i[62]~input0 ),
	.cin(gnd),
	.combout(\accel|c_s1[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|c_s1[62]~feeder .lut_mask = 16'hFF00;
defparam \accel|c_s1[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N7
dffeas \accel|c_s1[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|c_s1[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[62] .is_wysiwyg = "true";
defparam \accel|c_s1[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneive_lcell_comb \accel|t2_s2[62]~185 (
// Equation(s):
// \accel|t2_s2[62]~185_combout  = (\accel|c_s1 [61] & ((\accel|c_s1 [62] & (\accel|t2_s2[61]~184  & VCC)) # (!\accel|c_s1 [62] & (!\accel|t2_s2[61]~184 )))) # (!\accel|c_s1 [61] & ((\accel|c_s1 [62] & (!\accel|t2_s2[61]~184 )) # (!\accel|c_s1 [62] & 
// ((\accel|t2_s2[61]~184 ) # (GND)))))
// \accel|t2_s2[62]~186  = CARRY((\accel|c_s1 [61] & (!\accel|c_s1 [62] & !\accel|t2_s2[61]~184 )) # (!\accel|c_s1 [61] & ((!\accel|t2_s2[61]~184 ) # (!\accel|c_s1 [62]))))

	.dataa(\accel|c_s1 [61]),
	.datab(\accel|c_s1 [62]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t2_s2[61]~184 ),
	.combout(\accel|t2_s2[62]~185_combout ),
	.cout(\accel|t2_s2[62]~186 ));
// synopsys translate_off
defparam \accel|t2_s2[62]~185 .lut_mask = 16'h9617;
defparam \accel|t2_s2[62]~185 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N29
dffeas \accel|t2_s2[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[62]~185_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[62] .is_wysiwyg = "true";
defparam \accel|t2_s2[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneive_lcell_comb \accel|t4_s3[62]~185 (
// Equation(s):
// \accel|t4_s3[62]~185_combout  = (\accel|t2_s2 [62] & (!\accel|t4_s3[61]~184 )) # (!\accel|t2_s2 [62] & ((\accel|t4_s3[61]~184 ) # (GND)))
// \accel|t4_s3[62]~186  = CARRY((!\accel|t4_s3[61]~184 ) # (!\accel|t2_s2 [62]))

	.dataa(gnd),
	.datab(\accel|t2_s2 [62]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t4_s3[61]~184 ),
	.combout(\accel|t4_s3[62]~185_combout ),
	.cout(\accel|t4_s3[62]~186 ));
// synopsys translate_off
defparam \accel|t4_s3[62]~185 .lut_mask = 16'h3C3F;
defparam \accel|t4_s3[62]~185 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N29
dffeas \accel|t4_s3[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[62]~185_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[62] .is_wysiwyg = "true";
defparam \accel|t4_s3[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_lcell_comb \accel|mult_inst|b_reg~62 (
// Equation(s):
// \accel|mult_inst|b_reg~62_combout  = (!\rst~input_o  & \accel|t4_s3 [62])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [62]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~62_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~62 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cycloneive_io_ibuf \C_i[63]~input (
	.i(C_i[63]),
	.ibar(gnd),
	.o(\C_i[63]~input0 ));
// synopsys translate_off
defparam \C_i[63]~input .bus_hold = "false";
defparam \C_i[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y9_N15
dffeas \accel|c_s1[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\C_i[63]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|c_s1 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|c_s1[63] .is_wysiwyg = "true";
defparam \accel|c_s1[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
cycloneive_lcell_comb \accel|t2_s2[63]~187 (
// Equation(s):
// \accel|t2_s2[63]~187_combout  = \accel|c_s1 [62] $ (\accel|t2_s2[62]~186  $ (!\accel|c_s1 [63]))

	.dataa(gnd),
	.datab(\accel|c_s1 [62]),
	.datac(gnd),
	.datad(\accel|c_s1 [63]),
	.cin(\accel|t2_s2[62]~186 ),
	.combout(\accel|t2_s2[63]~187_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t2_s2[63]~187 .lut_mask = 16'h3CC3;
defparam \accel|t2_s2[63]~187 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N31
dffeas \accel|t2_s2[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t2_s2[63]~187_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t2_s2 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t2_s2[63] .is_wysiwyg = "true";
defparam \accel|t2_s2[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneive_lcell_comb \accel|t4_s3[63]~187 (
// Equation(s):
// \accel|t4_s3[63]~187_combout  = \accel|t4_s3[62]~186  $ (!\accel|t2_s2 [63])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t2_s2 [63]),
	.cin(\accel|t4_s3[62]~186 ),
	.combout(\accel|t4_s3[63]~187_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t4_s3[63]~187 .lut_mask = 16'hF00F;
defparam \accel|t4_s3[63]~187 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y9_N31
dffeas \accel|t4_s3[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t4_s3[63]~187_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t4_s3 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t4_s3[63] .is_wysiwyg = "true";
defparam \accel|t4_s3[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneive_lcell_comb \accel|mult_inst|b_reg~63 (
// Equation(s):
// \accel|mult_inst|b_reg~63_combout  = (!\rst~input_o  & \accel|t4_s3 [63])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\accel|t4_s3 [63]),
	.cin(gnd),
	.combout(\accel|mult_inst|b_reg~63_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|b_reg~63 .lut_mask = 16'h3300;
defparam \accel|mult_inst|b_reg~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y13_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult7 (
	.signa(gnd),
	.signb(vcc),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~17_combout ,\accel|mult_inst|a_reg~16_combout ,\accel|mult_inst|a_reg~15_combout ,\accel|mult_inst|a_reg~14_combout ,\accel|mult_inst|a_reg~13_combout ,\accel|mult_inst|a_reg~12_combout ,\accel|mult_inst|a_reg~11_combout ,
\accel|mult_inst|a_reg~10_combout ,\accel|mult_inst|a_reg~9_combout ,\accel|mult_inst|a_reg~8_combout ,\accel|mult_inst|a_reg~7_combout ,\accel|mult_inst|a_reg~6_combout ,\accel|mult_inst|a_reg~5_combout ,\accel|mult_inst|a_reg~4_combout ,
\accel|mult_inst|a_reg~3_combout ,\accel|mult_inst|a_reg~2_combout ,\accel|mult_inst|a_reg~1_combout ,\accel|mult_inst|a_reg~0_combout }),
	.datab({\accel|mult_inst|b_reg~63_combout ,\accel|mult_inst|b_reg~62_combout ,\accel|mult_inst|b_reg~61_combout ,\accel|mult_inst|b_reg~60_combout ,\accel|mult_inst|b_reg~59_combout ,\accel|mult_inst|b_reg~58_combout ,\accel|mult_inst|b_reg~57_combout ,
\accel|mult_inst|b_reg~56_combout ,\accel|mult_inst|b_reg~55_combout ,\accel|mult_inst|b_reg~54_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult7_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult7 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult7 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult7 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult7 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult7 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult7 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y13_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out8 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~dataout ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~4 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~3 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult7~2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult7~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out8_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out8 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out8 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[18]~36 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[18]~36_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out8~dataout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT18  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[17]~35 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[18]~37  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~dataout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT18 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[17]~35 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~dataout  & (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT18  & !\accel|mult_inst|Mult0|auto_generated|add41_result[17]~35 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~dataout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[17]~35 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[18]~36_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[18]~37 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[18]~36 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[36]~72 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[36]~72_combout  = ((\accel|mult_inst|Mult0|auto_generated|add49_result[0]~0_combout  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[18]~36_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[35]~71 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[36]~73  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[0]~0_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[18]~36_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[35]~71 ))) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[0]~0_combout  & (\accel|mult_inst|Mult0|auto_generated|add41_result[18]~36_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[35]~71 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[0]~0_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[35]~71 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[36]~72_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[36]~73 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[36]~72 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[36]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X20_Y14_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult19 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~53_combout ,\accel|mult_inst|a_reg~52_combout ,\accel|mult_inst|a_reg~51_combout ,\accel|mult_inst|a_reg~50_combout ,\accel|mult_inst|a_reg~49_combout ,\accel|mult_inst|a_reg~48_combout ,\accel|mult_inst|a_reg~47_combout ,
\accel|mult_inst|a_reg~46_combout ,\accel|mult_inst|a_reg~45_combout ,\accel|mult_inst|a_reg~44_combout ,\accel|mult_inst|a_reg~43_combout ,\accel|mult_inst|a_reg~42_combout ,\accel|mult_inst|a_reg~41_combout ,\accel|mult_inst|a_reg~40_combout ,
\accel|mult_inst|a_reg~39_combout ,\accel|mult_inst|a_reg~38_combout ,\accel|mult_inst|a_reg~37_combout ,\accel|mult_inst|a_reg~36_combout }),
	.datab({\accel|mult_inst|b_reg~35_combout ,\accel|mult_inst|b_reg~34_combout ,\accel|mult_inst|b_reg~33_combout ,\accel|mult_inst|b_reg~32_combout ,\accel|mult_inst|b_reg~31_combout ,\accel|mult_inst|b_reg~30_combout ,\accel|mult_inst|b_reg~29_combout ,
\accel|mult_inst|b_reg~28_combout ,\accel|mult_inst|b_reg~27_combout ,\accel|mult_inst|b_reg~26_combout ,\accel|mult_inst|b_reg~25_combout ,\accel|mult_inst|b_reg~24_combout ,\accel|mult_inst|b_reg~23_combout ,\accel|mult_inst|b_reg~22_combout ,
\accel|mult_inst|b_reg~21_combout ,\accel|mult_inst|b_reg~20_combout ,\accel|mult_inst|b_reg~19_combout ,\accel|mult_inst|b_reg~18_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult19_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult19 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult19 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult19 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult19 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult19 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult19 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y14_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out20 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT35 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT34 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT33 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT32 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT31 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT30 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT29 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT28 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult19~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out20_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out20 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out20 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[0]~0 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[0]~0_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out20~dataout  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT18  $ (VCC))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~dataout 
//  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT18  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add53_result[0]~1  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~dataout  & \accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT18 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~dataout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[0]~0_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[0]~1 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[0]~0 .lut_mask = 16'h6688;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y11_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult13 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~35_combout ,\accel|mult_inst|a_reg~34_combout ,\accel|mult_inst|a_reg~33_combout ,\accel|mult_inst|a_reg~32_combout ,\accel|mult_inst|a_reg~31_combout ,\accel|mult_inst|a_reg~30_combout ,\accel|mult_inst|a_reg~29_combout ,
\accel|mult_inst|a_reg~28_combout ,\accel|mult_inst|a_reg~27_combout ,\accel|mult_inst|a_reg~26_combout ,\accel|mult_inst|a_reg~25_combout ,\accel|mult_inst|a_reg~24_combout ,\accel|mult_inst|a_reg~23_combout ,\accel|mult_inst|a_reg~22_combout ,
\accel|mult_inst|a_reg~21_combout ,\accel|mult_inst|a_reg~20_combout ,\accel|mult_inst|a_reg~19_combout ,\accel|mult_inst|a_reg~18_combout }),
	.datab({\accel|mult_inst|b_reg~53_combout ,\accel|mult_inst|b_reg~52_combout ,\accel|mult_inst|b_reg~51_combout ,\accel|mult_inst|b_reg~50_combout ,\accel|mult_inst|b_reg~49_combout ,\accel|mult_inst|b_reg~48_combout ,\accel|mult_inst|b_reg~47_combout ,
\accel|mult_inst|b_reg~46_combout ,\accel|mult_inst|b_reg~45_combout ,\accel|mult_inst|b_reg~44_combout ,\accel|mult_inst|b_reg~43_combout ,\accel|mult_inst|b_reg~42_combout ,\accel|mult_inst|b_reg~41_combout ,\accel|mult_inst|b_reg~40_combout ,
\accel|mult_inst|b_reg~39_combout ,\accel|mult_inst|b_reg~38_combout ,\accel|mult_inst|b_reg~37_combout ,\accel|mult_inst|b_reg~36_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult13_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult13 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult13 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult13 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult13 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult13 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult13 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y11_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out14 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT35 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT34 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT33 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT32 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT31 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT30 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT29 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT28 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult13~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out14_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out14 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out14 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[18]~36 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[18]~36_combout  = ((\accel|mult_inst|Mult0|auto_generated|add53_result[0]~0_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out14~dataout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[17]~35 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[18]~37  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[0]~0_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out14~dataout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[17]~35 ))) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[0]~0_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out14~dataout  & !\accel|mult_inst|Mult0|auto_generated|add45_result[17]~35 
// )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[0]~0_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[17]~35 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[18]~36_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[18]~37 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[18]~36 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~72 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~72_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[36]~72_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[18]~36_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~71 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~73  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[36]~72_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[18]~36_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~71 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[36]~72_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[18]~36_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~71 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[36]~72_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~71 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~72_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~73 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~72 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \accel|mult_inst|p_out[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[54] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cycloneive_io_ibuf \D_i[52]~input (
	.i(D_i[52]),
	.ibar(gnd),
	.o(\D_i[52]~input0 ));
// synopsys translate_off
defparam \D_i[52]~input .bus_hold = "false";
defparam \D_i[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \accel|d_s1[52] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[52]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [52]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[52] .is_wysiwyg = "true";
defparam \accel|d_s1[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \accel|t3_s2[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|d_s1 [52]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[54] .is_wysiwyg = "true";
defparam \accel|t3_s2[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cycloneive_lcell_comb \accel|t3_s3[54]~feeder (
// Equation(s):
// \accel|t3_s3[54]~feeder_combout  = \accel|t3_s2 [54]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [54]),
	.cin(gnd),
	.combout(\accel|t3_s3[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[54]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \accel|t3_s3[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[54] .is_wysiwyg = "true";
defparam \accel|t3_s3[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cycloneive_lcell_comb \accel|t3_s4[54]~feeder (
// Equation(s):
// \accel|t3_s4[54]~feeder_combout  = \accel|t3_s3 [54]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [54]),
	.cin(gnd),
	.combout(\accel|t3_s4[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[54]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \accel|t3_s4[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[54] .is_wysiwyg = "true";
defparam \accel|t3_s4[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \accel|t6_s5[54]~231 (
// Equation(s):
// \accel|t6_s5[54]~231_combout  = ((\accel|mult_inst|p_out [54] $ (\accel|t3_s4 [54] $ (\accel|t6_s5[53]~230 )))) # (GND)
// \accel|t6_s5[54]~232  = CARRY((\accel|mult_inst|p_out [54] & ((!\accel|t6_s5[53]~230 ) # (!\accel|t3_s4 [54]))) # (!\accel|mult_inst|p_out [54] & (!\accel|t3_s4 [54] & !\accel|t6_s5[53]~230 )))

	.dataa(\accel|mult_inst|p_out [54]),
	.datab(\accel|t3_s4 [54]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[53]~230 ),
	.combout(\accel|t6_s5[54]~231_combout ),
	.cout(\accel|t6_s5[54]~232 ));
// synopsys translate_off
defparam \accel|t6_s5[54]~231 .lut_mask = 16'h962B;
defparam \accel|t6_s5[54]~231 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \accel|t6_s5[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[54]~231_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[54] .is_wysiwyg = "true";
defparam \accel|t6_s5[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \accel|q_reg[53]~feeder (
// Equation(s):
// \accel|q_reg[53]~feeder_combout  = \accel|t6_s5 [54]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [54]),
	.cin(gnd),
	.combout(\accel|q_reg[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[53]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N27
dffeas \accel|q_reg[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[53] .is_wysiwyg = "true";
defparam \accel|q_reg[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[1]~2 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[1]~2_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT1  & (\accel|mult_inst|Mult0|auto_generated|add49_result[0]~1  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[0]~1 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT19  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[0]~1 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[0]~1 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add49_result[1]~3  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT1  & !\accel|mult_inst|Mult0|auto_generated|add49_result[0]~1 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT19  & ((!\accel|mult_inst|Mult0|auto_generated|add49_result[0]~1 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT1 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT19 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[0]~1 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[1]~2_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[1]~3 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[1]~2 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[19]~38 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[19]~38_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT19  & (\accel|mult_inst|Mult0|auto_generated|add41_result[18]~37  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[18]~37 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[18]~37 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[18]~37 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[19]~39  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT19  & !\accel|mult_inst|Mult0|auto_generated|add41_result[18]~37 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[18]~37 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT19 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT1 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[18]~37 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[19]~38_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[19]~39 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[19]~38 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[37]~74 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[37]~74_combout  = (\accel|mult_inst|Mult0|auto_generated|add49_result[1]~2_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[19]~38_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[36]~73  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[19]~38_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[36]~73 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[1]~2_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[19]~38_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[36]~73 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[19]~38_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[36]~73 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[37]~75  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[1]~2_combout  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[19]~38_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[36]~73 )) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[1]~2_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[36]~73 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[19]~38_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[1]~2_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[19]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[36]~73 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[37]~74_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[37]~75 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[37]~74 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[37]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[1]~2 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[1]~2_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT1  & (\accel|mult_inst|Mult0|auto_generated|add53_result[0]~1  & VCC)) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[0]~1 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT1  & 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[0]~1 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[0]~1 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add53_result[1]~3  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT1  & !\accel|mult_inst|Mult0|auto_generated|add53_result[0]~1 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT19  & ((!\accel|mult_inst|Mult0|auto_generated|add53_result[0]~1 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT1 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT19 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[0]~1 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[1]~2_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[1]~3 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[1]~2 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[19]~38 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[19]~38_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[1]~2_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[18]~37  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[1]~2_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[18]~37 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[1]~2_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[18]~37 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[1]~2_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[18]~37 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[19]~39  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[1]~2_combout  & !\accel|mult_inst|Mult0|auto_generated|add45_result[18]~37 
// )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT1  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[18]~37 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[1]~2_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT1 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[18]~37 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[19]~38_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[19]~39 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[19]~38 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~74 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~74_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[37]~74_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[19]~38_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~73  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[19]~38_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~73 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[37]~74_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[19]~38_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~73 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[19]~38_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~73 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~75  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[37]~74_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[19]~38_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~73 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[37]~74_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~73 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[19]~38_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[37]~74_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[19]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~73 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~74_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~75 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~74 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \accel|mult_inst|p_out[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[55] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_io_ibuf \D_i[53]~input (
	.i(D_i[53]),
	.ibar(gnd),
	.o(\D_i[53]~input0 ));
// synopsys translate_off
defparam \D_i[53]~input .bus_hold = "false";
defparam \D_i[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \accel|d_s1[53]~feeder (
// Equation(s):
// \accel|d_s1[53]~feeder_combout  = \D_i[53]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[53]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[53]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[53]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[53]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \accel|d_s1[53] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[53]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [53]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[53] .is_wysiwyg = "true";
defparam \accel|d_s1[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \accel|t3_s2[55]~feeder (
// Equation(s):
// \accel|t3_s2[55]~feeder_combout  = \accel|d_s1 [53]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [53]),
	.cin(gnd),
	.combout(\accel|t3_s2[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[55]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \accel|t3_s2[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[55] .is_wysiwyg = "true";
defparam \accel|t3_s2[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N3
dffeas \accel|t3_s3[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [55]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[55] .is_wysiwyg = "true";
defparam \accel|t3_s3[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cycloneive_lcell_comb \accel|t3_s4[55]~feeder (
// Equation(s):
// \accel|t3_s4[55]~feeder_combout  = \accel|t3_s3 [55]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [55]),
	.cin(gnd),
	.combout(\accel|t3_s4[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[55]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \accel|t3_s4[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[55] .is_wysiwyg = "true";
defparam \accel|t3_s4[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \accel|t6_s5[55]~233 (
// Equation(s):
// \accel|t6_s5[55]~233_combout  = (\accel|mult_inst|p_out [55] & ((\accel|t3_s4 [55] & (!\accel|t6_s5[54]~232 )) # (!\accel|t3_s4 [55] & (\accel|t6_s5[54]~232  & VCC)))) # (!\accel|mult_inst|p_out [55] & ((\accel|t3_s4 [55] & ((\accel|t6_s5[54]~232 ) # 
// (GND))) # (!\accel|t3_s4 [55] & (!\accel|t6_s5[54]~232 ))))
// \accel|t6_s5[55]~234  = CARRY((\accel|mult_inst|p_out [55] & (\accel|t3_s4 [55] & !\accel|t6_s5[54]~232 )) # (!\accel|mult_inst|p_out [55] & ((\accel|t3_s4 [55]) # (!\accel|t6_s5[54]~232 ))))

	.dataa(\accel|mult_inst|p_out [55]),
	.datab(\accel|t3_s4 [55]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[54]~232 ),
	.combout(\accel|t6_s5[55]~233_combout ),
	.cout(\accel|t6_s5[55]~234 ));
// synopsys translate_off
defparam \accel|t6_s5[55]~233 .lut_mask = 16'h694D;
defparam \accel|t6_s5[55]~233 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \accel|t6_s5[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[55]~233_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[55] .is_wysiwyg = "true";
defparam \accel|t6_s5[55] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N17
dffeas \accel|q_reg[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [55]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[54] .is_wysiwyg = "true";
defparam \accel|q_reg[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[2]~4 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[2]~4_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT20  $ (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT2  $ (!\accel|mult_inst|Mult0|auto_generated|add53_result[1]~3 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add53_result[2]~5  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT20  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT2 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[1]~3 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT20  & (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT2  & !\accel|mult_inst|Mult0|auto_generated|add53_result[1]~3 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT20 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[1]~3 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[2]~4_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[2]~5 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[2]~4 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[20]~40 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[20]~40_combout  = ((\accel|mult_inst|Mult0|auto_generated|add53_result[2]~4_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT2  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[19]~39 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[20]~41  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[2]~4_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT2 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[19]~39 ))) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[2]~4_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT2  & !\accel|mult_inst|Mult0|auto_generated|add45_result[19]~39 
// )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[2]~4_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[19]~39 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[20]~40_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[20]~41 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[20]~40 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[2]~4 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[2]~4_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT2  $ (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT20  $ (!\accel|mult_inst|Mult0|auto_generated|add49_result[1]~3 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add49_result[2]~5  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT2  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT20 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[1]~3 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT2  & (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT20  & !\accel|mult_inst|Mult0|auto_generated|add49_result[1]~3 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT2 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[1]~3 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[2]~4_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[2]~5 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[2]~4 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[20]~40 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[20]~40_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT2  $ (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT20  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[19]~39 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[20]~41  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT2  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT20 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[19]~39 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT2  & (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT20  & !\accel|mult_inst|Mult0|auto_generated|add41_result[19]~39 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT2 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[19]~39 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[20]~40_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[20]~41 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[20]~40 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[38]~76 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[38]~76_combout  = ((\accel|mult_inst|Mult0|auto_generated|add49_result[2]~4_combout  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[20]~40_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[37]~75 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[38]~77  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[2]~4_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[20]~40_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[37]~75 ))) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[2]~4_combout  & (\accel|mult_inst|Mult0|auto_generated|add41_result[20]~40_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[37]~75 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[2]~4_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[20]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[37]~75 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[38]~76_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[38]~77 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[38]~76 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[38]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~76 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~76_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[20]~40_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[38]~76_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~75 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~77  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[20]~40_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[38]~76_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~75 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[20]~40_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[38]~76_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~75 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[20]~40_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[38]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~75 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~76_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~77 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~76 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \accel|mult_inst|p_out[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[56] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_io_ibuf \D_i[54]~input (
	.i(D_i[54]),
	.ibar(gnd),
	.o(\D_i[54]~input0 ));
// synopsys translate_off
defparam \D_i[54]~input .bus_hold = "false";
defparam \D_i[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \accel|d_s1[54] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[54]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [54]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[54] .is_wysiwyg = "true";
defparam \accel|d_s1[54] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cycloneive_lcell_comb \accel|t3_s2[56]~feeder (
// Equation(s):
// \accel|t3_s2[56]~feeder_combout  = \accel|d_s1 [54]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [54]),
	.cin(gnd),
	.combout(\accel|t3_s2[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[56]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \accel|t3_s2[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[56] .is_wysiwyg = "true";
defparam \accel|t3_s2[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \accel|t3_s3[56]~feeder (
// Equation(s):
// \accel|t3_s3[56]~feeder_combout  = \accel|t3_s2 [56]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [56]),
	.cin(gnd),
	.combout(\accel|t3_s3[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[56]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \accel|t3_s3[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[56] .is_wysiwyg = "true";
defparam \accel|t3_s3[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \accel|t3_s4[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s3 [56]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[56] .is_wysiwyg = "true";
defparam \accel|t3_s4[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \accel|t6_s5[56]~235 (
// Equation(s):
// \accel|t6_s5[56]~235_combout  = ((\accel|mult_inst|p_out [56] $ (\accel|t3_s4 [56] $ (\accel|t6_s5[55]~234 )))) # (GND)
// \accel|t6_s5[56]~236  = CARRY((\accel|mult_inst|p_out [56] & ((!\accel|t6_s5[55]~234 ) # (!\accel|t3_s4 [56]))) # (!\accel|mult_inst|p_out [56] & (!\accel|t3_s4 [56] & !\accel|t6_s5[55]~234 )))

	.dataa(\accel|mult_inst|p_out [56]),
	.datab(\accel|t3_s4 [56]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[55]~234 ),
	.combout(\accel|t6_s5[56]~235_combout ),
	.cout(\accel|t6_s5[56]~236 ));
// synopsys translate_off
defparam \accel|t6_s5[56]~235 .lut_mask = 16'h962B;
defparam \accel|t6_s5[56]~235 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \accel|t6_s5[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[56]~235_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[56] .is_wysiwyg = "true";
defparam \accel|t6_s5[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N7
dffeas \accel|q_reg[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [56]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[55] .is_wysiwyg = "true";
defparam \accel|q_reg[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[3]~6 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[3]~6_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT3  & (\accel|mult_inst|Mult0|auto_generated|add49_result[2]~5  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[2]~5 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT21  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[2]~5 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[2]~5 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add49_result[3]~7  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT3  & !\accel|mult_inst|Mult0|auto_generated|add49_result[2]~5 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT21  & ((!\accel|mult_inst|Mult0|auto_generated|add49_result[2]~5 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT3 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT21 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[2]~5 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[3]~6_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[3]~7 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[3]~6 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[21]~42 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[21]~42_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT21  & (\accel|mult_inst|Mult0|auto_generated|add41_result[20]~41  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[20]~41 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT3  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[20]~41 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[20]~41 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[21]~43  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT21  & !\accel|mult_inst|Mult0|auto_generated|add41_result[20]~41 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT3  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[20]~41 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT21 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT3 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[20]~41 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[21]~42_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[21]~43 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[21]~42 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[39]~78 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[39]~78_combout  = (\accel|mult_inst|Mult0|auto_generated|add49_result[3]~6_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[21]~42_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[38]~77  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[21]~42_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[38]~77 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[3]~6_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[21]~42_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[38]~77 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[21]~42_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[38]~77 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[39]~79  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[3]~6_combout  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[21]~42_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[38]~77 )) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[3]~6_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[38]~77 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[21]~42_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[3]~6_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[21]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[38]~77 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[39]~78_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[39]~79 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[39]~78 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[39]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[3]~6 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[3]~6_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT3  & (\accel|mult_inst|Mult0|auto_generated|add53_result[2]~5  & VCC)) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[2]~5 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT3  & 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[2]~5 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[2]~5 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add53_result[3]~7  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT3  & !\accel|mult_inst|Mult0|auto_generated|add53_result[2]~5 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21  & ((!\accel|mult_inst|Mult0|auto_generated|add53_result[2]~5 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT3 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT21 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[2]~5 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[3]~6_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[3]~7 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[3]~6 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[21]~42 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[21]~42_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[3]~6_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[20]~41  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[3]~6_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[20]~41 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[3]~6_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[20]~41 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[3]~6_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[20]~41 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[21]~43  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[3]~6_combout  & !\accel|mult_inst|Mult0|auto_generated|add45_result[20]~41 
// )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT3  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[20]~41 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[3]~6_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT3 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[3]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[20]~41 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[21]~42_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[21]~43 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[21]~42 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~78 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~78_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[39]~78_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[21]~42_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~77  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[21]~42_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~77 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[39]~78_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[21]~42_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~77 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[21]~42_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~77 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~79  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[39]~78_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[21]~42_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~77 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[39]~78_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~77 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[21]~42_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[39]~78_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[21]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~77 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~78_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~79 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~78 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \accel|mult_inst|p_out[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[57] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneive_io_ibuf \D_i[55]~input (
	.i(D_i[55]),
	.ibar(gnd),
	.o(\D_i[55]~input0 ));
// synopsys translate_off
defparam \D_i[55]~input .bus_hold = "false";
defparam \D_i[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \accel|d_s1[55]~feeder (
// Equation(s):
// \accel|d_s1[55]~feeder_combout  = \D_i[55]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[55]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[55]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[55]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[55]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \accel|d_s1[55] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[55]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [55]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[55] .is_wysiwyg = "true";
defparam \accel|d_s1[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cycloneive_lcell_comb \accel|t3_s2[57]~feeder (
// Equation(s):
// \accel|t3_s2[57]~feeder_combout  = \accel|d_s1 [55]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [55]),
	.cin(gnd),
	.combout(\accel|t3_s2[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[57]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N23
dffeas \accel|t3_s2[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[57] .is_wysiwyg = "true";
defparam \accel|t3_s2[57] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \accel|t3_s3[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [57]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[57] .is_wysiwyg = "true";
defparam \accel|t3_s3[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \accel|t3_s4[57]~feeder (
// Equation(s):
// \accel|t3_s4[57]~feeder_combout  = \accel|t3_s3 [57]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [57]),
	.cin(gnd),
	.combout(\accel|t3_s4[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[57]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \accel|t3_s4[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[57] .is_wysiwyg = "true";
defparam \accel|t3_s4[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \accel|t6_s5[57]~237 (
// Equation(s):
// \accel|t6_s5[57]~237_combout  = (\accel|mult_inst|p_out [57] & ((\accel|t3_s4 [57] & (!\accel|t6_s5[56]~236 )) # (!\accel|t3_s4 [57] & (\accel|t6_s5[56]~236  & VCC)))) # (!\accel|mult_inst|p_out [57] & ((\accel|t3_s4 [57] & ((\accel|t6_s5[56]~236 ) # 
// (GND))) # (!\accel|t3_s4 [57] & (!\accel|t6_s5[56]~236 ))))
// \accel|t6_s5[57]~238  = CARRY((\accel|mult_inst|p_out [57] & (\accel|t3_s4 [57] & !\accel|t6_s5[56]~236 )) # (!\accel|mult_inst|p_out [57] & ((\accel|t3_s4 [57]) # (!\accel|t6_s5[56]~236 ))))

	.dataa(\accel|mult_inst|p_out [57]),
	.datab(\accel|t3_s4 [57]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[56]~236 ),
	.combout(\accel|t6_s5[57]~237_combout ),
	.cout(\accel|t6_s5[57]~238 ));
// synopsys translate_off
defparam \accel|t6_s5[57]~237 .lut_mask = 16'h694D;
defparam \accel|t6_s5[57]~237 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \accel|t6_s5[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[57]~237_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[57] .is_wysiwyg = "true";
defparam \accel|t6_s5[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \accel|q_reg[56]~feeder (
// Equation(s):
// \accel|q_reg[56]~feeder_combout  = \accel|t6_s5 [57]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [57]),
	.cin(gnd),
	.combout(\accel|q_reg[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[56]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \accel|q_reg[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[56] .is_wysiwyg = "true";
defparam \accel|q_reg[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[4]~8 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[4]~8_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT4  $ (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT22  $ (!\accel|mult_inst|Mult0|auto_generated|add53_result[3]~7 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add53_result[4]~9  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT4  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT22 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[3]~7 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT4  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT22  & !\accel|mult_inst|Mult0|auto_generated|add53_result[3]~7 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT4 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[3]~7 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[4]~8_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[4]~9 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[4]~8 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[22]~44 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[22]~44_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT4  $ (\accel|mult_inst|Mult0|auto_generated|add53_result[4]~8_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[21]~43 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[22]~45  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT4  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[4]~8_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[21]~43 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT4  & (\accel|mult_inst|Mult0|auto_generated|add53_result[4]~8_combout  & !\accel|mult_inst|Mult0|auto_generated|add45_result[21]~43 
// )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT4 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[21]~43 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[22]~44_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[22]~45 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[22]~44 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[22]~44 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[22]~44_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT4  $ (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT22  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[21]~43 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[22]~45  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT4  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT22 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[21]~43 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT4  & (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT22  & !\accel|mult_inst|Mult0|auto_generated|add41_result[21]~43 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT4 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[21]~43 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[22]~44_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[22]~45 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[22]~44 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[4]~8 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[4]~8_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT4  $ (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT22  $ (!\accel|mult_inst|Mult0|auto_generated|add49_result[3]~7 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|add49_result[4]~9  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT4  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT22 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[3]~7 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT4  & (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT22  & !\accel|mult_inst|Mult0|auto_generated|add49_result[3]~7 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT4 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[3]~7 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[4]~8_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[4]~9 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[4]~8 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[40]~80 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[40]~80_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[22]~44_combout  $ (\accel|mult_inst|Mult0|auto_generated|add49_result[4]~8_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[39]~79 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[40]~81  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[22]~44_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[4]~8_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[39]~79 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[22]~44_combout  & (\accel|mult_inst|Mult0|auto_generated|add49_result[4]~8_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[39]~79 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[22]~44_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[4]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[39]~79 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[40]~80_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[40]~81 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[40]~80 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[40]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~80 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~80_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[22]~44_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[40]~80_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~79 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~81  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[22]~44_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[40]~80_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~79 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[22]~44_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[40]~80_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~79 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[22]~44_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[40]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~79 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~80_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~81 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~80 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \accel|mult_inst|p_out[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[58] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneive_io_ibuf \D_i[56]~input (
	.i(D_i[56]),
	.ibar(gnd),
	.o(\D_i[56]~input0 ));
// synopsys translate_off
defparam \D_i[56]~input .bus_hold = "false";
defparam \D_i[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y18_N29
dffeas \accel|d_s1[56] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[56]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [56]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[56] .is_wysiwyg = "true";
defparam \accel|d_s1[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneive_lcell_comb \accel|t3_s2[58]~feeder (
// Equation(s):
// \accel|t3_s2[58]~feeder_combout  = \accel|d_s1 [56]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [56]),
	.cin(gnd),
	.combout(\accel|t3_s2[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[58]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N21
dffeas \accel|t3_s2[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[58] .is_wysiwyg = "true";
defparam \accel|t3_s2[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneive_lcell_comb \accel|t3_s3[58]~feeder (
// Equation(s):
// \accel|t3_s3[58]~feeder_combout  = \accel|t3_s2 [58]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [58]),
	.cin(gnd),
	.combout(\accel|t3_s3[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[58]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \accel|t3_s3[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[58] .is_wysiwyg = "true";
defparam \accel|t3_s3[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \accel|t3_s4[58]~feeder (
// Equation(s):
// \accel|t3_s4[58]~feeder_combout  = \accel|t3_s3 [58]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [58]),
	.cin(gnd),
	.combout(\accel|t3_s4[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[58]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \accel|t3_s4[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[58] .is_wysiwyg = "true";
defparam \accel|t3_s4[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \accel|t6_s5[58]~239 (
// Equation(s):
// \accel|t6_s5[58]~239_combout  = ((\accel|mult_inst|p_out [58] $ (\accel|t3_s4 [58] $ (\accel|t6_s5[57]~238 )))) # (GND)
// \accel|t6_s5[58]~240  = CARRY((\accel|mult_inst|p_out [58] & ((!\accel|t6_s5[57]~238 ) # (!\accel|t3_s4 [58]))) # (!\accel|mult_inst|p_out [58] & (!\accel|t3_s4 [58] & !\accel|t6_s5[57]~238 )))

	.dataa(\accel|mult_inst|p_out [58]),
	.datab(\accel|t3_s4 [58]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[57]~238 ),
	.combout(\accel|t6_s5[58]~239_combout ),
	.cout(\accel|t6_s5[58]~240 ));
// synopsys translate_off
defparam \accel|t6_s5[58]~239 .lut_mask = 16'h962B;
defparam \accel|t6_s5[58]~239 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \accel|t6_s5[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[58]~239_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[58] .is_wysiwyg = "true";
defparam \accel|t6_s5[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N23
dffeas \accel|q_reg[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [58]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[57] .is_wysiwyg = "true";
defparam \accel|q_reg[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneive_io_ibuf \D_i[57]~input (
	.i(D_i[57]),
	.ibar(gnd),
	.o(\D_i[57]~input0 ));
// synopsys translate_off
defparam \D_i[57]~input .bus_hold = "false";
defparam \D_i[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneive_lcell_comb \accel|d_s1[57]~feeder (
// Equation(s):
// \accel|d_s1[57]~feeder_combout  = \D_i[57]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[57]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[57]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[57]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[57]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N19
dffeas \accel|d_s1[57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[57]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [57]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[57] .is_wysiwyg = "true";
defparam \accel|d_s1[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneive_lcell_comb \accel|t3_s2[59]~feeder (
// Equation(s):
// \accel|t3_s2[59]~feeder_combout  = \accel|d_s1 [57]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [57]),
	.cin(gnd),
	.combout(\accel|t3_s2[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[59]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N3
dffeas \accel|t3_s2[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[59] .is_wysiwyg = "true";
defparam \accel|t3_s2[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \accel|t3_s3[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [59]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[59] .is_wysiwyg = "true";
defparam \accel|t3_s3[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \accel|t3_s4[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s3 [59]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[59] .is_wysiwyg = "true";
defparam \accel|t3_s4[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[5]~10 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[5]~10_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT5  & (\accel|mult_inst|Mult0|auto_generated|add53_result[4]~9  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[4]~9 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT5 
//  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[4]~9 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[4]~9 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add53_result[5]~11  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT5  & !\accel|mult_inst|Mult0|auto_generated|add53_result[4]~9 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT23  & ((!\accel|mult_inst|Mult0|auto_generated|add53_result[4]~9 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT5 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT23 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[4]~9 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[5]~10_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[5]~11 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[5]~10 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[23]~46 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[23]~46_combout  = (\accel|mult_inst|Mult0|auto_generated|add53_result[5]~10_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT5  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[22]~45  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[22]~45 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[5]~10_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[22]~45 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT5 
//  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[22]~45 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[23]~47  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[5]~10_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT5  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[22]~45 )) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[5]~10_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[22]~45 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT5 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[5]~10_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[22]~45 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[23]~46_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[23]~47 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[23]~46 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[5]~10 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[5]~10_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT5  & (\accel|mult_inst|Mult0|auto_generated|add49_result[4]~9  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[4]~9 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT23  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[4]~9 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[4]~9 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add49_result[5]~11  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT5  & !\accel|mult_inst|Mult0|auto_generated|add49_result[4]~9 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT23  & ((!\accel|mult_inst|Mult0|auto_generated|add49_result[4]~9 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT5 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT23 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[4]~9 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[5]~10_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[5]~11 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[5]~10 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[23]~46 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[23]~46_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5  & (\accel|mult_inst|Mult0|auto_generated|add41_result[22]~45  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[22]~45 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT23  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[22]~45 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[22]~45 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[23]~47  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5  & !\accel|mult_inst|Mult0|auto_generated|add41_result[22]~45 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT23  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[22]~45 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT23 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[22]~45 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[23]~46_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[23]~47 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[23]~46 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[41]~82 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[41]~82_combout  = (\accel|mult_inst|Mult0|auto_generated|add49_result[5]~10_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[23]~46_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[40]~81  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[23]~46_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[40]~81 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[5]~10_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[23]~46_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[40]~81 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[23]~46_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[40]~81 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[41]~83  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[5]~10_combout  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[23]~46_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[40]~81 )) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[5]~10_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[40]~81 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[23]~46_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[5]~10_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[23]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[40]~81 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[41]~82_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[41]~83 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[41]~82 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[41]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~82 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~82_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[23]~46_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[41]~82_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~81  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[41]~82_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~81 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[23]~46_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[41]~82_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~81 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[41]~82_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~81 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~83  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[23]~46_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[41]~82_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~81 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[23]~46_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~81 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[41]~82_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[23]~46_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[41]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~81 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~82_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~83 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~82 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \accel|mult_inst|p_out[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[59] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \accel|t6_s5[59]~241 (
// Equation(s):
// \accel|t6_s5[59]~241_combout  = (\accel|t3_s4 [59] & ((\accel|mult_inst|p_out [59] & (!\accel|t6_s5[58]~240 )) # (!\accel|mult_inst|p_out [59] & ((\accel|t6_s5[58]~240 ) # (GND))))) # (!\accel|t3_s4 [59] & ((\accel|mult_inst|p_out [59] & 
// (\accel|t6_s5[58]~240  & VCC)) # (!\accel|mult_inst|p_out [59] & (!\accel|t6_s5[58]~240 ))))
// \accel|t6_s5[59]~242  = CARRY((\accel|t3_s4 [59] & ((!\accel|t6_s5[58]~240 ) # (!\accel|mult_inst|p_out [59]))) # (!\accel|t3_s4 [59] & (!\accel|mult_inst|p_out [59] & !\accel|t6_s5[58]~240 )))

	.dataa(\accel|t3_s4 [59]),
	.datab(\accel|mult_inst|p_out [59]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[58]~240 ),
	.combout(\accel|t6_s5[59]~241_combout ),
	.cout(\accel|t6_s5[59]~242 ));
// synopsys translate_off
defparam \accel|t6_s5[59]~241 .lut_mask = 16'h692B;
defparam \accel|t6_s5[59]~241 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \accel|t6_s5[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[59]~241_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[59] .is_wysiwyg = "true";
defparam \accel|t6_s5[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N29
dffeas \accel|q_reg[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [59]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[58] .is_wysiwyg = "true";
defparam \accel|q_reg[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_io_ibuf \D_i[58]~input (
	.i(D_i[58]),
	.ibar(gnd),
	.o(\D_i[58]~input0 ));
// synopsys translate_off
defparam \D_i[58]~input .bus_hold = "false";
defparam \D_i[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \accel|d_s1[58]~feeder (
// Equation(s):
// \accel|d_s1[58]~feeder_combout  = \D_i[58]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[58]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[58]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \accel|d_s1[58] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [58]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[58] .is_wysiwyg = "true";
defparam \accel|d_s1[58] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \accel|t3_s2[60]~feeder (
// Equation(s):
// \accel|t3_s2[60]~feeder_combout  = \accel|d_s1 [58]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [58]),
	.cin(gnd),
	.combout(\accel|t3_s2[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[60]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N25
dffeas \accel|t3_s2[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[60] .is_wysiwyg = "true";
defparam \accel|t3_s2[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneive_lcell_comb \accel|t3_s3[60]~feeder (
// Equation(s):
// \accel|t3_s3[60]~feeder_combout  = \accel|t3_s2 [60]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [60]),
	.cin(gnd),
	.combout(\accel|t3_s3[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[60]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N3
dffeas \accel|t3_s3[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[60] .is_wysiwyg = "true";
defparam \accel|t3_s3[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneive_lcell_comb \accel|t3_s4[60]~feeder (
// Equation(s):
// \accel|t3_s4[60]~feeder_combout  = \accel|t3_s3 [60]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [60]),
	.cin(gnd),
	.combout(\accel|t3_s4[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[60]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N19
dffeas \accel|t3_s4[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[60] .is_wysiwyg = "true";
defparam \accel|t3_s4[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[6]~12 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[6]~12_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT24  $ (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT6  $ (!\accel|mult_inst|Mult0|auto_generated|add53_result[5]~11 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|add53_result[6]~13  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT24  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT6 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[5]~11 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT24  & (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT6  & !\accel|mult_inst|Mult0|auto_generated|add53_result[5]~11 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT24 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[5]~11 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[6]~12_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[6]~13 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[6]~12 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[24]~48 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[24]~48_combout  = ((\accel|mult_inst|Mult0|auto_generated|add53_result[6]~12_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT6  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[23]~47 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[24]~49  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[6]~12_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT6 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[23]~47 ))) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[6]~12_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT6  & !\accel|mult_inst|Mult0|auto_generated|add45_result[23]~47 
// )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[6]~12_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[23]~47 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[24]~48_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[24]~49 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[24]~48 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[6]~12 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[6]~12_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT24  $ (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT6  $ (!\accel|mult_inst|Mult0|auto_generated|add49_result[5]~11 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|add49_result[6]~13  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT24  & ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT6 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[5]~11 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT24  & (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT6  & !\accel|mult_inst|Mult0|auto_generated|add49_result[5]~11 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT24 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[5]~11 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[6]~12_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[6]~13 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[6]~12 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[24]~48 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[24]~48_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT24  $ (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT6  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[23]~47 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[24]~49  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT24  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT6 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[23]~47 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT24  & (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT6  & !\accel|mult_inst|Mult0|auto_generated|add41_result[23]~47 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT24 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[23]~47 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[24]~48_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[24]~49 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[24]~48 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[42]~84 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[42]~84_combout  = ((\accel|mult_inst|Mult0|auto_generated|add49_result[6]~12_combout  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[24]~48_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[41]~83 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[42]~85  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[6]~12_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[24]~48_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[41]~83 ))) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[6]~12_combout  & (\accel|mult_inst|Mult0|auto_generated|add41_result[24]~48_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[41]~83 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[6]~12_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[24]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[41]~83 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[42]~84_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[42]~85 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[42]~84 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[42]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~84 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~84_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[24]~48_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[42]~84_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~83 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~85  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[24]~48_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[42]~84_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~83 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[24]~48_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[42]~84_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~83 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[24]~48_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[42]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~83 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~84_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~85 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~84 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \accel|mult_inst|p_out[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[60] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \accel|t6_s5[60]~243 (
// Equation(s):
// \accel|t6_s5[60]~243_combout  = ((\accel|t3_s4 [60] $ (\accel|mult_inst|p_out [60] $ (\accel|t6_s5[59]~242 )))) # (GND)
// \accel|t6_s5[60]~244  = CARRY((\accel|t3_s4 [60] & (\accel|mult_inst|p_out [60] & !\accel|t6_s5[59]~242 )) # (!\accel|t3_s4 [60] & ((\accel|mult_inst|p_out [60]) # (!\accel|t6_s5[59]~242 ))))

	.dataa(\accel|t3_s4 [60]),
	.datab(\accel|mult_inst|p_out [60]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[59]~242 ),
	.combout(\accel|t6_s5[60]~243_combout ),
	.cout(\accel|t6_s5[60]~244 ));
// synopsys translate_off
defparam \accel|t6_s5[60]~243 .lut_mask = 16'h964D;
defparam \accel|t6_s5[60]~243 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \accel|t6_s5[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[60]~243_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[60] .is_wysiwyg = "true";
defparam \accel|t6_s5[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \accel|q_reg[59]~feeder (
// Equation(s):
// \accel|q_reg[59]~feeder_combout  = \accel|t6_s5 [60]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [60]),
	.cin(gnd),
	.combout(\accel|q_reg[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[59]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N19
dffeas \accel|q_reg[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[59] .is_wysiwyg = "true";
defparam \accel|q_reg[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_io_ibuf \D_i[59]~input (
	.i(D_i[59]),
	.ibar(gnd),
	.o(\D_i[59]~input0 ));
// synopsys translate_off
defparam \D_i[59]~input .bus_hold = "false";
defparam \D_i[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \accel|d_s1[59]~feeder (
// Equation(s):
// \accel|d_s1[59]~feeder_combout  = \D_i[59]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[59]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[59]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[59]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[59]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \accel|d_s1[59] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[59]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [59]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[59] .is_wysiwyg = "true";
defparam \accel|d_s1[59] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \accel|t3_s2[61]~feeder (
// Equation(s):
// \accel|t3_s2[61]~feeder_combout  = \accel|d_s1 [59]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [59]),
	.cin(gnd),
	.combout(\accel|t3_s2[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[61]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \accel|t3_s2[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[61] .is_wysiwyg = "true";
defparam \accel|t3_s2[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \accel|t3_s3[61]~feeder (
// Equation(s):
// \accel|t3_s3[61]~feeder_combout  = \accel|t3_s2 [61]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [61]),
	.cin(gnd),
	.combout(\accel|t3_s3[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[61]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \accel|t3_s3[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[61] .is_wysiwyg = "true";
defparam \accel|t3_s3[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \accel|t3_s4[61]~feeder (
// Equation(s):
// \accel|t3_s4[61]~feeder_combout  = \accel|t3_s3 [61]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [61]),
	.cin(gnd),
	.combout(\accel|t3_s4[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[61]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \accel|t3_s4[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[61] .is_wysiwyg = "true";
defparam \accel|t3_s4[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[7]~14 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[7]~14_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25  & (\accel|mult_inst|Mult0|auto_generated|add53_result[6]~13  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[6]~13 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT7  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[6]~13 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[6]~13 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add53_result[7]~15  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25  & !\accel|mult_inst|Mult0|auto_generated|add53_result[6]~13 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT7  & ((!\accel|mult_inst|Mult0|auto_generated|add53_result[6]~13 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT7 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[6]~13 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[7]~14_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[7]~15 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[7]~14 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[25]~50 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[25]~50_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[7]~14_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[24]~49  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[7]~14_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[24]~49 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[7]~14_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[24]~49 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[7]~14_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[24]~49 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[25]~51  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[7]~14_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[24]~49 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT7  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[24]~49 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[7]~14_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT7 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[7]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[24]~49 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[25]~50_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[25]~51 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[25]~50 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[7]~14 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[7]~14_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT7  & (\accel|mult_inst|Mult0|auto_generated|add49_result[6]~13  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[6]~13 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT25  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[6]~13 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[6]~13 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add49_result[7]~15  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT7  & !\accel|mult_inst|Mult0|auto_generated|add49_result[6]~13 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT25  & ((!\accel|mult_inst|Mult0|auto_generated|add49_result[6]~13 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT7 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT25 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[6]~13 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[7]~14_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[7]~15 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[7]~14 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[25]~50 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[25]~50_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7  & (\accel|mult_inst|Mult0|auto_generated|add41_result[24]~49  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[24]~49 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT25  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[24]~49 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[24]~49 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[25]~51  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7  & !\accel|mult_inst|Mult0|auto_generated|add41_result[24]~49 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT25  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[24]~49 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT25 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[24]~49 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[25]~50_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[25]~51 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[25]~50 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[43]~86 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[43]~86_combout  = (\accel|mult_inst|Mult0|auto_generated|add49_result[7]~14_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[25]~50_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[42]~85  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[25]~50_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[42]~85 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[7]~14_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[25]~50_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[42]~85 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[25]~50_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[42]~85 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[43]~87  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[7]~14_combout  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[25]~50_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[42]~85 )) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[7]~14_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[42]~85 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[25]~50_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[7]~14_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[25]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[42]~85 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[43]~86_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[43]~87 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[43]~86 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[43]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~86 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~86_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[25]~50_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[43]~86_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~85  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[43]~86_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~85 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[25]~50_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[43]~86_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~85 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[43]~86_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~85 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~87  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[25]~50_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[43]~86_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~85 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[25]~50_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~85 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[43]~86_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[25]~50_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[43]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~85 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~86_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~87 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~86 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \accel|mult_inst|p_out[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[61] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \accel|t6_s5[61]~245 (
// Equation(s):
// \accel|t6_s5[61]~245_combout  = (\accel|t3_s4 [61] & ((\accel|mult_inst|p_out [61] & (!\accel|t6_s5[60]~244 )) # (!\accel|mult_inst|p_out [61] & ((\accel|t6_s5[60]~244 ) # (GND))))) # (!\accel|t3_s4 [61] & ((\accel|mult_inst|p_out [61] & 
// (\accel|t6_s5[60]~244  & VCC)) # (!\accel|mult_inst|p_out [61] & (!\accel|t6_s5[60]~244 ))))
// \accel|t6_s5[61]~246  = CARRY((\accel|t3_s4 [61] & ((!\accel|t6_s5[60]~244 ) # (!\accel|mult_inst|p_out [61]))) # (!\accel|t3_s4 [61] & (!\accel|mult_inst|p_out [61] & !\accel|t6_s5[60]~244 )))

	.dataa(\accel|t3_s4 [61]),
	.datab(\accel|mult_inst|p_out [61]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[60]~244 ),
	.combout(\accel|t6_s5[61]~245_combout ),
	.cout(\accel|t6_s5[61]~246 ));
// synopsys translate_off
defparam \accel|t6_s5[61]~245 .lut_mask = 16'h692B;
defparam \accel|t6_s5[61]~245 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \accel|t6_s5[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[61]~245_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[61] .is_wysiwyg = "true";
defparam \accel|t6_s5[61] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N9
dffeas \accel|q_reg[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [61]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[60] .is_wysiwyg = "true";
defparam \accel|q_reg[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[26]~52 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[26]~52_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT8  $ (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT26  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[25]~51 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[26]~53  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT8  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT26 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[25]~51 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT8  & (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT26  & !\accel|mult_inst|Mult0|auto_generated|add41_result[25]~51 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT8 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[25]~51 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[26]~52_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[26]~53 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[26]~52 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[8]~16 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[8]~16_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT26  $ (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT8  $ (!\accel|mult_inst|Mult0|auto_generated|add49_result[7]~15 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|add49_result[8]~17  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT26  & ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT8 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[7]~15 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT26  & (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT8  & !\accel|mult_inst|Mult0|auto_generated|add49_result[7]~15 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT26 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[7]~15 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[8]~16_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[8]~17 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[8]~16 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[44]~88 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[44]~88_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[26]~52_combout  $ (\accel|mult_inst|Mult0|auto_generated|add49_result[8]~16_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[43]~87 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[44]~89  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[26]~52_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[8]~16_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[43]~87 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[26]~52_combout  & (\accel|mult_inst|Mult0|auto_generated|add49_result[8]~16_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[43]~87 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[26]~52_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[43]~87 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[44]~88_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[44]~89 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[44]~88 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[44]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[8]~16 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[8]~16_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT26  $ (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT8  $ (!\accel|mult_inst|Mult0|auto_generated|add53_result[7]~15 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|add53_result[8]~17  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT26  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT8 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[7]~15 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT26  & (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT8  & !\accel|mult_inst|Mult0|auto_generated|add53_result[7]~15 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT26 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[7]~15 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[8]~16_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[8]~17 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[8]~16 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[26]~52 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[26]~52_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT8  $ (\accel|mult_inst|Mult0|auto_generated|add53_result[8]~16_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[25]~51 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[26]~53  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT8  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[8]~16_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[25]~51 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT8  & (\accel|mult_inst|Mult0|auto_generated|add53_result[8]~16_combout  & !\accel|mult_inst|Mult0|auto_generated|add45_result[25]~51 
// )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT8 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[8]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[25]~51 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[26]~52_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[26]~53 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[26]~52 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~88 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~88_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[44]~88_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[26]~52_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~87 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~89  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[44]~88_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[26]~52_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~87 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[44]~88_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[26]~52_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~87 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[44]~88_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~87 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~88_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~89 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~88 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \accel|mult_inst|p_out[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[62] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneive_io_ibuf \D_i[60]~input (
	.i(D_i[60]),
	.ibar(gnd),
	.o(\D_i[60]~input0 ));
// synopsys translate_off
defparam \D_i[60]~input .bus_hold = "false";
defparam \D_i[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \accel|d_s1[60] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[60]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [60]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[60] .is_wysiwyg = "true";
defparam \accel|d_s1[60] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \accel|t3_s2[62]~feeder (
// Equation(s):
// \accel|t3_s2[62]~feeder_combout  = \accel|d_s1 [60]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [60]),
	.cin(gnd),
	.combout(\accel|t3_s2[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[62]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \accel|t3_s2[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[62] .is_wysiwyg = "true";
defparam \accel|t3_s2[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cycloneive_lcell_comb \accel|t3_s3[62]~feeder (
// Equation(s):
// \accel|t3_s3[62]~feeder_combout  = \accel|t3_s2 [62]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [62]),
	.cin(gnd),
	.combout(\accel|t3_s3[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[62]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \accel|t3_s3[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[62] .is_wysiwyg = "true";
defparam \accel|t3_s3[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \accel|t3_s4[62]~feeder (
// Equation(s):
// \accel|t3_s4[62]~feeder_combout  = \accel|t3_s3 [62]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [62]),
	.cin(gnd),
	.combout(\accel|t3_s4[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[62]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \accel|t3_s4[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[62] .is_wysiwyg = "true";
defparam \accel|t3_s4[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \accel|t6_s5[62]~247 (
// Equation(s):
// \accel|t6_s5[62]~247_combout  = ((\accel|mult_inst|p_out [62] $ (\accel|t3_s4 [62] $ (\accel|t6_s5[61]~246 )))) # (GND)
// \accel|t6_s5[62]~248  = CARRY((\accel|mult_inst|p_out [62] & ((!\accel|t6_s5[61]~246 ) # (!\accel|t3_s4 [62]))) # (!\accel|mult_inst|p_out [62] & (!\accel|t3_s4 [62] & !\accel|t6_s5[61]~246 )))

	.dataa(\accel|mult_inst|p_out [62]),
	.datab(\accel|t3_s4 [62]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[61]~246 ),
	.combout(\accel|t6_s5[62]~247_combout ),
	.cout(\accel|t6_s5[62]~248 ));
// synopsys translate_off
defparam \accel|t6_s5[62]~247 .lut_mask = 16'h962B;
defparam \accel|t6_s5[62]~247 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \accel|t6_s5[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[62]~247_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[62] .is_wysiwyg = "true";
defparam \accel|t6_s5[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \accel|q_reg[61]~feeder (
// Equation(s):
// \accel|q_reg[61]~feeder_combout  = \accel|t6_s5 [62]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [62]),
	.cin(gnd),
	.combout(\accel|q_reg[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[61]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \accel|q_reg[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[61] .is_wysiwyg = "true";
defparam \accel|q_reg[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneive_io_ibuf \D_i[61]~input (
	.i(D_i[61]),
	.ibar(gnd),
	.o(\D_i[61]~input0 ));
// synopsys translate_off
defparam \D_i[61]~input .bus_hold = "false";
defparam \D_i[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneive_lcell_comb \accel|d_s1[61]~feeder (
// Equation(s):
// \accel|d_s1[61]~feeder_combout  = \D_i[61]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[61]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[61]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[61]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[61]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N5
dffeas \accel|d_s1[61] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [61]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[61] .is_wysiwyg = "true";
defparam \accel|d_s1[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneive_lcell_comb \accel|t3_s2[63]~feeder (
// Equation(s):
// \accel|t3_s2[63]~feeder_combout  = \accel|d_s1 [61]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [61]),
	.cin(gnd),
	.combout(\accel|t3_s2[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[63]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N19
dffeas \accel|t3_s2[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[63] .is_wysiwyg = "true";
defparam \accel|t3_s2[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneive_lcell_comb \accel|t3_s3[63]~feeder (
// Equation(s):
// \accel|t3_s3[63]~feeder_combout  = \accel|t3_s2 [63]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [63]),
	.cin(gnd),
	.combout(\accel|t3_s3[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[63]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \accel|t3_s3[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[63] .is_wysiwyg = "true";
defparam \accel|t3_s3[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \accel|t3_s4[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s3 [63]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[63] .is_wysiwyg = "true";
defparam \accel|t3_s4[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[9]~18 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[9]~18_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27  & (\accel|mult_inst|Mult0|auto_generated|add53_result[8]~17  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[8]~17 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT9  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[8]~17 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[8]~17 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add53_result[9]~19  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27  & !\accel|mult_inst|Mult0|auto_generated|add53_result[8]~17 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT9  & ((!\accel|mult_inst|Mult0|auto_generated|add53_result[8]~17 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT9 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[8]~17 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[9]~18_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[9]~19 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[9]~18 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[27]~54 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[27]~54_combout  = (\accel|mult_inst|Mult0|auto_generated|add53_result[9]~18_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT9  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[26]~53  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[26]~53 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[9]~18_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[26]~53 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT9 
//  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[26]~53 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[27]~55  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[9]~18_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT9  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[26]~53 )) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[9]~18_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[26]~53 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT9 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[9]~18_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[26]~53 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[27]~54_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[27]~55 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[27]~54 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[27]~54 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[27]~54_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9  & (\accel|mult_inst|Mult0|auto_generated|add41_result[26]~53  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[26]~53 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT27  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[26]~53 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[26]~53 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[27]~55  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9  & !\accel|mult_inst|Mult0|auto_generated|add41_result[26]~53 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT27  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[26]~53 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT27 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[26]~53 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[27]~54_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[27]~55 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[27]~54 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[9]~18 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[9]~18_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT27  & (\accel|mult_inst|Mult0|auto_generated|add49_result[8]~17  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[8]~17 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT9  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[8]~17 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[8]~17 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add49_result[9]~19  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT27  & !\accel|mult_inst|Mult0|auto_generated|add49_result[8]~17 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT9  & ((!\accel|mult_inst|Mult0|auto_generated|add49_result[8]~17 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT27 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT9 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[8]~17 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[9]~18_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[9]~19 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[9]~18 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[45]~90 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[45]~90_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[27]~54_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[9]~18_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[44]~89  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[9]~18_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[44]~89 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[27]~54_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[9]~18_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[44]~89 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[9]~18_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[44]~89 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[45]~91  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[27]~54_combout  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[9]~18_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[44]~89 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[27]~54_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[44]~89 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[9]~18_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[27]~54_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[9]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[44]~89 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[45]~90_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[45]~91 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[45]~90 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[45]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~90 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~90_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[27]~54_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[45]~90_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~89  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[45]~90_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~89 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[27]~54_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[45]~90_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~89 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[45]~90_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~89 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~91  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[27]~54_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[45]~90_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~89 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[27]~54_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~89 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[45]~90_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[27]~54_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[45]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~89 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~90_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~91 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~90 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \accel|mult_inst|p_out[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[63] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \accel|t6_s5[63]~249 (
// Equation(s):
// \accel|t6_s5[63]~249_combout  = (\accel|t3_s4 [63] & ((\accel|mult_inst|p_out [63] & (!\accel|t6_s5[62]~248 )) # (!\accel|mult_inst|p_out [63] & ((\accel|t6_s5[62]~248 ) # (GND))))) # (!\accel|t3_s4 [63] & ((\accel|mult_inst|p_out [63] & 
// (\accel|t6_s5[62]~248  & VCC)) # (!\accel|mult_inst|p_out [63] & (!\accel|t6_s5[62]~248 ))))
// \accel|t6_s5[63]~250  = CARRY((\accel|t3_s4 [63] & ((!\accel|t6_s5[62]~248 ) # (!\accel|mult_inst|p_out [63]))) # (!\accel|t3_s4 [63] & (!\accel|mult_inst|p_out [63] & !\accel|t6_s5[62]~248 )))

	.dataa(\accel|t3_s4 [63]),
	.datab(\accel|mult_inst|p_out [63]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[62]~248 ),
	.combout(\accel|t6_s5[63]~249_combout ),
	.cout(\accel|t6_s5[63]~250 ));
// synopsys translate_off
defparam \accel|t6_s5[63]~249 .lut_mask = 16'h692B;
defparam \accel|t6_s5[63]~249 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \accel|t6_s5[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[63]~249_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[63] .is_wysiwyg = "true";
defparam \accel|t6_s5[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \accel|q_reg[62]~feeder (
// Equation(s):
// \accel|q_reg[62]~feeder_combout  = \accel|t6_s5 [63]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [63]),
	.cin(gnd),
	.combout(\accel|q_reg[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[62]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \accel|q_reg[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[62] .is_wysiwyg = "true";
defparam \accel|q_reg[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneive_io_ibuf \D_i[62]~input (
	.i(D_i[62]),
	.ibar(gnd),
	.o(\D_i[62]~input0 ));
// synopsys translate_off
defparam \D_i[62]~input .bus_hold = "false";
defparam \D_i[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \accel|d_s1[62] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\D_i[62]~input0 ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [62]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[62] .is_wysiwyg = "true";
defparam \accel|d_s1[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneive_lcell_comb \accel|t3_s2[64]~feeder (
// Equation(s):
// \accel|t3_s2[64]~feeder_combout  = \accel|d_s1 [62]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [62]),
	.cin(gnd),
	.combout(\accel|t3_s2[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[64]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N29
dffeas \accel|t3_s2[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [64]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[64] .is_wysiwyg = "true";
defparam \accel|t3_s2[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cycloneive_lcell_comb \accel|t3_s3[64]~feeder (
// Equation(s):
// \accel|t3_s3[64]~feeder_combout  = \accel|t3_s2 [64]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s2 [64]),
	.cin(gnd),
	.combout(\accel|t3_s3[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s3[64]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s3[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \accel|t3_s3[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s3[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [64]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[64] .is_wysiwyg = "true";
defparam \accel|t3_s3[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \accel|t3_s4[64]~feeder (
// Equation(s):
// \accel|t3_s4[64]~feeder_combout  = \accel|t3_s3 [64]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t3_s3 [64]),
	.cin(gnd),
	.combout(\accel|t3_s4[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s4[64]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s4[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \accel|t3_s4[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s4[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [64]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[64] .is_wysiwyg = "true";
defparam \accel|t3_s4[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[10]~20 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[10]~20_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT10  $ (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT28  $ (!\accel|mult_inst|Mult0|auto_generated|add53_result[9]~19 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add53_result[10]~21  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT10  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT28 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[9]~19 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT10  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT28  & !\accel|mult_inst|Mult0|auto_generated|add53_result[9]~19 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT10 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[9]~19 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[10]~20_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[10]~21 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[10]~20 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[28]~56 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[28]~56_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT10  $ (\accel|mult_inst|Mult0|auto_generated|add53_result[10]~20_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[27]~55 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[28]~57  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT10  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[10]~20_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[27]~55 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT10  & (\accel|mult_inst|Mult0|auto_generated|add53_result[10]~20_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[27]~55 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT10 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[10]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[27]~55 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[28]~56_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[28]~57 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[28]~56 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[10]~20 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[10]~20_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT28  $ (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT10  $ (!\accel|mult_inst|Mult0|auto_generated|add49_result[9]~19 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add49_result[10]~21  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT28  & ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT10 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[9]~19 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT28  & (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT10  & !\accel|mult_inst|Mult0|auto_generated|add49_result[9]~19 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT28 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[9]~19 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[10]~20_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[10]~21 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[10]~20 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[28]~56 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[28]~56_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT10  $ (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT28  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[27]~55 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[28]~57  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT10  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT28 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[27]~55 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT10  & (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT28  & !\accel|mult_inst|Mult0|auto_generated|add41_result[27]~55 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT10 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[27]~55 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[28]~56_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[28]~57 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[28]~56 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[46]~92 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[46]~92_combout  = ((\accel|mult_inst|Mult0|auto_generated|add49_result[10]~20_combout  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[28]~56_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[45]~91 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[46]~93  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[10]~20_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[28]~56_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[45]~91 ))) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[10]~20_combout  & (\accel|mult_inst|Mult0|auto_generated|add41_result[28]~56_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[45]~91 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[10]~20_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[28]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[45]~91 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[46]~92_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[46]~93 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[46]~92 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[46]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~92 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~92_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[28]~56_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[46]~92_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~91 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~93  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[28]~56_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[46]~92_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~91 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[28]~56_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[46]~92_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~91 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[28]~56_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[46]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~91 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~92_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~93 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~92 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \accel|mult_inst|p_out[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [64]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[64] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \accel|t6_s5[64]~251 (
// Equation(s):
// \accel|t6_s5[64]~251_combout  = ((\accel|t3_s4 [64] $ (\accel|mult_inst|p_out [64] $ (\accel|t6_s5[63]~250 )))) # (GND)
// \accel|t6_s5[64]~252  = CARRY((\accel|t3_s4 [64] & (\accel|mult_inst|p_out [64] & !\accel|t6_s5[63]~250 )) # (!\accel|t3_s4 [64] & ((\accel|mult_inst|p_out [64]) # (!\accel|t6_s5[63]~250 ))))

	.dataa(\accel|t3_s4 [64]),
	.datab(\accel|mult_inst|p_out [64]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[63]~250 ),
	.combout(\accel|t6_s5[64]~251_combout ),
	.cout(\accel|t6_s5[64]~252 ));
// synopsys translate_off
defparam \accel|t6_s5[64]~251 .lut_mask = 16'h964D;
defparam \accel|t6_s5[64]~251 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \accel|t6_s5[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[64]~251_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [64]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[64] .is_wysiwyg = "true";
defparam \accel|t6_s5[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \accel|q_reg[63]~feeder (
// Equation(s):
// \accel|q_reg[63]~feeder_combout  = \accel|t6_s5 [64]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [64]),
	.cin(gnd),
	.combout(\accel|q_reg[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[63]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \accel|q_reg[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[63] .is_wysiwyg = "true";
defparam \accel|q_reg[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[29]~58 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[29]~58_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT29  & (\accel|mult_inst|Mult0|auto_generated|add41_result[28]~57  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[28]~57 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[28]~57 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT29  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[28]~57 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[29]~59  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT29  & !\accel|mult_inst|Mult0|auto_generated|add41_result[28]~57 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[28]~57 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT29 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT11 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[28]~57 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[29]~58_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[29]~59 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[29]~58 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[11]~22 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[11]~22_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT29  & ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT11  & (\accel|mult_inst|Mult0|auto_generated|add49_result[10]~21  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[10]~21 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT29  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[10]~21 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[10]~21 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add49_result[11]~23  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT11  & !\accel|mult_inst|Mult0|auto_generated|add49_result[10]~21 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT29  & ((!\accel|mult_inst|Mult0|auto_generated|add49_result[10]~21 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT11 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT29 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[10]~21 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[11]~22_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[11]~23 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[11]~22 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[47]~94 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[47]~94_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[29]~58_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[11]~22_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[46]~93  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[11]~22_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[46]~93 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[29]~58_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[11]~22_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[46]~93 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[11]~22_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[46]~93 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[47]~95  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[29]~58_combout  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[11]~22_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[46]~93 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[29]~58_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[46]~93 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[11]~22_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[29]~58_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[46]~93 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[47]~94_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[47]~95 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[47]~94 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[47]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[11]~22 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[11]~22_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT29  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT11  & (\accel|mult_inst|Mult0|auto_generated|add53_result[10]~21  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[10]~21 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT29  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[10]~21 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[10]~21 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add53_result[11]~23  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT11  & !\accel|mult_inst|Mult0|auto_generated|add53_result[10]~21 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT29  & ((!\accel|mult_inst|Mult0|auto_generated|add53_result[10]~21 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT11 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT29 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[10]~21 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[11]~22_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[11]~23 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[11]~22 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[29]~58 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[29]~58_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[11]~22_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[28]~57  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[11]~22_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[28]~57 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[11]~22_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[28]~57 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[11]~22_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[28]~57 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[29]~59  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[11]~22_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[28]~57 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT11  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[28]~57 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[11]~22_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT11 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[28]~57 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[29]~58_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[29]~59 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[29]~58 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~94 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~94_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[47]~94_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[29]~58_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~93  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[29]~58_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~93 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[47]~94_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[29]~58_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~93 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[29]~58_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~93 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~95  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[47]~94_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[29]~58_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~93 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[47]~94_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~93 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[29]~58_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[47]~94_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[29]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~93 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~94_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~95 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~94 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \accel|mult_inst|p_out[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [65]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[65] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cycloneive_io_ibuf \D_i[63]~input (
	.i(D_i[63]),
	.ibar(gnd),
	.o(\D_i[63]~input0 ));
// synopsys translate_off
defparam \D_i[63]~input .bus_hold = "false";
defparam \D_i[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneive_lcell_comb \accel|d_s1[63]~feeder (
// Equation(s):
// \accel|d_s1[63]~feeder_combout  = \D_i[63]~input0 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\D_i[63]~input0 ),
	.cin(gnd),
	.combout(\accel|d_s1[63]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|d_s1[63]~feeder .lut_mask = 16'hFF00;
defparam \accel|d_s1[63]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \accel|d_s1[63] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|d_s1[63]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|d_s1 [63]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|d_s1[63] .is_wysiwyg = "true";
defparam \accel|d_s1[63] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneive_lcell_comb \accel|t3_s2[65]~feeder (
// Equation(s):
// \accel|t3_s2[65]~feeder_combout  = \accel|d_s1 [63]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|d_s1 [63]),
	.cin(gnd),
	.combout(\accel|t3_s2[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t3_s2[65]~feeder .lut_mask = 16'hFF00;
defparam \accel|t3_s2[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \accel|t3_s2[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t3_s2[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s2 [65]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s2[65] .is_wysiwyg = "true";
defparam \accel|t3_s2[65] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \accel|t3_s3[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s2 [65]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s3 [65]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s3[65] .is_wysiwyg = "true";
defparam \accel|t3_s3[65] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \accel|t3_s4[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t3_s3 [65]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s3~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t3_s4 [65]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t3_s4[65] .is_wysiwyg = "true";
defparam \accel|t3_s4[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \accel|t6_s5[65]~253 (
// Equation(s):
// \accel|t6_s5[65]~253_combout  = (\accel|mult_inst|p_out [65] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[64]~252 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[64]~252  & VCC)))) # (!\accel|mult_inst|p_out [65] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[64]~252 ) # 
// (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[64]~252 ))))
// \accel|t6_s5[65]~254  = CARRY((\accel|mult_inst|p_out [65] & (\accel|t3_s4 [65] & !\accel|t6_s5[64]~252 )) # (!\accel|mult_inst|p_out [65] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[64]~252 ))))

	.dataa(\accel|mult_inst|p_out [65]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[64]~252 ),
	.combout(\accel|t6_s5[65]~253_combout ),
	.cout(\accel|t6_s5[65]~254 ));
// synopsys translate_off
defparam \accel|t6_s5[65]~253 .lut_mask = 16'h694D;
defparam \accel|t6_s5[65]~253 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \accel|t6_s5[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[65]~253_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [65]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[65] .is_wysiwyg = "true";
defparam \accel|t6_s5[65] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \accel|q_reg[64] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [65]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [64]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[64] .is_wysiwyg = "true";
defparam \accel|q_reg[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[30]~60 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[30]~60_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT12  $ (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT30  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[29]~59 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[30]~61  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT12  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT30 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[29]~59 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT12  & (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT30  & !\accel|mult_inst|Mult0|auto_generated|add41_result[29]~59 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT12 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[29]~59 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[30]~60_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[30]~61 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[30]~60 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[12]~24 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[12]~24_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT12  $ (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT30  $ (!\accel|mult_inst|Mult0|auto_generated|add49_result[11]~23 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add49_result[12]~25  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT12  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT30 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[11]~23 
// ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT12  & (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT30  & !\accel|mult_inst|Mult0|auto_generated|add49_result[11]~23 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT12 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[11]~23 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[12]~24_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[12]~25 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[12]~24 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[48]~96 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[48]~96_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[30]~60_combout  $ (\accel|mult_inst|Mult0|auto_generated|add49_result[12]~24_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[47]~95 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[48]~97  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[30]~60_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[12]~24_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[47]~95 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[30]~60_combout  & (\accel|mult_inst|Mult0|auto_generated|add49_result[12]~24_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[47]~95 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[30]~60_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[47]~95 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[48]~96_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[48]~97 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[48]~96 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[48]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[12]~24 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[12]~24_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT12  $ (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT30  $ (!\accel|mult_inst|Mult0|auto_generated|add53_result[11]~23 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add53_result[12]~25  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT12  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT30 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[11]~23 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT12  & (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT30  & !\accel|mult_inst|Mult0|auto_generated|add53_result[11]~23 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT12 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[11]~23 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[12]~24_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[12]~25 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[12]~24 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[30]~60 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[30]~60_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT12  $ (\accel|mult_inst|Mult0|auto_generated|add53_result[12]~24_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[29]~59 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[30]~61  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT12  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[12]~24_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[29]~59 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT12  & (\accel|mult_inst|Mult0|auto_generated|add53_result[12]~24_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[29]~59 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT12 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[12]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[29]~59 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[30]~60_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[30]~61 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[30]~60 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~96 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~96_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[48]~96_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[30]~60_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~95 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~97  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[48]~96_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[30]~60_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~95 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[48]~96_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[30]~60_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~95 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[48]~96_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[30]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~95 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~96_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~97 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~96 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \accel|mult_inst|p_out[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [66]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[66] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \accel|t6_s5[66]~255 (
// Equation(s):
// \accel|t6_s5[66]~255_combout  = ((\accel|mult_inst|p_out [66] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[65]~254 )))) # (GND)
// \accel|t6_s5[66]~256  = CARRY((\accel|mult_inst|p_out [66] & ((!\accel|t6_s5[65]~254 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [66] & (!\accel|t3_s4 [65] & !\accel|t6_s5[65]~254 )))

	.dataa(\accel|mult_inst|p_out [66]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[65]~254 ),
	.combout(\accel|t6_s5[66]~255_combout ),
	.cout(\accel|t6_s5[66]~256 ));
// synopsys translate_off
defparam \accel|t6_s5[66]~255 .lut_mask = 16'h962B;
defparam \accel|t6_s5[66]~255 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \accel|t6_s5[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[66]~255_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [66]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[66] .is_wysiwyg = "true";
defparam \accel|t6_s5[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \accel|q_reg[65]~feeder (
// Equation(s):
// \accel|q_reg[65]~feeder_combout  = \accel|t6_s5 [66]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [66]),
	.cin(gnd),
	.combout(\accel|q_reg[65]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[65]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[65]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N15
dffeas \accel|q_reg[65] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [65]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[65] .is_wysiwyg = "true";
defparam \accel|q_reg[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[13]~26 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[13]~26_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31  & (\accel|mult_inst|Mult0|auto_generated|add53_result[12]~25  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[12]~25 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT13  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[12]~25 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[12]~25 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add53_result[13]~27  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31  & !\accel|mult_inst|Mult0|auto_generated|add53_result[12]~25 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT13  & ((!\accel|mult_inst|Mult0|auto_generated|add53_result[12]~25 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT13 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[12]~25 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[13]~26_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[13]~27 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[13]~26 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[31]~62 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[31]~62_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[13]~26_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[30]~61  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[13]~26_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[30]~61 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[13]~26_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[30]~61 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[13]~26_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[30]~61 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[31]~63  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[13]~26_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[30]~61 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT13  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[30]~61 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[13]~26_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT13 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[30]~61 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[31]~62_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[31]~63 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[31]~62 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[31]~62 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[31]~62_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT31  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13  & (\accel|mult_inst|Mult0|auto_generated|add41_result[30]~61  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[30]~61 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT31  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[30]~61 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[30]~61 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[31]~63  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13  & !\accel|mult_inst|Mult0|auto_generated|add41_result[30]~61 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT31  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[30]~61 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT31 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[30]~61 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[31]~62_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[31]~63 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[31]~62 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[13]~26 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[13]~26_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT31  & ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT13  & (\accel|mult_inst|Mult0|auto_generated|add49_result[12]~25  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[12]~25 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT31  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[12]~25 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[12]~25 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add49_result[13]~27  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT13  & !\accel|mult_inst|Mult0|auto_generated|add49_result[12]~25 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT31  & ((!\accel|mult_inst|Mult0|auto_generated|add49_result[12]~25 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT13 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT31 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[12]~25 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[13]~26_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[13]~27 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[13]~26 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[49]~98 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[49]~98_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[31]~62_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[13]~26_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[48]~97  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[13]~26_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[48]~97 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[31]~62_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[13]~26_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[48]~97 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[13]~26_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[48]~97 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[49]~99  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[31]~62_combout  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[13]~26_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[48]~97 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[31]~62_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[48]~97 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[13]~26_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[31]~62_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[13]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[48]~97 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[49]~98_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[49]~99 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[49]~98 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[49]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~98 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~98_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[31]~62_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[49]~98_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~97  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[49]~98_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~97 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[31]~62_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[49]~98_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~97 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[49]~98_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~97 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~99  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[31]~62_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[49]~98_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~97 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[31]~62_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~97 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[49]~98_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[31]~62_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[49]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~97 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~98_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~99 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~98 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \accel|mult_inst|p_out[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [67]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[67] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \accel|t6_s5[67]~257 (
// Equation(s):
// \accel|t6_s5[67]~257_combout  = (\accel|mult_inst|p_out [67] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[66]~256 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[66]~256  & VCC)))) # (!\accel|mult_inst|p_out [67] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[66]~256 ) # 
// (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[66]~256 ))))
// \accel|t6_s5[67]~258  = CARRY((\accel|mult_inst|p_out [67] & (\accel|t3_s4 [65] & !\accel|t6_s5[66]~256 )) # (!\accel|mult_inst|p_out [67] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[66]~256 ))))

	.dataa(\accel|mult_inst|p_out [67]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[66]~256 ),
	.combout(\accel|t6_s5[67]~257_combout ),
	.cout(\accel|t6_s5[67]~258 ));
// synopsys translate_off
defparam \accel|t6_s5[67]~257 .lut_mask = 16'h694D;
defparam \accel|t6_s5[67]~257 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \accel|t6_s5[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[67]~257_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [67]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[67] .is_wysiwyg = "true";
defparam \accel|t6_s5[67] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \accel|q_reg[66] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [67]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [66]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[66] .is_wysiwyg = "true";
defparam \accel|q_reg[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[14]~28 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[14]~28_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT32  $ (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT14  $ (!\accel|mult_inst|Mult0|auto_generated|add53_result[13]~27 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add53_result[14]~29  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT32  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT14 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[13]~27 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT32  & (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT14  & !\accel|mult_inst|Mult0|auto_generated|add53_result[13]~27 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT32 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[13]~27 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[14]~28_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[14]~29 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[14]~28 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[32]~64 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[32]~64_combout  = ((\accel|mult_inst|Mult0|auto_generated|add53_result[14]~28_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT14  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[31]~63 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[32]~65  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[14]~28_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT14 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[31]~63 ))) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[14]~28_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT14  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[31]~63 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[14]~28_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[31]~63 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[32]~64_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[32]~65 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[32]~64 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[32]~64 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[32]~64_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT14  $ (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT32  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[31]~63 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[32]~65  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT14  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT32 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[31]~63 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT14  & (\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT32  & !\accel|mult_inst|Mult0|auto_generated|add41_result[31]~63 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT14 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT32 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[31]~63 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[32]~64_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[32]~65 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[32]~64 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[14]~28 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[14]~28_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT32  $ (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT14  $ (!\accel|mult_inst|Mult0|auto_generated|add49_result[13]~27 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add49_result[14]~29  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT32  & ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT14 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[13]~27 
// ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT32  & (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT14  & !\accel|mult_inst|Mult0|auto_generated|add49_result[13]~27 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT32 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[13]~27 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[14]~28_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[14]~29 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[14]~28 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[50]~100 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[50]~100_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[32]~64_combout  $ (\accel|mult_inst|Mult0|auto_generated|add49_result[14]~28_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[49]~99 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[50]~101  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[32]~64_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[14]~28_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[49]~99 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[32]~64_combout  & (\accel|mult_inst|Mult0|auto_generated|add49_result[14]~28_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[49]~99 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[32]~64_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[14]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[49]~99 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[50]~100_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[50]~101 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[50]~100 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[50]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~100 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~100_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[32]~64_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[50]~100_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~99 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~101  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[32]~64_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[50]~100_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~99 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[32]~64_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[50]~100_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~99 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[32]~64_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[50]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~99 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~100_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~101 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~100 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \accel|mult_inst|p_out[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [68]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[68] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \accel|t6_s5[68]~259 (
// Equation(s):
// \accel|t6_s5[68]~259_combout  = ((\accel|mult_inst|p_out [68] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[67]~258 )))) # (GND)
// \accel|t6_s5[68]~260  = CARRY((\accel|mult_inst|p_out [68] & ((!\accel|t6_s5[67]~258 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [68] & (!\accel|t3_s4 [65] & !\accel|t6_s5[67]~258 )))

	.dataa(\accel|mult_inst|p_out [68]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[67]~258 ),
	.combout(\accel|t6_s5[68]~259_combout ),
	.cout(\accel|t6_s5[68]~260 ));
// synopsys translate_off
defparam \accel|t6_s5[68]~259 .lut_mask = 16'h962B;
defparam \accel|t6_s5[68]~259 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \accel|t6_s5[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[68]~259_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [68]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[68] .is_wysiwyg = "true";
defparam \accel|t6_s5[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \accel|q_reg[67] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [68]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [67]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[67] .is_wysiwyg = "true";
defparam \accel|q_reg[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[33]~66 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[33]~66_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT33  & (\accel|mult_inst|Mult0|auto_generated|add41_result[32]~65  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[32]~65 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT15  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[32]~65 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT33  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[32]~65 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[33]~67  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT33  & !\accel|mult_inst|Mult0|auto_generated|add41_result[32]~65 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT15  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[32]~65 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT33 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT15 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[32]~65 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[33]~66_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[33]~67 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[33]~66 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[33]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[15]~30 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[15]~30_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT33  & (\accel|mult_inst|Mult0|auto_generated|add49_result[14]~29  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[14]~29 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT15  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[14]~29 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT33  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[14]~29 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add49_result[15]~31  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT33  & !\accel|mult_inst|Mult0|auto_generated|add49_result[14]~29 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT15  & ((!\accel|mult_inst|Mult0|auto_generated|add49_result[14]~29 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT33 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT15 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[14]~29 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[15]~30_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[15]~31 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[15]~30 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[51]~102 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[51]~102_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[33]~66_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[15]~30_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[50]~101  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[15]~30_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[50]~101 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[33]~66_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[15]~30_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[50]~101 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[15]~30_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[50]~101 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[51]~103  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[33]~66_combout  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[15]~30_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[50]~101 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[33]~66_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[50]~101 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[15]~30_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[33]~66_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[15]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[50]~101 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[51]~102_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[51]~103 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[51]~102 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[51]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[15]~30 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[15]~30_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT33  & (\accel|mult_inst|Mult0|auto_generated|add53_result[14]~29  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[14]~29 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT15  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[14]~29 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT33  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[14]~29 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add53_result[15]~31  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT33  & !\accel|mult_inst|Mult0|auto_generated|add53_result[14]~29 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT15  & ((!\accel|mult_inst|Mult0|auto_generated|add53_result[14]~29 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT33 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT15 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[14]~29 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[15]~30_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[15]~31 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[15]~30 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[33]~66 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[33]~66_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[15]~30_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[32]~65  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[15]~30_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[32]~65 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[15]~30_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[32]~65 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[15]~30_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[32]~65 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[33]~67  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[15]~30_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[32]~65 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT15  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[32]~65 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[15]~30_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT15 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[15]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[32]~65 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[33]~66_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[33]~67 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[33]~66 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[33]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~102 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~102_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[51]~102_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[33]~66_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~101  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[33]~66_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~101 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[51]~102_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[33]~66_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~101 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[33]~66_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~101 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~103  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[51]~102_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[33]~66_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~101 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[51]~102_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~101 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[33]~66_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[51]~102_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[33]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~101 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~102_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~103 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~102 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \accel|mult_inst|p_out[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [69]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[69] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \accel|t6_s5[69]~261 (
// Equation(s):
// \accel|t6_s5[69]~261_combout  = (\accel|mult_inst|p_out [69] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[68]~260 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[68]~260  & VCC)))) # (!\accel|mult_inst|p_out [69] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[68]~260 ) # 
// (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[68]~260 ))))
// \accel|t6_s5[69]~262  = CARRY((\accel|mult_inst|p_out [69] & (\accel|t3_s4 [65] & !\accel|t6_s5[68]~260 )) # (!\accel|mult_inst|p_out [69] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[68]~260 ))))

	.dataa(\accel|mult_inst|p_out [69]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[68]~260 ),
	.combout(\accel|t6_s5[69]~261_combout ),
	.cout(\accel|t6_s5[69]~262 ));
// synopsys translate_off
defparam \accel|t6_s5[69]~261 .lut_mask = 16'h694D;
defparam \accel|t6_s5[69]~261 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \accel|t6_s5[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[69]~261_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [69]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[69] .is_wysiwyg = "true";
defparam \accel|t6_s5[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \accel|q_reg[68]~feeder (
// Equation(s):
// \accel|q_reg[68]~feeder_combout  = \accel|t6_s5 [69]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [69]),
	.cin(gnd),
	.combout(\accel|q_reg[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[68]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \accel|q_reg[68] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [68]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[68] .is_wysiwyg = "true";
defparam \accel|q_reg[68] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[16]~32 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[16]~32_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT16  $ (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT34  $ (!\accel|mult_inst|Mult0|auto_generated|add49_result[15]~31 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add49_result[16]~33  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT16  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT34 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[15]~31 
// ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT16  & (\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT34  & !\accel|mult_inst|Mult0|auto_generated|add49_result[15]~31 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT16 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[15]~31 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[16]~32_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[16]~33 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[16]~32 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[34]~68 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[34]~68_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT34  $ (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT16  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[33]~67 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[34]~69  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT34  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT16 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[33]~67 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT34  & (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT16  & !\accel|mult_inst|Mult0|auto_generated|add41_result[33]~67 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT34 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[33]~67 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[34]~68_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[34]~69 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[34]~68 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[34]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[52]~104 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[52]~104_combout  = ((\accel|mult_inst|Mult0|auto_generated|add49_result[16]~32_combout  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[34]~68_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[51]~103 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[52]~105  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[16]~32_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[34]~68_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[51]~103 ))) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[16]~32_combout  & (\accel|mult_inst|Mult0|auto_generated|add41_result[34]~68_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[51]~103 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[16]~32_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[34]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[51]~103 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[52]~104_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[52]~105 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[52]~104 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[52]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[16]~32 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[16]~32_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT34  $ (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT16  $ (!\accel|mult_inst|Mult0|auto_generated|add53_result[15]~31 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add53_result[16]~33  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT34  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT16 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[15]~31 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT34  & (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT16  & !\accel|mult_inst|Mult0|auto_generated|add53_result[15]~31 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT34 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[15]~31 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[16]~32_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[16]~33 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[16]~32 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[34]~68 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[34]~68_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT16  $ (\accel|mult_inst|Mult0|auto_generated|add53_result[16]~32_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[33]~67 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[34]~69  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT16  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[16]~32_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[33]~67 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT16  & (\accel|mult_inst|Mult0|auto_generated|add53_result[16]~32_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[33]~67 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT16 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[16]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[33]~67 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[34]~68_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[34]~69 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[34]~68 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[34]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~104 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~104_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[52]~104_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[34]~68_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~103 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~105  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[52]~104_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[34]~68_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~103 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[52]~104_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[34]~68_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~103 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[52]~104_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[34]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~103 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~104_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~105 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~104 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \accel|mult_inst|p_out[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [70]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[70] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \accel|t6_s5[70]~263 (
// Equation(s):
// \accel|t6_s5[70]~263_combout  = ((\accel|mult_inst|p_out [70] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[69]~262 )))) # (GND)
// \accel|t6_s5[70]~264  = CARRY((\accel|mult_inst|p_out [70] & ((!\accel|t6_s5[69]~262 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [70] & (!\accel|t3_s4 [65] & !\accel|t6_s5[69]~262 )))

	.dataa(\accel|mult_inst|p_out [70]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[69]~262 ),
	.combout(\accel|t6_s5[70]~263_combout ),
	.cout(\accel|t6_s5[70]~264 ));
// synopsys translate_off
defparam \accel|t6_s5[70]~263 .lut_mask = 16'h962B;
defparam \accel|t6_s5[70]~263 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \accel|t6_s5[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[70]~263_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [70]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[70] .is_wysiwyg = "true";
defparam \accel|t6_s5[70] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \accel|q_reg[69]~feeder (
// Equation(s):
// \accel|q_reg[69]~feeder_combout  = \accel|t6_s5 [70]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [70]),
	.cin(gnd),
	.combout(\accel|q_reg[69]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[69]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[69]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \accel|q_reg[69] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [69]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[69] .is_wysiwyg = "true";
defparam \accel|q_reg[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[17]~34 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[17]~34_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT35  & (\accel|mult_inst|Mult0|auto_generated|add49_result[16]~33  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT35  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[16]~33 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT17  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT35  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[16]~33 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT35  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[16]~33 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add49_result[17]~35  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT35  & !\accel|mult_inst|Mult0|auto_generated|add49_result[16]~33 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT17  & ((!\accel|mult_inst|Mult0|auto_generated|add49_result[16]~33 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT35 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT17 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out12~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[16]~33 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[17]~34_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[17]~35 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[17]~34 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[35]~70 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[35]~70_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT35  & (\accel|mult_inst|Mult0|auto_generated|add41_result[34]~69  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT35  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[34]~69 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT17  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT35  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[34]~69 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT35  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[34]~69 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[35]~71  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT35  & !\accel|mult_inst|Mult0|auto_generated|add41_result[34]~69 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT17  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[34]~69 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT35 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT17 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out18~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[34]~69 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[35]~70_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[35]~71 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[35]~70 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[35]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[53]~106 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[53]~106_combout  = (\accel|mult_inst|Mult0|auto_generated|add49_result[17]~34_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[35]~70_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[52]~105  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[35]~70_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[52]~105 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[17]~34_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[35]~70_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[52]~105 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[35]~70_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[52]~105 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[53]~107  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[17]~34_combout  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[35]~70_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[52]~105 )) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[17]~34_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[52]~105 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[35]~70_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[17]~34_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[35]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[52]~105 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[53]~106_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[53]~107 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[53]~106 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[53]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[17]~34 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[17]~34_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT35  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT17  & (\accel|mult_inst|Mult0|auto_generated|add53_result[16]~33  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[16]~33 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT35  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[16]~33 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[16]~33 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add53_result[17]~35  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT35  & (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT17  & !\accel|mult_inst|Mult0|auto_generated|add53_result[16]~33 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT35  & ((!\accel|mult_inst|Mult0|auto_generated|add53_result[16]~33 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT17 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out6~DATAOUT35 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[16]~33 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[17]~34_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[17]~35 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[17]~34 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[35]~70 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[35]~70_combout  = (\accel|mult_inst|Mult0|auto_generated|add53_result[17]~34_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT17  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[34]~69  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[34]~69 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[17]~34_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[34]~69 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[34]~69 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[35]~71  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[17]~34_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT17  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[34]~69 )) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[17]~34_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[34]~69 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT17 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[17]~34_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[34]~69 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[35]~70_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[35]~71 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[35]~70 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[35]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~106 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~106_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[53]~106_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[35]~70_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~105  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[35]~70_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~105 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[53]~106_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[35]~70_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~105 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[35]~70_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~105 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~107  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[53]~106_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[35]~70_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~105 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[53]~106_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~105 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[35]~70_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[53]~106_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[35]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~105 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~106_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~107 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~106 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \accel|mult_inst|p_out[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [71]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[71] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \accel|t6_s5[71]~265 (
// Equation(s):
// \accel|t6_s5[71]~265_combout  = (\accel|mult_inst|p_out [71] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[70]~264 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[70]~264  & VCC)))) # (!\accel|mult_inst|p_out [71] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[70]~264 ) # 
// (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[70]~264 ))))
// \accel|t6_s5[71]~266  = CARRY((\accel|mult_inst|p_out [71] & (\accel|t3_s4 [65] & !\accel|t6_s5[70]~264 )) # (!\accel|mult_inst|p_out [71] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[70]~264 ))))

	.dataa(\accel|mult_inst|p_out [71]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[70]~264 ),
	.combout(\accel|t6_s5[71]~265_combout ),
	.cout(\accel|t6_s5[71]~266 ));
// synopsys translate_off
defparam \accel|t6_s5[71]~265 .lut_mask = 16'h694D;
defparam \accel|t6_s5[71]~265 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \accel|t6_s5[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[71]~265_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [71]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[71] .is_wysiwyg = "true";
defparam \accel|t6_s5[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \accel|q_reg[70]~feeder (
// Equation(s):
// \accel|q_reg[70]~feeder_combout  = \accel|t6_s5 [71]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [71]),
	.cin(gnd),
	.combout(\accel|q_reg[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[70]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \accel|q_reg[70] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [70]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[70] .is_wysiwyg = "true";
defparam \accel|q_reg[70] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y12_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult27 (
	.signa(gnd),
	.signb(vcc),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|b_reg~35_combout ,\accel|mult_inst|b_reg~34_combout ,\accel|mult_inst|b_reg~33_combout ,\accel|mult_inst|b_reg~32_combout ,\accel|mult_inst|b_reg~31_combout ,\accel|mult_inst|b_reg~30_combout ,\accel|mult_inst|b_reg~29_combout ,
\accel|mult_inst|b_reg~28_combout ,\accel|mult_inst|b_reg~27_combout ,\accel|mult_inst|b_reg~26_combout ,\accel|mult_inst|b_reg~25_combout ,\accel|mult_inst|b_reg~24_combout ,\accel|mult_inst|b_reg~23_combout ,\accel|mult_inst|b_reg~22_combout ,
\accel|mult_inst|b_reg~21_combout ,\accel|mult_inst|b_reg~20_combout ,\accel|mult_inst|b_reg~19_combout ,\accel|mult_inst|b_reg~18_combout }),
	.datab({\accel|mult_inst|a_reg~63_combout ,\accel|mult_inst|a_reg~62_combout ,\accel|mult_inst|a_reg~61_combout ,\accel|mult_inst|a_reg~60_combout ,\accel|mult_inst|a_reg~59_combout ,\accel|mult_inst|a_reg~58_combout ,\accel|mult_inst|a_reg~57_combout ,
\accel|mult_inst|a_reg~56_combout ,\accel|mult_inst|a_reg~55_combout ,\accel|mult_inst|a_reg~54_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult27_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult27 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult27 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult27 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult27 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult27 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult27 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y12_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out28 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~dataout ,
\accel|mult_inst|Mult0|auto_generated|mac_mult27~7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~4 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~3 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult27~2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult27~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out28_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out28 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out28 .output_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X20_Y9_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult15 (
	.signa(gnd),
	.signb(vcc),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~35_combout ,\accel|mult_inst|a_reg~34_combout ,\accel|mult_inst|a_reg~33_combout ,\accel|mult_inst|a_reg~32_combout ,\accel|mult_inst|a_reg~31_combout ,\accel|mult_inst|a_reg~30_combout ,\accel|mult_inst|a_reg~29_combout ,
\accel|mult_inst|a_reg~28_combout ,\accel|mult_inst|a_reg~27_combout ,\accel|mult_inst|a_reg~26_combout ,\accel|mult_inst|a_reg~25_combout ,\accel|mult_inst|a_reg~24_combout ,\accel|mult_inst|a_reg~23_combout ,\accel|mult_inst|a_reg~22_combout ,
\accel|mult_inst|a_reg~21_combout ,\accel|mult_inst|a_reg~20_combout ,\accel|mult_inst|a_reg~19_combout ,\accel|mult_inst|a_reg~18_combout }),
	.datab({\accel|mult_inst|b_reg~63_combout ,\accel|mult_inst|b_reg~62_combout ,\accel|mult_inst|b_reg~61_combout ,\accel|mult_inst|b_reg~60_combout ,\accel|mult_inst|b_reg~59_combout ,\accel|mult_inst|b_reg~58_combout ,\accel|mult_inst|b_reg~57_combout ,
\accel|mult_inst|b_reg~56_combout ,\accel|mult_inst|b_reg~55_combout ,\accel|mult_inst|b_reg~54_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult15_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult15 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult15 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult15 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult15 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult15 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult15 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y9_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out16 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~dataout ,
\accel|mult_inst|Mult0|auto_generated|mac_mult15~7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~4 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~3 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult15~2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult15~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out16_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out16 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out16 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[18]~36 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[18]~36_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out28~dataout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out16~dataout  $ (!\accel|mult_inst|Mult0|auto_generated|add49_result[17]~35 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|add49_result[18]~37  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~dataout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out16~dataout ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[17]~35 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out28~dataout  & (\accel|mult_inst|Mult0|auto_generated|mac_out16~dataout  & !\accel|mult_inst|Mult0|auto_generated|add49_result[17]~35 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out28~dataout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[17]~35 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[18]~36_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[18]~37 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[18]~36 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X20_Y10_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult21 (
	.signa(gnd),
	.signb(gnd),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~53_combout ,\accel|mult_inst|a_reg~52_combout ,\accel|mult_inst|a_reg~51_combout ,\accel|mult_inst|a_reg~50_combout ,\accel|mult_inst|a_reg~49_combout ,\accel|mult_inst|a_reg~48_combout ,\accel|mult_inst|a_reg~47_combout ,
\accel|mult_inst|a_reg~46_combout ,\accel|mult_inst|a_reg~45_combout ,\accel|mult_inst|a_reg~44_combout ,\accel|mult_inst|a_reg~43_combout ,\accel|mult_inst|a_reg~42_combout ,\accel|mult_inst|a_reg~41_combout ,\accel|mult_inst|a_reg~40_combout ,
\accel|mult_inst|a_reg~39_combout ,\accel|mult_inst|a_reg~38_combout ,\accel|mult_inst|a_reg~37_combout ,\accel|mult_inst|a_reg~36_combout }),
	.datab({\accel|mult_inst|b_reg~53_combout ,\accel|mult_inst|b_reg~52_combout ,\accel|mult_inst|b_reg~51_combout ,\accel|mult_inst|b_reg~50_combout ,\accel|mult_inst|b_reg~49_combout ,\accel|mult_inst|b_reg~48_combout ,\accel|mult_inst|b_reg~47_combout ,
\accel|mult_inst|b_reg~46_combout ,\accel|mult_inst|b_reg~45_combout ,\accel|mult_inst|b_reg~44_combout ,\accel|mult_inst|b_reg~43_combout ,\accel|mult_inst|b_reg~42_combout ,\accel|mult_inst|b_reg~41_combout ,\accel|mult_inst|b_reg~40_combout ,
\accel|mult_inst|b_reg~39_combout ,\accel|mult_inst|b_reg~38_combout ,\accel|mult_inst|b_reg~37_combout ,\accel|mult_inst|b_reg~36_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult21_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult21 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult21 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult21 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult21 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult21 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult21 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y10_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out22 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT35 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT34 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT33 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT32 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT31 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT30 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT29 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT28 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult21~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out22_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out22 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out22 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[36]~72 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[36]~72_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out22~dataout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT18  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[35]~71 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[36]~73  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~dataout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT18 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[35]~71 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~dataout  & (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT18  & !\accel|mult_inst|Mult0|auto_generated|add41_result[35]~71 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~dataout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[35]~71 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[36]~72_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[36]~73 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[36]~72 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[36]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[54]~108 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[54]~108_combout  = ((\accel|mult_inst|Mult0|auto_generated|add49_result[18]~36_combout  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[36]~72_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[53]~107 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[54]~109  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[18]~36_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[36]~72_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[53]~107 ))) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[18]~36_combout  & (\accel|mult_inst|Mult0|auto_generated|add41_result[36]~72_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[53]~107 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[18]~36_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[36]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[53]~107 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[54]~108_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[54]~109 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[54]~108 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[54]~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[18]~36 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[18]~36_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT18  $ (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT18  $ (!\accel|mult_inst|Mult0|auto_generated|add53_result[17]~35 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add53_result[18]~37  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT18  & ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT18 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[17]~35 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT18  & (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT18  & !\accel|mult_inst|Mult0|auto_generated|add53_result[17]~35 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT18 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[17]~35 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[18]~36_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[18]~37 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[18]~36 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[36]~72 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[36]~72_combout  = ((\accel|mult_inst|Mult0|auto_generated|add53_result[18]~36_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT18  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[35]~71 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[36]~73  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[18]~36_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT18 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[35]~71 ))) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[18]~36_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT18  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[35]~71 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[18]~36_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[35]~71 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[36]~72_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[36]~73 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[36]~72 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[36]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~108 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~108_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[54]~108_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[36]~72_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~107 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~109  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[54]~108_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[36]~72_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~107 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[54]~108_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[36]~72_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~107 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[54]~108_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[36]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~107 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~108_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~109 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~108 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \accel|mult_inst|p_out[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [72]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[72] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \accel|t6_s5[72]~267 (
// Equation(s):
// \accel|t6_s5[72]~267_combout  = ((\accel|mult_inst|p_out [72] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[71]~266 )))) # (GND)
// \accel|t6_s5[72]~268  = CARRY((\accel|mult_inst|p_out [72] & ((!\accel|t6_s5[71]~266 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [72] & (!\accel|t3_s4 [65] & !\accel|t6_s5[71]~266 )))

	.dataa(\accel|mult_inst|p_out [72]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[71]~266 ),
	.combout(\accel|t6_s5[72]~267_combout ),
	.cout(\accel|t6_s5[72]~268 ));
// synopsys translate_off
defparam \accel|t6_s5[72]~267 .lut_mask = 16'h962B;
defparam \accel|t6_s5[72]~267 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \accel|t6_s5[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[72]~267_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [72]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[72] .is_wysiwyg = "true";
defparam \accel|t6_s5[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \accel|q_reg[71]~feeder (
// Equation(s):
// \accel|q_reg[71]~feeder_combout  = \accel|t6_s5 [72]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [72]),
	.cin(gnd),
	.combout(\accel|q_reg[71]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[71]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[71]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N23
dffeas \accel|q_reg[71] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [71]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[71] .is_wysiwyg = "true";
defparam \accel|q_reg[71] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[19]~38 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[19]~38_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT1  & (\accel|mult_inst|Mult0|auto_generated|add49_result[18]~37  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[18]~37 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT1  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[18]~37 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[18]~37 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add49_result[19]~39  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT1  & !\accel|mult_inst|Mult0|auto_generated|add49_result[18]~37 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT1  & ((!\accel|mult_inst|Mult0|auto_generated|add49_result[18]~37 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT1 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT1 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[18]~37 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[19]~38_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[19]~39 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[19]~38 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[37]~74 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[37]~74_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT1  & (\accel|mult_inst|Mult0|auto_generated|add41_result[36]~73  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[36]~73 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT19  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[36]~73 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[36]~73 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[37]~75  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT1  & !\accel|mult_inst|Mult0|auto_generated|add41_result[36]~73 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT19  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[36]~73 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT1 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT19 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[36]~73 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[37]~74_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[37]~75 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[37]~74 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[37]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[55]~110 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[55]~110_combout  = (\accel|mult_inst|Mult0|auto_generated|add49_result[19]~38_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[37]~74_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[54]~109  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[37]~74_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[54]~109 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[19]~38_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[37]~74_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[54]~109 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[37]~74_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[54]~109 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[55]~111  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[19]~38_combout  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[37]~74_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[54]~109 )) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[19]~38_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[54]~109 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[37]~74_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[19]~38_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[37]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[54]~109 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[55]~110_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[55]~111 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[55]~110 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[55]~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[19]~38 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[19]~38_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19  & (\accel|mult_inst|Mult0|auto_generated|add53_result[18]~37  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[18]~37 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT19  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[18]~37 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[18]~37 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add53_result[19]~39  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19  & !\accel|mult_inst|Mult0|auto_generated|add53_result[18]~37 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT19  & ((!\accel|mult_inst|Mult0|auto_generated|add53_result[18]~37 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT19 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[18]~37 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[19]~38_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[19]~39 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[19]~38 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[37]~74 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[37]~74_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[19]~38_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[36]~73  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[19]~38_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[36]~73 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[19]~38_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[36]~73 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[19]~38_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[36]~73 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[37]~75  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[19]~38_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[36]~73 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT19  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[36]~73 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[19]~38_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT19 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[19]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[36]~73 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[37]~74_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[37]~75 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[37]~74 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[37]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~110 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~110_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[55]~110_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[37]~74_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~109  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[37]~74_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~109 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[55]~110_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[37]~74_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~109 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[37]~74_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~109 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~111  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[55]~110_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[37]~74_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~109 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[55]~110_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~109 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[37]~74_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[55]~110_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[37]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~109 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~110_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~111 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~110 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \accel|mult_inst|p_out[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [73]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[73] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \accel|t6_s5[73]~269 (
// Equation(s):
// \accel|t6_s5[73]~269_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [73] & (!\accel|t6_s5[72]~268 )) # (!\accel|mult_inst|p_out [73] & ((\accel|t6_s5[72]~268 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [73] & 
// (\accel|t6_s5[72]~268  & VCC)) # (!\accel|mult_inst|p_out [73] & (!\accel|t6_s5[72]~268 ))))
// \accel|t6_s5[73]~270  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[72]~268 ) # (!\accel|mult_inst|p_out [73]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [73] & !\accel|t6_s5[72]~268 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [73]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[72]~268 ),
	.combout(\accel|t6_s5[73]~269_combout ),
	.cout(\accel|t6_s5[73]~270 ));
// synopsys translate_off
defparam \accel|t6_s5[73]~269 .lut_mask = 16'h692B;
defparam \accel|t6_s5[73]~269 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \accel|t6_s5[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[73]~269_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [73]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[73] .is_wysiwyg = "true";
defparam \accel|t6_s5[73] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N13
dffeas \accel|q_reg[72] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [73]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [72]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[72] .is_wysiwyg = "true";
defparam \accel|q_reg[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[20]~40 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[20]~40_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT20  $ (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT20  $ (!\accel|mult_inst|Mult0|auto_generated|add53_result[19]~39 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add53_result[20]~41  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT20  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT20 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[19]~39 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT20  & (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT20  & !\accel|mult_inst|Mult0|auto_generated|add53_result[19]~39 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT20 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[19]~39 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[20]~40_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[20]~41 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[20]~40 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[38]~76 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[38]~76_combout  = ((\accel|mult_inst|Mult0|auto_generated|add53_result[20]~40_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT20  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[37]~75 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[38]~77  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[20]~40_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT20 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[37]~75 ))) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[20]~40_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT20  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[37]~75 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[20]~40_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[37]~75 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[38]~76_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[38]~77 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[38]~76 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[38]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[38]~76 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[38]~76_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT20  $ (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT2  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[37]~75 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[38]~77  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT20  & ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT2 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[37]~75 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT20  & (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT2  & !\accel|mult_inst|Mult0|auto_generated|add41_result[37]~75 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT20 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[37]~75 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[38]~76_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[38]~77 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[38]~76 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[38]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[20]~40 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[20]~40_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT2  $ (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT2  $ (!\accel|mult_inst|Mult0|auto_generated|add49_result[19]~39 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add49_result[20]~41  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT2  & ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT2 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[19]~39 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT2  & (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT2  & !\accel|mult_inst|Mult0|auto_generated|add49_result[19]~39 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT2 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[19]~39 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[20]~40_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[20]~41 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[20]~40 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[56]~112 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[56]~112_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[38]~76_combout  $ (\accel|mult_inst|Mult0|auto_generated|add49_result[20]~40_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[55]~111 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[56]~113  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[38]~76_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[20]~40_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[55]~111 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[38]~76_combout  & (\accel|mult_inst|Mult0|auto_generated|add49_result[20]~40_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[55]~111 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[38]~76_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[20]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[55]~111 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[56]~112_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[56]~113 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[56]~112 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[56]~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~112 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~112_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[38]~76_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[56]~112_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~111 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~113  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[38]~76_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[56]~112_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~111 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[38]~76_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[56]~112_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~111 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[38]~76_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[56]~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~111 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~112_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~113 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~112 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \accel|mult_inst|p_out[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [74]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[74] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \accel|t6_s5[74]~271 (
// Equation(s):
// \accel|t6_s5[74]~271_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [74] $ (\accel|t6_s5[73]~270 )))) # (GND)
// \accel|t6_s5[74]~272  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [74] & !\accel|t6_s5[73]~270 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [74]) # (!\accel|t6_s5[73]~270 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [74]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[73]~270 ),
	.combout(\accel|t6_s5[74]~271_combout ),
	.cout(\accel|t6_s5[74]~272 ));
// synopsys translate_off
defparam \accel|t6_s5[74]~271 .lut_mask = 16'h964D;
defparam \accel|t6_s5[74]~271 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \accel|t6_s5[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[74]~271_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [74]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[74] .is_wysiwyg = "true";
defparam \accel|t6_s5[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \accel|q_reg[73]~feeder (
// Equation(s):
// \accel|q_reg[73]~feeder_combout  = \accel|t6_s5 [74]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [74]),
	.cin(gnd),
	.combout(\accel|q_reg[73]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[73]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[73]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \accel|q_reg[73] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[73]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [73]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[73] .is_wysiwyg = "true";
defparam \accel|q_reg[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[21]~42 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[21]~42_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21  & (\accel|mult_inst|Mult0|auto_generated|add53_result[20]~41  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[20]~41 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT21  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[20]~41 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[20]~41 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add53_result[21]~43  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21  & !\accel|mult_inst|Mult0|auto_generated|add53_result[20]~41 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT21  & ((!\accel|mult_inst|Mult0|auto_generated|add53_result[20]~41 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT21 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[20]~41 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[21]~42_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[21]~43 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[21]~42 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[39]~78 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[39]~78_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[21]~42_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[38]~77  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[21]~42_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[38]~77 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[21]~42_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[38]~77 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[21]~42_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[38]~77 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[39]~79  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[21]~42_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[38]~77 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT21  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[38]~77 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[21]~42_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT21 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[21]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[38]~77 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[39]~78_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[39]~79 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[39]~78 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[39]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[21]~42 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[21]~42_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT3  & (\accel|mult_inst|Mult0|auto_generated|add49_result[20]~41  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[20]~41 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT3  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[20]~41 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[20]~41 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add49_result[21]~43  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT3  & !\accel|mult_inst|Mult0|auto_generated|add49_result[20]~41 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT3  & ((!\accel|mult_inst|Mult0|auto_generated|add49_result[20]~41 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT3 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT3 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[20]~41 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[21]~42_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[21]~43 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[21]~42 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[39]~78 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[39]~78_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT3  & (\accel|mult_inst|Mult0|auto_generated|add41_result[38]~77  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[38]~77 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT21  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[38]~77 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[38]~77 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[39]~79  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT3  & !\accel|mult_inst|Mult0|auto_generated|add41_result[38]~77 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT21  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[38]~77 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT3 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT21 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[38]~77 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[39]~78_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[39]~79 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[39]~78 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[39]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[57]~114 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[57]~114_combout  = (\accel|mult_inst|Mult0|auto_generated|add49_result[21]~42_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[39]~78_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[56]~113  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[39]~78_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[56]~113 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[21]~42_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[39]~78_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[56]~113 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[39]~78_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[56]~113 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[57]~115  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[21]~42_combout  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[39]~78_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[56]~113 )) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[21]~42_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[56]~113 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[39]~78_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[21]~42_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[39]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[56]~113 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[57]~114_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[57]~115 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[57]~114 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[57]~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~114 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~114_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[39]~78_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[57]~114_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~113  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[57]~114_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~113 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[39]~78_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[57]~114_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~113 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[57]~114_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~113 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~115  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[39]~78_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[57]~114_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~113 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[39]~78_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~113 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[57]~114_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[39]~78_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[57]~114_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~113 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~114_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~115 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~114 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \accel|mult_inst|p_out[75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [75]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[75] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \accel|t6_s5[75]~273 (
// Equation(s):
// \accel|t6_s5[75]~273_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [75] & (!\accel|t6_s5[74]~272 )) # (!\accel|mult_inst|p_out [75] & ((\accel|t6_s5[74]~272 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [75] & 
// (\accel|t6_s5[74]~272  & VCC)) # (!\accel|mult_inst|p_out [75] & (!\accel|t6_s5[74]~272 ))))
// \accel|t6_s5[75]~274  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[74]~272 ) # (!\accel|mult_inst|p_out [75]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [75] & !\accel|t6_s5[74]~272 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [75]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[74]~272 ),
	.combout(\accel|t6_s5[75]~273_combout ),
	.cout(\accel|t6_s5[75]~274 ));
// synopsys translate_off
defparam \accel|t6_s5[75]~273 .lut_mask = 16'h692B;
defparam \accel|t6_s5[75]~273 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \accel|t6_s5[75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[75]~273_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [75]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[75] .is_wysiwyg = "true";
defparam \accel|t6_s5[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \accel|q_reg[74]~feeder (
// Equation(s):
// \accel|q_reg[74]~feeder_combout  = \accel|t6_s5 [75]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [75]),
	.cin(gnd),
	.combout(\accel|q_reg[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[74]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \accel|q_reg[74] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [74]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[74] .is_wysiwyg = "true";
defparam \accel|q_reg[74] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[22]~44 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[22]~44_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT22  $ (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT22  $ (!\accel|mult_inst|Mult0|auto_generated|add53_result[21]~43 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add53_result[22]~45  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT22  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT22 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[21]~43 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT22  & (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT22  & !\accel|mult_inst|Mult0|auto_generated|add53_result[21]~43 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT22 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[21]~43 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[22]~44_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[22]~45 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[22]~44 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[40]~80 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[40]~80_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT22  $ (\accel|mult_inst|Mult0|auto_generated|add53_result[22]~44_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[39]~79 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[40]~81  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT22  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[22]~44_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[39]~79 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT22  & (\accel|mult_inst|Mult0|auto_generated|add53_result[22]~44_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[39]~79 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT22 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[22]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[39]~79 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[40]~80_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[40]~81 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[40]~80 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[40]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[22]~44 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[22]~44_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT4  $ (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT4  $ (!\accel|mult_inst|Mult0|auto_generated|add49_result[21]~43 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add49_result[22]~45  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT4  & ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT4 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[21]~43 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT4  & (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT4  & !\accel|mult_inst|Mult0|auto_generated|add49_result[21]~43 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT4 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[21]~43 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[22]~44_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[22]~45 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[22]~44 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[40]~80 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[40]~80_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT4  $ (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT22  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[39]~79 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[40]~81  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT4  & ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT22 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[39]~79 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT4  & (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT22  & !\accel|mult_inst|Mult0|auto_generated|add41_result[39]~79 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT4 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[39]~79 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[40]~80_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[40]~81 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[40]~80 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[40]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[58]~116 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[58]~116_combout  = ((\accel|mult_inst|Mult0|auto_generated|add49_result[22]~44_combout  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[40]~80_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[57]~115 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[58]~117  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[22]~44_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[40]~80_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[57]~115 ))) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[22]~44_combout  & (\accel|mult_inst|Mult0|auto_generated|add41_result[40]~80_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[57]~115 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[22]~44_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[40]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[57]~115 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[58]~116_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[58]~117 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[58]~116 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[58]~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~116 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~116_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[40]~80_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[58]~116_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~115 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~117  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[40]~80_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[58]~116_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~115 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[40]~80_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[58]~116_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~115 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[40]~80_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[58]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~115 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~116_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~117 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~116 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \accel|mult_inst|p_out[76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [76]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[76] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \accel|t6_s5[76]~275 (
// Equation(s):
// \accel|t6_s5[76]~275_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [76] $ (\accel|t6_s5[75]~274 )))) # (GND)
// \accel|t6_s5[76]~276  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [76] & !\accel|t6_s5[75]~274 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [76]) # (!\accel|t6_s5[75]~274 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [76]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[75]~274 ),
	.combout(\accel|t6_s5[76]~275_combout ),
	.cout(\accel|t6_s5[76]~276 ));
// synopsys translate_off
defparam \accel|t6_s5[76]~275 .lut_mask = 16'h964D;
defparam \accel|t6_s5[76]~275 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \accel|t6_s5[76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[76]~275_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [76]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[76] .is_wysiwyg = "true";
defparam \accel|t6_s5[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \accel|q_reg[75]~feeder (
// Equation(s):
// \accel|q_reg[75]~feeder_combout  = \accel|t6_s5 [76]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [76]),
	.cin(gnd),
	.combout(\accel|q_reg[75]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[75]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[75]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N31
dffeas \accel|q_reg[75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[75]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [75]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[75] .is_wysiwyg = "true";
defparam \accel|q_reg[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[23]~46 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[23]~46_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23  & (\accel|mult_inst|Mult0|auto_generated|add53_result[22]~45  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[22]~45 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT23  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[22]~45 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[22]~45 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add53_result[23]~47  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23  & !\accel|mult_inst|Mult0|auto_generated|add53_result[22]~45 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT23  & ((!\accel|mult_inst|Mult0|auto_generated|add53_result[22]~45 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT23 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[22]~45 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[23]~46_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[23]~47 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[23]~46 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[41]~82 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[41]~82_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[23]~46_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[40]~81  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[23]~46_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[40]~81 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[23]~46_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[40]~81 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[23]~46_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[40]~81 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[41]~83  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[23]~46_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[40]~81 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT23  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[40]~81 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[23]~46_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT23 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[23]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[40]~81 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[41]~82_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[41]~83 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[41]~82 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[41]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[23]~46 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[23]~46_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT5  & (\accel|mult_inst|Mult0|auto_generated|add49_result[22]~45  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[22]~45 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT5  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[22]~45 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[22]~45 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add49_result[23]~47  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT5  & !\accel|mult_inst|Mult0|auto_generated|add49_result[22]~45 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT5  & ((!\accel|mult_inst|Mult0|auto_generated|add49_result[22]~45 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT5 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT5 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[22]~45 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[23]~46_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[23]~47 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[23]~46 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[41]~82 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[41]~82_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT5  & (\accel|mult_inst|Mult0|auto_generated|add41_result[40]~81  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[40]~81 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT23  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[40]~81 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[40]~81 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[41]~83  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT5  & !\accel|mult_inst|Mult0|auto_generated|add41_result[40]~81 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT23  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[40]~81 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT5 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT23 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[40]~81 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[41]~82_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[41]~83 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[41]~82 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[41]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[59]~118 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[59]~118_combout  = (\accel|mult_inst|Mult0|auto_generated|add49_result[23]~46_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[41]~82_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[58]~117  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[41]~82_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[58]~117 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[23]~46_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[41]~82_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[58]~117 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[41]~82_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[58]~117 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[59]~119  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[23]~46_combout  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[41]~82_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[58]~117 )) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[23]~46_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[58]~117 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[41]~82_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[23]~46_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[41]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[58]~117 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[59]~118_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[59]~119 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[59]~118 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[59]~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~118 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~118_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[41]~82_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[59]~118_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~117  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[59]~118_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~117 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[41]~82_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[59]~118_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~117 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[59]~118_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~117 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~119  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[41]~82_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[59]~118_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~117 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[41]~82_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~117 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[59]~118_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[41]~82_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[59]~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~117 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~118_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~119 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~118 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \accel|mult_inst|p_out[77] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [77]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[77] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \accel|t6_s5[77]~277 (
// Equation(s):
// \accel|t6_s5[77]~277_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [77] & (!\accel|t6_s5[76]~276 )) # (!\accel|mult_inst|p_out [77] & ((\accel|t6_s5[76]~276 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [77] & 
// (\accel|t6_s5[76]~276  & VCC)) # (!\accel|mult_inst|p_out [77] & (!\accel|t6_s5[76]~276 ))))
// \accel|t6_s5[77]~278  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[76]~276 ) # (!\accel|mult_inst|p_out [77]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [77] & !\accel|t6_s5[76]~276 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [77]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[76]~276 ),
	.combout(\accel|t6_s5[77]~277_combout ),
	.cout(\accel|t6_s5[77]~278 ));
// synopsys translate_off
defparam \accel|t6_s5[77]~277 .lut_mask = 16'h692B;
defparam \accel|t6_s5[77]~277 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \accel|t6_s5[77] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[77]~277_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [77]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[77] .is_wysiwyg = "true";
defparam \accel|t6_s5[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \accel|q_reg[76]~feeder (
// Equation(s):
// \accel|q_reg[76]~feeder_combout  = \accel|t6_s5 [77]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [77]),
	.cin(gnd),
	.combout(\accel|q_reg[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[76]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \accel|q_reg[76] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [76]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[76] .is_wysiwyg = "true";
defparam \accel|q_reg[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[42]~84 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[42]~84_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT24  $ (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT6  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[41]~83 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[42]~85  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT24  & ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT6 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[41]~83 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT24  & (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT6  & !\accel|mult_inst|Mult0|auto_generated|add41_result[41]~83 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT24 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[41]~83 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[42]~84_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[42]~85 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[42]~84 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[42]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[24]~48 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[24]~48_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT6  $ (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT6  $ (!\accel|mult_inst|Mult0|auto_generated|add49_result[23]~47 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add49_result[24]~49  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT6  & ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT6 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[23]~47 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT6  & (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT6  & !\accel|mult_inst|Mult0|auto_generated|add49_result[23]~47 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT6 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[23]~47 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[24]~48_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[24]~49 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[24]~48 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[60]~120 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[60]~120_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[42]~84_combout  $ (\accel|mult_inst|Mult0|auto_generated|add49_result[24]~48_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[59]~119 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[60]~121  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[42]~84_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[24]~48_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[59]~119 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[42]~84_combout  & (\accel|mult_inst|Mult0|auto_generated|add49_result[24]~48_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[59]~119 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[42]~84_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[24]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[59]~119 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[60]~120_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[60]~121 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[60]~120 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[60]~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[24]~48 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[24]~48_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT24  $ (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT24  $ (!\accel|mult_inst|Mult0|auto_generated|add53_result[23]~47 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add53_result[24]~49  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT24  & ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT24 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[23]~47 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT24  & (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT24  & !\accel|mult_inst|Mult0|auto_generated|add53_result[23]~47 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT24 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[23]~47 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[24]~48_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[24]~49 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[24]~48 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[42]~84 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[42]~84_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT24  $ (\accel|mult_inst|Mult0|auto_generated|add53_result[24]~48_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[41]~83 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[42]~85  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT24  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[24]~48_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[41]~83 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT24  & (\accel|mult_inst|Mult0|auto_generated|add53_result[24]~48_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[41]~83 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT24 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[24]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[41]~83 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[42]~84_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[42]~85 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[42]~84 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[42]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~120 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~120_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[60]~120_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[42]~84_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~119 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~121  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[60]~120_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[42]~84_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~119 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[60]~120_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[42]~84_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~119 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[60]~120_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[42]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~119 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~120_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~121 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~120 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \accel|mult_inst|p_out[78] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [78]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[78] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \accel|t6_s5[78]~279 (
// Equation(s):
// \accel|t6_s5[78]~279_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [78] $ (\accel|t6_s5[77]~278 )))) # (GND)
// \accel|t6_s5[78]~280  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [78] & !\accel|t6_s5[77]~278 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [78]) # (!\accel|t6_s5[77]~278 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [78]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[77]~278 ),
	.combout(\accel|t6_s5[78]~279_combout ),
	.cout(\accel|t6_s5[78]~280 ));
// synopsys translate_off
defparam \accel|t6_s5[78]~279 .lut_mask = 16'h964D;
defparam \accel|t6_s5[78]~279 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \accel|t6_s5[78] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[78]~279_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [78]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[78] .is_wysiwyg = "true";
defparam \accel|t6_s5[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \accel|q_reg[77] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [78]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [77]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[77] .is_wysiwyg = "true";
defparam \accel|q_reg[77] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[25]~50 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[25]~50_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT25  & (\accel|mult_inst|Mult0|auto_generated|add53_result[24]~49  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[24]~49 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT25  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[24]~49 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[24]~49 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add53_result[25]~51  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT25  & !\accel|mult_inst|Mult0|auto_generated|add53_result[24]~49 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT25  & ((!\accel|mult_inst|Mult0|auto_generated|add53_result[24]~49 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT25 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT25 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[24]~49 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[25]~50_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[25]~51 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[25]~50 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[43]~86 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[43]~86_combout  = (\accel|mult_inst|Mult0|auto_generated|add53_result[25]~50_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT25  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[42]~85  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[42]~85 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[25]~50_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[42]~85 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[42]~85 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[43]~87  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[25]~50_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT25  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[42]~85 )) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[25]~50_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[42]~85 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT25 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[25]~50_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[42]~85 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[43]~86_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[43]~87 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[43]~86 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[43]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[25]~50 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[25]~50_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT7  & (\accel|mult_inst|Mult0|auto_generated|add49_result[24]~49  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[24]~49 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT7  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[24]~49 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[24]~49 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add49_result[25]~51  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT7  & !\accel|mult_inst|Mult0|auto_generated|add49_result[24]~49 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT7  & ((!\accel|mult_inst|Mult0|auto_generated|add49_result[24]~49 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT7 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT7 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[24]~49 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[25]~50_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[25]~51 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[25]~50 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[43]~86 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[43]~86_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT7  & (\accel|mult_inst|Mult0|auto_generated|add41_result[42]~85  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[42]~85 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT25  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[42]~85 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[42]~85 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[43]~87  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT7  & !\accel|mult_inst|Mult0|auto_generated|add41_result[42]~85 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT25  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[42]~85 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT7 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT25 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[42]~85 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[43]~86_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[43]~87 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[43]~86 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[43]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[61]~122 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[61]~122_combout  = (\accel|mult_inst|Mult0|auto_generated|add49_result[25]~50_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[43]~86_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[60]~121  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[43]~86_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[60]~121 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[25]~50_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[43]~86_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[60]~121 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[43]~86_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[60]~121 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[61]~123  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[25]~50_combout  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[43]~86_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[60]~121 )) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[25]~50_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[60]~121 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[43]~86_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[25]~50_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[43]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[60]~121 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[61]~122_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[61]~123 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[61]~122 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[61]~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~122 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~122_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[43]~86_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[61]~122_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~121  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[61]~122_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~121 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[43]~86_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[61]~122_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~121 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[61]~122_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~121 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~123  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[43]~86_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[61]~122_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~121 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[43]~86_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~121 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[61]~122_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[43]~86_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[61]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~121 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~122_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~123 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~122 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \accel|mult_inst|p_out[79] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [79]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[79] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \accel|t6_s5[79]~281 (
// Equation(s):
// \accel|t6_s5[79]~281_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [79] & (!\accel|t6_s5[78]~280 )) # (!\accel|mult_inst|p_out [79] & ((\accel|t6_s5[78]~280 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [79] & 
// (\accel|t6_s5[78]~280  & VCC)) # (!\accel|mult_inst|p_out [79] & (!\accel|t6_s5[78]~280 ))))
// \accel|t6_s5[79]~282  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[78]~280 ) # (!\accel|mult_inst|p_out [79]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [79] & !\accel|t6_s5[78]~280 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [79]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[78]~280 ),
	.combout(\accel|t6_s5[79]~281_combout ),
	.cout(\accel|t6_s5[79]~282 ));
// synopsys translate_off
defparam \accel|t6_s5[79]~281 .lut_mask = 16'h692B;
defparam \accel|t6_s5[79]~281 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \accel|t6_s5[79] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[79]~281_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [79]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[79] .is_wysiwyg = "true";
defparam \accel|t6_s5[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \accel|q_reg[78]~feeder (
// Equation(s):
// \accel|q_reg[78]~feeder_combout  = \accel|t6_s5 [79]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [79]),
	.cin(gnd),
	.combout(\accel|q_reg[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[78]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \accel|q_reg[78] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [78]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[78] .is_wysiwyg = "true";
defparam \accel|q_reg[78] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[26]~52 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[26]~52_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT26  $ (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT26  $ (!\accel|mult_inst|Mult0|auto_generated|add53_result[25]~51 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add53_result[26]~53  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT26  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT26 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[25]~51 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT26  & (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT26  & !\accel|mult_inst|Mult0|auto_generated|add53_result[25]~51 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT26 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[25]~51 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[26]~52_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[26]~53 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[26]~52 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[44]~88 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[44]~88_combout  = ((\accel|mult_inst|Mult0|auto_generated|add53_result[26]~52_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT26  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[43]~87 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[44]~89  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[26]~52_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT26 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[43]~87 ))) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[26]~52_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT26  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[43]~87 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[26]~52_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[43]~87 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[44]~88_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[44]~89 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[44]~88 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[44]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[26]~52 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[26]~52_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT8  $ (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT8  $ (!\accel|mult_inst|Mult0|auto_generated|add49_result[25]~51 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add49_result[26]~53  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT8  & ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT8 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[25]~51 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT8  & (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT8  & !\accel|mult_inst|Mult0|auto_generated|add49_result[25]~51 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT8 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[25]~51 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[26]~52_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[26]~53 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[26]~52 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[44]~88 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[44]~88_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT26  $ (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT8  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[43]~87 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[44]~89  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT26  & ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT8 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[43]~87 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT26  & (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT8  & !\accel|mult_inst|Mult0|auto_generated|add41_result[43]~87 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT26 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[43]~87 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[44]~88_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[44]~89 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[44]~88 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[44]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[62]~124 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[62]~124_combout  = ((\accel|mult_inst|Mult0|auto_generated|add49_result[26]~52_combout  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[44]~88_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[61]~123 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[62]~125  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[26]~52_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[44]~88_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[61]~123 ))) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[26]~52_combout  & (\accel|mult_inst|Mult0|auto_generated|add41_result[44]~88_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[61]~123 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[26]~52_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[44]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[61]~123 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[62]~124_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[62]~125 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[62]~124 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[62]~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~124 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~124_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[44]~88_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[62]~124_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~123 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~125  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[44]~88_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[62]~124_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~123 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[44]~88_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[62]~124_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~123 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[44]~88_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[62]~124_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~123 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~124_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~125 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~124 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \accel|mult_inst|p_out[80] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [80]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[80] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \accel|t6_s5[80]~283 (
// Equation(s):
// \accel|t6_s5[80]~283_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [80] $ (\accel|t6_s5[79]~282 )))) # (GND)
// \accel|t6_s5[80]~284  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [80] & !\accel|t6_s5[79]~282 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [80]) # (!\accel|t6_s5[79]~282 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [80]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[79]~282 ),
	.combout(\accel|t6_s5[80]~283_combout ),
	.cout(\accel|t6_s5[80]~284 ));
// synopsys translate_off
defparam \accel|t6_s5[80]~283 .lut_mask = 16'h964D;
defparam \accel|t6_s5[80]~283 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \accel|t6_s5[80] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[80]~283_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [80]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[80] .is_wysiwyg = "true";
defparam \accel|t6_s5[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \accel|q_reg[79]~feeder (
// Equation(s):
// \accel|q_reg[79]~feeder_combout  = \accel|t6_s5 [80]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [80]),
	.cin(gnd),
	.combout(\accel|q_reg[79]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[79]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[79]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \accel|q_reg[79] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[79]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [79]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[79] .is_wysiwyg = "true";
defparam \accel|q_reg[79] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[27]~54 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[27]~54_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT9  & (\accel|mult_inst|Mult0|auto_generated|add49_result[26]~53  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[26]~53 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT9  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[26]~53 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[26]~53 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add49_result[27]~55  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT9  & !\accel|mult_inst|Mult0|auto_generated|add49_result[26]~53 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT9  & ((!\accel|mult_inst|Mult0|auto_generated|add49_result[26]~53 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT9 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT9 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[26]~53 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[27]~54_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[27]~55 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[27]~54 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[45]~90 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[45]~90_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT27  & (\accel|mult_inst|Mult0|auto_generated|add41_result[44]~89  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[44]~89 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT9  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[44]~89 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[44]~89 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[45]~91  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT27  & !\accel|mult_inst|Mult0|auto_generated|add41_result[44]~89 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT9  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[44]~89 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT27 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT9 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[44]~89 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[45]~90_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[45]~91 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[45]~90 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[45]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[63]~126 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[63]~126_combout  = (\accel|mult_inst|Mult0|auto_generated|add49_result[27]~54_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[45]~90_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[62]~125  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[45]~90_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[62]~125 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[27]~54_combout  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[45]~90_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[62]~125 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[45]~90_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[62]~125 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[63]~127  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[27]~54_combout  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[45]~90_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[62]~125 )) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[27]~54_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[62]~125 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[45]~90_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[27]~54_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[45]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[62]~125 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[63]~126_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[63]~127 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[63]~126 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[63]~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[27]~54 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[27]~54_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[26]~53 ) 
// # (GND))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[26]~53 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT27  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[26]~53 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT27  & (\accel|mult_inst|Mult0|auto_generated|add53_result[26]~53  & 
// VCC))))
// \accel|mult_inst|Mult0|auto_generated|add53_result[27]~55  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT27 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[26]~53 ))) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT27  & (\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT27  & !\accel|mult_inst|Mult0|auto_generated|add53_result[26]~53 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out26~DATAOUT27 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out8~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[26]~53 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[27]~54_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[27]~55 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[27]~54 .lut_mask = 16'h968E;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[45]~90 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[45]~90_combout  = (\accel|mult_inst|Mult0|auto_generated|add53_result[27]~54_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT27  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[44]~89  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[44]~89 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[27]~54_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[44]~89 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[44]~89 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[45]~91  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[27]~54_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT27  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[44]~89 )) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[27]~54_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[44]~89 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT27 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[27]~54_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[44]~89 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[45]~90_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[45]~91 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[45]~90 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[45]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~126 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~126_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[63]~126_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[45]~90_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~125  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[45]~90_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~125 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[63]~126_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[45]~90_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~125 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[45]~90_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~125 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~127  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[63]~126_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[45]~90_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~125 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[63]~126_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~125 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[45]~90_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[63]~126_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[45]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~125 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~126_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~127 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~126 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \accel|mult_inst|p_out[81] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [81]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[81] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \accel|t6_s5[81]~285 (
// Equation(s):
// \accel|t6_s5[81]~285_combout  = (\accel|mult_inst|p_out [81] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[80]~284 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[80]~284  & VCC)))) # (!\accel|mult_inst|p_out [81] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[80]~284 ) # 
// (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[80]~284 ))))
// \accel|t6_s5[81]~286  = CARRY((\accel|mult_inst|p_out [81] & (\accel|t3_s4 [65] & !\accel|t6_s5[80]~284 )) # (!\accel|mult_inst|p_out [81] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[80]~284 ))))

	.dataa(\accel|mult_inst|p_out [81]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[80]~284 ),
	.combout(\accel|t6_s5[81]~285_combout ),
	.cout(\accel|t6_s5[81]~286 ));
// synopsys translate_off
defparam \accel|t6_s5[81]~285 .lut_mask = 16'h694D;
defparam \accel|t6_s5[81]~285 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \accel|t6_s5[81] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[81]~285_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [81]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[81] .is_wysiwyg = "true";
defparam \accel|t6_s5[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \accel|q_reg[80]~feeder (
// Equation(s):
// \accel|q_reg[80]~feeder_combout  = \accel|t6_s5 [81]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [81]),
	.cin(gnd),
	.combout(\accel|q_reg[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[80]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \accel|q_reg[80] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [80]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[80] .is_wysiwyg = "true";
defparam \accel|q_reg[80] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[46]~92 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[46]~92_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT10  $ (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT10  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[45]~91 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[46]~93  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT10  & ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT10 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[45]~91 
// ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT10  & (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT10  & !\accel|mult_inst|Mult0|auto_generated|add41_result[45]~91 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT10 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[45]~91 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[46]~92_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[46]~93 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[46]~92 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[46]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[64]~128 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[64]~128_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[46]~92_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT28  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[63]~127 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[64]~129  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[46]~92_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT28 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[63]~127 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[46]~92_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT28  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[63]~127 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[46]~92_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[63]~127 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[64]~128_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[64]~129 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[64]~128 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[64]~128 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[28]~56 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[28]~56_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT10  & (\accel|mult_inst|Mult0|auto_generated|add53_result[27]~55  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT10  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[27]~55  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add53_result[28]~57  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT10  & !\accel|mult_inst|Mult0|auto_generated|add53_result[27]~55 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT10 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[27]~55 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[28]~56_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[28]~57 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[28]~56 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[28]~56 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[28]~56_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT28  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[27]~55 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT28  & (\accel|mult_inst|Mult0|auto_generated|add49_result[27]~55  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add49_result[28]~57  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT28 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[27]~55 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT28 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[27]~55 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[28]~56_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[28]~57 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[28]~56 .lut_mask = 16'h5AAF;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[46]~92 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[46]~92_combout  = ((\accel|mult_inst|Mult0|auto_generated|add53_result[28]~56_combout  $ (\accel|mult_inst|Mult0|auto_generated|add49_result[28]~56_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[45]~91 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[46]~93  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[28]~56_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[28]~56_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[45]~91 ))) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[28]~56_combout  & (\accel|mult_inst|Mult0|auto_generated|add49_result[28]~56_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[45]~91 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[28]~56_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[28]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[45]~91 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[46]~92_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[46]~93 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[46]~92 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[46]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~128 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~128_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[64]~128_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[46]~92_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~127 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~129  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[64]~128_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[46]~92_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~127 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[64]~128_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[46]~92_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~127 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[64]~128_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[46]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~127 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~128_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~129 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~128 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~128 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \accel|mult_inst|p_out[82] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [82]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[82] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \accel|t6_s5[82]~287 (
// Equation(s):
// \accel|t6_s5[82]~287_combout  = ((\accel|mult_inst|p_out [82] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[81]~286 )))) # (GND)
// \accel|t6_s5[82]~288  = CARRY((\accel|mult_inst|p_out [82] & ((!\accel|t6_s5[81]~286 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [82] & (!\accel|t3_s4 [65] & !\accel|t6_s5[81]~286 )))

	.dataa(\accel|mult_inst|p_out [82]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[81]~286 ),
	.combout(\accel|t6_s5[82]~287_combout ),
	.cout(\accel|t6_s5[82]~288 ));
// synopsys translate_off
defparam \accel|t6_s5[82]~287 .lut_mask = 16'h962B;
defparam \accel|t6_s5[82]~287 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \accel|t6_s5[82] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[82]~287_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [82]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[82] .is_wysiwyg = "true";
defparam \accel|t6_s5[82] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \accel|q_reg[81] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [82]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [81]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[81] .is_wysiwyg = "true";
defparam \accel|q_reg[81] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[29]~58 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[29]~58_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[28]~57 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT11 
//  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[28]~57 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add53_result[29]~59  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add53_result[28]~57 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT11 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[28]~57 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[29]~58_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[29]~59 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[29]~58 .lut_mask = 16'h3C3F;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[29]~58 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[29]~58_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT29  & (\accel|mult_inst|Mult0|auto_generated|add49_result[28]~57  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[28]~57 ))
// \accel|mult_inst|Mult0|auto_generated|add49_result[29]~59  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT29  & !\accel|mult_inst|Mult0|auto_generated|add49_result[28]~57 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[28]~57 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[29]~58_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[29]~59 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[29]~58 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[47]~94 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[47]~94_combout  = (\accel|mult_inst|Mult0|auto_generated|add53_result[29]~58_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[29]~58_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[46]~93  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[29]~58_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[46]~93 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[29]~58_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[29]~58_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[46]~93 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[29]~58_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[46]~93 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[47]~95  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[29]~58_combout  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[29]~58_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[46]~93 )) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[29]~58_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[46]~93 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[29]~58_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[29]~58_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[29]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[46]~93 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[47]~94_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[47]~95 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[47]~94 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[47]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[47]~94 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[47]~94_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT11  & (\accel|mult_inst|Mult0|auto_generated|add41_result[46]~93  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[46]~93 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT11  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[46]~93 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[46]~93 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[47]~95  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT11  & !\accel|mult_inst|Mult0|auto_generated|add41_result[46]~93 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT11  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[46]~93 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT11 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT11 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[46]~93 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[47]~94_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[47]~95 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[47]~94 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[47]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[65]~130 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[65]~130_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[47]~94_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT29  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[64]~129  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[64]~129 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[47]~94_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[64]~129 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT29  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[64]~129 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[65]~131  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[47]~94_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT29  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[64]~129 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[47]~94_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[64]~129 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT29 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[47]~94_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[64]~129 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[65]~130_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[65]~131 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[65]~130 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[65]~130 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~130 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~130_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[47]~94_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[65]~130_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~129  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[65]~130_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~129 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[47]~94_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[65]~130_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~129 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[65]~130_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~129 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~131  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[47]~94_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[65]~130_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~129 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[47]~94_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~129 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[65]~130_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[47]~94_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[65]~130_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~129 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~130_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~131 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~130 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~130 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \accel|mult_inst|p_out[83] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [83]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[83] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \accel|t6_s5[83]~289 (
// Equation(s):
// \accel|t6_s5[83]~289_combout  = (\accel|mult_inst|p_out [83] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[82]~288 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[82]~288  & VCC)))) # (!\accel|mult_inst|p_out [83] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[82]~288 ) # 
// (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[82]~288 ))))
// \accel|t6_s5[83]~290  = CARRY((\accel|mult_inst|p_out [83] & (\accel|t3_s4 [65] & !\accel|t6_s5[82]~288 )) # (!\accel|mult_inst|p_out [83] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[82]~288 ))))

	.dataa(\accel|mult_inst|p_out [83]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[82]~288 ),
	.combout(\accel|t6_s5[83]~289_combout ),
	.cout(\accel|t6_s5[83]~290 ));
// synopsys translate_off
defparam \accel|t6_s5[83]~289 .lut_mask = 16'h694D;
defparam \accel|t6_s5[83]~289 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \accel|t6_s5[83] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[83]~289_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [83]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[83] .is_wysiwyg = "true";
defparam \accel|t6_s5[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \accel|q_reg[82]~feeder (
// Equation(s):
// \accel|q_reg[82]~feeder_combout  = \accel|t6_s5 [83]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [83]),
	.cin(gnd),
	.combout(\accel|q_reg[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[82]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \accel|q_reg[82] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [82]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[82] .is_wysiwyg = "true";
defparam \accel|q_reg[82] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[30]~60 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[30]~60_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT12  & (\accel|mult_inst|Mult0|auto_generated|add53_result[29]~59  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT12  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[29]~59  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add53_result[30]~61  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT12  & !\accel|mult_inst|Mult0|auto_generated|add53_result[29]~59 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[29]~59 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[30]~60_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[30]~61 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[30]~60 .lut_mask = 16'hC30C;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[30]~60 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[30]~60_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT30  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[29]~59 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT30  & (\accel|mult_inst|Mult0|auto_generated|add49_result[29]~59  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add49_result[30]~61  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT30 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[29]~59 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[29]~59 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[30]~60_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[30]~61 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[30]~60 .lut_mask = 16'h3CCF;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[48]~96 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[48]~96_combout  = ((\accel|mult_inst|Mult0|auto_generated|add53_result[30]~60_combout  $ (\accel|mult_inst|Mult0|auto_generated|add49_result[30]~60_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[47]~95 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[48]~97  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[30]~60_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[30]~60_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[47]~95 ))) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[30]~60_combout  & (\accel|mult_inst|Mult0|auto_generated|add49_result[30]~60_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[47]~95 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[30]~60_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[30]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[47]~95 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[48]~96_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[48]~97 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[48]~96 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[48]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[48]~96 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[48]~96_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT12  $ (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT12  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[47]~95 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[48]~97  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT12  & ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT12 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[47]~95 
// ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT12  & (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT12  & !\accel|mult_inst|Mult0|auto_generated|add41_result[47]~95 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT12 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[47]~95 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[48]~96_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[48]~97 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[48]~96 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[48]~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[66]~132 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[66]~132_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[48]~96_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT30  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[65]~131 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[66]~133  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[48]~96_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT30 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[65]~131 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[48]~96_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT30  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[65]~131 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[48]~96_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[65]~131 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[66]~132_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[66]~133 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[66]~132 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[66]~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~132 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~132_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[48]~96_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[66]~132_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~131 )))) # 
// (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~133  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[48]~96_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[66]~132_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~131 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[48]~96_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[66]~132_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~131 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[48]~96_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[66]~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~131 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~132_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~133 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~132 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \accel|mult_inst|p_out[84] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [84]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[84] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \accel|t6_s5[84]~291 (
// Equation(s):
// \accel|t6_s5[84]~291_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [84] $ (\accel|t6_s5[83]~290 )))) # (GND)
// \accel|t6_s5[84]~292  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [84] & !\accel|t6_s5[83]~290 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [84]) # (!\accel|t6_s5[83]~290 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [84]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[83]~290 ),
	.combout(\accel|t6_s5[84]~291_combout ),
	.cout(\accel|t6_s5[84]~292 ));
// synopsys translate_off
defparam \accel|t6_s5[84]~291 .lut_mask = 16'h964D;
defparam \accel|t6_s5[84]~291 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \accel|t6_s5[84] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[84]~291_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [84]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[84] .is_wysiwyg = "true";
defparam \accel|t6_s5[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \accel|q_reg[83]~feeder (
// Equation(s):
// \accel|q_reg[83]~feeder_combout  = \accel|t6_s5 [84]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [84]),
	.cin(gnd),
	.combout(\accel|q_reg[83]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[83]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[83]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \accel|q_reg[83] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[83]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [83]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[83] .is_wysiwyg = "true";
defparam \accel|q_reg[83] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[49]~98 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[49]~98_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT13  & (\accel|mult_inst|Mult0|auto_generated|add41_result[48]~97  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[48]~97 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT13  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[48]~97 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[48]~97 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[49]~99  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT13  & !\accel|mult_inst|Mult0|auto_generated|add41_result[48]~97 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT13  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[48]~97 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT13 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT13 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[48]~97 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[49]~98_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[49]~99 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[49]~98 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[49]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[67]~134 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[67]~134_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[49]~98_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT31  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[66]~133  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[66]~133 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[49]~98_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[66]~133 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT31  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[66]~133 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[67]~135  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[49]~98_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT31  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[66]~133 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[49]~98_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[66]~133 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT31 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[49]~98_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[66]~133 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[67]~134_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[67]~135 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[67]~134 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[67]~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[31]~62 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[31]~62_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT31  & (\accel|mult_inst|Mult0|auto_generated|add49_result[30]~61  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[30]~61 ))
// \accel|mult_inst|Mult0|auto_generated|add49_result[31]~63  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT31  & !\accel|mult_inst|Mult0|auto_generated|add49_result[30]~61 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[30]~61 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[31]~62_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[31]~63 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[31]~62 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[31]~62 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[31]~62_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[30]~61 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT13 
//  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[30]~61 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add53_result[31]~63  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add53_result[30]~61 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT13 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[30]~61 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[31]~62_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[31]~63 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[31]~62 .lut_mask = 16'h5A5F;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[49]~98 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[49]~98_combout  = (\accel|mult_inst|Mult0|auto_generated|add49_result[31]~62_combout  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[31]~62_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[48]~97  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[31]~62_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[48]~97 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[31]~62_combout  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[31]~62_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[48]~97 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[31]~62_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[48]~97 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[49]~99  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[31]~62_combout  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[31]~62_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[48]~97 )) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[31]~62_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[48]~97 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[31]~62_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[31]~62_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[31]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[48]~97 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[49]~98_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[49]~99 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[49]~98 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[49]~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~134 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~134_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[67]~134_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[49]~98_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~133  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[49]~98_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~133 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[67]~134_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[49]~98_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~133 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[49]~98_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~133 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~135  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[67]~134_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[49]~98_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~133 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[67]~134_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~133 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[49]~98_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[67]~134_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[49]~98_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~133 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~134_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~135 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~134 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \accel|mult_inst|p_out[85] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [85]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[85] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \accel|t6_s5[85]~293 (
// Equation(s):
// \accel|t6_s5[85]~293_combout  = (\accel|mult_inst|p_out [85] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[84]~292 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[84]~292  & VCC)))) # (!\accel|mult_inst|p_out [85] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[84]~292 ) # 
// (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[84]~292 ))))
// \accel|t6_s5[85]~294  = CARRY((\accel|mult_inst|p_out [85] & (\accel|t3_s4 [65] & !\accel|t6_s5[84]~292 )) # (!\accel|mult_inst|p_out [85] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[84]~292 ))))

	.dataa(\accel|mult_inst|p_out [85]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[84]~292 ),
	.combout(\accel|t6_s5[85]~293_combout ),
	.cout(\accel|t6_s5[85]~294 ));
// synopsys translate_off
defparam \accel|t6_s5[85]~293 .lut_mask = 16'h694D;
defparam \accel|t6_s5[85]~293 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \accel|t6_s5[85] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[85]~293_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [85]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[85] .is_wysiwyg = "true";
defparam \accel|t6_s5[85] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \accel|q_reg[84] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [85]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [84]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[84] .is_wysiwyg = "true";
defparam \accel|q_reg[84] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[50]~100 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[50]~100_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT14  $ (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT14  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[49]~99 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[50]~101  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT14  & ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT14 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[49]~99 
// ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT14  & (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT14  & !\accel|mult_inst|Mult0|auto_generated|add41_result[49]~99 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT14 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT14 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[49]~99 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[50]~100_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[50]~101 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[50]~100 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[50]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[68]~136 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[68]~136_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT32  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[50]~100_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[67]~135 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[68]~137  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT32  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[50]~100_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[67]~135 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT32  & (\accel|mult_inst|Mult0|auto_generated|add41_result[50]~100_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[67]~135 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT32 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[50]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[67]~135 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[68]~136_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[68]~137 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[68]~136 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[68]~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[32]~64 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[32]~64_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT32  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[31]~63 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT32  & (\accel|mult_inst|Mult0|auto_generated|add49_result[31]~63  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add49_result[32]~65  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT32 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[31]~63 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT32 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[31]~63 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[32]~64_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[32]~65 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[32]~64 .lut_mask = 16'h5AAF;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[32]~64 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[32]~64_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT14  & (\accel|mult_inst|Mult0|auto_generated|add53_result[31]~63  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT14  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[31]~63  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add53_result[32]~65  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT14  & !\accel|mult_inst|Mult0|auto_generated|add53_result[31]~63 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[31]~63 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[32]~64_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[32]~65 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[32]~64 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[50]~100 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[50]~100_combout  = ((\accel|mult_inst|Mult0|auto_generated|add49_result[32]~64_combout  $ (\accel|mult_inst|Mult0|auto_generated|add53_result[32]~64_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[49]~99 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[50]~101  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[32]~64_combout  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[32]~64_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[49]~99 ))) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[32]~64_combout  & (\accel|mult_inst|Mult0|auto_generated|add53_result[32]~64_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[49]~99 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[32]~64_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[32]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[49]~99 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[50]~100_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[50]~101 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[50]~100 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[50]~100 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~136 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~136_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[68]~136_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[50]~100_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~135 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~137  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[68]~136_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[50]~100_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~135 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[68]~136_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[50]~100_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~135 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[68]~136_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[50]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~135 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~136_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~137 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~136 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \accel|mult_inst|p_out[86] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [86]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[86] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \accel|t6_s5[86]~295 (
// Equation(s):
// \accel|t6_s5[86]~295_combout  = ((\accel|mult_inst|p_out [86] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[85]~294 )))) # (GND)
// \accel|t6_s5[86]~296  = CARRY((\accel|mult_inst|p_out [86] & ((!\accel|t6_s5[85]~294 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [86] & (!\accel|t3_s4 [65] & !\accel|t6_s5[85]~294 )))

	.dataa(\accel|mult_inst|p_out [86]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[85]~294 ),
	.combout(\accel|t6_s5[86]~295_combout ),
	.cout(\accel|t6_s5[86]~296 ));
// synopsys translate_off
defparam \accel|t6_s5[86]~295 .lut_mask = 16'h962B;
defparam \accel|t6_s5[86]~295 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \accel|t6_s5[86] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[86]~295_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [86]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[86] .is_wysiwyg = "true";
defparam \accel|t6_s5[86] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \accel|q_reg[85] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [86]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [85]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[85] .is_wysiwyg = "true";
defparam \accel|q_reg[85] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[51]~102 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[51]~102_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT15  & (\accel|mult_inst|Mult0|auto_generated|add41_result[50]~101  
// & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[50]~101 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT15  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[50]~101 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[50]~101 ) 
// # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[51]~103  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT15  & !\accel|mult_inst|Mult0|auto_generated|add41_result[50]~101 )) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT15  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[50]~101 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT15 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT15 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[50]~101 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[51]~102_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[51]~103 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[51]~102 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[51]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[69]~138 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[69]~138_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT33  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[51]~102_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[68]~137  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[51]~102_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[68]~137 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT33  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[51]~102_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[68]~137 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[51]~102_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[68]~137 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[69]~139  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[51]~102_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[68]~137 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT33  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[68]~137 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[51]~102_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT33 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[51]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[68]~137 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[69]~138_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[69]~139 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[69]~138 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[69]~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[33]~66 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[33]~66_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT33  & (\accel|mult_inst|Mult0|auto_generated|add49_result[32]~65  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[32]~65 ))
// \accel|mult_inst|Mult0|auto_generated|add49_result[33]~67  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT33  & !\accel|mult_inst|Mult0|auto_generated|add49_result[32]~65 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[32]~65 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[33]~66_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[33]~67 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[33]~66 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[33]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[33]~66 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[33]~66_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[32]~65 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT15 
//  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[32]~65 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add53_result[33]~67  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add53_result[32]~65 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT15 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[32]~65 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[33]~66_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[33]~67 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[33]~66 .lut_mask = 16'h3C3F;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[33]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[51]~102 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[51]~102_combout  = (\accel|mult_inst|Mult0|auto_generated|add49_result[33]~66_combout  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[33]~66_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[50]~101  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[33]~66_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[50]~101 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[33]~66_combout  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[33]~66_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[50]~101 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[33]~66_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[50]~101 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[51]~103  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[33]~66_combout  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[33]~66_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[50]~101 )) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[33]~66_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[50]~101 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[33]~66_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[33]~66_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[33]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[50]~101 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[51]~102_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[51]~103 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[51]~102 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[51]~102 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~138 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~138_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[69]~138_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[51]~102_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~137  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[51]~102_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~137 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[69]~138_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[51]~102_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~137 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[51]~102_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~137 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~139  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[69]~138_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[51]~102_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~137 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[69]~138_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~137 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[51]~102_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[69]~138_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[51]~102_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~137 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~138_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~139 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~138 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \accel|mult_inst|p_out[87] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [87]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[87] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \accel|t6_s5[87]~297 (
// Equation(s):
// \accel|t6_s5[87]~297_combout  = (\accel|mult_inst|p_out [87] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[86]~296 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[86]~296  & VCC)))) # (!\accel|mult_inst|p_out [87] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[86]~296 ) # 
// (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[86]~296 ))))
// \accel|t6_s5[87]~298  = CARRY((\accel|mult_inst|p_out [87] & (\accel|t3_s4 [65] & !\accel|t6_s5[86]~296 )) # (!\accel|mult_inst|p_out [87] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[86]~296 ))))

	.dataa(\accel|mult_inst|p_out [87]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[86]~296 ),
	.combout(\accel|t6_s5[87]~297_combout ),
	.cout(\accel|t6_s5[87]~298 ));
// synopsys translate_off
defparam \accel|t6_s5[87]~297 .lut_mask = 16'h694D;
defparam \accel|t6_s5[87]~297 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \accel|t6_s5[87] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[87]~297_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [87]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[87] .is_wysiwyg = "true";
defparam \accel|t6_s5[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \accel|q_reg[86]~feeder (
// Equation(s):
// \accel|q_reg[86]~feeder_combout  = \accel|t6_s5 [87]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [87]),
	.cin(gnd),
	.combout(\accel|q_reg[86]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[86]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[86]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \accel|q_reg[86] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [86]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[86] .is_wysiwyg = "true";
defparam \accel|q_reg[86] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[52]~104 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[52]~104_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT16  $ (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT16  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[51]~103 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[52]~105  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT16  & ((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT16 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[51]~103 
// ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT16  & (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT16  & !\accel|mult_inst|Mult0|auto_generated|add41_result[51]~103 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT16 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[51]~103 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[52]~104_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[52]~105 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[52]~104 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[52]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[70]~140 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[70]~140_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT34  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[52]~104_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[69]~139 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[70]~141  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT34  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[52]~104_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[69]~139 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT34  & (\accel|mult_inst|Mult0|auto_generated|add41_result[52]~104_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[69]~139 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT34 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[52]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[69]~139 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[70]~140_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[70]~141 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[70]~140 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[70]~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[34]~68 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[34]~68_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT16  & (\accel|mult_inst|Mult0|auto_generated|add53_result[33]~67  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT16  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[33]~67  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add53_result[34]~69  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT16  & !\accel|mult_inst|Mult0|auto_generated|add53_result[33]~67 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[33]~67 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[34]~68_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[34]~69 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[34]~68 .lut_mask = 16'hC30C;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[34]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[34]~68 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[34]~68_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT34  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[33]~67 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT34  & (\accel|mult_inst|Mult0|auto_generated|add49_result[33]~67  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add49_result[34]~69  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT34 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[33]~67 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT34 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[33]~67 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[34]~68_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[34]~69 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[34]~68 .lut_mask = 16'h3CCF;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[34]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[52]~104 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[52]~104_combout  = ((\accel|mult_inst|Mult0|auto_generated|add53_result[34]~68_combout  $ (\accel|mult_inst|Mult0|auto_generated|add49_result[34]~68_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[51]~103 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[52]~105  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[34]~68_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[34]~68_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[51]~103 ))) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[34]~68_combout  & (\accel|mult_inst|Mult0|auto_generated|add49_result[34]~68_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[51]~103 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[34]~68_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[34]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[51]~103 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[52]~104_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[52]~105 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[52]~104 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[52]~104 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~140 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~140_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[70]~140_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[52]~104_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~139 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~141  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[70]~140_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[52]~104_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~139 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[70]~140_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[52]~104_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~139 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[70]~140_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[52]~104_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~139 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~140_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~141 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~140 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \accel|mult_inst|p_out[88] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [88]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[88] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \accel|t6_s5[88]~299 (
// Equation(s):
// \accel|t6_s5[88]~299_combout  = ((\accel|mult_inst|p_out [88] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[87]~298 )))) # (GND)
// \accel|t6_s5[88]~300  = CARRY((\accel|mult_inst|p_out [88] & ((!\accel|t6_s5[87]~298 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [88] & (!\accel|t3_s4 [65] & !\accel|t6_s5[87]~298 )))

	.dataa(\accel|mult_inst|p_out [88]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[87]~298 ),
	.combout(\accel|t6_s5[88]~299_combout ),
	.cout(\accel|t6_s5[88]~300 ));
// synopsys translate_off
defparam \accel|t6_s5[88]~299 .lut_mask = 16'h962B;
defparam \accel|t6_s5[88]~299 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \accel|t6_s5[88] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[88]~299_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [88]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[88] .is_wysiwyg = "true";
defparam \accel|t6_s5[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \accel|q_reg[87]~feeder (
// Equation(s):
// \accel|q_reg[87]~feeder_combout  = \accel|t6_s5 [88]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [88]),
	.cin(gnd),
	.combout(\accel|q_reg[87]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[87]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[87]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \accel|q_reg[87] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[87]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [87]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[87] .is_wysiwyg = "true";
defparam \accel|q_reg[87] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[53]~106 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[53]~106_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT17  & (\accel|mult_inst|Mult0|auto_generated|add41_result[52]~105  
// & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[52]~105 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT17  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[52]~105 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[52]~105 ) 
// # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[53]~107  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT17  & !\accel|mult_inst|Mult0|auto_generated|add41_result[52]~105 )) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT17  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[52]~105 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT17 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT17 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[52]~105 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[53]~106_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[53]~107 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[53]~106 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[53]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[71]~142 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[71]~142_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT35  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[53]~106_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[70]~141  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[53]~106_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[70]~141 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT35  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[53]~106_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[70]~141 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[53]~106_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[70]~141 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[71]~143  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT35  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[53]~106_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[70]~141 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT35  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[70]~141 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[53]~106_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out20~DATAOUT35 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[53]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[70]~141 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[71]~142_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[71]~143 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[71]~142 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[71]~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[35]~70 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[35]~70_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[34]~69 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT17 
//  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[34]~69 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add53_result[35]~71  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add53_result[34]~69 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT17 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[34]~69 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[35]~70_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[35]~71 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[35]~70 .lut_mask = 16'h5A5F;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[35]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[35]~70 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[35]~70_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT35  & (\accel|mult_inst|Mult0|auto_generated|add49_result[34]~69  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT35  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[34]~69 ))
// \accel|mult_inst|Mult0|auto_generated|add49_result[35]~71  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT35  & !\accel|mult_inst|Mult0|auto_generated|add49_result[34]~69 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out14~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[34]~69 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[35]~70_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[35]~71 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[35]~70 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[35]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[53]~106 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[53]~106_combout  = (\accel|mult_inst|Mult0|auto_generated|add53_result[35]~70_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[35]~70_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[52]~105  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[35]~70_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[52]~105 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[35]~70_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[35]~70_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[52]~105 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[35]~70_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[52]~105 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[53]~107  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[35]~70_combout  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[35]~70_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[52]~105 )) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[35]~70_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[52]~105 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[35]~70_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[35]~70_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[35]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[52]~105 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[53]~106_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[53]~107 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[53]~106 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[53]~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~142 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~142_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[71]~142_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[53]~106_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~141  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[53]~106_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~141 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[71]~142_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[53]~106_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~141 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[53]~106_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~141 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~143  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[71]~142_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[53]~106_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~141 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[71]~142_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~141 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[53]~106_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[71]~142_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[53]~106_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~141 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~142_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~143 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~142 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \accel|mult_inst|p_out[89] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [89]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[89] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \accel|t6_s5[89]~301 (
// Equation(s):
// \accel|t6_s5[89]~301_combout  = (\accel|mult_inst|p_out [89] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[88]~300 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[88]~300  & VCC)))) # (!\accel|mult_inst|p_out [89] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[88]~300 ) # 
// (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[88]~300 ))))
// \accel|t6_s5[89]~302  = CARRY((\accel|mult_inst|p_out [89] & (\accel|t3_s4 [65] & !\accel|t6_s5[88]~300 )) # (!\accel|mult_inst|p_out [89] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[88]~300 ))))

	.dataa(\accel|mult_inst|p_out [89]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[88]~300 ),
	.combout(\accel|t6_s5[89]~301_combout ),
	.cout(\accel|t6_s5[89]~302 ));
// synopsys translate_off
defparam \accel|t6_s5[89]~301 .lut_mask = 16'h694D;
defparam \accel|t6_s5[89]~301 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \accel|t6_s5[89] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[89]~301_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [89]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[89] .is_wysiwyg = "true";
defparam \accel|t6_s5[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \accel|q_reg[88]~feeder (
// Equation(s):
// \accel|q_reg[88]~feeder_combout  = \accel|t6_s5 [89]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [89]),
	.cin(gnd),
	.combout(\accel|q_reg[88]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[88]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[88]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \accel|q_reg[88] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [88]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[88] .is_wysiwyg = "true";
defparam \accel|q_reg[88] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[36]~72 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[36]~72_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT18  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[35]~71 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT18  & (\accel|mult_inst|Mult0|auto_generated|add49_result[35]~71  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add49_result[36]~73  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT18 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[35]~71 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[35]~71 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[36]~72_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[36]~73 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[36]~72 .lut_mask = 16'h3CCF;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[36]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[36]~72 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[36]~72_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT18  & (\accel|mult_inst|Mult0|auto_generated|add53_result[35]~71  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT18  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[35]~71  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add53_result[36]~73  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT18  & !\accel|mult_inst|Mult0|auto_generated|add53_result[35]~71 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[35]~71 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[36]~72_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[36]~73 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[36]~72 .lut_mask = 16'hC30C;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[36]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[54]~108 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[54]~108_combout  = ((\accel|mult_inst|Mult0|auto_generated|add49_result[36]~72_combout  $ (\accel|mult_inst|Mult0|auto_generated|add53_result[36]~72_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[53]~107 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[54]~109  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[36]~72_combout  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[36]~72_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[53]~107 ))) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[36]~72_combout  & (\accel|mult_inst|Mult0|auto_generated|add53_result[36]~72_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[53]~107 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[36]~72_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[36]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[53]~107 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[54]~108_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[54]~109 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[54]~108 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[54]~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X20_Y8_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult29 (
	.signa(gnd),
	.signb(vcc),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|b_reg~53_combout ,\accel|mult_inst|b_reg~52_combout ,\accel|mult_inst|b_reg~51_combout ,\accel|mult_inst|b_reg~50_combout ,\accel|mult_inst|b_reg~49_combout ,\accel|mult_inst|b_reg~48_combout ,\accel|mult_inst|b_reg~47_combout ,
\accel|mult_inst|b_reg~46_combout ,\accel|mult_inst|b_reg~45_combout ,\accel|mult_inst|b_reg~44_combout ,\accel|mult_inst|b_reg~43_combout ,\accel|mult_inst|b_reg~42_combout ,\accel|mult_inst|b_reg~41_combout ,\accel|mult_inst|b_reg~40_combout ,
\accel|mult_inst|b_reg~39_combout ,\accel|mult_inst|b_reg~38_combout ,\accel|mult_inst|b_reg~37_combout ,\accel|mult_inst|b_reg~36_combout }),
	.datab({\accel|mult_inst|a_reg~63_combout ,\accel|mult_inst|a_reg~62_combout ,\accel|mult_inst|a_reg~61_combout ,\accel|mult_inst|a_reg~60_combout ,\accel|mult_inst|a_reg~59_combout ,\accel|mult_inst|a_reg~58_combout ,\accel|mult_inst|a_reg~57_combout ,
\accel|mult_inst|a_reg~56_combout ,\accel|mult_inst|a_reg~55_combout ,\accel|mult_inst|a_reg~54_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult29_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult29 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult29 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult29 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult29 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult29 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult29 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y8_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out30 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~dataout ,
\accel|mult_inst|Mult0|auto_generated|mac_mult29~7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~4 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~3 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult29~2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult29~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out30_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out30 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out30 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[54]~108 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[54]~108_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT18  $ (\accel|mult_inst|Mult0|auto_generated|mac_out30~dataout  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[53]~107 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[54]~109  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT18  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~dataout ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[53]~107 
// ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT18  & (\accel|mult_inst|Mult0|auto_generated|mac_out30~dataout  & !\accel|mult_inst|Mult0|auto_generated|add41_result[53]~107 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT18 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[53]~107 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[54]~108_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[54]~109 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[54]~108 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[54]~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X20_Y6_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult23 (
	.signa(gnd),
	.signb(vcc),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~53_combout ,\accel|mult_inst|a_reg~52_combout ,\accel|mult_inst|a_reg~51_combout ,\accel|mult_inst|a_reg~50_combout ,\accel|mult_inst|a_reg~49_combout ,\accel|mult_inst|a_reg~48_combout ,\accel|mult_inst|a_reg~47_combout ,
\accel|mult_inst|a_reg~46_combout ,\accel|mult_inst|a_reg~45_combout ,\accel|mult_inst|a_reg~44_combout ,\accel|mult_inst|a_reg~43_combout ,\accel|mult_inst|a_reg~42_combout ,\accel|mult_inst|a_reg~41_combout ,\accel|mult_inst|a_reg~40_combout ,
\accel|mult_inst|a_reg~39_combout ,\accel|mult_inst|a_reg~38_combout ,\accel|mult_inst|a_reg~37_combout ,\accel|mult_inst|a_reg~36_combout }),
	.datab({\accel|mult_inst|b_reg~63_combout ,\accel|mult_inst|b_reg~62_combout ,\accel|mult_inst|b_reg~61_combout ,\accel|mult_inst|b_reg~60_combout ,\accel|mult_inst|b_reg~59_combout ,\accel|mult_inst|b_reg~58_combout ,\accel|mult_inst|b_reg~57_combout ,
\accel|mult_inst|b_reg~56_combout ,\accel|mult_inst|b_reg~55_combout ,\accel|mult_inst|b_reg~54_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult23_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult23 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult23 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult23 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult23 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult23 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult23 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y6_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out24 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT27 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT26 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT25 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT24 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT23 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT22 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT21 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT20 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~dataout ,
\accel|mult_inst|Mult0|auto_generated|mac_mult23~7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~4 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~3 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult23~2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult23~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out24_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out24 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out24 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[72]~144 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[72]~144_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[54]~108_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out24~dataout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[71]~143 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[72]~145  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[54]~108_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~dataout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[71]~143 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[54]~108_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out24~dataout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[71]~143 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[54]~108_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[71]~143 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[72]~144_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[72]~145 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[72]~144 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[72]~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~144 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~144_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[54]~108_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[72]~144_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~143 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~145  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[54]~108_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[72]~144_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~143 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[54]~108_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[72]~144_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~143 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[54]~108_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[72]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~143 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~144_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~145 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~144 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N19
dffeas \accel|mult_inst|p_out[90] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [90]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[90] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \accel|t6_s5[90]~303 (
// Equation(s):
// \accel|t6_s5[90]~303_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [90] $ (\accel|t6_s5[89]~302 )))) # (GND)
// \accel|t6_s5[90]~304  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [90] & !\accel|t6_s5[89]~302 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [90]) # (!\accel|t6_s5[89]~302 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [90]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[89]~302 ),
	.combout(\accel|t6_s5[90]~303_combout ),
	.cout(\accel|t6_s5[90]~304 ));
// synopsys translate_off
defparam \accel|t6_s5[90]~303 .lut_mask = 16'h964D;
defparam \accel|t6_s5[90]~303 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \accel|t6_s5[90] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[90]~303_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [90]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[90] .is_wysiwyg = "true";
defparam \accel|t6_s5[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \accel|q_reg[89]~feeder (
// Equation(s):
// \accel|q_reg[89]~feeder_combout  = \accel|t6_s5 [90]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [90]),
	.cin(gnd),
	.combout(\accel|q_reg[89]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[89]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[89]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \accel|q_reg[89] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[89]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [89]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[89] .is_wysiwyg = "true";
defparam \accel|q_reg[89] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[37]~74 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[37]~74_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[36]~73 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT19 
//  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[36]~73 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add53_result[37]~75  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add53_result[36]~73 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT19 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[36]~73 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[37]~74_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[37]~75 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[37]~74 .lut_mask = 16'h3C3F;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[37]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[37]~74 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[37]~74_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT19  & (\accel|mult_inst|Mult0|auto_generated|add49_result[36]~73  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[36]~73 ))
// \accel|mult_inst|Mult0|auto_generated|add49_result[37]~75  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT19  & !\accel|mult_inst|Mult0|auto_generated|add49_result[36]~73 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[36]~73 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[37]~74_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[37]~75 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[37]~74 .lut_mask = 16'hA505;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[37]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[55]~110 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[55]~110_combout  = (\accel|mult_inst|Mult0|auto_generated|add53_result[37]~74_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[37]~74_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[54]~109  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[37]~74_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[54]~109 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[37]~74_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[37]~74_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[54]~109 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[37]~74_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[54]~109 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[55]~111  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[37]~74_combout  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[37]~74_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[54]~109 )) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[37]~74_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[54]~109 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[37]~74_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[37]~74_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[37]~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[54]~109 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[55]~110_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[55]~111 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[55]~110 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[55]~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[55]~110 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[55]~110_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT19  & (\accel|mult_inst|Mult0|auto_generated|add41_result[54]~109  
// & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[54]~109 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT1  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[54]~109 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[54]~109 ) 
// # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[55]~111  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT19  & !\accel|mult_inst|Mult0|auto_generated|add41_result[54]~109 )) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT1  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[54]~109 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT19 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT1 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[54]~109 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[55]~110_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[55]~111 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[55]~110 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[55]~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[73]~146 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[73]~146_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[55]~110_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[72]~145  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[55]~110_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[72]~145 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT1  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[55]~110_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[72]~145 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[55]~110_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[72]~145 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[73]~147  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[55]~110_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[72]~145 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT1  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[72]~145 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[55]~110_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT1 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[55]~110_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[72]~145 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[73]~146_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[73]~147 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[73]~146 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[73]~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~146 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~146_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[55]~110_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[73]~146_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~145  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[73]~146_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~145 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[55]~110_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[73]~146_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~145 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[73]~146_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~145 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~147  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[55]~110_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[73]~146_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~145 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[55]~110_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~145 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[73]~146_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[55]~110_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[73]~146_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~145 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~146_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~147 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~146 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \accel|mult_inst|p_out[91] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [91]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[91] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \accel|t6_s5[91]~305 (
// Equation(s):
// \accel|t6_s5[91]~305_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [91] & (!\accel|t6_s5[90]~304 )) # (!\accel|mult_inst|p_out [91] & ((\accel|t6_s5[90]~304 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [91] & 
// (\accel|t6_s5[90]~304  & VCC)) # (!\accel|mult_inst|p_out [91] & (!\accel|t6_s5[90]~304 ))))
// \accel|t6_s5[91]~306  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[90]~304 ) # (!\accel|mult_inst|p_out [91]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [91] & !\accel|t6_s5[90]~304 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [91]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[90]~304 ),
	.combout(\accel|t6_s5[91]~305_combout ),
	.cout(\accel|t6_s5[91]~306 ));
// synopsys translate_off
defparam \accel|t6_s5[91]~305 .lut_mask = 16'h692B;
defparam \accel|t6_s5[91]~305 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \accel|t6_s5[91] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[91]~305_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [91]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[91] .is_wysiwyg = "true";
defparam \accel|t6_s5[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \accel|q_reg[90]~feeder (
// Equation(s):
// \accel|q_reg[90]~feeder_combout  = \accel|t6_s5 [91]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [91]),
	.cin(gnd),
	.combout(\accel|q_reg[90]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[90]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[90]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N23
dffeas \accel|q_reg[90] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [90]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[90] .is_wysiwyg = "true";
defparam \accel|q_reg[90] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[38]~76 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[38]~76_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT20  & (\accel|mult_inst|Mult0|auto_generated|add53_result[37]~75  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT20  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[37]~75  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add53_result[38]~77  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT20  & !\accel|mult_inst|Mult0|auto_generated|add53_result[37]~75 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT20 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[37]~75 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[38]~76_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[38]~77 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[38]~76 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[38]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[38]~76 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[38]~76_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT20  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[37]~75 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT20  & (\accel|mult_inst|Mult0|auto_generated|add49_result[37]~75  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add49_result[38]~77  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT20 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[37]~75 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[37]~75 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[38]~76_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[38]~77 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[38]~76 .lut_mask = 16'h3CCF;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[38]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[56]~112 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[56]~112_combout  = ((\accel|mult_inst|Mult0|auto_generated|add53_result[38]~76_combout  $ (\accel|mult_inst|Mult0|auto_generated|add49_result[38]~76_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[55]~111 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[56]~113  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[38]~76_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[38]~76_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[55]~111 ))) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[38]~76_combout  & (\accel|mult_inst|Mult0|auto_generated|add49_result[38]~76_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[55]~111 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[38]~76_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[38]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[55]~111 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[56]~112_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[56]~113 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[56]~112 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[56]~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[56]~112 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[56]~112_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT2  $ (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT20  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[55]~111 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[56]~113  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT2  & ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT20 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[55]~111 
// ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT2  & (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT20  & !\accel|mult_inst|Mult0|auto_generated|add41_result[55]~111 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT2 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[55]~111 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[56]~112_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[56]~113 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[56]~112 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[56]~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[74]~148 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[74]~148_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT2  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[56]~112_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[73]~147 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[74]~149  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT2  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[56]~112_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[73]~147 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT2  & (\accel|mult_inst|Mult0|auto_generated|add41_result[56]~112_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[73]~147 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT2 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[56]~112_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[73]~147 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[74]~148_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[74]~149 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[74]~148 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[74]~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~148 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~148_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[56]~112_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[74]~148_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~147 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~149  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[56]~112_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[74]~148_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~147 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[56]~112_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[74]~148_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~147 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[56]~112_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[74]~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~147 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~148_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~149 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~148 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \accel|mult_inst|p_out[92] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [92]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[92] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \accel|t6_s5[92]~307 (
// Equation(s):
// \accel|t6_s5[92]~307_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [92] $ (\accel|t6_s5[91]~306 )))) # (GND)
// \accel|t6_s5[92]~308  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [92] & !\accel|t6_s5[91]~306 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [92]) # (!\accel|t6_s5[91]~306 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [92]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[91]~306 ),
	.combout(\accel|t6_s5[92]~307_combout ),
	.cout(\accel|t6_s5[92]~308 ));
// synopsys translate_off
defparam \accel|t6_s5[92]~307 .lut_mask = 16'h964D;
defparam \accel|t6_s5[92]~307 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \accel|t6_s5[92] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[92]~307_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [92]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[92] .is_wysiwyg = "true";
defparam \accel|t6_s5[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \accel|q_reg[91] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [92]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [91]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[91] .is_wysiwyg = "true";
defparam \accel|q_reg[91] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[39]~78 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[39]~78_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT21  & (\accel|mult_inst|Mult0|auto_generated|add49_result[38]~77  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[38]~77 ))
// \accel|mult_inst|Mult0|auto_generated|add49_result[39]~79  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT21  & !\accel|mult_inst|Mult0|auto_generated|add49_result[38]~77 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[38]~77 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[39]~78_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[39]~79 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[39]~78 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[39]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[39]~78 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[39]~78_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[38]~77 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT21 
//  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[38]~77 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add53_result[39]~79  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add53_result[38]~77 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT21 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[38]~77 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[39]~78_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[39]~79 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[39]~78 .lut_mask = 16'h3C3F;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[39]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[57]~114 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[57]~114_combout  = (\accel|mult_inst|Mult0|auto_generated|add49_result[39]~78_combout  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[39]~78_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[56]~113  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[39]~78_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[56]~113 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[39]~78_combout  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[39]~78_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[56]~113 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[39]~78_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[56]~113 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[57]~115  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[39]~78_combout  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[39]~78_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[56]~113 )) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[39]~78_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[56]~113 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[39]~78_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[39]~78_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[39]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[56]~113 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[57]~114_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[57]~115 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[57]~114 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[57]~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[57]~114 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[57]~114_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT21  & (\accel|mult_inst|Mult0|auto_generated|add41_result[56]~113  
// & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[56]~113 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT3  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[56]~113 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[56]~113 ) 
// # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[57]~115  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT21  & !\accel|mult_inst|Mult0|auto_generated|add41_result[56]~113 )) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT3  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[56]~113 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT21 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT3 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT21 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[56]~113 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[57]~114_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[57]~115 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[57]~114 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[57]~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[75]~150 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[75]~150_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[57]~114_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT3  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[74]~149  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[74]~149 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[57]~114_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[74]~149 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT3  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[74]~149 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[75]~151  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[57]~114_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT3  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[74]~149 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[57]~114_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[74]~149 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT3 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[57]~114_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[74]~149 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[75]~150_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[75]~151 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[75]~150 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[75]~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~150 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~150_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[57]~114_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[75]~150_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~149  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[75]~150_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~149 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[57]~114_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[75]~150_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~149 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[75]~150_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~149 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~151  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[57]~114_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[75]~150_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~149 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[57]~114_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~149 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[75]~150_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[57]~114_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[75]~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~149 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~150_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~151 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~150 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \accel|mult_inst|p_out[93] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~150_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [93]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[93] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \accel|t6_s5[93]~309 (
// Equation(s):
// \accel|t6_s5[93]~309_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [93] & (!\accel|t6_s5[92]~308 )) # (!\accel|mult_inst|p_out [93] & ((\accel|t6_s5[92]~308 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [93] & 
// (\accel|t6_s5[92]~308  & VCC)) # (!\accel|mult_inst|p_out [93] & (!\accel|t6_s5[92]~308 ))))
// \accel|t6_s5[93]~310  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[92]~308 ) # (!\accel|mult_inst|p_out [93]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [93] & !\accel|t6_s5[92]~308 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [93]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[92]~308 ),
	.combout(\accel|t6_s5[93]~309_combout ),
	.cout(\accel|t6_s5[93]~310 ));
// synopsys translate_off
defparam \accel|t6_s5[93]~309 .lut_mask = 16'h692B;
defparam \accel|t6_s5[93]~309 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \accel|t6_s5[93] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[93]~309_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [93]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[93] .is_wysiwyg = "true";
defparam \accel|t6_s5[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \accel|q_reg[92]~feeder (
// Equation(s):
// \accel|q_reg[92]~feeder_combout  = \accel|t6_s5 [93]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [93]),
	.cin(gnd),
	.combout(\accel|q_reg[92]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[92]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[92]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \accel|q_reg[92] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [92]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[92] .is_wysiwyg = "true";
defparam \accel|q_reg[92] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[58]~116 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[58]~116_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT22  $ (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT4  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[57]~115 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[58]~117  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT22  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT4 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[57]~115 
// ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT22  & (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT4  & !\accel|mult_inst|Mult0|auto_generated|add41_result[57]~115 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT22 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[57]~115 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[58]~116_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[58]~117 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[58]~116 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[58]~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[76]~152 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[76]~152_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[58]~116_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT4  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[75]~151 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[76]~153  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[58]~116_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT4 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[75]~151 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[58]~116_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT4  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[75]~151 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[58]~116_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[75]~151 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[76]~152_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[76]~153 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[76]~152 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[76]~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[40]~80 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[40]~80_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT22  & (\accel|mult_inst|Mult0|auto_generated|add53_result[39]~79  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT22  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[39]~79  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add53_result[40]~81  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT22  & !\accel|mult_inst|Mult0|auto_generated|add53_result[39]~79 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT22 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[39]~79 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[40]~80_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[40]~81 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[40]~80 .lut_mask = 16'hC30C;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[40]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[40]~80 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[40]~80_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT22  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[39]~79 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT22  & (\accel|mult_inst|Mult0|auto_generated|add49_result[39]~79  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add49_result[40]~81  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT22 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[39]~79 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT22 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[39]~79 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[40]~80_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[40]~81 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[40]~80 .lut_mask = 16'h5AAF;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[40]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[58]~116 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[58]~116_combout  = ((\accel|mult_inst|Mult0|auto_generated|add53_result[40]~80_combout  $ (\accel|mult_inst|Mult0|auto_generated|add49_result[40]~80_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[57]~115 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[58]~117  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[40]~80_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[40]~80_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[57]~115 ))) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[40]~80_combout  & (\accel|mult_inst|Mult0|auto_generated|add49_result[40]~80_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[57]~115 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[40]~80_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[40]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[57]~115 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[58]~116_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[58]~117 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[58]~116 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[58]~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~152 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~152_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[76]~152_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[58]~116_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~151 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~153  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[76]~152_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[58]~116_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~151 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[76]~152_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[58]~116_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~151 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[76]~152_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[58]~116_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~151 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~152_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~153 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~152 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \accel|mult_inst|p_out[94] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [94]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[94] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \accel|t6_s5[94]~311 (
// Equation(s):
// \accel|t6_s5[94]~311_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [94] $ (\accel|t6_s5[93]~310 )))) # (GND)
// \accel|t6_s5[94]~312  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [94] & !\accel|t6_s5[93]~310 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [94]) # (!\accel|t6_s5[93]~310 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [94]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[93]~310 ),
	.combout(\accel|t6_s5[94]~311_combout ),
	.cout(\accel|t6_s5[94]~312 ));
// synopsys translate_off
defparam \accel|t6_s5[94]~311 .lut_mask = 16'h964D;
defparam \accel|t6_s5[94]~311 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \accel|t6_s5[94] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[94]~311_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [94]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[94] .is_wysiwyg = "true";
defparam \accel|t6_s5[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \accel|q_reg[93]~feeder (
// Equation(s):
// \accel|q_reg[93]~feeder_combout  = \accel|t6_s5 [94]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [94]),
	.cin(gnd),
	.combout(\accel|q_reg[93]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[93]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[93]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N21
dffeas \accel|q_reg[93] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[93]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [93]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[93] .is_wysiwyg = "true";
defparam \accel|q_reg[93] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[41]~82 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[41]~82_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[40]~81 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT23 
//  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[40]~81 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add53_result[41]~83  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add53_result[40]~81 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT23 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[40]~81 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[41]~82_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[41]~83 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[41]~82 .lut_mask = 16'h3C3F;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[41]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[41]~82 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[41]~82_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT23  & (\accel|mult_inst|Mult0|auto_generated|add49_result[40]~81  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[40]~81 ))
// \accel|mult_inst|Mult0|auto_generated|add49_result[41]~83  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT23  & !\accel|mult_inst|Mult0|auto_generated|add49_result[40]~81 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[40]~81 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[41]~82_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[41]~83 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[41]~82 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[41]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[59]~118 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[59]~118_combout  = (\accel|mult_inst|Mult0|auto_generated|add53_result[41]~82_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[41]~82_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[58]~117  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[41]~82_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[58]~117 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[41]~82_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[41]~82_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[58]~117 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[41]~82_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[58]~117 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[59]~119  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[41]~82_combout  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[41]~82_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[58]~117 )) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[41]~82_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[58]~117 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[41]~82_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[41]~82_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[41]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[58]~117 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[59]~118_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[59]~119 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[59]~118 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[59]~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[59]~118 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[59]~118_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT5  & (\accel|mult_inst|Mult0|auto_generated|add41_result[58]~117  
// & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[58]~117 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT23  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[58]~117 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[58]~117 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[59]~119  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT5  & !\accel|mult_inst|Mult0|auto_generated|add41_result[58]~117 )) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT23  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[58]~117 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT5 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT23 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT5 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[58]~117 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[59]~118_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[59]~119 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[59]~118 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[59]~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[77]~154 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[77]~154_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[59]~118_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[76]~153  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[59]~118_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[76]~153 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT5  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[59]~118_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[76]~153 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[59]~118_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[76]~153 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[77]~155  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[59]~118_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[76]~153 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT5  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[76]~153 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[59]~118_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT5 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[59]~118_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[76]~153 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[77]~154_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[77]~155 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[77]~154 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[77]~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~154 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~154_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[59]~118_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[77]~154_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~153  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[77]~154_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~153 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[59]~118_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[77]~154_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~153 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[77]~154_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~153 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~155  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[59]~118_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[77]~154_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~153 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[59]~118_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~153 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[77]~154_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[59]~118_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[77]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~153 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~154_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~155 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~154 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \accel|mult_inst|p_out[95] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [95]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[95] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \accel|t6_s5[95]~313 (
// Equation(s):
// \accel|t6_s5[95]~313_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [95] & (!\accel|t6_s5[94]~312 )) # (!\accel|mult_inst|p_out [95] & ((\accel|t6_s5[94]~312 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [95] & 
// (\accel|t6_s5[94]~312  & VCC)) # (!\accel|mult_inst|p_out [95] & (!\accel|t6_s5[94]~312 ))))
// \accel|t6_s5[95]~314  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[94]~312 ) # (!\accel|mult_inst|p_out [95]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [95] & !\accel|t6_s5[94]~312 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [95]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[94]~312 ),
	.combout(\accel|t6_s5[95]~313_combout ),
	.cout(\accel|t6_s5[95]~314 ));
// synopsys translate_off
defparam \accel|t6_s5[95]~313 .lut_mask = 16'h692B;
defparam \accel|t6_s5[95]~313 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \accel|t6_s5[95] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[95]~313_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [95]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[95] .is_wysiwyg = "true";
defparam \accel|t6_s5[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \accel|q_reg[94]~feeder (
// Equation(s):
// \accel|q_reg[94]~feeder_combout  = \accel|t6_s5 [95]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [95]),
	.cin(gnd),
	.combout(\accel|q_reg[94]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[94]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[94]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \accel|q_reg[94] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[94]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [94]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[94] .is_wysiwyg = "true";
defparam \accel|q_reg[94] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[42]~84 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[42]~84_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT24  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[41]~83 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT24  & (\accel|mult_inst|Mult0|auto_generated|add49_result[41]~83  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add49_result[42]~85  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT24 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[41]~83 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[41]~83 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[42]~84_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[42]~85 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[42]~84 .lut_mask = 16'h3CCF;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[42]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[42]~84 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[42]~84_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT24  & (\accel|mult_inst|Mult0|auto_generated|add53_result[41]~83  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT24  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[41]~83  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add53_result[42]~85  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT24  & !\accel|mult_inst|Mult0|auto_generated|add53_result[41]~83 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT24 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[41]~83 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[42]~84_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[42]~85 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[42]~84 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[42]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[60]~120 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[60]~120_combout  = ((\accel|mult_inst|Mult0|auto_generated|add49_result[42]~84_combout  $ (\accel|mult_inst|Mult0|auto_generated|add53_result[42]~84_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[59]~119 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[60]~121  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[42]~84_combout  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[42]~84_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[59]~119 ))) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[42]~84_combout  & (\accel|mult_inst|Mult0|auto_generated|add53_result[42]~84_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[59]~119 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[42]~84_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[42]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[59]~119 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[60]~120_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[60]~121 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[60]~120 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[60]~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[60]~120 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[60]~120_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT6  $ (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT24  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[59]~119 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[60]~121  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT6  & ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT24 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[59]~119 
// ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT6  & (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT24  & !\accel|mult_inst|Mult0|auto_generated|add41_result[59]~119 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT6 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[59]~119 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[60]~120_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[60]~121 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[60]~120 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[60]~120 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[78]~156 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[78]~156_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[60]~120_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT6  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[77]~155 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[78]~157  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[60]~120_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT6 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[77]~155 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[60]~120_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT6  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[77]~155 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[60]~120_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[77]~155 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[78]~156_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[78]~157 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[78]~156 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[78]~156 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~156 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~156_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[60]~120_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[78]~156_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~155 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~157  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[60]~120_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[78]~156_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~155 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[60]~120_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[78]~156_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~155 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[60]~120_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[78]~156_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~155 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~156_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~157 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~156 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~156 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \accel|mult_inst|p_out[96] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [96]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[96] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \accel|t6_s5[96]~315 (
// Equation(s):
// \accel|t6_s5[96]~315_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [96] $ (\accel|t6_s5[95]~314 )))) # (GND)
// \accel|t6_s5[96]~316  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [96] & !\accel|t6_s5[95]~314 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [96]) # (!\accel|t6_s5[95]~314 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [96]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[95]~314 ),
	.combout(\accel|t6_s5[96]~315_combout ),
	.cout(\accel|t6_s5[96]~316 ));
// synopsys translate_off
defparam \accel|t6_s5[96]~315 .lut_mask = 16'h964D;
defparam \accel|t6_s5[96]~315 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \accel|t6_s5[96] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[96]~315_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [96]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[96] .is_wysiwyg = "true";
defparam \accel|t6_s5[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \accel|q_reg[95]~feeder (
// Equation(s):
// \accel|q_reg[95]~feeder_combout  = \accel|t6_s5 [96]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [96]),
	.cin(gnd),
	.combout(\accel|q_reg[95]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[95]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[95]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \accel|q_reg[95] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[95]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [95]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[95] .is_wysiwyg = "true";
defparam \accel|q_reg[95] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[61]~122 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[61]~122_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT7  & (\accel|mult_inst|Mult0|auto_generated|add41_result[60]~121  
// & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[60]~121 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT25  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[60]~121 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[60]~121 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[61]~123  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT7  & !\accel|mult_inst|Mult0|auto_generated|add41_result[60]~121 )) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT25  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[60]~121 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT7 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT25 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[60]~121 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[61]~122_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[61]~123 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[61]~122 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[61]~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[79]~158 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[79]~158_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[61]~122_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT7  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[78]~157  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[78]~157 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[61]~122_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[78]~157 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT7  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[78]~157 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[79]~159  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[61]~122_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT7  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[78]~157 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[61]~122_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[78]~157 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT7 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[61]~122_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT7 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[78]~157 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[79]~158_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[79]~159 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[79]~158 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[79]~158 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[43]~86 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[43]~86_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[42]~85 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT25 
//  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[42]~85 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add53_result[43]~87  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add53_result[42]~85 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT25 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[42]~85 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[43]~86_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[43]~87 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[43]~86 .lut_mask = 16'h3C3F;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[43]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[43]~86 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[43]~86_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT25  & (\accel|mult_inst|Mult0|auto_generated|add49_result[42]~85  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[42]~85 ))
// \accel|mult_inst|Mult0|auto_generated|add49_result[43]~87  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT25  & !\accel|mult_inst|Mult0|auto_generated|add49_result[42]~85 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[42]~85 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[43]~86_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[43]~87 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[43]~86 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[43]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[61]~122 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[61]~122_combout  = (\accel|mult_inst|Mult0|auto_generated|add53_result[43]~86_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[43]~86_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[60]~121  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[43]~86_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[60]~121 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[43]~86_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[43]~86_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[60]~121 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[43]~86_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[60]~121 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[61]~123  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[43]~86_combout  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[43]~86_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[60]~121 )) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[43]~86_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[60]~121 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[43]~86_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[43]~86_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[43]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[60]~121 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[61]~122_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[61]~123 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[61]~122 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[61]~122 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~158 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~158_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[79]~158_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[61]~122_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~157  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[61]~122_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~157 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[79]~158_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[61]~122_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~157 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[61]~122_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~157 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~159  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[79]~158_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[61]~122_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~157 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[79]~158_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~157 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[61]~122_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[79]~158_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[61]~122_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~157 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~158_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~159 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~158 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~158 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \accel|mult_inst|p_out[97] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [97]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[97] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \accel|t6_s5[97]~317 (
// Equation(s):
// \accel|t6_s5[97]~317_combout  = (\accel|mult_inst|p_out [97] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[96]~316 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[96]~316  & VCC)))) # (!\accel|mult_inst|p_out [97] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[96]~316 ) # 
// (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[96]~316 ))))
// \accel|t6_s5[97]~318  = CARRY((\accel|mult_inst|p_out [97] & (\accel|t3_s4 [65] & !\accel|t6_s5[96]~316 )) # (!\accel|mult_inst|p_out [97] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[96]~316 ))))

	.dataa(\accel|mult_inst|p_out [97]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[96]~316 ),
	.combout(\accel|t6_s5[97]~317_combout ),
	.cout(\accel|t6_s5[97]~318 ));
// synopsys translate_off
defparam \accel|t6_s5[97]~317 .lut_mask = 16'h694D;
defparam \accel|t6_s5[97]~317 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \accel|t6_s5[97] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[97]~317_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [97]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[97] .is_wysiwyg = "true";
defparam \accel|t6_s5[97] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \accel|q_reg[96] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [97]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [96]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[96] .is_wysiwyg = "true";
defparam \accel|q_reg[96] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[62]~124 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[62]~124_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT26  $ (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT8  $ (!\accel|mult_inst|Mult0|auto_generated|add41_result[61]~123 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[62]~125  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT26  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT8 ) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[61]~123 
// ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT26  & (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT8  & !\accel|mult_inst|Mult0|auto_generated|add41_result[61]~123 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT26 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[61]~123 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[62]~124_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[62]~125 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[62]~124 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[62]~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[80]~160 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[80]~160_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[62]~124_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT8  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[79]~159 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[80]~161  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[62]~124_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT8 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[79]~159 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[62]~124_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT8  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[79]~159 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[62]~124_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT8 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[79]~159 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[80]~160_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[80]~161 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[80]~160 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[80]~160 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[44]~88 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[44]~88_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT26  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[43]~87 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT26  & (\accel|mult_inst|Mult0|auto_generated|add49_result[43]~87  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add49_result[44]~89  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT26 ) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[43]~87 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[43]~87 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[44]~88_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[44]~89 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[44]~88 .lut_mask = 16'h3CCF;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[44]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[44]~88 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[44]~88_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT26  & (\accel|mult_inst|Mult0|auto_generated|add53_result[43]~87  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT26  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[43]~87  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add53_result[44]~89  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT26  & !\accel|mult_inst|Mult0|auto_generated|add53_result[43]~87 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT26 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[43]~87 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[44]~88_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[44]~89 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[44]~88 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[44]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[62]~124 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[62]~124_combout  = ((\accel|mult_inst|Mult0|auto_generated|add49_result[44]~88_combout  $ (\accel|mult_inst|Mult0|auto_generated|add53_result[44]~88_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[61]~123 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[62]~125  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[44]~88_combout  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[44]~88_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[61]~123 ))) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[44]~88_combout  & (\accel|mult_inst|Mult0|auto_generated|add53_result[44]~88_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[61]~123 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[44]~88_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[44]~88_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[61]~123 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[62]~124_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[62]~125 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[62]~124 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[62]~124 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~160 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~160_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[80]~160_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[62]~124_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~159 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~161  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[80]~160_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[62]~124_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~159 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[80]~160_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[62]~124_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~159 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[80]~160_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[62]~124_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~159 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~160_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~161 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~160 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~160 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \accel|mult_inst|p_out[98] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [98]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[98] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \accel|t6_s5[98]~319 (
// Equation(s):
// \accel|t6_s5[98]~319_combout  = ((\accel|mult_inst|p_out [98] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[97]~318 )))) # (GND)
// \accel|t6_s5[98]~320  = CARRY((\accel|mult_inst|p_out [98] & ((!\accel|t6_s5[97]~318 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [98] & (!\accel|t3_s4 [65] & !\accel|t6_s5[97]~318 )))

	.dataa(\accel|mult_inst|p_out [98]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[97]~318 ),
	.combout(\accel|t6_s5[98]~319_combout ),
	.cout(\accel|t6_s5[98]~320 ));
// synopsys translate_off
defparam \accel|t6_s5[98]~319 .lut_mask = 16'h962B;
defparam \accel|t6_s5[98]~319 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \accel|t6_s5[98] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[98]~319_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [98]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[98] .is_wysiwyg = "true";
defparam \accel|t6_s5[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \accel|q_reg[97]~feeder (
// Equation(s):
// \accel|q_reg[97]~feeder_combout  = \accel|t6_s5 [98]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [98]),
	.cin(gnd),
	.combout(\accel|q_reg[97]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[97]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[97]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \accel|q_reg[97] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[97]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [97]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[97] .is_wysiwyg = "true";
defparam \accel|q_reg[97] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[45]~90 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[45]~90_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add49_result[44]~89 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT27 
//  & (\accel|mult_inst|Mult0|auto_generated|add49_result[44]~89  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add49_result[45]~91  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT27  & !\accel|mult_inst|Mult0|auto_generated|add49_result[44]~89 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out16~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[44]~89 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[45]~90_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add49_result[45]~91 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[45]~90 .lut_mask = 16'h3C0C;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[45]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[45]~90 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[45]~90_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[44]~89 ) # (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[44]~89 ))
// \accel|mult_inst|Mult0|auto_generated|add53_result[45]~91  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT27 ) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[44]~89 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out28~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[44]~89 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[45]~90_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add53_result[45]~91 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[45]~90 .lut_mask = 16'hC3CF;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[45]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[63]~126 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[63]~126_combout  = (\accel|mult_inst|Mult0|auto_generated|add49_result[45]~90_combout  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[45]~90_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add45_result[62]~125  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[45]~90_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[62]~125 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add49_result[45]~90_combout  & ((\accel|mult_inst|Mult0|auto_generated|add53_result[45]~90_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[62]~125 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[45]~90_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[62]~125 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add45_result[63]~127  = CARRY((\accel|mult_inst|Mult0|auto_generated|add49_result[45]~90_combout  & (!\accel|mult_inst|Mult0|auto_generated|add53_result[45]~90_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[62]~125 )) # (!\accel|mult_inst|Mult0|auto_generated|add49_result[45]~90_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add45_result[62]~125 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add53_result[45]~90_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add49_result[45]~90_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add53_result[45]~90_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[62]~125 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[63]~126_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[63]~127 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[63]~126 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[63]~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[63]~126 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[63]~126_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT9  & (\accel|mult_inst|Mult0|auto_generated|add41_result[62]~125  
// & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[62]~125 )))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT27  & 
// ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[62]~125 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[62]~125 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add41_result[63]~127  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT9  & !\accel|mult_inst|Mult0|auto_generated|add41_result[62]~125 )) 
// # (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT27  & ((!\accel|mult_inst|Mult0|auto_generated|add41_result[62]~125 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT9 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT27 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[62]~125 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[63]~126_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[63]~127 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[63]~126 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[63]~126 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[81]~162 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[81]~162_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[63]~126_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT9  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[80]~161  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[80]~161 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[63]~126_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[80]~161 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT9  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[80]~161 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[81]~163  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[63]~126_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT9  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[80]~161 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[63]~126_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[80]~161 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT9 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[63]~126_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT9 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[80]~161 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[81]~162_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[81]~163 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[81]~162 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[81]~162 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~162 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~162_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[63]~126_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[81]~162_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~161  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[81]~162_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~161 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[63]~126_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[81]~162_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~161 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[81]~162_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~161 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~163  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[63]~126_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[81]~162_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~161 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[63]~126_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~161 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[81]~162_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[63]~126_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[81]~162_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~161 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~162_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~163 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~162 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~162 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \accel|mult_inst|p_out[99] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [99]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[99] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \accel|t6_s5[99]~321 (
// Equation(s):
// \accel|t6_s5[99]~321_combout  = (\accel|mult_inst|p_out [99] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[98]~320 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[98]~320  & VCC)))) # (!\accel|mult_inst|p_out [99] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[98]~320 ) # 
// (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[98]~320 ))))
// \accel|t6_s5[99]~322  = CARRY((\accel|mult_inst|p_out [99] & (\accel|t3_s4 [65] & !\accel|t6_s5[98]~320 )) # (!\accel|mult_inst|p_out [99] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[98]~320 ))))

	.dataa(\accel|mult_inst|p_out [99]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[98]~320 ),
	.combout(\accel|t6_s5[99]~321_combout ),
	.cout(\accel|t6_s5[99]~322 ));
// synopsys translate_off
defparam \accel|t6_s5[99]~321 .lut_mask = 16'h694D;
defparam \accel|t6_s5[99]~321 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \accel|t6_s5[99] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[99]~321_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [99]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[99] .is_wysiwyg = "true";
defparam \accel|t6_s5[99] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \accel|q_reg[98] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [99]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [98]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[98] .is_wysiwyg = "true";
defparam \accel|q_reg[98] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add53_result[46]~92 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add53_result[46]~92_combout  = !\accel|mult_inst|Mult0|auto_generated|add53_result[45]~91 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\accel|mult_inst|Mult0|auto_generated|add53_result[45]~91 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add53_result[46]~92_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[46]~92 .lut_mask = 16'h0F0F;
defparam \accel|mult_inst|Mult0|auto_generated|add53_result[46]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[64]~128 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[64]~128_combout  = ((\accel|mult_inst|Mult0|auto_generated|add53_result[46]~92_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT28  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[63]~127 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add41_result[64]~129  = CARRY((\accel|mult_inst|Mult0|auto_generated|add53_result[46]~92_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT28 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[63]~127 ))) # (!\accel|mult_inst|Mult0|auto_generated|add53_result[46]~92_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT28  & 
// !\accel|mult_inst|Mult0|auto_generated|add41_result[63]~127 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add53_result[46]~92_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT28 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[63]~127 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[64]~128_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[64]~129 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[64]~128 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[64]~128 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add49_result[46]~92 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add49_result[46]~92_combout  = !\accel|mult_inst|Mult0|auto_generated|add49_result[45]~91 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\accel|mult_inst|Mult0|auto_generated|add49_result[45]~91 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add49_result[46]~92_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[46]~92 .lut_mask = 16'h0F0F;
defparam \accel|mult_inst|Mult0|auto_generated|add49_result[46]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[64]~128 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[64]~128_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[64]~128_combout  $ (\accel|mult_inst|Mult0|auto_generated|add49_result[46]~92_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[63]~127 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add45_result[64]~129  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[64]~128_combout  & ((\accel|mult_inst|Mult0|auto_generated|add49_result[46]~92_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[63]~127 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[64]~128_combout  & (\accel|mult_inst|Mult0|auto_generated|add49_result[46]~92_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add45_result[63]~127 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[64]~128_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add49_result[46]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[63]~127 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[64]~128_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[64]~129 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[64]~128 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[64]~128 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[82]~164 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[82]~164_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT10  $ (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT10  $ (!\accel|mult_inst|Mult0|auto_generated|add33_result[81]~163 
// )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[82]~165  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT10  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT10 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[81]~163 
// ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT10  & (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT10  & !\accel|mult_inst|Mult0|auto_generated|add33_result[81]~163 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT10 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT10 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[81]~163 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[82]~164_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[82]~165 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[82]~164 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[82]~164 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~164 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~164_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[64]~128_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[82]~164_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~163 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~165  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[64]~128_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[82]~164_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~163 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[64]~128_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[82]~164_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~163 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[64]~128_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[82]~164_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~163 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~164_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~165 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~164 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~164 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \accel|mult_inst|p_out[100] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [100]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[100] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \accel|t6_s5[100]~323 (
// Equation(s):
// \accel|t6_s5[100]~323_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [100] $ (\accel|t6_s5[99]~322 )))) # (GND)
// \accel|t6_s5[100]~324  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [100] & !\accel|t6_s5[99]~322 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [100]) # (!\accel|t6_s5[99]~322 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [100]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[99]~322 ),
	.combout(\accel|t6_s5[100]~323_combout ),
	.cout(\accel|t6_s5[100]~324 ));
// synopsys translate_off
defparam \accel|t6_s5[100]~323 .lut_mask = 16'h964D;
defparam \accel|t6_s5[100]~323 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \accel|t6_s5[100] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[100]~323_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [100]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[100] .is_wysiwyg = "true";
defparam \accel|t6_s5[100] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N29
dffeas \accel|q_reg[99] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [100]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [99]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[99] .is_wysiwyg = "true";
defparam \accel|q_reg[99] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[65]~130 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[65]~130_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[64]~129 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[64]~129 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add41_result[65]~131  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add41_result[64]~129 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT11 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[64]~129 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[65]~130_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[65]~131 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[65]~130 .lut_mask = 16'h3C3F;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[65]~130 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[83]~166 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[83]~166_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[65]~130_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT11  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[82]~165  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[82]~165 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[65]~130_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[82]~165 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[82]~165 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[83]~167  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[65]~130_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT11  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[82]~165 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[65]~130_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[82]~165 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT11 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[65]~130_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[82]~165 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[83]~166_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[83]~167 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[83]~166 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[83]~166 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[65]~130 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[65]~130_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT29  & (\accel|mult_inst|Mult0|auto_generated|add45_result[64]~129  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT29  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[64]~129 ))
// \accel|mult_inst|Mult0|auto_generated|add45_result[65]~131  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT29  & !\accel|mult_inst|Mult0|auto_generated|add45_result[64]~129 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT29 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[64]~129 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[65]~130_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[65]~131 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[65]~130 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[65]~130 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~166 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~166_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[83]~166_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[65]~130_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~165  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[65]~130_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~165 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[83]~166_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[65]~130_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~165 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[65]~130_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~165 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~167  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[83]~166_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[65]~130_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~165 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[83]~166_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~165 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[65]~130_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[83]~166_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[65]~130_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~165 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~166_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~167 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~166 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~166 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \accel|mult_inst|p_out[101] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~166_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [101]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[101] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \accel|t6_s5[101]~325 (
// Equation(s):
// \accel|t6_s5[101]~325_combout  = (\accel|mult_inst|p_out [101] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[100]~324 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[100]~324  & VCC)))) # (!\accel|mult_inst|p_out [101] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[100]~324 ) 
// # (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[100]~324 ))))
// \accel|t6_s5[101]~326  = CARRY((\accel|mult_inst|p_out [101] & (\accel|t3_s4 [65] & !\accel|t6_s5[100]~324 )) # (!\accel|mult_inst|p_out [101] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[100]~324 ))))

	.dataa(\accel|mult_inst|p_out [101]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[100]~324 ),
	.combout(\accel|t6_s5[101]~325_combout ),
	.cout(\accel|t6_s5[101]~326 ));
// synopsys translate_off
defparam \accel|t6_s5[101]~325 .lut_mask = 16'h694D;
defparam \accel|t6_s5[101]~325 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \accel|t6_s5[101] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[101]~325_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [101]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[101] .is_wysiwyg = "true";
defparam \accel|t6_s5[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \accel|q_reg[100]~feeder (
// Equation(s):
// \accel|q_reg[100]~feeder_combout  = \accel|t6_s5 [101]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [101]),
	.cin(gnd),
	.combout(\accel|q_reg[100]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[100]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[100]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N31
dffeas \accel|q_reg[100] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[100]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [100]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[100] .is_wysiwyg = "true";
defparam \accel|q_reg[100] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[66]~132 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[66]~132_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT12  & (\accel|mult_inst|Mult0|auto_generated|add41_result[65]~131  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT12  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[65]~131  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add41_result[66]~133  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT12  & !\accel|mult_inst|Mult0|auto_generated|add41_result[65]~131 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[65]~131 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[66]~132_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[66]~133 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[66]~132 .lut_mask = 16'hC30C;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[66]~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[84]~168 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[84]~168_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT12  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[66]~132_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[83]~167 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[84]~169  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT12  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[66]~132_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[83]~167 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT12  & (\accel|mult_inst|Mult0|auto_generated|add41_result[66]~132_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[83]~167 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT12 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[66]~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[83]~167 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[84]~168_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[84]~169 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[84]~168 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[84]~168 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[66]~132 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[66]~132_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT30  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[65]~131 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT30  & (\accel|mult_inst|Mult0|auto_generated|add45_result[65]~131  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add45_result[66]~133  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT30 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[65]~131 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT30 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[65]~131 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[66]~132_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[66]~133 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[66]~132 .lut_mask = 16'h3CCF;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[66]~132 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~168 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~168_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[84]~168_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[66]~132_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~167 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~169  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[84]~168_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[66]~132_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~167 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[84]~168_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[66]~132_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~167 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[84]~168_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[66]~132_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~167 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~168_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~169 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~168 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~168 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \accel|mult_inst|p_out[102] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [102]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[102] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \accel|t6_s5[102]~327 (
// Equation(s):
// \accel|t6_s5[102]~327_combout  = ((\accel|mult_inst|p_out [102] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[101]~326 )))) # (GND)
// \accel|t6_s5[102]~328  = CARRY((\accel|mult_inst|p_out [102] & ((!\accel|t6_s5[101]~326 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [102] & (!\accel|t3_s4 [65] & !\accel|t6_s5[101]~326 )))

	.dataa(\accel|mult_inst|p_out [102]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[101]~326 ),
	.combout(\accel|t6_s5[102]~327_combout ),
	.cout(\accel|t6_s5[102]~328 ));
// synopsys translate_off
defparam \accel|t6_s5[102]~327 .lut_mask = 16'h962B;
defparam \accel|t6_s5[102]~327 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \accel|t6_s5[102] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[102]~327_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [102]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[102] .is_wysiwyg = "true";
defparam \accel|t6_s5[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \accel|q_reg[101]~feeder (
// Equation(s):
// \accel|q_reg[101]~feeder_combout  = \accel|t6_s5 [102]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [102]),
	.cin(gnd),
	.combout(\accel|q_reg[101]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[101]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[101]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \accel|q_reg[101] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[101]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [101]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[101] .is_wysiwyg = "true";
defparam \accel|q_reg[101] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[67]~134 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[67]~134_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT31  & (\accel|mult_inst|Mult0|auto_generated|add45_result[66]~133  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT31  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[66]~133 ))
// \accel|mult_inst|Mult0|auto_generated|add45_result[67]~135  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT31  & !\accel|mult_inst|Mult0|auto_generated|add45_result[66]~133 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT31 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[66]~133 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[67]~134_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[67]~135 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[67]~134 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[67]~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[67]~134 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[67]~134_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[66]~133 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[66]~133 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add41_result[67]~135  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add41_result[66]~133 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT13 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT13 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[66]~133 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[67]~134_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[67]~135 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[67]~134 .lut_mask = 16'h5A5F;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[67]~134 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[85]~170 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[85]~170_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[67]~134_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[84]~169  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[67]~134_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[84]~169 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[67]~134_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[84]~169 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[67]~134_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[84]~169 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[85]~171  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[67]~134_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[84]~169 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT13  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[84]~169 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[67]~134_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT13 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[67]~134_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[84]~169 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[85]~170_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[85]~171 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[85]~170 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[85]~170 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~170 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~170_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[67]~134_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[85]~170_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~169  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[85]~170_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~169 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[67]~134_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[85]~170_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~169 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[85]~170_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~169 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~171  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[67]~134_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[85]~170_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~169 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[67]~134_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~169 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[85]~170_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[67]~134_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[85]~170_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~169 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~170_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~171 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~170 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~170 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \accel|mult_inst|p_out[103] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [103]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[103] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \accel|t6_s5[103]~329 (
// Equation(s):
// \accel|t6_s5[103]~329_combout  = (\accel|mult_inst|p_out [103] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[102]~328 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[102]~328  & VCC)))) # (!\accel|mult_inst|p_out [103] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[102]~328 ) 
// # (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[102]~328 ))))
// \accel|t6_s5[103]~330  = CARRY((\accel|mult_inst|p_out [103] & (\accel|t3_s4 [65] & !\accel|t6_s5[102]~328 )) # (!\accel|mult_inst|p_out [103] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[102]~328 ))))

	.dataa(\accel|mult_inst|p_out [103]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[102]~328 ),
	.combout(\accel|t6_s5[103]~329_combout ),
	.cout(\accel|t6_s5[103]~330 ));
// synopsys translate_off
defparam \accel|t6_s5[103]~329 .lut_mask = 16'h694D;
defparam \accel|t6_s5[103]~329 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \accel|t6_s5[103] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[103]~329_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [103]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[103] .is_wysiwyg = "true";
defparam \accel|t6_s5[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \accel|q_reg[102]~feeder (
// Equation(s):
// \accel|q_reg[102]~feeder_combout  = \accel|t6_s5 [103]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [103]),
	.cin(gnd),
	.combout(\accel|q_reg[102]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[102]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[102]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \accel|q_reg[102] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[102]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [102]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[102] .is_wysiwyg = "true";
defparam \accel|q_reg[102] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[68]~136 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[68]~136_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT14  & (\accel|mult_inst|Mult0|auto_generated|add41_result[67]~135  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT14  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[67]~135  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add41_result[68]~137  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT14  & !\accel|mult_inst|Mult0|auto_generated|add41_result[67]~135 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[67]~135 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[68]~136_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[68]~137 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[68]~136 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[68]~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[86]~172 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[86]~172_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT14  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[68]~136_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[85]~171 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[86]~173  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT14  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[68]~136_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[85]~171 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT14  & (\accel|mult_inst|Mult0|auto_generated|add41_result[68]~136_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[85]~171 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT14 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[68]~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[85]~171 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[86]~172_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[86]~173 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[86]~172 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[86]~172 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[68]~136 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[68]~136_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT32  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[67]~135 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT32  & (\accel|mult_inst|Mult0|auto_generated|add45_result[67]~135  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add45_result[68]~137  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT32 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[67]~135 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT32 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[67]~135 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[68]~136_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[68]~137 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[68]~136 .lut_mask = 16'h5AAF;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[68]~136 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~172 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~172_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[86]~172_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[68]~136_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~171 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~173  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[86]~172_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[68]~136_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~171 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[86]~172_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[68]~136_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~171 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[86]~172_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[68]~136_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~171 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~172_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~173 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~172 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~172 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \accel|mult_inst|p_out[104] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~172_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [104]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[104] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \accel|t6_s5[104]~331 (
// Equation(s):
// \accel|t6_s5[104]~331_combout  = ((\accel|mult_inst|p_out [104] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[103]~330 )))) # (GND)
// \accel|t6_s5[104]~332  = CARRY((\accel|mult_inst|p_out [104] & ((!\accel|t6_s5[103]~330 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [104] & (!\accel|t3_s4 [65] & !\accel|t6_s5[103]~330 )))

	.dataa(\accel|mult_inst|p_out [104]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[103]~330 ),
	.combout(\accel|t6_s5[104]~331_combout ),
	.cout(\accel|t6_s5[104]~332 ));
// synopsys translate_off
defparam \accel|t6_s5[104]~331 .lut_mask = 16'h962B;
defparam \accel|t6_s5[104]~331 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \accel|t6_s5[104] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[104]~331_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [104]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[104] .is_wysiwyg = "true";
defparam \accel|t6_s5[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \accel|q_reg[103]~feeder (
// Equation(s):
// \accel|q_reg[103]~feeder_combout  = \accel|t6_s5 [104]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [104]),
	.cin(gnd),
	.combout(\accel|q_reg[103]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[103]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[103]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \accel|q_reg[103] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[103]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [103]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[103] .is_wysiwyg = "true";
defparam \accel|q_reg[103] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[69]~138 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[69]~138_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[68]~137 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[68]~137 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add41_result[69]~139  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add41_result[68]~137 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT15 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[68]~137 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[69]~138_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[69]~139 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[69]~138 .lut_mask = 16'h5A5F;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[69]~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[87]~174 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[87]~174_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[69]~138_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT15  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[86]~173  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[86]~173 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[69]~138_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[86]~173 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[86]~173 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[87]~175  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[69]~138_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT15  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[86]~173 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[69]~138_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[86]~173 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT15 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[69]~138_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT15 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[86]~173 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[87]~174_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[87]~175 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[87]~174 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[87]~174 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[69]~138 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[69]~138_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT33  & (\accel|mult_inst|Mult0|auto_generated|add45_result[68]~137  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT33  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[68]~137 ))
// \accel|mult_inst|Mult0|auto_generated|add45_result[69]~139  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT33  & !\accel|mult_inst|Mult0|auto_generated|add45_result[68]~137 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT33 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[68]~137 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[69]~138_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[69]~139 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[69]~138 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[69]~138 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~174 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~174_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[87]~174_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[69]~138_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~173  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[69]~138_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~173 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[87]~174_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[69]~138_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~173 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[69]~138_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~173 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~175  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[87]~174_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[69]~138_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~173 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[87]~174_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~173 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[69]~138_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[87]~174_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[69]~138_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~173 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~174_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~175 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~174 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~174 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \accel|mult_inst|p_out[105] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~174_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [105]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[105] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \accel|t6_s5[105]~333 (
// Equation(s):
// \accel|t6_s5[105]~333_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [105] & (!\accel|t6_s5[104]~332 )) # (!\accel|mult_inst|p_out [105] & ((\accel|t6_s5[104]~332 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [105] & 
// (\accel|t6_s5[104]~332  & VCC)) # (!\accel|mult_inst|p_out [105] & (!\accel|t6_s5[104]~332 ))))
// \accel|t6_s5[105]~334  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[104]~332 ) # (!\accel|mult_inst|p_out [105]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [105] & !\accel|t6_s5[104]~332 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [105]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[104]~332 ),
	.combout(\accel|t6_s5[105]~333_combout ),
	.cout(\accel|t6_s5[105]~334 ));
// synopsys translate_off
defparam \accel|t6_s5[105]~333 .lut_mask = 16'h692B;
defparam \accel|t6_s5[105]~333 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \accel|t6_s5[105] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[105]~333_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [105]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[105] .is_wysiwyg = "true";
defparam \accel|t6_s5[105] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \accel|q_reg[104] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [105]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [104]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[104] .is_wysiwyg = "true";
defparam \accel|q_reg[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[70]~140 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[70]~140_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT34  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[69]~139 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT34  & (\accel|mult_inst|Mult0|auto_generated|add45_result[69]~139  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add45_result[70]~141  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT34 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[69]~139 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT34 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[69]~139 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[70]~140_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[70]~141 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[70]~140 .lut_mask = 16'h5AAF;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[70]~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[70]~140 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[70]~140_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT16  & (\accel|mult_inst|Mult0|auto_generated|add41_result[69]~139  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT16  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[69]~139  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add41_result[70]~141  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT16  & !\accel|mult_inst|Mult0|auto_generated|add41_result[69]~139 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT16 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[69]~139 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[70]~140_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[70]~141 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[70]~140 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[70]~140 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[88]~176 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[88]~176_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[70]~140_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT16  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[87]~175 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[88]~177  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[70]~140_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT16 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[87]~175 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[70]~140_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT16  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[87]~175 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[70]~140_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[87]~175 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[88]~176_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[88]~177 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[88]~176 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[88]~176 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~176 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~176_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[70]~140_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[88]~176_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~175 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~177  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[70]~140_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[88]~176_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~175 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[70]~140_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[88]~176_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~175 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[70]~140_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[88]~176_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~175 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~176_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~177 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~176 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~176 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \accel|mult_inst|p_out[106] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~176_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [106]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[106] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \accel|t6_s5[106]~335 (
// Equation(s):
// \accel|t6_s5[106]~335_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [106] $ (\accel|t6_s5[105]~334 )))) # (GND)
// \accel|t6_s5[106]~336  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [106] & !\accel|t6_s5[105]~334 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [106]) # (!\accel|t6_s5[105]~334 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [106]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[105]~334 ),
	.combout(\accel|t6_s5[106]~335_combout ),
	.cout(\accel|t6_s5[106]~336 ));
// synopsys translate_off
defparam \accel|t6_s5[106]~335 .lut_mask = 16'h964D;
defparam \accel|t6_s5[106]~335 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \accel|t6_s5[106] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[106]~335_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [106]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[106] .is_wysiwyg = "true";
defparam \accel|t6_s5[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \accel|q_reg[105]~feeder (
// Equation(s):
// \accel|q_reg[105]~feeder_combout  = \accel|t6_s5 [106]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [106]),
	.cin(gnd),
	.combout(\accel|q_reg[105]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[105]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[105]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \accel|q_reg[105] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[105]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [105]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[105] .is_wysiwyg = "true";
defparam \accel|q_reg[105] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[71]~142 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[71]~142_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT35  & (\accel|mult_inst|Mult0|auto_generated|add45_result[70]~141  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT35  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[70]~141 ))
// \accel|mult_inst|Mult0|auto_generated|add45_result[71]~143  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT35  & !\accel|mult_inst|Mult0|auto_generated|add45_result[70]~141 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out22~DATAOUT35 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[70]~141 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[71]~142_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[71]~143 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[71]~142 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[71]~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[71]~142 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[71]~142_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[70]~141 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[70]~141 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add41_result[71]~143  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add41_result[70]~141 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT17 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[70]~141 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[71]~142_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[71]~143 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[71]~142 .lut_mask = 16'h5A5F;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[71]~142 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[89]~178 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[89]~178_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[71]~142_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[88]~177  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[71]~142_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[88]~177 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[71]~142_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[88]~177 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[71]~142_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[88]~177 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[89]~179  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[71]~142_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[88]~177 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT17  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[88]~177 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[71]~142_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT17 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[71]~142_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[88]~177 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[89]~178_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[89]~179 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[89]~178 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[89]~178 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~178 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~178_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[71]~142_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[89]~178_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~177  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[89]~178_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~177 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[71]~142_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[89]~178_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~177 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[89]~178_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~177 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~179  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[71]~142_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[89]~178_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~177 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[71]~142_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~177 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[89]~178_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[71]~142_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[89]~178_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~177 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~178_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~179 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~178 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~178 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \accel|mult_inst|p_out[107] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~178_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [107]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[107] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \accel|t6_s5[107]~337 (
// Equation(s):
// \accel|t6_s5[107]~337_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [107] & (!\accel|t6_s5[106]~336 )) # (!\accel|mult_inst|p_out [107] & ((\accel|t6_s5[106]~336 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [107] & 
// (\accel|t6_s5[106]~336  & VCC)) # (!\accel|mult_inst|p_out [107] & (!\accel|t6_s5[106]~336 ))))
// \accel|t6_s5[107]~338  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[106]~336 ) # (!\accel|mult_inst|p_out [107]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [107] & !\accel|t6_s5[106]~336 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [107]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[106]~336 ),
	.combout(\accel|t6_s5[107]~337_combout ),
	.cout(\accel|t6_s5[107]~338 ));
// synopsys translate_off
defparam \accel|t6_s5[107]~337 .lut_mask = 16'h692B;
defparam \accel|t6_s5[107]~337 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \accel|t6_s5[107] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[107]~337_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [107]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[107] .is_wysiwyg = "true";
defparam \accel|t6_s5[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \accel|q_reg[106]~feeder (
// Equation(s):
// \accel|q_reg[106]~feeder_combout  = \accel|t6_s5 [107]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [107]),
	.cin(gnd),
	.combout(\accel|q_reg[106]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[106]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[106]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \accel|q_reg[106] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[106]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [106]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[106] .is_wysiwyg = "true";
defparam \accel|q_reg[106] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[72]~144 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[72]~144_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT18  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[71]~143 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT18  & (\accel|mult_inst|Mult0|auto_generated|add45_result[71]~143  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add45_result[72]~145  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT18 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[71]~143 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT18 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[71]~143 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[72]~144_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[72]~145 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[72]~144 .lut_mask = 16'h5AAF;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[72]~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPMULT_X20_Y7_N0
cycloneive_mac_mult \accel|mult_inst|Mult0|auto_generated|mac_mult31 (
	.signa(vcc),
	.signb(vcc),
	.clk(\clk~inputclkctrl_outclk ),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|a_reg~63_combout ,\accel|mult_inst|a_reg~62_combout ,\accel|mult_inst|a_reg~61_combout ,\accel|mult_inst|a_reg~60_combout ,\accel|mult_inst|a_reg~59_combout ,\accel|mult_inst|a_reg~58_combout ,\accel|mult_inst|a_reg~57_combout ,
\accel|mult_inst|a_reg~56_combout ,\accel|mult_inst|a_reg~55_combout ,\accel|mult_inst|a_reg~54_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\accel|mult_inst|b_reg~63_combout ,\accel|mult_inst|b_reg~62_combout ,\accel|mult_inst|b_reg~61_combout ,\accel|mult_inst|b_reg~60_combout ,\accel|mult_inst|b_reg~59_combout ,\accel|mult_inst|b_reg~58_combout ,\accel|mult_inst|b_reg~57_combout ,
\accel|mult_inst|b_reg~56_combout ,\accel|mult_inst|b_reg~55_combout ,\accel|mult_inst|b_reg~54_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_mult31_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult31 .dataa_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult31 .dataa_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult31 .datab_clock = "0";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult31 .datab_width = 18;
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult31 .signa_clock = "none";
defparam \accel|mult_inst|Mult0|auto_generated|mac_mult31 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y7_N2
cycloneive_mac_out \accel|mult_inst|Mult0|auto_generated|mac_out32 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT19 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT18 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT17 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT16 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT4 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT3 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~DATAOUT1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~dataout ,
\accel|mult_inst|Mult0|auto_generated|mac_mult31~15 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~14 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~13 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~12 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult31~11 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~10 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~9 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~8 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult31~7 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~6 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~5 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~4 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~3 ,
\accel|mult_inst|Mult0|auto_generated|mac_mult31~2 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~1 ,\accel|mult_inst|Mult0|auto_generated|mac_mult31~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\accel|mult_inst|Mult0|auto_generated|mac_out32_DATAOUT_bus ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|mac_out32 .dataa_width = 36;
defparam \accel|mult_inst|Mult0|auto_generated|mac_out32 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[72]~144 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[72]~144_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~dataout  & (\accel|mult_inst|Mult0|auto_generated|add41_result[71]~143  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out32~dataout  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[71]~143  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add41_result[72]~145  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out32~dataout  & !\accel|mult_inst|Mult0|auto_generated|add41_result[71]~143 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out32~dataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[71]~143 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[72]~144_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[72]~145 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[72]~144 .lut_mask = 16'hC30C;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[72]~144 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[90]~180 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[90]~180_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT18  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[72]~144_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[89]~179 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[90]~181  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT18  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[72]~144_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[89]~179 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT18  & (\accel|mult_inst|Mult0|auto_generated|add41_result[72]~144_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[89]~179 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT18 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[72]~144_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[89]~179 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[90]~180_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[90]~181 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[90]~180 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[90]~180 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~180 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~180_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[72]~144_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[90]~180_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~179 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~181  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[72]~144_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[90]~180_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~179 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[72]~144_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[90]~180_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~179 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[72]~144_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[90]~180_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~179 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~180_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~181 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~180 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~180 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \accel|mult_inst|p_out[108] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~180_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [108]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[108] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \accel|t6_s5[108]~339 (
// Equation(s):
// \accel|t6_s5[108]~339_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [108] $ (\accel|t6_s5[107]~338 )))) # (GND)
// \accel|t6_s5[108]~340  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [108] & !\accel|t6_s5[107]~338 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [108]) # (!\accel|t6_s5[107]~338 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [108]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[107]~338 ),
	.combout(\accel|t6_s5[108]~339_combout ),
	.cout(\accel|t6_s5[108]~340 ));
// synopsys translate_off
defparam \accel|t6_s5[108]~339 .lut_mask = 16'h964D;
defparam \accel|t6_s5[108]~339 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \accel|t6_s5[108] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[108]~339_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [108]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[108] .is_wysiwyg = "true";
defparam \accel|t6_s5[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \accel|q_reg[107]~feeder (
// Equation(s):
// \accel|q_reg[107]~feeder_combout  = \accel|t6_s5 [108]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [108]),
	.cin(gnd),
	.combout(\accel|q_reg[107]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[107]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[107]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \accel|q_reg[107] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[107]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [107]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[107] .is_wysiwyg = "true";
defparam \accel|q_reg[107] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[73]~146 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[73]~146_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT19  & (\accel|mult_inst|Mult0|auto_generated|add45_result[72]~145  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[72]~145 ))
// \accel|mult_inst|Mult0|auto_generated|add45_result[73]~147  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT19  & !\accel|mult_inst|Mult0|auto_generated|add45_result[72]~145 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT19 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[72]~145 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[73]~146_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[73]~147 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[73]~146 .lut_mask = 16'hA505;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[73]~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[73]~146 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[73]~146_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT1  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[72]~145 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT1 
//  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[72]~145 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add41_result[73]~147  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add41_result[72]~145 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT1 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT1 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[72]~145 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[73]~146_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[73]~147 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[73]~146 .lut_mask = 16'h5A5F;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[73]~146 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[91]~182 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[91]~182_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[73]~146_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT19  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[90]~181  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[90]~181 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[73]~146_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT19  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[90]~181 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT19  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[90]~181 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[91]~183  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[73]~146_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT19  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[90]~181 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[73]~146_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[90]~181 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT19 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[73]~146_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT19 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[90]~181 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[91]~182_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[91]~183 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[91]~182 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[91]~182 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~182 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~182_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[73]~146_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[91]~182_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~181  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[91]~182_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~181 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[73]~146_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[91]~182_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~181 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[91]~182_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~181 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~183  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[73]~146_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[91]~182_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~181 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[73]~146_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~181 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[91]~182_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[73]~146_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[91]~182_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~181 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~182_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~183 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~182 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~182 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \accel|mult_inst|p_out[109] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~182_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [109]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[109] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \accel|t6_s5[109]~341 (
// Equation(s):
// \accel|t6_s5[109]~341_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [109] & (!\accel|t6_s5[108]~340 )) # (!\accel|mult_inst|p_out [109] & ((\accel|t6_s5[108]~340 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [109] & 
// (\accel|t6_s5[108]~340  & VCC)) # (!\accel|mult_inst|p_out [109] & (!\accel|t6_s5[108]~340 ))))
// \accel|t6_s5[109]~342  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[108]~340 ) # (!\accel|mult_inst|p_out [109]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [109] & !\accel|t6_s5[108]~340 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [109]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[108]~340 ),
	.combout(\accel|t6_s5[109]~341_combout ),
	.cout(\accel|t6_s5[109]~342 ));
// synopsys translate_off
defparam \accel|t6_s5[109]~341 .lut_mask = 16'h692B;
defparam \accel|t6_s5[109]~341 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \accel|t6_s5[109] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[109]~341_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [109]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[109] .is_wysiwyg = "true";
defparam \accel|t6_s5[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \accel|q_reg[108]~feeder (
// Equation(s):
// \accel|q_reg[108]~feeder_combout  = \accel|t6_s5 [109]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [109]),
	.cin(gnd),
	.combout(\accel|q_reg[108]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[108]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[108]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \accel|q_reg[108] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[108]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [108]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[108] .is_wysiwyg = "true";
defparam \accel|q_reg[108] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[74]~148 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[74]~148_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT2  & (\accel|mult_inst|Mult0|auto_generated|add41_result[73]~147  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT2  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[73]~147  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add41_result[74]~149  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT2  & !\accel|mult_inst|Mult0|auto_generated|add41_result[73]~147 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT2 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[73]~147 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[74]~148_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[74]~149 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[74]~148 .lut_mask = 16'hC30C;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[74]~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[92]~184 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[92]~184_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT20  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[74]~148_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[91]~183 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[92]~185  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT20  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[74]~148_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[91]~183 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT20  & (\accel|mult_inst|Mult0|auto_generated|add41_result[74]~148_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[91]~183 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT20 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[74]~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[91]~183 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[92]~184_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[92]~185 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[92]~184 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[92]~184 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[74]~148 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[74]~148_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT20  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[73]~147 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT20  & (\accel|mult_inst|Mult0|auto_generated|add45_result[73]~147  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add45_result[74]~149  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT20 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[73]~147 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT20 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[73]~147 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[74]~148_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[74]~149 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[74]~148 .lut_mask = 16'h3CCF;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[74]~148 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~184 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~184_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[92]~184_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[74]~148_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~183 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~185  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[92]~184_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[74]~148_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~183 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[92]~184_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[74]~148_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~183 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[92]~184_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[74]~148_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~183 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~184_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~185 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~184 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~184 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \accel|mult_inst|p_out[110] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~184_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [110]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[110] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \accel|t6_s5[110]~343 (
// Equation(s):
// \accel|t6_s5[110]~343_combout  = ((\accel|mult_inst|p_out [110] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[109]~342 )))) # (GND)
// \accel|t6_s5[110]~344  = CARRY((\accel|mult_inst|p_out [110] & ((!\accel|t6_s5[109]~342 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [110] & (!\accel|t3_s4 [65] & !\accel|t6_s5[109]~342 )))

	.dataa(\accel|mult_inst|p_out [110]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[109]~342 ),
	.combout(\accel|t6_s5[110]~343_combout ),
	.cout(\accel|t6_s5[110]~344 ));
// synopsys translate_off
defparam \accel|t6_s5[110]~343 .lut_mask = 16'h962B;
defparam \accel|t6_s5[110]~343 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \accel|t6_s5[110] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[110]~343_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [110]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[110] .is_wysiwyg = "true";
defparam \accel|t6_s5[110] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \accel|q_reg[109] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [110]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [109]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[109] .is_wysiwyg = "true";
defparam \accel|q_reg[109] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[75]~150 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[75]~150_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT21  & (\accel|mult_inst|Mult0|auto_generated|add45_result[74]~149  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[74]~149 ))
// \accel|mult_inst|Mult0|auto_generated|add45_result[75]~151  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT21  & !\accel|mult_inst|Mult0|auto_generated|add45_result[74]~149 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[74]~149 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[75]~150_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[75]~151 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[75]~150 .lut_mask = 16'hA505;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[75]~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[75]~150 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[75]~150_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT3  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[74]~149 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT3 
//  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[74]~149 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add41_result[75]~151  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add41_result[74]~149 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT3 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT3 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[74]~149 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[75]~150_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[75]~151 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[75]~150 .lut_mask = 16'h3C3F;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[75]~150 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[93]~186 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[93]~186_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[75]~150_combout  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[92]~185  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[75]~150_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[92]~185 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT21  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[75]~150_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[92]~185 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[75]~150_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[92]~185 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[93]~187  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT21  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[75]~150_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[92]~185 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT21  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[92]~185 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[75]~150_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT21 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[75]~150_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[92]~185 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[93]~186_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[93]~187 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[93]~186 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[93]~186 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~186 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~186_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[75]~150_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[93]~186_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~185  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[93]~186_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~185 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[75]~150_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[93]~186_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~185 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[93]~186_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~185 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~187  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[75]~150_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[93]~186_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~185 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[75]~150_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~185 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[93]~186_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[75]~150_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[93]~186_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~185 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~186_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~187 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~186 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~186 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \accel|mult_inst|p_out[111] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~186_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [111]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[111] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \accel|t6_s5[111]~345 (
// Equation(s):
// \accel|t6_s5[111]~345_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [111] & (!\accel|t6_s5[110]~344 )) # (!\accel|mult_inst|p_out [111] & ((\accel|t6_s5[110]~344 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [111] & 
// (\accel|t6_s5[110]~344  & VCC)) # (!\accel|mult_inst|p_out [111] & (!\accel|t6_s5[110]~344 ))))
// \accel|t6_s5[111]~346  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[110]~344 ) # (!\accel|mult_inst|p_out [111]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [111] & !\accel|t6_s5[110]~344 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [111]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[110]~344 ),
	.combout(\accel|t6_s5[111]~345_combout ),
	.cout(\accel|t6_s5[111]~346 ));
// synopsys translate_off
defparam \accel|t6_s5[111]~345 .lut_mask = 16'h692B;
defparam \accel|t6_s5[111]~345 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \accel|t6_s5[111] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[111]~345_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [111]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[111] .is_wysiwyg = "true";
defparam \accel|t6_s5[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \accel|q_reg[110]~feeder (
// Equation(s):
// \accel|q_reg[110]~feeder_combout  = \accel|t6_s5 [111]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [111]),
	.cin(gnd),
	.combout(\accel|q_reg[110]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[110]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[110]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N15
dffeas \accel|q_reg[110] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[110]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [110]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[110] .is_wysiwyg = "true";
defparam \accel|q_reg[110] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[76]~152 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[76]~152_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT22  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[75]~151 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT22  & (\accel|mult_inst|Mult0|auto_generated|add45_result[75]~151  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add45_result[76]~153  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT22 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[75]~151 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT22 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[75]~151 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[76]~152_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[76]~153 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[76]~152 .lut_mask = 16'h5AAF;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[76]~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[76]~152 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[76]~152_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT4  & (\accel|mult_inst|Mult0|auto_generated|add41_result[75]~151  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT4  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[75]~151  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add41_result[76]~153  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT4  & !\accel|mult_inst|Mult0|auto_generated|add41_result[75]~151 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[75]~151 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[76]~152_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[76]~153 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[76]~152 .lut_mask = 16'hC30C;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[76]~152 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[94]~188 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[94]~188_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT22  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[76]~152_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[93]~187 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[94]~189  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT22  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[76]~152_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[93]~187 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT22  & (\accel|mult_inst|Mult0|auto_generated|add41_result[76]~152_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[93]~187 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT22 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[76]~152_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[93]~187 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[94]~188_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[94]~189 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[94]~188 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[94]~188 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~188 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~188_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[76]~152_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[94]~188_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~187 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~189  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[76]~152_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[94]~188_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~187 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[76]~152_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[94]~188_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~187 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[76]~152_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[94]~188_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~187 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~188_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~189 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~188 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~188 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \accel|mult_inst|p_out[112] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~188_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [112]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[112] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \accel|t6_s5[112]~347 (
// Equation(s):
// \accel|t6_s5[112]~347_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [112] $ (\accel|t6_s5[111]~346 )))) # (GND)
// \accel|t6_s5[112]~348  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [112] & !\accel|t6_s5[111]~346 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [112]) # (!\accel|t6_s5[111]~346 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [112]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[111]~346 ),
	.combout(\accel|t6_s5[112]~347_combout ),
	.cout(\accel|t6_s5[112]~348 ));
// synopsys translate_off
defparam \accel|t6_s5[112]~347 .lut_mask = 16'h964D;
defparam \accel|t6_s5[112]~347 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \accel|t6_s5[112] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[112]~347_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [112]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[112] .is_wysiwyg = "true";
defparam \accel|t6_s5[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \accel|q_reg[111]~feeder (
// Equation(s):
// \accel|q_reg[111]~feeder_combout  = \accel|t6_s5 [112]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [112]),
	.cin(gnd),
	.combout(\accel|q_reg[111]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[111]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[111]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \accel|q_reg[111] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[111]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [111]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[111] .is_wysiwyg = "true";
defparam \accel|q_reg[111] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[77]~154 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[77]~154_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT5  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[76]~153 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT5 
//  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[76]~153 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add41_result[77]~155  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add41_result[76]~153 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT5 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT5 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[76]~153 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[77]~154_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[77]~155 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[77]~154 .lut_mask = 16'h5A5F;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[77]~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[95]~190 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[95]~190_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[77]~154_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT23  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[94]~189  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[94]~189 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[77]~154_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[94]~189 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT23  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[94]~189 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[95]~191  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[77]~154_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT23  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[94]~189 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[77]~154_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[94]~189 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT23 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[77]~154_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[94]~189 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[95]~190_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[95]~191 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[95]~190 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[95]~190 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[77]~154 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[77]~154_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT23  & (\accel|mult_inst|Mult0|auto_generated|add45_result[76]~153  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT23  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[76]~153 ))
// \accel|mult_inst|Mult0|auto_generated|add45_result[77]~155  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT23  & !\accel|mult_inst|Mult0|auto_generated|add45_result[76]~153 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT23 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[76]~153 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[77]~154_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[77]~155 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[77]~154 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[77]~154 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~190 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~190_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[95]~190_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[77]~154_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~189  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[77]~154_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~189 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[95]~190_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[77]~154_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~189 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[77]~154_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~189 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~191  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[95]~190_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[77]~154_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~189 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[95]~190_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~189 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[77]~154_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[95]~190_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[77]~154_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~189 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~190_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~191 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~190 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~190 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \accel|mult_inst|p_out[113] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~190_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [113]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[113] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \accel|t6_s5[113]~349 (
// Equation(s):
// \accel|t6_s5[113]~349_combout  = (\accel|mult_inst|p_out [113] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[112]~348 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[112]~348  & VCC)))) # (!\accel|mult_inst|p_out [113] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[112]~348 ) 
// # (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[112]~348 ))))
// \accel|t6_s5[113]~350  = CARRY((\accel|mult_inst|p_out [113] & (\accel|t3_s4 [65] & !\accel|t6_s5[112]~348 )) # (!\accel|mult_inst|p_out [113] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[112]~348 ))))

	.dataa(\accel|mult_inst|p_out [113]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[112]~348 ),
	.combout(\accel|t6_s5[113]~349_combout ),
	.cout(\accel|t6_s5[113]~350 ));
// synopsys translate_off
defparam \accel|t6_s5[113]~349 .lut_mask = 16'h694D;
defparam \accel|t6_s5[113]~349 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \accel|t6_s5[113] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[113]~349_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [113]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[113] .is_wysiwyg = "true";
defparam \accel|t6_s5[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \accel|q_reg[112]~feeder (
// Equation(s):
// \accel|q_reg[112]~feeder_combout  = \accel|t6_s5 [113]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [113]),
	.cin(gnd),
	.combout(\accel|q_reg[112]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[112]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[112]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \accel|q_reg[112] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[112]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [112]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[112] .is_wysiwyg = "true";
defparam \accel|q_reg[112] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[78]~156 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[78]~156_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT6  & (\accel|mult_inst|Mult0|auto_generated|add41_result[77]~155  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT6  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[77]~155  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add41_result[78]~157  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT6  & !\accel|mult_inst|Mult0|auto_generated|add41_result[77]~155 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT6 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[77]~155 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[78]~156_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[78]~157 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[78]~156 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[78]~156 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[96]~192 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[96]~192_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[78]~156_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT24  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[95]~191 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[96]~193  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[78]~156_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT24 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[95]~191 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[78]~156_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT24  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[95]~191 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[78]~156_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT24 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[95]~191 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[96]~192_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[96]~193 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[96]~192 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[96]~192 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[78]~156 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[78]~156_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT24  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[77]~155 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT24  & (\accel|mult_inst|Mult0|auto_generated|add45_result[77]~155  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add45_result[78]~157  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT24 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[77]~155 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT24 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[77]~155 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[78]~156_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[78]~157 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[78]~156 .lut_mask = 16'h5AAF;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[78]~156 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~192 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~192_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[96]~192_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[78]~156_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~191 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~193  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[96]~192_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[78]~156_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~191 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[96]~192_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[78]~156_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~191 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[96]~192_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[78]~156_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~191 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~192_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~193 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~192 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~192 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N3
dffeas \accel|mult_inst|p_out[114] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~192_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [114]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[114] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \accel|t6_s5[114]~351 (
// Equation(s):
// \accel|t6_s5[114]~351_combout  = ((\accel|mult_inst|p_out [114] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[113]~350 )))) # (GND)
// \accel|t6_s5[114]~352  = CARRY((\accel|mult_inst|p_out [114] & ((!\accel|t6_s5[113]~350 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [114] & (!\accel|t3_s4 [65] & !\accel|t6_s5[113]~350 )))

	.dataa(\accel|mult_inst|p_out [114]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[113]~350 ),
	.combout(\accel|t6_s5[114]~351_combout ),
	.cout(\accel|t6_s5[114]~352 ));
// synopsys translate_off
defparam \accel|t6_s5[114]~351 .lut_mask = 16'h962B;
defparam \accel|t6_s5[114]~351 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N3
dffeas \accel|t6_s5[114] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[114]~351_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [114]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[114] .is_wysiwyg = "true";
defparam \accel|t6_s5[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \accel|q_reg[113]~feeder (
// Equation(s):
// \accel|q_reg[113]~feeder_combout  = \accel|t6_s5 [114]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [114]),
	.cin(gnd),
	.combout(\accel|q_reg[113]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[113]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[113]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \accel|q_reg[113] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[113]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [113]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[113] .is_wysiwyg = "true";
defparam \accel|q_reg[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[79]~158 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[79]~158_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT25  & (\accel|mult_inst|Mult0|auto_generated|add45_result[78]~157  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[78]~157 ))
// \accel|mult_inst|Mult0|auto_generated|add45_result[79]~159  = CARRY((!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT25  & !\accel|mult_inst|Mult0|auto_generated|add45_result[78]~157 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[78]~157 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[79]~158_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[79]~159 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[79]~158 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[79]~158 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[79]~158 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[79]~158_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT7  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[78]~157 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT7 
//  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[78]~157 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add41_result[79]~159  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add41_result[78]~157 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT7 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT7 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[78]~157 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[79]~158_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[79]~159 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[79]~158 .lut_mask = 16'h5A5F;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[79]~158 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[97]~194 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[97]~194_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[79]~158_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT25  & 
// (\accel|mult_inst|Mult0|auto_generated|add33_result[96]~193  & VCC)) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[96]~193 )))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[79]~158_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT25  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[96]~193 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT25  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[96]~193 ) # (GND)))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[97]~195  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[79]~158_combout  & (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT25  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[96]~193 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[79]~158_combout  & ((!\accel|mult_inst|Mult0|auto_generated|add33_result[96]~193 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT25 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[79]~158_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT25 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[96]~193 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[97]~194_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[97]~195 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[97]~194 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[97]~194 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~194 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~194_combout  = (\accel|mult_inst|Mult0|auto_generated|add45_result[79]~158_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[97]~194_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~193  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[97]~194_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~193 )))) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[79]~158_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add33_result[97]~194_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~193 )) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[97]~194_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~193 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~195  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[79]~158_combout  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[97]~194_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~193 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[79]~158_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~193 ) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[97]~194_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[79]~158_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[97]~194_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~193 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~194_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~195 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~194 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~194 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \accel|mult_inst|p_out[115] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [115]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[115] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \accel|t6_s5[115]~353 (
// Equation(s):
// \accel|t6_s5[115]~353_combout  = (\accel|mult_inst|p_out [115] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[114]~352 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[114]~352  & VCC)))) # (!\accel|mult_inst|p_out [115] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[114]~352 ) 
// # (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[114]~352 ))))
// \accel|t6_s5[115]~354  = CARRY((\accel|mult_inst|p_out [115] & (\accel|t3_s4 [65] & !\accel|t6_s5[114]~352 )) # (!\accel|mult_inst|p_out [115] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[114]~352 ))))

	.dataa(\accel|mult_inst|p_out [115]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[114]~352 ),
	.combout(\accel|t6_s5[115]~353_combout ),
	.cout(\accel|t6_s5[115]~354 ));
// synopsys translate_off
defparam \accel|t6_s5[115]~353 .lut_mask = 16'h694D;
defparam \accel|t6_s5[115]~353 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \accel|t6_s5[115] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[115]~353_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [115]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[115] .is_wysiwyg = "true";
defparam \accel|t6_s5[115] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \accel|q_reg[114] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [115]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [114]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[114] .is_wysiwyg = "true";
defparam \accel|q_reg[114] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[80]~160 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[80]~160_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT26  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[79]~159 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT26  & (\accel|mult_inst|Mult0|auto_generated|add45_result[79]~159  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|add45_result[80]~161  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT26 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[79]~159 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[79]~159 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[80]~160_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[80]~161 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[80]~160 .lut_mask = 16'h3CCF;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[80]~160 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[80]~160 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[80]~160_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT8  & (\accel|mult_inst|Mult0|auto_generated|add41_result[79]~159  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT8  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[79]~159  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add41_result[80]~161  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT8  & !\accel|mult_inst|Mult0|auto_generated|add41_result[79]~159 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT8 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[79]~159 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[80]~160_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[80]~161 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[80]~160 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[80]~160 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[98]~196 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[98]~196_combout  = ((\accel|mult_inst|Mult0|auto_generated|add41_result[80]~160_combout  $ (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT26  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[97]~195 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[98]~197  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[80]~160_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT26 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[97]~195 ))) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[80]~160_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT26  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[97]~195 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[80]~160_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT26 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[97]~195 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[98]~196_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[98]~197 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[98]~196 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[98]~196 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~196 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~196_combout  = ((\accel|mult_inst|Mult0|auto_generated|add45_result[80]~160_combout  $ (\accel|mult_inst|Mult0|auto_generated|add33_result[98]~196_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~195 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~197  = CARRY((\accel|mult_inst|Mult0|auto_generated|add45_result[80]~160_combout  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[98]~196_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~195 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add45_result[80]~160_combout  & (\accel|mult_inst|Mult0|auto_generated|add33_result[98]~196_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~195 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add45_result[80]~160_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[98]~196_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~195 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~196_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~197 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~196 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~196 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \accel|mult_inst|p_out[116] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [116]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[116] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \accel|t6_s5[116]~355 (
// Equation(s):
// \accel|t6_s5[116]~355_combout  = ((\accel|mult_inst|p_out [116] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[115]~354 )))) # (GND)
// \accel|t6_s5[116]~356  = CARRY((\accel|mult_inst|p_out [116] & ((!\accel|t6_s5[115]~354 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [116] & (!\accel|t3_s4 [65] & !\accel|t6_s5[115]~354 )))

	.dataa(\accel|mult_inst|p_out [116]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[115]~354 ),
	.combout(\accel|t6_s5[116]~355_combout ),
	.cout(\accel|t6_s5[116]~356 ));
// synopsys translate_off
defparam \accel|t6_s5[116]~355 .lut_mask = 16'h962B;
defparam \accel|t6_s5[116]~355 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \accel|t6_s5[116] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[116]~355_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [116]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[116] .is_wysiwyg = "true";
defparam \accel|t6_s5[116] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \accel|q_reg[115] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [116]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [115]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[115] .is_wysiwyg = "true";
defparam \accel|q_reg[115] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[81]~162 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[81]~162_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT9  & (!\accel|mult_inst|Mult0|auto_generated|add41_result[80]~161 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT9 
//  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[80]~161 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add41_result[81]~163  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add41_result[80]~161 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT9 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT9 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[80]~161 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[81]~162_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add41_result[81]~163 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[81]~162 .lut_mask = 16'h5A5F;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[81]~162 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[99]~198 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[99]~198_combout  = (\accel|mult_inst|Mult0|auto_generated|add41_result[81]~162_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT27  & 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[98]~197 )) # (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT27  & (\accel|mult_inst|Mult0|auto_generated|add33_result[98]~197  & VCC)))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add41_result[81]~162_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT27  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[98]~197 ) # (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[98]~197 ))))
// \accel|mult_inst|Mult0|auto_generated|add33_result[99]~199  = CARRY((\accel|mult_inst|Mult0|auto_generated|add41_result[81]~162_combout  & (\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT27  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[98]~197 )) # (!\accel|mult_inst|Mult0|auto_generated|add41_result[81]~162_combout  & ((\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT27 ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[98]~197 ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add41_result[81]~162_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out30~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[98]~197 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[99]~198_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[99]~199 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[99]~198 .lut_mask = 16'h694D;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[99]~198 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[81]~162 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[81]~162_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT27  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[80]~161 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT27  & (\accel|mult_inst|Mult0|auto_generated|add45_result[80]~161  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add45_result[81]~163  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT27  & !\accel|mult_inst|Mult0|auto_generated|add45_result[80]~161 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out24~DATAOUT27 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[80]~161 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[81]~162_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add45_result[81]~163 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[81]~162 .lut_mask = 16'h3C0C;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[81]~162 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~198 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~198_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[99]~198_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[81]~162_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~197  & 
// VCC)) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[81]~162_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~197 )))) # (!\accel|mult_inst|Mult0|auto_generated|add33_result[99]~198_combout  & 
// ((\accel|mult_inst|Mult0|auto_generated|add45_result[81]~162_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~197 )) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[81]~162_combout  & ((\accel|mult_inst|Mult0|auto_generated|op_2~197 ) # 
// (GND)))))
// \accel|mult_inst|Mult0|auto_generated|op_2~199  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[99]~198_combout  & (!\accel|mult_inst|Mult0|auto_generated|add45_result[81]~162_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~197 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[99]~198_combout  & ((!\accel|mult_inst|Mult0|auto_generated|op_2~197 ) # (!\accel|mult_inst|Mult0|auto_generated|add45_result[81]~162_combout ))))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[99]~198_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[81]~162_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~197 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~198_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~199 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~198 .lut_mask = 16'h9617;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~198 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \accel|mult_inst|p_out[117] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [117]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[117] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \accel|t6_s5[117]~357 (
// Equation(s):
// \accel|t6_s5[117]~357_combout  = (\accel|mult_inst|p_out [117] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[116]~356 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[116]~356  & VCC)))) # (!\accel|mult_inst|p_out [117] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[116]~356 ) 
// # (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[116]~356 ))))
// \accel|t6_s5[117]~358  = CARRY((\accel|mult_inst|p_out [117] & (\accel|t3_s4 [65] & !\accel|t6_s5[116]~356 )) # (!\accel|mult_inst|p_out [117] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[116]~356 ))))

	.dataa(\accel|mult_inst|p_out [117]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[116]~356 ),
	.combout(\accel|t6_s5[117]~357_combout ),
	.cout(\accel|t6_s5[117]~358 ));
// synopsys translate_off
defparam \accel|t6_s5[117]~357 .lut_mask = 16'h694D;
defparam \accel|t6_s5[117]~357 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \accel|t6_s5[117] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[117]~357_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [117]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[117] .is_wysiwyg = "true";
defparam \accel|t6_s5[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \accel|q_reg[116]~feeder (
// Equation(s):
// \accel|q_reg[116]~feeder_combout  = \accel|t6_s5 [117]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [117]),
	.cin(gnd),
	.combout(\accel|q_reg[116]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[116]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[116]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \accel|q_reg[116] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[116]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [116]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[116] .is_wysiwyg = "true";
defparam \accel|q_reg[116] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add41_result[82]~164 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add41_result[82]~164_combout  = !\accel|mult_inst|Mult0|auto_generated|add41_result[81]~163 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\accel|mult_inst|Mult0|auto_generated|add41_result[81]~163 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add41_result[82]~164_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[82]~164 .lut_mask = 16'h0F0F;
defparam \accel|mult_inst|Mult0|auto_generated|add41_result[82]~164 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[100]~200 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[100]~200_combout  = ((\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT10  $ (\accel|mult_inst|Mult0|auto_generated|add41_result[82]~164_combout  $ 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[99]~199 )))) # (GND)
// \accel|mult_inst|Mult0|auto_generated|add33_result[100]~201  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT10  & ((\accel|mult_inst|Mult0|auto_generated|add41_result[82]~164_combout ) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[99]~199 ))) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT10  & (\accel|mult_inst|Mult0|auto_generated|add41_result[82]~164_combout  & 
// !\accel|mult_inst|Mult0|auto_generated|add33_result[99]~199 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT10 ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add41_result[82]~164_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[99]~199 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[100]~200_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[100]~201 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[100]~200 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[100]~200 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add45_result[82]~164 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add45_result[82]~164_combout  = !\accel|mult_inst|Mult0|auto_generated|add45_result[81]~163 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\accel|mult_inst|Mult0|auto_generated|add45_result[81]~163 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add45_result[82]~164_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[82]~164 .lut_mask = 16'h0F0F;
defparam \accel|mult_inst|Mult0|auto_generated|add45_result[82]~164 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~200 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~200_combout  = ((\accel|mult_inst|Mult0|auto_generated|add33_result[100]~200_combout  $ (\accel|mult_inst|Mult0|auto_generated|add45_result[82]~164_combout  $ (!\accel|mult_inst|Mult0|auto_generated|op_2~199 )))) 
// # (GND)
// \accel|mult_inst|Mult0|auto_generated|op_2~201  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[100]~200_combout  & ((\accel|mult_inst|Mult0|auto_generated|add45_result[82]~164_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~199 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[100]~200_combout  & (\accel|mult_inst|Mult0|auto_generated|add45_result[82]~164_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~199 )))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[100]~200_combout ),
	.datab(\accel|mult_inst|Mult0|auto_generated|add45_result[82]~164_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~199 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~200_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~201 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~200 .lut_mask = 16'h698E;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~200 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N11
dffeas \accel|mult_inst|p_out[118] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~200_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [118]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[118] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[118] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \accel|t6_s5[118]~359 (
// Equation(s):
// \accel|t6_s5[118]~359_combout  = ((\accel|mult_inst|p_out [118] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[117]~358 )))) # (GND)
// \accel|t6_s5[118]~360  = CARRY((\accel|mult_inst|p_out [118] & ((!\accel|t6_s5[117]~358 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [118] & (!\accel|t3_s4 [65] & !\accel|t6_s5[117]~358 )))

	.dataa(\accel|mult_inst|p_out [118]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[117]~358 ),
	.combout(\accel|t6_s5[118]~359_combout ),
	.cout(\accel|t6_s5[118]~360 ));
// synopsys translate_off
defparam \accel|t6_s5[118]~359 .lut_mask = 16'h962B;
defparam \accel|t6_s5[118]~359 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \accel|t6_s5[118] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[118]~359_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [118]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[118] .is_wysiwyg = "true";
defparam \accel|t6_s5[118] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \accel|q_reg[117]~feeder (
// Equation(s):
// \accel|q_reg[117]~feeder_combout  = \accel|t6_s5 [118]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [118]),
	.cin(gnd),
	.combout(\accel|q_reg[117]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[117]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[117]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N7
dffeas \accel|q_reg[117] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[117]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [117]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[117] .is_wysiwyg = "true";
defparam \accel|q_reg[117] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[101]~202 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[101]~202_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT11  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[100]~201 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT11  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[100]~201 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add33_result[101]~203  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add33_result[100]~201 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT11 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT11 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[100]~201 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[101]~202_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[101]~203 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[101]~202 .lut_mask = 16'h3C3F;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[101]~202 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~202 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~202_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[101]~202_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~201  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[101]~202_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~201 ))
// \accel|mult_inst|Mult0|auto_generated|op_2~203  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add33_result[101]~202_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~201 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[101]~202_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~201 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~202_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~203 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~202 .lut_mask = 16'hA505;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~202 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \accel|mult_inst|p_out[119] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [119]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[119] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \accel|t6_s5[119]~361 (
// Equation(s):
// \accel|t6_s5[119]~361_combout  = (\accel|mult_inst|p_out [119] & ((\accel|t3_s4 [65] & (!\accel|t6_s5[118]~360 )) # (!\accel|t3_s4 [65] & (\accel|t6_s5[118]~360  & VCC)))) # (!\accel|mult_inst|p_out [119] & ((\accel|t3_s4 [65] & ((\accel|t6_s5[118]~360 ) 
// # (GND))) # (!\accel|t3_s4 [65] & (!\accel|t6_s5[118]~360 ))))
// \accel|t6_s5[119]~362  = CARRY((\accel|mult_inst|p_out [119] & (\accel|t3_s4 [65] & !\accel|t6_s5[118]~360 )) # (!\accel|mult_inst|p_out [119] & ((\accel|t3_s4 [65]) # (!\accel|t6_s5[118]~360 ))))

	.dataa(\accel|mult_inst|p_out [119]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[118]~360 ),
	.combout(\accel|t6_s5[119]~361_combout ),
	.cout(\accel|t6_s5[119]~362 ));
// synopsys translate_off
defparam \accel|t6_s5[119]~361 .lut_mask = 16'h694D;
defparam \accel|t6_s5[119]~361 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \accel|t6_s5[119] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[119]~361_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [119]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[119] .is_wysiwyg = "true";
defparam \accel|t6_s5[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \accel|q_reg[118]~feeder (
// Equation(s):
// \accel|q_reg[118]~feeder_combout  = \accel|t6_s5 [119]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [119]),
	.cin(gnd),
	.combout(\accel|q_reg[118]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[118]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[118]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \accel|q_reg[118] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[118]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [118]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[118] .is_wysiwyg = "true";
defparam \accel|q_reg[118] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[102]~204 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[102]~204_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT12  & (\accel|mult_inst|Mult0|auto_generated|add33_result[101]~203  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT12  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[101]~203  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add33_result[102]~205  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT12  & !\accel|mult_inst|Mult0|auto_generated|add33_result[101]~203 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT12 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[101]~203 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[102]~204_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[102]~205 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[102]~204 .lut_mask = 16'hC30C;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[102]~204 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~204 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~204_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[102]~204_combout  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|op_2~203 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[102]~204_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~203  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|op_2~205  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[102]~204_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~203 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[102]~204_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~203 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~204_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~205 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~204 .lut_mask = 16'h5AAF;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~204 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \accel|mult_inst|p_out[120] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~204_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [120]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[120] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \accel|t6_s5[120]~363 (
// Equation(s):
// \accel|t6_s5[120]~363_combout  = ((\accel|mult_inst|p_out [120] $ (\accel|t3_s4 [65] $ (\accel|t6_s5[119]~362 )))) # (GND)
// \accel|t6_s5[120]~364  = CARRY((\accel|mult_inst|p_out [120] & ((!\accel|t6_s5[119]~362 ) # (!\accel|t3_s4 [65]))) # (!\accel|mult_inst|p_out [120] & (!\accel|t3_s4 [65] & !\accel|t6_s5[119]~362 )))

	.dataa(\accel|mult_inst|p_out [120]),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[119]~362 ),
	.combout(\accel|t6_s5[120]~363_combout ),
	.cout(\accel|t6_s5[120]~364 ));
// synopsys translate_off
defparam \accel|t6_s5[120]~363 .lut_mask = 16'h962B;
defparam \accel|t6_s5[120]~363 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N15
dffeas \accel|t6_s5[120] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[120]~363_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [120]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[120] .is_wysiwyg = "true";
defparam \accel|t6_s5[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \accel|q_reg[119]~feeder (
// Equation(s):
// \accel|q_reg[119]~feeder_combout  = \accel|t6_s5 [120]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [120]),
	.cin(gnd),
	.combout(\accel|q_reg[119]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[119]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[119]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \accel|q_reg[119] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[119]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [119]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[119] .is_wysiwyg = "true";
defparam \accel|q_reg[119] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[103]~206 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[103]~206_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT13  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[102]~205 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT13  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[102]~205 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add33_result[103]~207  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add33_result[102]~205 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT13 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT13 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[102]~205 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[103]~206_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[103]~207 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[103]~206 .lut_mask = 16'h3C3F;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[103]~206 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~206 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~206_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[103]~206_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~205  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[103]~206_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~205 ))
// \accel|mult_inst|Mult0|auto_generated|op_2~207  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add33_result[103]~206_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~205 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[103]~206_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~205 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~206_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~207 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~206 .lut_mask = 16'hA505;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~206 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \accel|mult_inst|p_out[121] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~206_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [121]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[121] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \accel|t6_s5[121]~365 (
// Equation(s):
// \accel|t6_s5[121]~365_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [121] & (!\accel|t6_s5[120]~364 )) # (!\accel|mult_inst|p_out [121] & ((\accel|t6_s5[120]~364 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [121] & 
// (\accel|t6_s5[120]~364  & VCC)) # (!\accel|mult_inst|p_out [121] & (!\accel|t6_s5[120]~364 ))))
// \accel|t6_s5[121]~366  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[120]~364 ) # (!\accel|mult_inst|p_out [121]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [121] & !\accel|t6_s5[120]~364 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [121]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[120]~364 ),
	.combout(\accel|t6_s5[121]~365_combout ),
	.cout(\accel|t6_s5[121]~366 ));
// synopsys translate_off
defparam \accel|t6_s5[121]~365 .lut_mask = 16'h692B;
defparam \accel|t6_s5[121]~365 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \accel|t6_s5[121] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[121]~365_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [121]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[121] .is_wysiwyg = "true";
defparam \accel|t6_s5[121] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \accel|q_reg[120] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [121]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [120]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[120] .is_wysiwyg = "true";
defparam \accel|q_reg[120] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[104]~208 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[104]~208_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT14  & (\accel|mult_inst|Mult0|auto_generated|add33_result[103]~207  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT14  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[103]~207  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add33_result[104]~209  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT14  & !\accel|mult_inst|Mult0|auto_generated|add33_result[103]~207 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT14 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[103]~207 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[104]~208_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[104]~209 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[104]~208 .lut_mask = 16'hA50A;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[104]~208 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~208 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~208_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[104]~208_combout  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|op_2~207 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[104]~208_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~207  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|op_2~209  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[104]~208_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~207 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[104]~208_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~207 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~208_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~209 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~208 .lut_mask = 16'h3CCF;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~208 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \accel|mult_inst|p_out[122] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [122]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[122] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \accel|t6_s5[122]~367 (
// Equation(s):
// \accel|t6_s5[122]~367_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [122] $ (\accel|t6_s5[121]~366 )))) # (GND)
// \accel|t6_s5[122]~368  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [122] & !\accel|t6_s5[121]~366 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [122]) # (!\accel|t6_s5[121]~366 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [122]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[121]~366 ),
	.combout(\accel|t6_s5[122]~367_combout ),
	.cout(\accel|t6_s5[122]~368 ));
// synopsys translate_off
defparam \accel|t6_s5[122]~367 .lut_mask = 16'h964D;
defparam \accel|t6_s5[122]~367 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N19
dffeas \accel|t6_s5[122] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[122]~367_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [122]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[122] .is_wysiwyg = "true";
defparam \accel|t6_s5[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \accel|q_reg[121]~feeder (
// Equation(s):
// \accel|q_reg[121]~feeder_combout  = \accel|t6_s5 [122]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [122]),
	.cin(gnd),
	.combout(\accel|q_reg[121]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[121]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[121]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \accel|q_reg[121] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[121]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [121]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[121] .is_wysiwyg = "true";
defparam \accel|q_reg[121] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[105]~210 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[105]~210_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT15  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[104]~209 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT15  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[104]~209 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add33_result[105]~211  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add33_result[104]~209 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT15 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT15 ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[104]~209 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[105]~210_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[105]~211 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[105]~210 .lut_mask = 16'h5A5F;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[105]~210 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~210 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~210_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[105]~210_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~209  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[105]~210_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~209 ))
// \accel|mult_inst|Mult0|auto_generated|op_2~211  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add33_result[105]~210_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~209 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[105]~210_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~209 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~210_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~211 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~210 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~210 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \accel|mult_inst|p_out[123] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~210_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [123]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[123] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \accel|t6_s5[123]~369 (
// Equation(s):
// \accel|t6_s5[123]~369_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [123] & (!\accel|t6_s5[122]~368 )) # (!\accel|mult_inst|p_out [123] & ((\accel|t6_s5[122]~368 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [123] & 
// (\accel|t6_s5[122]~368  & VCC)) # (!\accel|mult_inst|p_out [123] & (!\accel|t6_s5[122]~368 ))))
// \accel|t6_s5[123]~370  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[122]~368 ) # (!\accel|mult_inst|p_out [123]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [123] & !\accel|t6_s5[122]~368 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [123]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[122]~368 ),
	.combout(\accel|t6_s5[123]~369_combout ),
	.cout(\accel|t6_s5[123]~370 ));
// synopsys translate_off
defparam \accel|t6_s5[123]~369 .lut_mask = 16'h692B;
defparam \accel|t6_s5[123]~369 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \accel|t6_s5[123] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[123]~369_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [123]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[123] .is_wysiwyg = "true";
defparam \accel|t6_s5[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \accel|q_reg[122]~feeder (
// Equation(s):
// \accel|q_reg[122]~feeder_combout  = \accel|t6_s5 [123]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [123]),
	.cin(gnd),
	.combout(\accel|q_reg[122]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[122]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[122]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \accel|q_reg[122] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[122]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [122]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[122] .is_wysiwyg = "true";
defparam \accel|q_reg[122] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[106]~212 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[106]~212_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT16  & (\accel|mult_inst|Mult0|auto_generated|add33_result[105]~211  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT16  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[105]~211  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add33_result[106]~213  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT16  & !\accel|mult_inst|Mult0|auto_generated|add33_result[105]~211 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT16 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[105]~211 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[106]~212_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[106]~213 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[106]~212 .lut_mask = 16'hC30C;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[106]~212 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~212 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~212_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[106]~212_combout  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|op_2~211 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[106]~212_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~211  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|op_2~213  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[106]~212_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~211 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[106]~212_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~211 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~212_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~213 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~212 .lut_mask = 16'h3CCF;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~212 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \accel|mult_inst|p_out[124] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~212_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [124]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[124] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \accel|t6_s5[124]~371 (
// Equation(s):
// \accel|t6_s5[124]~371_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [124] $ (\accel|t6_s5[123]~370 )))) # (GND)
// \accel|t6_s5[124]~372  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [124] & !\accel|t6_s5[123]~370 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [124]) # (!\accel|t6_s5[123]~370 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [124]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[123]~370 ),
	.combout(\accel|t6_s5[124]~371_combout ),
	.cout(\accel|t6_s5[124]~372 ));
// synopsys translate_off
defparam \accel|t6_s5[124]~371 .lut_mask = 16'h964D;
defparam \accel|t6_s5[124]~371 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \accel|t6_s5[124] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[124]~371_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [124]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[124] .is_wysiwyg = "true";
defparam \accel|t6_s5[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \accel|q_reg[123]~feeder (
// Equation(s):
// \accel|q_reg[123]~feeder_combout  = \accel|t6_s5 [124]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [124]),
	.cin(gnd),
	.combout(\accel|q_reg[123]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[123]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[123]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \accel|q_reg[123] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[123]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [123]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[123] .is_wysiwyg = "true";
defparam \accel|q_reg[123] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[107]~214 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[107]~214_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT17  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[106]~213 )) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT17  & ((\accel|mult_inst|Mult0|auto_generated|add33_result[106]~213 ) # (GND)))
// \accel|mult_inst|Mult0|auto_generated|add33_result[107]~215  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add33_result[106]~213 ) # (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT17 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT17 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[106]~213 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[107]~214_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[107]~215 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[107]~214 .lut_mask = 16'h3C3F;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[107]~214 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~214 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~214_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[107]~214_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~213  & VCC)) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[107]~214_combout  & (!\accel|mult_inst|Mult0|auto_generated|op_2~213 ))
// \accel|mult_inst|Mult0|auto_generated|op_2~215  = CARRY((!\accel|mult_inst|Mult0|auto_generated|add33_result[107]~214_combout  & !\accel|mult_inst|Mult0|auto_generated|op_2~213 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|add33_result[107]~214_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~213 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~214_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~215 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~214 .lut_mask = 16'hC303;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~214 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \accel|mult_inst|p_out[125] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~214_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [125]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[125] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \accel|t6_s5[125]~373 (
// Equation(s):
// \accel|t6_s5[125]~373_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [125] & (!\accel|t6_s5[124]~372 )) # (!\accel|mult_inst|p_out [125] & ((\accel|t6_s5[124]~372 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [125] & 
// (\accel|t6_s5[124]~372  & VCC)) # (!\accel|mult_inst|p_out [125] & (!\accel|t6_s5[124]~372 ))))
// \accel|t6_s5[125]~374  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[124]~372 ) # (!\accel|mult_inst|p_out [125]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [125] & !\accel|t6_s5[124]~372 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [125]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[124]~372 ),
	.combout(\accel|t6_s5[125]~373_combout ),
	.cout(\accel|t6_s5[125]~374 ));
// synopsys translate_off
defparam \accel|t6_s5[125]~373 .lut_mask = 16'h692B;
defparam \accel|t6_s5[125]~373 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \accel|t6_s5[125] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[125]~373_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [125]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[125] .is_wysiwyg = "true";
defparam \accel|t6_s5[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \accel|q_reg[124]~feeder (
// Equation(s):
// \accel|q_reg[124]~feeder_combout  = \accel|t6_s5 [125]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [125]),
	.cin(gnd),
	.combout(\accel|q_reg[124]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[124]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[124]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \accel|q_reg[124] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[124]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [124]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[124] .is_wysiwyg = "true";
defparam \accel|q_reg[124] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[108]~216 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[108]~216_combout  = (\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT18  & (\accel|mult_inst|Mult0|auto_generated|add33_result[107]~215  $ (GND))) # 
// (!\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT18  & (!\accel|mult_inst|Mult0|auto_generated|add33_result[107]~215  & VCC))
// \accel|mult_inst|Mult0|auto_generated|add33_result[108]~217  = CARRY((\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT18  & !\accel|mult_inst|Mult0|auto_generated|add33_result[107]~215 ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT18 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[107]~215 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[108]~216_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|add33_result[108]~217 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[108]~216 .lut_mask = 16'hC30C;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[108]~216 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~216 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~216_combout  = (\accel|mult_inst|Mult0|auto_generated|add33_result[108]~216_combout  & ((GND) # (!\accel|mult_inst|Mult0|auto_generated|op_2~215 ))) # 
// (!\accel|mult_inst|Mult0|auto_generated|add33_result[108]~216_combout  & (\accel|mult_inst|Mult0|auto_generated|op_2~215  $ (GND)))
// \accel|mult_inst|Mult0|auto_generated|op_2~217  = CARRY((\accel|mult_inst|Mult0|auto_generated|add33_result[108]~216_combout ) # (!\accel|mult_inst|Mult0|auto_generated|op_2~215 ))

	.dataa(\accel|mult_inst|Mult0|auto_generated|add33_result[108]~216_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~215 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~216_combout ),
	.cout(\accel|mult_inst|Mult0|auto_generated|op_2~217 ));
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~216 .lut_mask = 16'h5AAF;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~216 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \accel|mult_inst|p_out[126] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~216_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [126]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[126] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \accel|t6_s5[126]~375 (
// Equation(s):
// \accel|t6_s5[126]~375_combout  = ((\accel|t3_s4 [65] $ (\accel|mult_inst|p_out [126] $ (\accel|t6_s5[125]~374 )))) # (GND)
// \accel|t6_s5[126]~376  = CARRY((\accel|t3_s4 [65] & (\accel|mult_inst|p_out [126] & !\accel|t6_s5[125]~374 )) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [126]) # (!\accel|t6_s5[125]~374 ))))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [126]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[125]~374 ),
	.combout(\accel|t6_s5[126]~375_combout ),
	.cout(\accel|t6_s5[126]~376 ));
// synopsys translate_off
defparam \accel|t6_s5[126]~375 .lut_mask = 16'h964D;
defparam \accel|t6_s5[126]~375 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N27
dffeas \accel|t6_s5[126] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[126]~375_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [126]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[126] .is_wysiwyg = "true";
defparam \accel|t6_s5[126] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \accel|q_reg[125] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\accel|t6_s5 [126]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [125]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[125] .is_wysiwyg = "true";
defparam \accel|q_reg[125] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|add33_result[109]~218 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|add33_result[109]~218_combout  = \accel|mult_inst|Mult0|auto_generated|add33_result[108]~217 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\accel|mult_inst|Mult0|auto_generated|add33_result[108]~217 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|add33_result[109]~218_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[109]~218 .lut_mask = 16'hF0F0;
defparam \accel|mult_inst|Mult0|auto_generated|add33_result[109]~218 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \accel|mult_inst|Mult0|auto_generated|op_2~218 (
// Equation(s):
// \accel|mult_inst|Mult0|auto_generated|op_2~218_combout  = \accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT19  $ (\accel|mult_inst|Mult0|auto_generated|op_2~217  $ (!\accel|mult_inst|Mult0|auto_generated|add33_result[109]~218_combout ))

	.dataa(gnd),
	.datab(\accel|mult_inst|Mult0|auto_generated|mac_out32~DATAOUT19 ),
	.datac(gnd),
	.datad(\accel|mult_inst|Mult0|auto_generated|add33_result[109]~218_combout ),
	.cin(\accel|mult_inst|Mult0|auto_generated|op_2~217 ),
	.combout(\accel|mult_inst|Mult0|auto_generated|op_2~218_combout ),
	.cout());
// synopsys translate_off
defparam \accel|mult_inst|Mult0|auto_generated|op_2~218 .lut_mask = 16'h3CC3;
defparam \accel|mult_inst|Mult0|auto_generated|op_2~218 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \accel|mult_inst|p_out[127] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|mult_inst|Mult0|auto_generated|op_2~218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|mult_inst|p_out [127]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|mult_inst|p_out[127] .is_wysiwyg = "true";
defparam \accel|mult_inst|p_out[127] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \accel|t6_s5[127]~377 (
// Equation(s):
// \accel|t6_s5[127]~377_combout  = (\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [127] & (!\accel|t6_s5[126]~376 )) # (!\accel|mult_inst|p_out [127] & ((\accel|t6_s5[126]~376 ) # (GND))))) # (!\accel|t3_s4 [65] & ((\accel|mult_inst|p_out [127] & 
// (\accel|t6_s5[126]~376  & VCC)) # (!\accel|mult_inst|p_out [127] & (!\accel|t6_s5[126]~376 ))))
// \accel|t6_s5[127]~378  = CARRY((\accel|t3_s4 [65] & ((!\accel|t6_s5[126]~376 ) # (!\accel|mult_inst|p_out [127]))) # (!\accel|t3_s4 [65] & (!\accel|mult_inst|p_out [127] & !\accel|t6_s5[126]~376 )))

	.dataa(\accel|t3_s4 [65]),
	.datab(\accel|mult_inst|p_out [127]),
	.datac(gnd),
	.datad(vcc),
	.cin(\accel|t6_s5[126]~376 ),
	.combout(\accel|t6_s5[127]~377_combout ),
	.cout(\accel|t6_s5[127]~378 ));
// synopsys translate_off
defparam \accel|t6_s5[127]~377 .lut_mask = 16'h692B;
defparam \accel|t6_s5[127]~377 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \accel|t6_s5[127] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[127]~377_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [127]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[127] .is_wysiwyg = "true";
defparam \accel|t6_s5[127] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \accel|q_reg[126]~feeder (
// Equation(s):
// \accel|q_reg[126]~feeder_combout  = \accel|t6_s5 [127]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [127]),
	.cin(gnd),
	.combout(\accel|q_reg[126]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[126]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[126]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \accel|q_reg[126] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[126]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [126]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[126] .is_wysiwyg = "true";
defparam \accel|q_reg[126] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \accel|t6_s5[128]~379 (
// Equation(s):
// \accel|t6_s5[128]~379_combout  = \accel|t3_s4 [65] $ (\accel|t6_s5[127]~378 )

	.dataa(gnd),
	.datab(\accel|t3_s4 [65]),
	.datac(gnd),
	.datad(gnd),
	.cin(\accel|t6_s5[127]~378 ),
	.combout(\accel|t6_s5[128]~379_combout ),
	.cout());
// synopsys translate_off
defparam \accel|t6_s5[128]~379 .lut_mask = 16'h3C3C;
defparam \accel|t6_s5[128]~379 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \accel|t6_s5[128] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|t6_s5[128]~379_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s4~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|t6_s5 [128]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|t6_s5[128] .is_wysiwyg = "true";
defparam \accel|t6_s5[128] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \accel|q_reg[127]~feeder (
// Equation(s):
// \accel|q_reg[127]~feeder_combout  = \accel|t6_s5 [128]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\accel|t6_s5 [128]),
	.cin(gnd),
	.combout(\accel|q_reg[127]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \accel|q_reg[127]~feeder .lut_mask = 16'hFF00;
defparam \accel|q_reg[127]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \accel|q_reg[127] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\accel|q_reg[127]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\accel|valid_s5~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\accel|q_reg [127]),
	.prn(vcc));
// synopsys translate_off
defparam \accel|q_reg[127] .is_wysiwyg = "true";
defparam \accel|q_reg[127] .power_up = "low";
// synopsys translate_on

assign Q_o[0] = \Q_o[0]~output_o ;

assign Q_o[1] = \Q_o[1]~output_o ;

assign Q_o[2] = \Q_o[2]~output_o ;

assign Q_o[3] = \Q_o[3]~output_o ;

assign Q_o[4] = \Q_o[4]~output_o ;

assign Q_o[5] = \Q_o[5]~output_o ;

assign Q_o[6] = \Q_o[6]~output_o ;

assign Q_o[7] = \Q_o[7]~output_o ;

assign Q_o[8] = \Q_o[8]~output_o ;

assign Q_o[9] = \Q_o[9]~output_o ;

assign Q_o[10] = \Q_o[10]~output_o ;

assign Q_o[11] = \Q_o[11]~output_o ;

assign Q_o[12] = \Q_o[12]~output_o ;

assign Q_o[13] = \Q_o[13]~output_o ;

assign Q_o[14] = \Q_o[14]~output_o ;

assign Q_o[15] = \Q_o[15]~output_o ;

assign Q_o[16] = \Q_o[16]~output_o ;

assign Q_o[17] = \Q_o[17]~output_o ;

assign Q_o[18] = \Q_o[18]~output_o ;

assign Q_o[19] = \Q_o[19]~output_o ;

assign Q_o[20] = \Q_o[20]~output_o ;

assign Q_o[21] = \Q_o[21]~output_o ;

assign Q_o[22] = \Q_o[22]~output_o ;

assign Q_o[23] = \Q_o[23]~output_o ;

assign Q_o[24] = \Q_o[24]~output_o ;

assign Q_o[25] = \Q_o[25]~output_o ;

assign Q_o[26] = \Q_o[26]~output_o ;

assign Q_o[27] = \Q_o[27]~output_o ;

assign Q_o[28] = \Q_o[28]~output_o ;

assign Q_o[29] = \Q_o[29]~output_o ;

assign Q_o[30] = \Q_o[30]~output_o ;

assign Q_o[31] = \Q_o[31]~output_o ;

assign Q_o[32] = \Q_o[32]~output_o ;

assign Q_o[33] = \Q_o[33]~output_o ;

assign Q_o[34] = \Q_o[34]~output_o ;

assign Q_o[35] = \Q_o[35]~output_o ;

assign Q_o[36] = \Q_o[36]~output_o ;

assign Q_o[37] = \Q_o[37]~output_o ;

assign Q_o[38] = \Q_o[38]~output_o ;

assign Q_o[39] = \Q_o[39]~output_o ;

assign Q_o[40] = \Q_o[40]~output_o ;

assign Q_o[41] = \Q_o[41]~output_o ;

assign Q_o[42] = \Q_o[42]~output_o ;

assign Q_o[43] = \Q_o[43]~output_o ;

assign Q_o[44] = \Q_o[44]~output_o ;

assign Q_o[45] = \Q_o[45]~output_o ;

assign Q_o[46] = \Q_o[46]~output_o ;

assign Q_o[47] = \Q_o[47]~output_o ;

assign Q_o[48] = \Q_o[48]~output_o ;

assign Q_o[49] = \Q_o[49]~output_o ;

assign Q_o[50] = \Q_o[50]~output_o ;

assign Q_o[51] = \Q_o[51]~output_o ;

assign Q_o[52] = \Q_o[52]~output_o ;

assign Q_o[53] = \Q_o[53]~output_o ;

assign Q_o[54] = \Q_o[54]~output_o ;

assign Q_o[55] = \Q_o[55]~output_o ;

assign Q_o[56] = \Q_o[56]~output_o ;

assign Q_o[57] = \Q_o[57]~output_o ;

assign Q_o[58] = \Q_o[58]~output_o ;

assign Q_o[59] = \Q_o[59]~output_o ;

assign Q_o[60] = \Q_o[60]~output_o ;

assign Q_o[61] = \Q_o[61]~output_o ;

assign Q_o[62] = \Q_o[62]~output_o ;

assign Q_o[63] = \Q_o[63]~output_o ;

assign Q_o[64] = \Q_o[64]~output_o ;

assign Q_o[65] = \Q_o[65]~output_o ;

assign Q_o[66] = \Q_o[66]~output_o ;

assign Q_o[67] = \Q_o[67]~output_o ;

assign Q_o[68] = \Q_o[68]~output_o ;

assign Q_o[69] = \Q_o[69]~output_o ;

assign Q_o[70] = \Q_o[70]~output_o ;

assign Q_o[71] = \Q_o[71]~output_o ;

assign Q_o[72] = \Q_o[72]~output_o ;

assign Q_o[73] = \Q_o[73]~output_o ;

assign Q_o[74] = \Q_o[74]~output_o ;

assign Q_o[75] = \Q_o[75]~output_o ;

assign Q_o[76] = \Q_o[76]~output_o ;

assign Q_o[77] = \Q_o[77]~output_o ;

assign Q_o[78] = \Q_o[78]~output_o ;

assign Q_o[79] = \Q_o[79]~output_o ;

assign Q_o[80] = \Q_o[80]~output_o ;

assign Q_o[81] = \Q_o[81]~output_o ;

assign Q_o[82] = \Q_o[82]~output_o ;

assign Q_o[83] = \Q_o[83]~output_o ;

assign Q_o[84] = \Q_o[84]~output_o ;

assign Q_o[85] = \Q_o[85]~output_o ;

assign Q_o[86] = \Q_o[86]~output_o ;

assign Q_o[87] = \Q_o[87]~output_o ;

assign Q_o[88] = \Q_o[88]~output_o ;

assign Q_o[89] = \Q_o[89]~output_o ;

assign Q_o[90] = \Q_o[90]~output_o ;

assign Q_o[91] = \Q_o[91]~output_o ;

assign Q_o[92] = \Q_o[92]~output_o ;

assign Q_o[93] = \Q_o[93]~output_o ;

assign Q_o[94] = \Q_o[94]~output_o ;

assign Q_o[95] = \Q_o[95]~output_o ;

assign Q_o[96] = \Q_o[96]~output_o ;

assign Q_o[97] = \Q_o[97]~output_o ;

assign Q_o[98] = \Q_o[98]~output_o ;

assign Q_o[99] = \Q_o[99]~output_o ;

assign Q_o[100] = \Q_o[100]~output_o ;

assign Q_o[101] = \Q_o[101]~output_o ;

assign Q_o[102] = \Q_o[102]~output_o ;

assign Q_o[103] = \Q_o[103]~output_o ;

assign Q_o[104] = \Q_o[104]~output_o ;

assign Q_o[105] = \Q_o[105]~output_o ;

assign Q_o[106] = \Q_o[106]~output_o ;

assign Q_o[107] = \Q_o[107]~output_o ;

assign Q_o[108] = \Q_o[108]~output_o ;

assign Q_o[109] = \Q_o[109]~output_o ;

assign Q_o[110] = \Q_o[110]~output_o ;

assign Q_o[111] = \Q_o[111]~output_o ;

assign Q_o[112] = \Q_o[112]~output_o ;

assign Q_o[113] = \Q_o[113]~output_o ;

assign Q_o[114] = \Q_o[114]~output_o ;

assign Q_o[115] = \Q_o[115]~output_o ;

assign Q_o[116] = \Q_o[116]~output_o ;

assign Q_o[117] = \Q_o[117]~output_o ;

assign Q_o[118] = \Q_o[118]~output_o ;

assign Q_o[119] = \Q_o[119]~output_o ;

assign Q_o[120] = \Q_o[120]~output_o ;

assign Q_o[121] = \Q_o[121]~output_o ;

assign Q_o[122] = \Q_o[122]~output_o ;

assign Q_o[123] = \Q_o[123]~output_o ;

assign Q_o[124] = \Q_o[124]~output_o ;

assign Q_o[125] = \Q_o[125]~output_o ;

assign Q_o[126] = \Q_o[126]~output_o ;

assign Q_o[127] = \Q_o[127]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
