INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/bd/TestBlockDesign/ip/TestBlockDesign_blk_mem_gen_0_0/sim/TestBlockDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBlockDesign_blk_mem_gen_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.ip_user_files/bd/TestBlockDesign/sim/TestBlockDesign.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBlockDesign'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/FPGA_CPU/vivado/VGA_Controller/VGA_Controller.gen/sources_1/bd/TestBlockDesign/hdl/TestBlockDesign_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBlockDesign_wrapper'
