
[req4] Fan control.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000b94  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000024  00800060  00000b94  00000c28  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000010  00800084  00800084  00000c4c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000c4c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000c7c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000190  00000000  00000000  00000cb8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001734  00000000  00000000  00000e48  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ab9  00000000  00000000  0000257c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f96  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004d8  00000000  00000000  00003fcc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000868  00000000  00000000  000044a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000f77  00000000  00000000  00004d0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000120  00000000  00000000  00005c83  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 50 00 	jmp	0xa0	; 0xa0 <__ctors_end>
   4:	0c 94 6d 00 	jmp	0xda	; 0xda <__bad_interrupt>
   8:	0c 94 6d 00 	jmp	0xda	; 0xda <__bad_interrupt>
   c:	0c 94 6d 00 	jmp	0xda	; 0xda <__bad_interrupt>
  10:	0c 94 82 03 	jmp	0x704	; 0x704 <__vector_4>
  14:	0c 94 59 03 	jmp	0x6b2	; 0x6b2 <__vector_5>
  18:	0c 94 6d 00 	jmp	0xda	; 0xda <__bad_interrupt>
  1c:	0c 94 30 03 	jmp	0x660	; 0x660 <__vector_7>
  20:	0c 94 07 03 	jmp	0x60e	; 0x60e <__vector_8>
  24:	0c 94 de 02 	jmp	0x5bc	; 0x5bc <__vector_9>
  28:	0c 94 88 02 	jmp	0x510	; 0x510 <__vector_10>
  2c:	0c 94 b5 02 	jmp	0x56a	; 0x56a <__vector_11>
  30:	0c 94 6d 00 	jmp	0xda	; 0xda <__bad_interrupt>
  34:	0c 94 6d 00 	jmp	0xda	; 0xda <__bad_interrupt>
  38:	0c 94 6d 00 	jmp	0xda	; 0xda <__bad_interrupt>
  3c:	0c 94 6d 00 	jmp	0xda	; 0xda <__bad_interrupt>
  40:	0c 94 2e 01 	jmp	0x25c	; 0x25c <__vector_16>
  44:	0c 94 6d 00 	jmp	0xda	; 0xda <__bad_interrupt>
  48:	0c 94 6d 00 	jmp	0xda	; 0xda <__bad_interrupt>
  4c:	0c 94 6d 00 	jmp	0xda	; 0xda <__bad_interrupt>
  50:	0c 94 6d 00 	jmp	0xda	; 0xda <__bad_interrupt>
  54:	b6 00       	.word	0x00b6	; ????
  56:	ba 00       	.word	0x00ba	; ????
  58:	c1 00       	.word	0x00c1	; ????
  5a:	c8 00       	.word	0x00c8	; ????
  5c:	cf 00       	.word	0x00cf	; ????
  5e:	d6 00       	.word	0x00d6	; ????
  60:	dd 00       	.word	0x00dd	; ????
  62:	e4 00       	.word	0x00e4	; ????
  64:	f5 00       	.word	0x00f5	; ????
  66:	f9 00       	.word	0x00f9	; ????
  68:	fe 00       	.word	0x00fe	; ????
  6a:	03 01       	movw	r0, r6
  6c:	08 01       	movw	r0, r16
  6e:	0d 01       	movw	r0, r26
  70:	12 01       	movw	r2, r4
  72:	0a 05       	cpc	r16, r10
  74:	0e 05       	cpc	r16, r14
  76:	12 05       	cpc	r17, r2
  78:	16 05       	cpc	r17, r6
  7a:	1a 05       	cpc	r17, r10
  7c:	22 05       	cpc	r18, r2
  7e:	1e 05       	cpc	r17, r14
  80:	35 05       	cpc	r19, r5
  82:	39 05       	cpc	r19, r9
  84:	41 05       	cpc	r20, r1
  86:	49 05       	cpc	r20, r9
  88:	4d 05       	cpc	r20, r13
  8a:	51 05       	cpc	r21, r1
  8c:	51 05       	cpc	r21, r1
  8e:	3d 05       	cpc	r19, r13
  90:	45 05       	cpc	r20, r5
  92:	60 05       	cpc	r22, r0
  94:	64 05       	cpc	r22, r4
  96:	68 05       	cpc	r22, r8
  98:	6c 05       	cpc	r22, r12
  9a:	70 05       	cpc	r23, r0
  9c:	78 05       	cpc	r23, r8
  9e:	74 05       	cpc	r23, r4

000000a0 <__ctors_end>:
  a0:	11 24       	eor	r1, r1
  a2:	1f be       	out	0x3f, r1	; 63
  a4:	cf e5       	ldi	r28, 0x5F	; 95
  a6:	d8 e0       	ldi	r29, 0x08	; 8
  a8:	de bf       	out	0x3e, r29	; 62
  aa:	cd bf       	out	0x3d, r28	; 61

000000ac <__do_copy_data>:
  ac:	10 e0       	ldi	r17, 0x00	; 0
  ae:	a0 e6       	ldi	r26, 0x60	; 96
  b0:	b0 e0       	ldi	r27, 0x00	; 0
  b2:	e4 e9       	ldi	r30, 0x94	; 148
  b4:	fb e0       	ldi	r31, 0x0B	; 11
  b6:	02 c0       	rjmp	.+4      	; 0xbc <__do_copy_data+0x10>
  b8:	05 90       	lpm	r0, Z+
  ba:	0d 92       	st	X+, r0
  bc:	a4 38       	cpi	r26, 0x84	; 132
  be:	b1 07       	cpc	r27, r17
  c0:	d9 f7       	brne	.-10     	; 0xb8 <__do_copy_data+0xc>

000000c2 <__do_clear_bss>:
  c2:	20 e0       	ldi	r18, 0x00	; 0
  c4:	a4 e8       	ldi	r26, 0x84	; 132
  c6:	b0 e0       	ldi	r27, 0x00	; 0
  c8:	01 c0       	rjmp	.+2      	; 0xcc <.do_clear_bss_start>

000000ca <.do_clear_bss_loop>:
  ca:	1d 92       	st	X+, r1

000000cc <.do_clear_bss_start>:
  cc:	a4 39       	cpi	r26, 0x94	; 148
  ce:	b2 07       	cpc	r27, r18
  d0:	e1 f7       	brne	.-8      	; 0xca <.do_clear_bss_loop>
  d2:	0e 94 78 02 	call	0x4f0	; 0x4f0 <main>
  d6:	0c 94 c8 05 	jmp	0xb90	; 0xb90 <_exit>

000000da <__bad_interrupt>:
  da:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000de <ADC_set_Channel>:
ADC_error_t ADC_set_Channel(uint8 Channel)
{
	ADC_error_t retval = ADC_OK ;

	Channel= ( 0x1F & Channel );
		ADMUX  &= 0xE0 ;
  de:	97 b1       	in	r25, 0x07	; 7
  e0:	90 7e       	andi	r25, 0xE0	; 224
  e2:	97 b9       	out	0x07, r25	; 7
	    ADMUX |= Channel ;
  e4:	97 b1       	in	r25, 0x07	; 7
  e6:	8f 71       	andi	r24, 0x1F	; 31
  e8:	98 2b       	or	r25, r24
  ea:	97 b9       	out	0x07, r25	; 7

	return retval;
}
  ec:	80 e0       	ldi	r24, 0x00	; 0
  ee:	08 95       	ret

000000f0 <ADC_init>:
static volatile uint16_func_ptr g_ADC_consumer_ptr = NULL;
static void ADC_start_conversion(void);


ADC_error_t ADC_init(ADC_cfgPtr_t ADC_cfg)
{
  f0:	1f 93       	push	r17
  f2:	cf 93       	push	r28
  f4:	df 93       	push	r29
  f6:	ec 01       	movw	r28, r24
	ADC_error_t retval = ADC_OK ;

	/* REFERENCE SELECTION */
	switch(ADC_cfg->reference_selection)
  f8:	88 81       	ld	r24, Y
  fa:	81 30       	cpi	r24, 0x01	; 1
  fc:	49 f0       	breq	.+18     	; 0x110 <ADC_init+0x20>
  fe:	18 f0       	brcs	.+6      	; 0x106 <ADC_init+0x16>
 100:	82 30       	cpi	r24, 0x02	; 2
 102:	51 f0       	breq	.+20     	; 0x118 <ADC_init+0x28>
 104:	0e c0       	rjmp	.+28     	; 0x122 <ADC_init+0x32>
	{
	case AREF:  ADMUX &= ~( (1<<REFS1) | (1<<REFS0) ) ; // AREF
 106:	87 b1       	in	r24, 0x07	; 7
 108:	8f 73       	andi	r24, 0x3F	; 63
 10a:	87 b9       	out	0x07, r24	; 7
static void ADC_start_conversion(void);


ADC_error_t ADC_init(ADC_cfgPtr_t ADC_cfg)
{
	ADC_error_t retval = ADC_OK ;
 10c:	10 e0       	ldi	r17, 0x00	; 0

	/* REFERENCE SELECTION */
	switch(ADC_cfg->reference_selection)
	{
	case AREF:  ADMUX &= ~( (1<<REFS1) | (1<<REFS0) ) ; // AREF
	break;
 10e:	0a c0       	rjmp	.+20     	; 0x124 <ADC_init+0x34>
	case AVCC : ADMUX &= ~(1<<REFS1);
 110:	3f 98       	cbi	0x07, 7	; 7
		        ADMUX |= (1<<REFS0);          // AVCC
 112:	3e 9a       	sbi	0x07, 6	; 7
static void ADC_start_conversion(void);


ADC_error_t ADC_init(ADC_cfgPtr_t ADC_cfg)
{
	ADC_error_t retval = ADC_OK ;
 114:	10 e0       	ldi	r17, 0x00	; 0
	{
	case AREF:  ADMUX &= ~( (1<<REFS1) | (1<<REFS0) ) ; // AREF
	break;
	case AVCC : ADMUX &= ~(1<<REFS1);
		        ADMUX |= (1<<REFS0);          // AVCC
	break;
 116:	06 c0       	rjmp	.+12     	; 0x124 <ADC_init+0x34>
	case INTERNAL : ADMUX |= ( (1<<REFS1) | (1<<REFS0) ) ; // INTERNAL
 118:	87 b1       	in	r24, 0x07	; 7
 11a:	80 6c       	ori	r24, 0xC0	; 192
 11c:	87 b9       	out	0x07, r24	; 7
static void ADC_start_conversion(void);


ADC_error_t ADC_init(ADC_cfgPtr_t ADC_cfg)
{
	ADC_error_t retval = ADC_OK ;
 11e:	10 e0       	ldi	r17, 0x00	; 0
	break;
	case AVCC : ADMUX &= ~(1<<REFS1);
		        ADMUX |= (1<<REFS0);          // AVCC
	break;
	case INTERNAL : ADMUX |= ( (1<<REFS1) | (1<<REFS0) ) ; // INTERNAL
	break;
 120:	01 c0       	rjmp	.+2      	; 0x124 <ADC_init+0x34>
	default: retval = ADC_INVALID_CFG ;
 122:	11 e0       	ldi	r17, 0x01	; 1
	break;
	}

	/* ADJUST RESULT   */
	switch(ADC_cfg->adjust)
 124:	8a 81       	ldd	r24, Y+2	; 0x02
 126:	88 23       	and	r24, r24
 128:	21 f0       	breq	.+8      	; 0x132 <ADC_init+0x42>
 12a:	81 30       	cpi	r24, 0x01	; 1
 12c:	21 f4       	brne	.+8      	; 0x136 <ADC_init+0x46>
	{
	case LEFT_ADJUST :ADMUX |=  (1<<ADLAR) ; // LEFT_ADJUST
 12e:	3d 9a       	sbi	0x07, 5	; 7
	break;
 130:	03 c0       	rjmp	.+6      	; 0x138 <ADC_init+0x48>
	case RIGHT_ADJUST : ADMUX &= ~(1<<ADLAR);  // RIGHT_ADJUST
 132:	3d 98       	cbi	0x07, 5	; 7
	break;
 134:	01 c0       	rjmp	.+2      	; 0x138 <ADC_init+0x48>
	default: retval = ADC_INVALID_CFG ;
 136:	11 e0       	ldi	r17, 0x01	; 1
	break;
	}

	ADC_set_Channel(0);
 138:	80 e0       	ldi	r24, 0x00	; 0
 13a:	0e 94 6f 00 	call	0xde	; 0xde <ADC_set_Channel>

	ADCSRA |=(1<<ADEN);   /******** ADC ENABLE ********/
 13e:	37 9a       	sbi	0x06, 7	; 6

	/* AUTO_TRIGGER_EN */
	switch(ADC_cfg->auto_trigger)
 140:	8b 81       	ldd	r24, Y+3	; 0x03
 142:	88 23       	and	r24, r24
 144:	19 f0       	breq	.+6      	; 0x14c <ADC_init+0x5c>
 146:	81 30       	cpi	r24, 0x01	; 1
 148:	19 f0       	breq	.+6      	; 0x150 <ADC_init+0x60>
 14a:	04 c0       	rjmp	.+8      	; 0x154 <ADC_init+0x64>
	{
	case AUTO_TRIGGER_DIS :  ADCSRA &= ~(1<<ADATE);//AUTO TRIGGER DISABLE
 14c:	35 98       	cbi	0x06, 5	; 6
	break;
 14e:	03 c0       	rjmp	.+6      	; 0x156 <ADC_init+0x66>
	case AUTO_TRIGGER_EN : ADCSRA |= (1<<ADATE); //AUTO TRIGGER ENABLE
 150:	35 9a       	sbi	0x06, 5	; 6
	break;
 152:	01 c0       	rjmp	.+2      	; 0x156 <ADC_init+0x66>
	default: retval = ADC_INVALID_CFG ;
 154:	11 e0       	ldi	r17, 0x01	; 1
	break;
	}

/*  TRIGGER SOURCE   */
	switch(ADC_cfg->trigger_source)
 156:	ec 81       	ldd	r30, Y+4	; 0x04
 158:	8e 2f       	mov	r24, r30
 15a:	90 e0       	ldi	r25, 0x00	; 0
 15c:	88 30       	cpi	r24, 0x08	; 8
 15e:	91 05       	cpc	r25, r1
 160:	b8 f5       	brcc	.+110    	; 0x1d0 <ADC_init+0xe0>
 162:	fc 01       	movw	r30, r24
 164:	e6 5d       	subi	r30, 0xD6	; 214
 166:	ff 4f       	sbci	r31, 0xFF	; 255
 168:	0c 94 82 05 	jmp	0xb04	; 0xb04 <__tablejump2__>
	{
	case FREE_RUNNING :  SFIOR &= ~( (1<<ADTS2) | (1<<ADTS1)| (1<<ADTS0) );
 16c:	80 b7       	in	r24, 0x30	; 48
 16e:	8f 71       	andi	r24, 0x1F	; 31
 170:	80 bf       	out	0x30, r24	; 48
	break;
 172:	2f c0       	rjmp	.+94     	; 0x1d2 <ADC_init+0xe2>
	case ANALOG_COMPARATOR : SFIOR &= ~( (1<<ADTS2) | (1<<ADTS1));
 174:	80 b7       	in	r24, 0x30	; 48
 176:	8f 73       	andi	r24, 0x3F	; 63
 178:	80 bf       	out	0x30, r24	; 48
	                         SFIOR |=(1<<ADTS0);
 17a:	80 b7       	in	r24, 0x30	; 48
 17c:	80 62       	ori	r24, 0x20	; 32
 17e:	80 bf       	out	0x30, r24	; 48
	break;
 180:	28 c0       	rjmp	.+80     	; 0x1d2 <ADC_init+0xe2>
	case EX_INTERRUPT :SFIOR &= ~( (1<<ADTS2) | (1<<ADTS0) );
 182:	80 b7       	in	r24, 0x30	; 48
 184:	8f 75       	andi	r24, 0x5F	; 95
 186:	80 bf       	out	0x30, r24	; 48
	                   SFIOR |=(1<<ADTS1);
 188:	80 b7       	in	r24, 0x30	; 48
 18a:	80 64       	ori	r24, 0x40	; 64
 18c:	80 bf       	out	0x30, r24	; 48
	break;
 18e:	21 c0       	rjmp	.+66     	; 0x1d2 <ADC_init+0xe2>
	case TIMER0_CMP :  SFIOR &= ~(1<<ADTS2);
 190:	80 b7       	in	r24, 0x30	; 48
 192:	8f 77       	andi	r24, 0x7F	; 127
 194:	80 bf       	out	0x30, r24	; 48
		               SFIOR |=( (1<<ADTS1) |(1<<ADTS0) ) ;
 196:	80 b7       	in	r24, 0x30	; 48
 198:	80 66       	ori	r24, 0x60	; 96
 19a:	80 bf       	out	0x30, r24	; 48
	break;
 19c:	1a c0       	rjmp	.+52     	; 0x1d2 <ADC_init+0xe2>
	case TIMER0_OVF :  SFIOR &= ~( (1<<ADTS1) | (1<<ADTS0) );
 19e:	80 b7       	in	r24, 0x30	; 48
 1a0:	8f 79       	andi	r24, 0x9F	; 159
 1a2:	80 bf       	out	0x30, r24	; 48
	                   SFIOR |=(1<<ADTS2);
 1a4:	80 b7       	in	r24, 0x30	; 48
 1a6:	80 68       	ori	r24, 0x80	; 128
 1a8:	80 bf       	out	0x30, r24	; 48
	break;
 1aa:	13 c0       	rjmp	.+38     	; 0x1d2 <ADC_init+0xe2>
	case TIMER1B_CMP : SFIOR &= ~(1<<ADTS1);
 1ac:	80 b7       	in	r24, 0x30	; 48
 1ae:	8f 7b       	andi	r24, 0xBF	; 191
 1b0:	80 bf       	out	0x30, r24	; 48
                       SFIOR |=( (1<<ADTS2) |(1<<ADTS0) ) ;
 1b2:	80 b7       	in	r24, 0x30	; 48
 1b4:	80 6a       	ori	r24, 0xA0	; 160
 1b6:	80 bf       	out	0x30, r24	; 48
	break;
 1b8:	0c c0       	rjmp	.+24     	; 0x1d2 <ADC_init+0xe2>
	case TIMER1B_OVF : SFIOR &= ~(1<<ADTS0);
 1ba:	80 b7       	in	r24, 0x30	; 48
 1bc:	8f 7d       	andi	r24, 0xDF	; 223
 1be:	80 bf       	out	0x30, r24	; 48
                       SFIOR |=( (1<<ADTS2) |(1<<ADTS1) ) ;
 1c0:	80 b7       	in	r24, 0x30	; 48
 1c2:	80 6c       	ori	r24, 0xC0	; 192
 1c4:	80 bf       	out	0x30, r24	; 48
	break;
 1c6:	05 c0       	rjmp	.+10     	; 0x1d2 <ADC_init+0xe2>
	case TIMER1_ICU :  SFIOR |=( (1<<ADTS2) | (1<<ADTS1) |(1<<ADTS0) ) ;
 1c8:	80 b7       	in	r24, 0x30	; 48
 1ca:	80 6e       	ori	r24, 0xE0	; 224
 1cc:	80 bf       	out	0x30, r24	; 48
	break;
 1ce:	01 c0       	rjmp	.+2      	; 0x1d2 <ADC_init+0xe2>
	default: retval = ADC_INVALID_CFG ;
 1d0:	11 e0       	ldi	r17, 0x01	; 1
	break;
	}

	/*  ADC PRESCALER   */
	switch(ADC_cfg->ADC_prescaler)
 1d2:	ed 81       	ldd	r30, Y+5	; 0x05
 1d4:	8e 2f       	mov	r24, r30
 1d6:	90 e0       	ldi	r25, 0x00	; 0
 1d8:	fc 01       	movw	r30, r24
 1da:	31 97       	sbiw	r30, 0x01	; 1
 1dc:	e7 30       	cpi	r30, 0x07	; 7
 1de:	f1 05       	cpc	r31, r1
 1e0:	28 f5       	brcc	.+74     	; 0x22c <ADC_init+0x13c>
 1e2:	ee 5c       	subi	r30, 0xCE	; 206
 1e4:	ff 4f       	sbci	r31, 0xFF	; 255
 1e6:	0c 94 82 05 	jmp	0xb04	; 0xb04 <__tablejump2__>
	{
	case ADPS_2 : ADCSRA &= ~( (1<<ADPS2) | (1<<ADPS1)| (1<<ADPS0) );
 1ea:	86 b1       	in	r24, 0x06	; 6
 1ec:	88 7f       	andi	r24, 0xF8	; 248
 1ee:	86 b9       	out	0x06, r24	; 6
	break;
 1f0:	1e c0       	rjmp	.+60     	; 0x22e <ADC_init+0x13e>
	case ADPS_4 : ADCSRA &= ~( (1<<ADPS2) | (1<<ADPS0) );
 1f2:	86 b1       	in	r24, 0x06	; 6
 1f4:	8a 7f       	andi	r24, 0xFA	; 250
 1f6:	86 b9       	out	0x06, r24	; 6
	              ADCSRA |=(1<<ADPS1);
 1f8:	31 9a       	sbi	0x06, 1	; 6
	break;
 1fa:	19 c0       	rjmp	.+50     	; 0x22e <ADC_init+0x13e>
	case ADPS_8 : ADCSRA &= ~(1<<ADPS2);
 1fc:	32 98       	cbi	0x06, 2	; 6
	              ADCSRA |=( (1<<ADPS1) | (1<<ADPS0) ) ;
 1fe:	86 b1       	in	r24, 0x06	; 6
 200:	83 60       	ori	r24, 0x03	; 3
 202:	86 b9       	out	0x06, r24	; 6
	break;
 204:	14 c0       	rjmp	.+40     	; 0x22e <ADC_init+0x13e>
	case ADPS_16 : ADCSRA &= ~( (1<<ADPS1) | (1<<ADPS0) );
 206:	86 b1       	in	r24, 0x06	; 6
 208:	8c 7f       	andi	r24, 0xFC	; 252
 20a:	86 b9       	out	0x06, r24	; 6
                   ADCSRA |=(1<<ADPS2);
 20c:	32 9a       	sbi	0x06, 2	; 6
	break;
 20e:	0f c0       	rjmp	.+30     	; 0x22e <ADC_init+0x13e>
	case ADPS_32 : ADCSRA &= ~(1<<ADPS1);
 210:	31 98       	cbi	0x06, 1	; 6
                   ADCSRA |=( (1<<ADPS2) |(1<<ADPS0) ) ;
 212:	86 b1       	in	r24, 0x06	; 6
 214:	85 60       	ori	r24, 0x05	; 5
 216:	86 b9       	out	0x06, r24	; 6
	break;
 218:	0a c0       	rjmp	.+20     	; 0x22e <ADC_init+0x13e>
	case ADPS_64 : ADCSRA &= ~(1<<ADPS0);
 21a:	30 98       	cbi	0x06, 0	; 6
                   ADCSRA |=( (1<<ADPS2) |(1<<ADPS1) ) ;
 21c:	86 b1       	in	r24, 0x06	; 6
 21e:	86 60       	ori	r24, 0x06	; 6
 220:	86 b9       	out	0x06, r24	; 6
	break;
 222:	05 c0       	rjmp	.+10     	; 0x22e <ADC_init+0x13e>
	case ADPS_128 : ADCSRA |=( (1<<ADPS2) | (1<<ADPS1) |(1<<ADPS0) ) ;
 224:	86 b1       	in	r24, 0x06	; 6
 226:	87 60       	ori	r24, 0x07	; 7
 228:	86 b9       	out	0x06, r24	; 6
	break;
 22a:	01 c0       	rjmp	.+2      	; 0x22e <ADC_init+0x13e>
	default: retval = ADC_INVALID_CFG ;
 22c:	11 e0       	ldi	r17, 0x01	; 1
	break;
	}

/* INTERRUPT */
	switch(ADC_cfg->interrupt)
 22e:	8e 81       	ldd	r24, Y+6	; 0x06
 230:	88 23       	and	r24, r24
 232:	19 f0       	breq	.+6      	; 0x23a <ADC_init+0x14a>
 234:	81 30       	cpi	r24, 0x01	; 1
 236:	19 f0       	breq	.+6      	; 0x23e <ADC_init+0x14e>
 238:	05 c0       	rjmp	.+10     	; 0x244 <ADC_init+0x154>
	{
	case  POOLING :  ADCSRA &= ~(1<<ADIE);
 23a:	33 98       	cbi	0x06, 3	; 6
	break;
 23c:	04 c0       	rjmp	.+8      	; 0x246 <ADC_init+0x156>
	case INTERRUPT :
		sei();  // Global INTERRUPT Enable
 23e:	78 94       	sei
		ADCSRA |= (1<<ADIE);
 240:	33 9a       	sbi	0x06, 3	; 6
		break;
 242:	01 c0       	rjmp	.+2      	; 0x246 <ADC_init+0x156>
	default: retval = ADC_INVALID_CFG ;
 244:	11 e0       	ldi	r17, 0x01	; 1
	break;
	}


	return retval;
}
 246:	81 2f       	mov	r24, r17
 248:	df 91       	pop	r29
 24a:	cf 91       	pop	r28
 24c:	1f 91       	pop	r17
 24e:	08 95       	ret

00000250 <ADC_set_callback>:
}

ADC_error_t ADC_set_callback(uint16_func_ptr app_ptr)
{
	ADC_error_t retval = ADC_OK ;
	g_ADC_consumer_ptr = app_ptr;
 250:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__data_end+0x1>
 254:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__data_end>
	return retval;
}
 258:	80 e0       	ldi	r24, 0x00	; 0
 25a:	08 95       	ret

0000025c <__vector_16>:

ISR(ADC_vect)
{
 25c:	1f 92       	push	r1
 25e:	0f 92       	push	r0
 260:	0f b6       	in	r0, 0x3f	; 63
 262:	0f 92       	push	r0
 264:	11 24       	eor	r1, r1
 266:	2f 93       	push	r18
 268:	3f 93       	push	r19
 26a:	4f 93       	push	r20
 26c:	5f 93       	push	r21
 26e:	6f 93       	push	r22
 270:	7f 93       	push	r23
 272:	8f 93       	push	r24
 274:	9f 93       	push	r25
 276:	af 93       	push	r26
 278:	bf 93       	push	r27
 27a:	ef 93       	push	r30
 27c:	ff 93       	push	r31
if (g_ADC_consumer_ptr != NULL)
 27e:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <__data_end>
 282:	90 91 85 00 	lds	r25, 0x0085	; 0x800085 <__data_end+0x1>
 286:	89 2b       	or	r24, r25
 288:	91 f0       	breq	.+36     	; 0x2ae <__vector_16+0x52>
	{
	uint16 Data=0;
	switch(ADC_cfg.adjust)
 28a:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <ADC_cfg+0x2>
 28e:	88 23       	and	r24, r24
 290:	29 f0       	breq	.+10     	; 0x29c <__vector_16+0x40>
 292:	81 30       	cpi	r24, 0x01	; 1
 294:	29 f4       	brne	.+10     	; 0x2a0 <__vector_16+0x44>
	{
	case LEFT_ADJUST : Data = ( (Data & 0x0000) | ( (uint16) ADCH << 2 ) ) ;
 296:	85 b1       	in	r24, 0x05	; 5
			           Data |= ( (uint16) (ADCL & 0xC0) >> 6 ) ; // LEFT_ADJUST
 298:	84 b1       	in	r24, 0x04	; 4
	break;
 29a:	02 c0       	rjmp	.+4      	; 0x2a0 <__vector_16+0x44>
	case RIGHT_ADJUST : Data = ADCL  ;
 29c:	84 b1       	in	r24, 0x04	; 4
	                    Data |= ( (uint16)ADCH  << 8 ) ;// RIGHT_ADJUST
 29e:	85 b1       	in	r24, 0x05	; 5
	break;
	}
	g_ADC_consumer_ptr(ADC);
 2a0:	e0 91 84 00 	lds	r30, 0x0084	; 0x800084 <__data_end>
 2a4:	f0 91 85 00 	lds	r31, 0x0085	; 0x800085 <__data_end+0x1>
 2a8:	84 b1       	in	r24, 0x04	; 4
 2aa:	95 b1       	in	r25, 0x05	; 5
 2ac:	09 95       	icall
	}
}
 2ae:	ff 91       	pop	r31
 2b0:	ef 91       	pop	r30
 2b2:	bf 91       	pop	r27
 2b4:	af 91       	pop	r26
 2b6:	9f 91       	pop	r25
 2b8:	8f 91       	pop	r24
 2ba:	7f 91       	pop	r23
 2bc:	6f 91       	pop	r22
 2be:	5f 91       	pop	r21
 2c0:	4f 91       	pop	r20
 2c2:	3f 91       	pop	r19
 2c4:	2f 91       	pop	r18
 2c6:	0f 90       	pop	r0
 2c8:	0f be       	out	0x3f, r0	; 63
 2ca:	0f 90       	pop	r0
 2cc:	1f 90       	pop	r1
 2ce:	18 95       	reti

000002d0 <LCD_sendCommand>:
	LCD_sendCommand(CLEAR_COMMAND); /* clear LCD at the beginning */
}

void LCD_sendCommand(uint8 command)
{
	CLEAR_BIT(LCD_CTRL_PORT,RS); /* Instruction Mode RS=0 */
 2d0:	d9 98       	cbi	0x1b, 1	; 27
	CLEAR_BIT(LCD_CTRL_PORT,RW); /* write data to LCD so RW=0 */
 2d2:	da 98       	cbi	0x1b, 2	; 27
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2d4:	ef ec       	ldi	r30, 0xCF	; 207
 2d6:	f7 e0       	ldi	r31, 0x07	; 7
 2d8:	31 97       	sbiw	r30, 0x01	; 1
 2da:	f1 f7       	brne	.-4      	; 0x2d8 <LCD_sendCommand+0x8>
 2dc:	00 c0       	rjmp	.+0      	; 0x2de <LCD_sendCommand+0xe>
 2de:	00 00       	nop
	_delay_ms(1); /* delay for processing Tas = 50ns */
	SET_BIT(LCD_CTRL_PORT,E); /* Enable LCD E=1 */
 2e0:	db 9a       	sbi	0x1b, 3	; 27
 2e2:	ef ec       	ldi	r30, 0xCF	; 207
 2e4:	f7 e0       	ldi	r31, 0x07	; 7
 2e6:	31 97       	sbiw	r30, 0x01	; 1
 2e8:	f1 f7       	brne	.-4      	; 0x2e6 <LCD_sendCommand+0x16>
 2ea:	00 c0       	rjmp	.+0      	; 0x2ec <LCD_sendCommand+0x1c>
 2ec:	00 00       	nop
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */
#if (DATA_BITS_MODE == 4)
	/* out the highest 4 bits of the required command to the data bus D4 --> D7 */
#ifdef UPPER_PORT_PINS
	LCD_DATA_PORT = (LCD_DATA_PORT & 0x0F) | (command & 0xF0);
 2ee:	9b b3       	in	r25, 0x1b	; 27
 2f0:	9f 70       	andi	r25, 0x0F	; 15
 2f2:	28 2f       	mov	r18, r24
 2f4:	20 7f       	andi	r18, 0xF0	; 240
 2f6:	92 2b       	or	r25, r18
 2f8:	9b bb       	out	0x1b, r25	; 27
 2fa:	ef ec       	ldi	r30, 0xCF	; 207
 2fc:	f7 e0       	ldi	r31, 0x07	; 7
 2fe:	31 97       	sbiw	r30, 0x01	; 1
 300:	f1 f7       	brne	.-4      	; 0x2fe <LCD_sendCommand+0x2e>
 302:	00 c0       	rjmp	.+0      	; 0x304 <LCD_sendCommand+0x34>
 304:	00 00       	nop
#else
	LCD_DATA_PORT = (LCD_DATA_PORT & 0xF0) | ((command & 0xF0) >> 4);
#endif

	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	CLEAR_BIT(LCD_CTRL_PORT,E); /* disable LCD E=0 */
 306:	db 98       	cbi	0x1b, 3	; 27
 308:	ef ec       	ldi	r30, 0xCF	; 207
 30a:	f7 e0       	ldi	r31, 0x07	; 7
 30c:	31 97       	sbiw	r30, 0x01	; 1
 30e:	f1 f7       	brne	.-4      	; 0x30c <LCD_sendCommand+0x3c>
 310:	00 c0       	rjmp	.+0      	; 0x312 <LCD_sendCommand+0x42>
 312:	00 00       	nop
	_delay_ms(1); /* delay for processing Th = 13ns */
	SET_BIT(LCD_CTRL_PORT,E); /* Enable LCD E=1 */
 314:	db 9a       	sbi	0x1b, 3	; 27
 316:	ef ec       	ldi	r30, 0xCF	; 207
 318:	f7 e0       	ldi	r31, 0x07	; 7
 31a:	31 97       	sbiw	r30, 0x01	; 1
 31c:	f1 f7       	brne	.-4      	; 0x31a <LCD_sendCommand+0x4a>
 31e:	00 c0       	rjmp	.+0      	; 0x320 <LCD_sendCommand+0x50>
 320:	00 00       	nop
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */

	/* out the lowest 4 bits of the required command to the data bus D4 --> D7 */
#ifdef UPPER_PORT_PINS
	LCD_DATA_PORT = (LCD_DATA_PORT & 0x0F) | ((command & 0x0F) << 4);
 322:	2b b3       	in	r18, 0x1b	; 27
 324:	2f 70       	andi	r18, 0x0F	; 15
 326:	f0 e1       	ldi	r31, 0x10	; 16
 328:	8f 9f       	mul	r24, r31
 32a:	c0 01       	movw	r24, r0
 32c:	11 24       	eor	r1, r1
 32e:	82 2b       	or	r24, r18
 330:	8b bb       	out	0x1b, r24	; 27
 332:	8f ec       	ldi	r24, 0xCF	; 207
 334:	97 e0       	ldi	r25, 0x07	; 7
 336:	01 97       	sbiw	r24, 0x01	; 1
 338:	f1 f7       	brne	.-4      	; 0x336 <LCD_sendCommand+0x66>
 33a:	00 c0       	rjmp	.+0      	; 0x33c <LCD_sendCommand+0x6c>
 33c:	00 00       	nop
#else
	LCD_DATA_PORT = (LCD_DATA_PORT & 0xF0) | (command & 0x0F);
#endif

	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	CLEAR_BIT(LCD_CTRL_PORT,E); /* disable LCD E=0 */
 33e:	db 98       	cbi	0x1b, 3	; 27
 340:	ef ec       	ldi	r30, 0xCF	; 207
 342:	f7 e0       	ldi	r31, 0x07	; 7
 344:	31 97       	sbiw	r30, 0x01	; 1
 346:	f1 f7       	brne	.-4      	; 0x344 <LCD_sendCommand+0x74>
 348:	00 c0       	rjmp	.+0      	; 0x34a <LCD_sendCommand+0x7a>
 34a:	00 00       	nop
 34c:	08 95       	ret

0000034e <LCD_init>:
/*******************************************************************************
 *                      Functions Definitions                                  *
 *******************************************************************************/
void LCD_init(void)
{
	LCD_CTRL_PORT_DIR |= (1<<E) | (1<<RS) | (1<<RW); /* Configure the control pins(E,RS,RW) as output pins */
 34e:	8a b3       	in	r24, 0x1a	; 26
 350:	8e 60       	ori	r24, 0x0E	; 14
 352:	8a bb       	out	0x1a, r24	; 26
	
	#if (DATA_BITS_MODE == 4)
		#ifdef UPPER_PORT_PINS
			LCD_DATA_PORT_DIR |= 0xF0; /* Configure the highest 4 bits of the data port as output pins */
 354:	8a b3       	in	r24, 0x1a	; 26
 356:	80 6f       	ori	r24, 0xF0	; 240
 358:	8a bb       	out	0x1a, r24	; 26
		#else
			LCD_DATA_PORT_DIR |= 0x0F; /* Configure the lowest 4 bits of the data port as output pins */
		#endif		 
		LCD_sendCommand(FOUR_BITS_DATA_MODE); /* initialize LCD in 4-bit mode */
 35a:	82 e0       	ldi	r24, 0x02	; 2
 35c:	0e 94 68 01 	call	0x2d0	; 0x2d0 <LCD_sendCommand>
		LCD_sendCommand(TWO_LINE_LCD_Four_BIT_MODE); /* use 2-line lcd + 4-bit Data Mode + 5*7 dot display Mode */
 360:	88 e2       	ldi	r24, 0x28	; 40
 362:	0e 94 68 01 	call	0x2d0	; 0x2d0 <LCD_sendCommand>
	#elif (DATA_BITS_MODE == 8)
		LCD_DATA_PORT_DIR = 0xFF; /* Configure the data port as output port */ 
		LCD_sendCommand(TWO_LINE_LCD_Eight_BIT_MODE); /* use 2-line lcd + 8-bit Data Mode + 5*7 dot display Mode */
	#endif
	
	LCD_sendCommand(CURSOR_OFF); /* cursor off */
 366:	8c e0       	ldi	r24, 0x0C	; 12
 368:	0e 94 68 01 	call	0x2d0	; 0x2d0 <LCD_sendCommand>
	LCD_sendCommand(CLEAR_COMMAND); /* clear LCD at the beginning */
 36c:	81 e0       	ldi	r24, 0x01	; 1
 36e:	0e 94 68 01 	call	0x2d0	; 0x2d0 <LCD_sendCommand>
 372:	08 95       	ret

00000374 <LCD_displayCharacter>:
#endif
}

void LCD_displayCharacter(uint8 data)
{
	SET_BIT(LCD_CTRL_PORT,RS); /* Data Mode RS=1 */
 374:	d9 9a       	sbi	0x1b, 1	; 27
	CLEAR_BIT(LCD_CTRL_PORT,RW); /* write data to LCD so RW=0 */
 376:	da 98       	cbi	0x1b, 2	; 27
 378:	ef ec       	ldi	r30, 0xCF	; 207
 37a:	f7 e0       	ldi	r31, 0x07	; 7
 37c:	31 97       	sbiw	r30, 0x01	; 1
 37e:	f1 f7       	brne	.-4      	; 0x37c <LCD_displayCharacter+0x8>
 380:	00 c0       	rjmp	.+0      	; 0x382 <LCD_displayCharacter+0xe>
 382:	00 00       	nop
	_delay_ms(1); /* delay for processing Tas = 50ns */
	SET_BIT(LCD_CTRL_PORT,E); /* Enable LCD E=1 */
 384:	db 9a       	sbi	0x1b, 3	; 27
 386:	ef ec       	ldi	r30, 0xCF	; 207
 388:	f7 e0       	ldi	r31, 0x07	; 7
 38a:	31 97       	sbiw	r30, 0x01	; 1
 38c:	f1 f7       	brne	.-4      	; 0x38a <LCD_displayCharacter+0x16>
 38e:	00 c0       	rjmp	.+0      	; 0x390 <LCD_displayCharacter+0x1c>
 390:	00 00       	nop
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */
#if (DATA_BITS_MODE == 4)
	/* out the highest 4 bits of the required data to the data bus D4 --> D7 */
#ifdef UPPER_PORT_PINS
	LCD_DATA_PORT = (LCD_DATA_PORT & 0x0F) | (data & 0xF0);
 392:	9b b3       	in	r25, 0x1b	; 27
 394:	9f 70       	andi	r25, 0x0F	; 15
 396:	28 2f       	mov	r18, r24
 398:	20 7f       	andi	r18, 0xF0	; 240
 39a:	92 2b       	or	r25, r18
 39c:	9b bb       	out	0x1b, r25	; 27
 39e:	ef ec       	ldi	r30, 0xCF	; 207
 3a0:	f7 e0       	ldi	r31, 0x07	; 7
 3a2:	31 97       	sbiw	r30, 0x01	; 1
 3a4:	f1 f7       	brne	.-4      	; 0x3a2 <LCD_displayCharacter+0x2e>
 3a6:	00 c0       	rjmp	.+0      	; 0x3a8 <LCD_displayCharacter+0x34>
 3a8:	00 00       	nop
#else
	LCD_DATA_PORT = (LCD_DATA_PORT & 0xF0) | ((data & 0xF0) >> 4);
#endif

	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	CLEAR_BIT(LCD_CTRL_PORT,E); /* disable LCD E=0 */
 3aa:	db 98       	cbi	0x1b, 3	; 27
 3ac:	ef ec       	ldi	r30, 0xCF	; 207
 3ae:	f7 e0       	ldi	r31, 0x07	; 7
 3b0:	31 97       	sbiw	r30, 0x01	; 1
 3b2:	f1 f7       	brne	.-4      	; 0x3b0 <LCD_displayCharacter+0x3c>
 3b4:	00 c0       	rjmp	.+0      	; 0x3b6 <LCD_displayCharacter+0x42>
 3b6:	00 00       	nop
	_delay_ms(1); /* delay for processing Th = 13ns */
	SET_BIT(LCD_CTRL_PORT,E); /* Enable LCD E=1 */
 3b8:	db 9a       	sbi	0x1b, 3	; 27
 3ba:	ef ec       	ldi	r30, 0xCF	; 207
 3bc:	f7 e0       	ldi	r31, 0x07	; 7
 3be:	31 97       	sbiw	r30, 0x01	; 1
 3c0:	f1 f7       	brne	.-4      	; 0x3be <LCD_displayCharacter+0x4a>
 3c2:	00 c0       	rjmp	.+0      	; 0x3c4 <LCD_displayCharacter+0x50>
 3c4:	00 00       	nop
	_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */

	/* out the lowest 4 bits of the required data to the data bus D4 --> D7 */
#ifdef UPPER_PORT_PINS
	LCD_DATA_PORT = (LCD_DATA_PORT & 0x0F) | ((data & 0x0F) << 4);
 3c6:	2b b3       	in	r18, 0x1b	; 27
 3c8:	2f 70       	andi	r18, 0x0F	; 15
 3ca:	f0 e1       	ldi	r31, 0x10	; 16
 3cc:	8f 9f       	mul	r24, r31
 3ce:	c0 01       	movw	r24, r0
 3d0:	11 24       	eor	r1, r1
 3d2:	82 2b       	or	r24, r18
 3d4:	8b bb       	out	0x1b, r24	; 27
 3d6:	8f ec       	ldi	r24, 0xCF	; 207
 3d8:	97 e0       	ldi	r25, 0x07	; 7
 3da:	01 97       	sbiw	r24, 0x01	; 1
 3dc:	f1 f7       	brne	.-4      	; 0x3da <LCD_displayCharacter+0x66>
 3de:	00 c0       	rjmp	.+0      	; 0x3e0 <LCD_displayCharacter+0x6c>
 3e0:	00 00       	nop
#else
	LCD_DATA_PORT = (LCD_DATA_PORT & 0xF0) | (data & 0x0F);
#endif

	_delay_ms(1); /* delay for processing Tdsw = 100ns */
	CLEAR_BIT(LCD_CTRL_PORT,E); /* disable LCD E=0 */
 3e2:	db 98       	cbi	0x1b, 3	; 27
 3e4:	ef ec       	ldi	r30, 0xCF	; 207
 3e6:	f7 e0       	ldi	r31, 0x07	; 7
 3e8:	31 97       	sbiw	r30, 0x01	; 1
 3ea:	f1 f7       	brne	.-4      	; 0x3e8 <LCD_displayCharacter+0x74>
 3ec:	00 c0       	rjmp	.+0      	; 0x3ee <LCD_displayCharacter+0x7a>
 3ee:	00 00       	nop
 3f0:	08 95       	ret

000003f2 <LCD_displayString>:
	_delay_ms(1); /* delay for processing Th = 13ns */
#endif
}

void LCD_displayString(const char *Str)
{
 3f2:	0f 93       	push	r16
 3f4:	1f 93       	push	r17
 3f6:	cf 93       	push	r28
 3f8:	fc 01       	movw	r30, r24
	uint8 i = 0;
	while(Str[i] != '\0')
 3fa:	80 81       	ld	r24, Z
 3fc:	88 23       	and	r24, r24
 3fe:	59 f0       	breq	.+22     	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
 400:	8f 01       	movw	r16, r30
 402:	c0 e0       	ldi	r28, 0x00	; 0
	{
		LCD_displayCharacter(Str[i]);
 404:	0e 94 ba 01 	call	0x374	; 0x374 <LCD_displayCharacter>
		i++;
 408:	cf 5f       	subi	r28, 0xFF	; 255
}

void LCD_displayString(const char *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
 40a:	f8 01       	movw	r30, r16
 40c:	ec 0f       	add	r30, r28
 40e:	f1 1d       	adc	r31, r1
 410:	80 81       	ld	r24, Z
 412:	81 11       	cpse	r24, r1
 414:	f7 cf       	rjmp	.-18     	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
	{
		LCD_displayCharacter(*Str);
		Str++;
	}		
	*********************************************************/
}
 416:	cf 91       	pop	r28
 418:	1f 91       	pop	r17
 41a:	0f 91       	pop	r16
 41c:	08 95       	ret

0000041e <LCD_goToRowColumn>:
void LCD_goToRowColumn(uint8 row,uint8 col)
{
	uint8 Address;
	
	/* first of all calculate the required address */
	switch(row)
 41e:	81 30       	cpi	r24, 0x01	; 1
 420:	41 f0       	breq	.+16     	; 0x432 <LCD_goToRowColumn+0x14>
 422:	28 f0       	brcs	.+10     	; 0x42e <LCD_goToRowColumn+0x10>
 424:	82 30       	cpi	r24, 0x02	; 2
 426:	41 f0       	breq	.+16     	; 0x438 <LCD_goToRowColumn+0x1a>
 428:	83 30       	cpi	r24, 0x03	; 3
 42a:	49 f0       	breq	.+18     	; 0x43e <LCD_goToRowColumn+0x20>
 42c:	0a c0       	rjmp	.+20     	; 0x442 <LCD_goToRowColumn+0x24>
	{
		case 0:
				Address=col;
 42e:	96 2f       	mov	r25, r22
 430:	08 c0       	rjmp	.+16     	; 0x442 <LCD_goToRowColumn+0x24>
				break;
		case 1:
				Address=col+0x40;
 432:	90 e4       	ldi	r25, 0x40	; 64
 434:	96 0f       	add	r25, r22
				break;
 436:	05 c0       	rjmp	.+10     	; 0x442 <LCD_goToRowColumn+0x24>
		case 2:
				Address=col+0x10;
 438:	90 e1       	ldi	r25, 0x10	; 16
 43a:	96 0f       	add	r25, r22
				break;
 43c:	02 c0       	rjmp	.+4      	; 0x442 <LCD_goToRowColumn+0x24>
		case 3:
				Address=col+0x50;
 43e:	90 e5       	ldi	r25, 0x50	; 80
 440:	96 0f       	add	r25, r22
				break;
	}					
	/* to write to a specific address in the LCD 
	 * we need to apply the corresponding command 0b10000000+Address */
	LCD_sendCommand(Address | SET_CURSOR_LOCATION); 
 442:	89 2f       	mov	r24, r25
 444:	80 68       	ori	r24, 0x80	; 128
 446:	0e 94 68 01 	call	0x2d0	; 0x2d0 <LCD_sendCommand>
 44a:	08 95       	ret

0000044c <LCD_displayStringRowColumn>:
}

void LCD_displayStringRowColumn(uint8 row,uint8 col,const char *Str)
{
 44c:	cf 93       	push	r28
 44e:	df 93       	push	r29
 450:	ea 01       	movw	r28, r20
	LCD_goToRowColumn(row,col); /* go to to the required LCD position */
 452:	0e 94 0f 02 	call	0x41e	; 0x41e <LCD_goToRowColumn>
	LCD_displayString(Str); /* display the string */
 456:	ce 01       	movw	r24, r28
 458:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <LCD_displayString>
}
 45c:	df 91       	pop	r29
 45e:	cf 91       	pop	r28
 460:	08 95       	ret

00000462 <LCD_intgerToString>:

void LCD_intgerToString(int data)
{
 462:	cf 93       	push	r28
 464:	df 93       	push	r29
 466:	cd b7       	in	r28, 0x3d	; 61
 468:	de b7       	in	r29, 0x3e	; 62
 46a:	60 97       	sbiw	r28, 0x10	; 16
 46c:	0f b6       	in	r0, 0x3f	; 63
 46e:	f8 94       	cli
 470:	de bf       	out	0x3e, r29	; 62
 472:	0f be       	out	0x3f, r0	; 63
 474:	cd bf       	out	0x3d, r28	; 61
   char buff[16]; /* String to hold the ascii result */
   itoa(data,buff,10); /* 10 for decimal */
 476:	4a e0       	ldi	r20, 0x0A	; 10
 478:	50 e0       	ldi	r21, 0x00	; 0
 47a:	be 01       	movw	r22, r28
 47c:	6f 5f       	subi	r22, 0xFF	; 255
 47e:	7f 4f       	sbci	r23, 0xFF	; 255
 480:	0e 94 88 05 	call	0xb10	; 0xb10 <itoa>
   LCD_displayString(buff);
 484:	ce 01       	movw	r24, r28
 486:	01 96       	adiw	r24, 0x01	; 1
 488:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <LCD_displayString>
}
 48c:	60 96       	adiw	r28, 0x10	; 16
 48e:	0f b6       	in	r0, 0x3f	; 63
 490:	f8 94       	cli
 492:	de bf       	out	0x3e, r29	; 62
 494:	0f be       	out	0x3f, r0	; 63
 496:	cd bf       	out	0x3d, r28	; 61
 498:	df 91       	pop	r29
 49a:	cf 91       	pop	r28
 49c:	08 95       	ret

0000049e <fan_control>:
		
    }
}

static void fan_control(uint16 temp)
{
 49e:	cf 93       	push	r28
 4a0:	df 93       	push	r29
	sint8 temp_cel = temp / 4;
	uint8 PWM_duty = 50 + 5 * (temp_cel-37);
 4a2:	96 95       	lsr	r25
 4a4:	87 95       	ror	r24
 4a6:	96 95       	lsr	r25
 4a8:	87 95       	ror	r24
 4aa:	c8 2f       	mov	r28, r24
 4ac:	88 0f       	add	r24, r24
 4ae:	dd 0b       	sbc	r29, r29
	
	//LCD_clearScreen();
	LCD_displayStringRowColumn(0, 0,"temp = ");
 4b0:	4d e6       	ldi	r20, 0x6D	; 109
 4b2:	50 e0       	ldi	r21, 0x00	; 0
 4b4:	60 e0       	ldi	r22, 0x00	; 0
 4b6:	70 e0       	ldi	r23, 0x00	; 0
 4b8:	80 e0       	ldi	r24, 0x00	; 0
 4ba:	90 e0       	ldi	r25, 0x00	; 0
 4bc:	0e 94 26 02 	call	0x44c	; 0x44c <LCD_displayStringRowColumn>
	//LCD_displayString("temp = ");
	LCD_intgerToString(temp_cel);
 4c0:	ce 01       	movw	r24, r28
 4c2:	0e 94 31 02 	call	0x462	; 0x462 <LCD_intgerToString>
	LCD_displayStringRowColumn(1, 0,"duty cycle = ");
 4c6:	45 e7       	ldi	r20, 0x75	; 117
 4c8:	50 e0       	ldi	r21, 0x00	; 0
 4ca:	60 e0       	ldi	r22, 0x00	; 0
 4cc:	70 e0       	ldi	r23, 0x00	; 0
 4ce:	81 e0       	ldi	r24, 0x01	; 1
 4d0:	90 e0       	ldi	r25, 0x00	; 0
 4d2:	0e 94 26 02 	call	0x44c	; 0x44c <LCD_displayStringRowColumn>
	LCD_intgerToString(PWM_duty);	
 4d6:	a5 97       	sbiw	r28, 0x25	; 37
 4d8:	8c 2f       	mov	r24, r28
 4da:	88 0f       	add	r24, r24
 4dc:	88 0f       	add	r24, r24
 4de:	c8 0f       	add	r28, r24
 4e0:	82 e3       	ldi	r24, 0x32	; 50
 4e2:	8c 0f       	add	r24, r28
 4e4:	90 e0       	ldi	r25, 0x00	; 0
 4e6:	0e 94 31 02 	call	0x462	; 0x462 <LCD_intgerToString>
 4ea:	df 91       	pop	r29
 4ec:	cf 91       	pop	r28
 4ee:	08 95       	ret

000004f0 <main>:
static void fan_control(uint16 temp);


int main(void)
{
	LCD_init();
 4f0:	0e 94 a7 01 	call	0x34e	; 0x34e <LCD_init>
	TIMER_init(TIMER0);
 4f4:	80 e0       	ldi	r24, 0x00	; 0
 4f6:	0e 94 ab 03 	call	0x756	; 0x756 <TIMER_init>
	TIMER_start();
 4fa:	0e 94 8c 04 	call	0x918	; 0x918 <TIMER_start>
	ADC_set_callback(fan_control);
 4fe:	8f e4       	ldi	r24, 0x4F	; 79
 500:	92 e0       	ldi	r25, 0x02	; 2
 502:	0e 94 28 01 	call	0x250	; 0x250 <ADC_set_callback>
	ADC_init(&ADC_cfg);
 506:	86 e6       	ldi	r24, 0x66	; 102
 508:	90 e0       	ldi	r25, 0x00	; 0
 50a:	0e 94 78 00 	call	0xf0	; 0xf0 <ADC_init>
 50e:	ff cf       	rjmp	.-2      	; 0x50e <main+0x1e>

00000510 <__vector_10>:
/*********************************************************
 *					Timer0 COMP Interrupt				 *
 *********************************************************/

ISR(TIMER0_COMP_vect)
{
 510:	1f 92       	push	r1
 512:	0f 92       	push	r0
 514:	0f b6       	in	r0, 0x3f	; 63
 516:	0f 92       	push	r0
 518:	11 24       	eor	r1, r1
 51a:	2f 93       	push	r18
 51c:	3f 93       	push	r19
 51e:	4f 93       	push	r20
 520:	5f 93       	push	r21
 522:	6f 93       	push	r22
 524:	7f 93       	push	r23
 526:	8f 93       	push	r24
 528:	9f 93       	push	r25
 52a:	af 93       	push	r26
 52c:	bf 93       	push	r27
 52e:	ef 93       	push	r30
 530:	ff 93       	push	r31
	PORTA ^= 1<<4;
 532:	9b b3       	in	r25, 0x1b	; 27
 534:	80 e1       	ldi	r24, 0x10	; 16
 536:	89 27       	eor	r24, r25
 538:	8b bb       	out	0x1b, r24	; 27
	if(g_TIMER0_CMP_callBackPtr != NULL)
 53a:	e0 91 90 00 	lds	r30, 0x0090	; 0x800090 <g_TIMER0_CMP_callBackPtr>
 53e:	f0 91 91 00 	lds	r31, 0x0091	; 0x800091 <g_TIMER0_CMP_callBackPtr+0x1>
 542:	30 97       	sbiw	r30, 0x00	; 0
 544:	09 f0       	breq	.+2      	; 0x548 <__vector_10+0x38>
	{
		g_TIMER0_CMP_callBackPtr();
 546:	09 95       	icall
	}
}
 548:	ff 91       	pop	r31
 54a:	ef 91       	pop	r30
 54c:	bf 91       	pop	r27
 54e:	af 91       	pop	r26
 550:	9f 91       	pop	r25
 552:	8f 91       	pop	r24
 554:	7f 91       	pop	r23
 556:	6f 91       	pop	r22
 558:	5f 91       	pop	r21
 55a:	4f 91       	pop	r20
 55c:	3f 91       	pop	r19
 55e:	2f 91       	pop	r18
 560:	0f 90       	pop	r0
 562:	0f be       	out	0x3f, r0	; 63
 564:	0f 90       	pop	r0
 566:	1f 90       	pop	r1
 568:	18 95       	reti

0000056a <__vector_11>:

/*********************************************************
 *					Timer0 OVF Interrupt				 *
 *********************************************************/
ISR(TIMER0_OVF_vect)
{
 56a:	1f 92       	push	r1
 56c:	0f 92       	push	r0
 56e:	0f b6       	in	r0, 0x3f	; 63
 570:	0f 92       	push	r0
 572:	11 24       	eor	r1, r1
 574:	2f 93       	push	r18
 576:	3f 93       	push	r19
 578:	4f 93       	push	r20
 57a:	5f 93       	push	r21
 57c:	6f 93       	push	r22
 57e:	7f 93       	push	r23
 580:	8f 93       	push	r24
 582:	9f 93       	push	r25
 584:	af 93       	push	r26
 586:	bf 93       	push	r27
 588:	ef 93       	push	r30
 58a:	ff 93       	push	r31
	if(g_TIMER0_OVF_callBackPtr != NULL)
 58c:	e0 91 92 00 	lds	r30, 0x0092	; 0x800092 <g_TIMER0_OVF_callBackPtr>
 590:	f0 91 93 00 	lds	r31, 0x0093	; 0x800093 <g_TIMER0_OVF_callBackPtr+0x1>
 594:	30 97       	sbiw	r30, 0x00	; 0
 596:	09 f0       	breq	.+2      	; 0x59a <__vector_11+0x30>
	{
		g_TIMER0_OVF_callBackPtr();
 598:	09 95       	icall
	}
}
 59a:	ff 91       	pop	r31
 59c:	ef 91       	pop	r30
 59e:	bf 91       	pop	r27
 5a0:	af 91       	pop	r26
 5a2:	9f 91       	pop	r25
 5a4:	8f 91       	pop	r24
 5a6:	7f 91       	pop	r23
 5a8:	6f 91       	pop	r22
 5aa:	5f 91       	pop	r21
 5ac:	4f 91       	pop	r20
 5ae:	3f 91       	pop	r19
 5b0:	2f 91       	pop	r18
 5b2:	0f 90       	pop	r0
 5b4:	0f be       	out	0x3f, r0	; 63
 5b6:	0f 90       	pop	r0
 5b8:	1f 90       	pop	r1
 5ba:	18 95       	reti

000005bc <__vector_9>:

/*********************************************************
 *					Timer1 OVF Interrupt				 *
 *********************************************************/
ISR(TIMER1_OVF_vect)
{
 5bc:	1f 92       	push	r1
 5be:	0f 92       	push	r0
 5c0:	0f b6       	in	r0, 0x3f	; 63
 5c2:	0f 92       	push	r0
 5c4:	11 24       	eor	r1, r1
 5c6:	2f 93       	push	r18
 5c8:	3f 93       	push	r19
 5ca:	4f 93       	push	r20
 5cc:	5f 93       	push	r21
 5ce:	6f 93       	push	r22
 5d0:	7f 93       	push	r23
 5d2:	8f 93       	push	r24
 5d4:	9f 93       	push	r25
 5d6:	af 93       	push	r26
 5d8:	bf 93       	push	r27
 5da:	ef 93       	push	r30
 5dc:	ff 93       	push	r31
	if(g_TIMER1_OVF_callBackPtr != NULL)
 5de:	e0 91 8e 00 	lds	r30, 0x008E	; 0x80008e <g_TIMER1_OVF_callBackPtr>
 5e2:	f0 91 8f 00 	lds	r31, 0x008F	; 0x80008f <g_TIMER1_OVF_callBackPtr+0x1>
 5e6:	30 97       	sbiw	r30, 0x00	; 0
 5e8:	09 f0       	breq	.+2      	; 0x5ec <__vector_9+0x30>
	{
		g_TIMER1_OVF_callBackPtr();
 5ea:	09 95       	icall
	}

}
 5ec:	ff 91       	pop	r31
 5ee:	ef 91       	pop	r30
 5f0:	bf 91       	pop	r27
 5f2:	af 91       	pop	r26
 5f4:	9f 91       	pop	r25
 5f6:	8f 91       	pop	r24
 5f8:	7f 91       	pop	r23
 5fa:	6f 91       	pop	r22
 5fc:	5f 91       	pop	r21
 5fe:	4f 91       	pop	r20
 600:	3f 91       	pop	r19
 602:	2f 91       	pop	r18
 604:	0f 90       	pop	r0
 606:	0f be       	out	0x3f, r0	; 63
 608:	0f 90       	pop	r0
 60a:	1f 90       	pop	r1
 60c:	18 95       	reti

0000060e <__vector_8>:

/*********************************************************
 *					Timer1 COMPB Interrupt				 *
 *********************************************************/
ISR(TIMER1_COMPB_vect)
{
 60e:	1f 92       	push	r1
 610:	0f 92       	push	r0
 612:	0f b6       	in	r0, 0x3f	; 63
 614:	0f 92       	push	r0
 616:	11 24       	eor	r1, r1
 618:	2f 93       	push	r18
 61a:	3f 93       	push	r19
 61c:	4f 93       	push	r20
 61e:	5f 93       	push	r21
 620:	6f 93       	push	r22
 622:	7f 93       	push	r23
 624:	8f 93       	push	r24
 626:	9f 93       	push	r25
 628:	af 93       	push	r26
 62a:	bf 93       	push	r27
 62c:	ef 93       	push	r30
 62e:	ff 93       	push	r31
	if(g_TIMER1_CMPB_callBackPtr != NULL)
 630:	e0 91 8a 00 	lds	r30, 0x008A	; 0x80008a <g_TIMER1_CMPB_callBackPtr>
 634:	f0 91 8b 00 	lds	r31, 0x008B	; 0x80008b <g_TIMER1_CMPB_callBackPtr+0x1>
 638:	30 97       	sbiw	r30, 0x00	; 0
 63a:	09 f0       	breq	.+2      	; 0x63e <__vector_8+0x30>
	{
		g_TIMER1_CMPB_callBackPtr();
 63c:	09 95       	icall
	}

}
 63e:	ff 91       	pop	r31
 640:	ef 91       	pop	r30
 642:	bf 91       	pop	r27
 644:	af 91       	pop	r26
 646:	9f 91       	pop	r25
 648:	8f 91       	pop	r24
 64a:	7f 91       	pop	r23
 64c:	6f 91       	pop	r22
 64e:	5f 91       	pop	r21
 650:	4f 91       	pop	r20
 652:	3f 91       	pop	r19
 654:	2f 91       	pop	r18
 656:	0f 90       	pop	r0
 658:	0f be       	out	0x3f, r0	; 63
 65a:	0f 90       	pop	r0
 65c:	1f 90       	pop	r1
 65e:	18 95       	reti

00000660 <__vector_7>:

/*********************************************************
 *					Timer1 COMPA Interrupt				 *
 *********************************************************/
ISR(TIMER1_COMPA_vect)
{
 660:	1f 92       	push	r1
 662:	0f 92       	push	r0
 664:	0f b6       	in	r0, 0x3f	; 63
 666:	0f 92       	push	r0
 668:	11 24       	eor	r1, r1
 66a:	2f 93       	push	r18
 66c:	3f 93       	push	r19
 66e:	4f 93       	push	r20
 670:	5f 93       	push	r21
 672:	6f 93       	push	r22
 674:	7f 93       	push	r23
 676:	8f 93       	push	r24
 678:	9f 93       	push	r25
 67a:	af 93       	push	r26
 67c:	bf 93       	push	r27
 67e:	ef 93       	push	r30
 680:	ff 93       	push	r31
	if(g_TIMER1_CMPA_callBackPtr != NULL)
 682:	e0 91 8c 00 	lds	r30, 0x008C	; 0x80008c <g_TIMER1_CMPA_callBackPtr>
 686:	f0 91 8d 00 	lds	r31, 0x008D	; 0x80008d <g_TIMER1_CMPA_callBackPtr+0x1>
 68a:	30 97       	sbiw	r30, 0x00	; 0
 68c:	09 f0       	breq	.+2      	; 0x690 <__vector_7+0x30>
	{
		g_TIMER1_CMPA_callBackPtr();
 68e:	09 95       	icall
	}

}
 690:	ff 91       	pop	r31
 692:	ef 91       	pop	r30
 694:	bf 91       	pop	r27
 696:	af 91       	pop	r26
 698:	9f 91       	pop	r25
 69a:	8f 91       	pop	r24
 69c:	7f 91       	pop	r23
 69e:	6f 91       	pop	r22
 6a0:	5f 91       	pop	r21
 6a2:	4f 91       	pop	r20
 6a4:	3f 91       	pop	r19
 6a6:	2f 91       	pop	r18
 6a8:	0f 90       	pop	r0
 6aa:	0f be       	out	0x3f, r0	; 63
 6ac:	0f 90       	pop	r0
 6ae:	1f 90       	pop	r1
 6b0:	18 95       	reti

000006b2 <__vector_5>:

/*********************************************************
 *					Timer2 OVF Interrupt				 *
 *********************************************************/
ISR(TIMER2_OVF_vect)
{
 6b2:	1f 92       	push	r1
 6b4:	0f 92       	push	r0
 6b6:	0f b6       	in	r0, 0x3f	; 63
 6b8:	0f 92       	push	r0
 6ba:	11 24       	eor	r1, r1
 6bc:	2f 93       	push	r18
 6be:	3f 93       	push	r19
 6c0:	4f 93       	push	r20
 6c2:	5f 93       	push	r21
 6c4:	6f 93       	push	r22
 6c6:	7f 93       	push	r23
 6c8:	8f 93       	push	r24
 6ca:	9f 93       	push	r25
 6cc:	af 93       	push	r26
 6ce:	bf 93       	push	r27
 6d0:	ef 93       	push	r30
 6d2:	ff 93       	push	r31
	if(g_TIMER2_OVF_callBackPtr != NULL)
 6d4:	e0 91 88 00 	lds	r30, 0x0088	; 0x800088 <g_TIMER2_OVF_callBackPtr>
 6d8:	f0 91 89 00 	lds	r31, 0x0089	; 0x800089 <g_TIMER2_OVF_callBackPtr+0x1>
 6dc:	30 97       	sbiw	r30, 0x00	; 0
 6de:	09 f0       	breq	.+2      	; 0x6e2 <__vector_5+0x30>
	{
		g_TIMER2_OVF_callBackPtr();
 6e0:	09 95       	icall
	}
}
 6e2:	ff 91       	pop	r31
 6e4:	ef 91       	pop	r30
 6e6:	bf 91       	pop	r27
 6e8:	af 91       	pop	r26
 6ea:	9f 91       	pop	r25
 6ec:	8f 91       	pop	r24
 6ee:	7f 91       	pop	r23
 6f0:	6f 91       	pop	r22
 6f2:	5f 91       	pop	r21
 6f4:	4f 91       	pop	r20
 6f6:	3f 91       	pop	r19
 6f8:	2f 91       	pop	r18
 6fa:	0f 90       	pop	r0
 6fc:	0f be       	out	0x3f, r0	; 63
 6fe:	0f 90       	pop	r0
 700:	1f 90       	pop	r1
 702:	18 95       	reti

00000704 <__vector_4>:

/*********************************************************
 *					Timer2 CMP Interrupt				 *
 *********************************************************/
ISR(TIMER2_COMP_vect)
{
 704:	1f 92       	push	r1
 706:	0f 92       	push	r0
 708:	0f b6       	in	r0, 0x3f	; 63
 70a:	0f 92       	push	r0
 70c:	11 24       	eor	r1, r1
 70e:	2f 93       	push	r18
 710:	3f 93       	push	r19
 712:	4f 93       	push	r20
 714:	5f 93       	push	r21
 716:	6f 93       	push	r22
 718:	7f 93       	push	r23
 71a:	8f 93       	push	r24
 71c:	9f 93       	push	r25
 71e:	af 93       	push	r26
 720:	bf 93       	push	r27
 722:	ef 93       	push	r30
 724:	ff 93       	push	r31
	if(g_TIMER2_CMP_callBackPtr != NULL)
 726:	e0 91 86 00 	lds	r30, 0x0086	; 0x800086 <g_TIMER2_CMP_callBackPtr>
 72a:	f0 91 87 00 	lds	r31, 0x0087	; 0x800087 <g_TIMER2_CMP_callBackPtr+0x1>
 72e:	30 97       	sbiw	r30, 0x00	; 0
 730:	09 f0       	breq	.+2      	; 0x734 <__vector_4+0x30>
	{
		g_TIMER2_CMP_callBackPtr();
 732:	09 95       	icall
	}
}
 734:	ff 91       	pop	r31
 736:	ef 91       	pop	r30
 738:	bf 91       	pop	r27
 73a:	af 91       	pop	r26
 73c:	9f 91       	pop	r25
 73e:	8f 91       	pop	r24
 740:	7f 91       	pop	r23
 742:	6f 91       	pop	r22
 744:	5f 91       	pop	r21
 746:	4f 91       	pop	r20
 748:	3f 91       	pop	r19
 74a:	2f 91       	pop	r18
 74c:	0f 90       	pop	r0
 74e:	0f be       	out	0x3f, r0	; 63
 750:	0f 90       	pop	r0
 752:	1f 90       	pop	r1
 754:	18 95       	reti

00000756 <TIMER_init>:
//TIMER_cnfg_t TIMER = {TIMER0,NORMAL_MODE,NORMAL,PRESCALER0,INTERRUPT,NOT_INITIALIZED};


void TIMER_init(uint8 Timer_ID){

	TIMER.TIMER_ID = Timer_ID ;
 756:	e0 e6       	ldi	r30, 0x60	; 96
 758:	f0 e0       	ldi	r31, 0x00	; 0
 75a:	80 83       	st	Z, r24

	if( TIMER.IS_init == NOT_INITIALIZED )
 75c:	95 81       	ldd	r25, Z+5	; 0x05
 75e:	91 11       	cpse	r25, r1
 760:	da c0       	rjmp	.+436    	; 0x916 <__stack+0xb7>
	{

		TIMER.IS_init = INITIALIZED;
 762:	91 e0       	ldi	r25, 0x01	; 1
 764:	95 83       	std	Z+5, r25	; 0x05

		switch(TIMER.WGM_mode)
 766:	91 81       	ldd	r25, Z+1	; 0x01
 768:	99 23       	and	r25, r25
 76a:	19 f0       	breq	.+6      	; 0x772 <TIMER_init+0x1c>
 76c:	91 30       	cpi	r25, 0x01	; 1
 76e:	29 f1       	breq	.+74     	; 0x7ba <TIMER_init+0x64>
 770:	55 c0       	rjmp	.+170    	; 0x81c <TIMER_init+0xc6>
		{   /********************  WGM mode    ********************/

		case NORMAL_MODE:{

			switch(TIMER.TIMER_ID)
 772:	81 30       	cpi	r24, 0x01	; 1
 774:	a1 f0       	breq	.+40     	; 0x79e <TIMER_init+0x48>
 776:	18 f0       	brcs	.+6      	; 0x77e <TIMER_init+0x28>
 778:	82 30       	cpi	r24, 0x02	; 2
 77a:	49 f0       	breq	.+18     	; 0x78e <TIMER_init+0x38>
 77c:	1b c0       	rjmp	.+54     	; 0x7b4 <TIMER_init+0x5e>
			{

			case TIMER0:   /*********** TIMER0 NORMAL_MODE *********/
			{
				TCNT0 = 5; //timer initial value
 77e:	85 e0       	ldi	r24, 0x05	; 5
 780:	82 bf       	out	0x32, r24	; 50
				TCCR0 &=  ~ ( (1u<<WGM01) | (1u<<WGM00) );	// NORMAL_MODE WGM01=0 & WGM00=0
 782:	83 b7       	in	r24, 0x33	; 51
 784:	87 7b       	andi	r24, 0xB7	; 183
 786:	83 bf       	out	0x33, r24	; 51
				TCCR0 = (1<<FOC0); //Non PWM mode
 788:	80 e8       	ldi	r24, 0x80	; 128
 78a:	83 bf       	out	0x33, r24	; 51
				//  END OF TIMER0 NORMAL_MODE
			}
			break;
 78c:	49 c0       	rjmp	.+146    	; 0x820 <TIMER_init+0xca>

			case TIMER2: /*********** TIMER2 NORMAL_MODE *********/
			{
				TCNT2 = 5; //timer initial value
 78e:	85 e0       	ldi	r24, 0x05	; 5
 790:	84 bd       	out	0x24, r24	; 36
				TCCR2 &=  ~ ( (1u<<WGM21) | (1u<<WGM20) );	// NORMAL_MODE WGM21=0 & WGM20=0
 792:	85 b5       	in	r24, 0x25	; 37
 794:	87 7b       	andi	r24, 0xB7	; 183
 796:	85 bd       	out	0x25, r24	; 37
				TCCR2 = (1<<FOC2); //Non PWM mode
 798:	80 e8       	ldi	r24, 0x80	; 128
 79a:	85 bd       	out	0x25, r24	; 37
				// END OF TIMER2 NORMAL_MODE
			}
			break;
 79c:	41 c0       	rjmp	.+130    	; 0x820 <TIMER_init+0xca>

			case TIMER1:/*********** TIMER1 NORMAL_MODE *********/
			{
				TCNT1=(uint16)65285;
 79e:	85 e0       	ldi	r24, 0x05	; 5
 7a0:	9f ef       	ldi	r25, 0xFF	; 255
 7a2:	9d bd       	out	0x2d, r25	; 45
 7a4:	8c bd       	out	0x2c, r24	; 44
				TCCR1A &= (~(1<<WGM10) & ~(1<<WGM11));
 7a6:	8f b5       	in	r24, 0x2f	; 47
 7a8:	8c 7f       	andi	r24, 0xFC	; 252
 7aa:	8f bd       	out	0x2f, r24	; 47
				TCCR1B &= (~(1<<WGM13) & ~(1<<WGM12));
 7ac:	8e b5       	in	r24, 0x2e	; 46
 7ae:	87 7e       	andi	r24, 0xE7	; 231
 7b0:	8e bd       	out	0x2e, r24	; 46
				// END OF TIMER1 NORMAL_MODE
			}
			break;
 7b2:	36 c0       	rjmp	.+108    	; 0x820 <TIMER_init+0xca>

			default:   TIMER.IS_init = NOT_INITIALIZED;
 7b4:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
			break;
 7b8:	33 c0       	rjmp	.+102    	; 0x820 <TIMER_init+0xca>
		break;


		case CTC_MODE:{

			switch(TIMER.TIMER_ID)
 7ba:	81 30       	cpi	r24, 0x01	; 1
 7bc:	e1 f0       	breq	.+56     	; 0x7f6 <TIMER_init+0xa0>
 7be:	18 f0       	brcs	.+6      	; 0x7c6 <TIMER_init+0x70>
 7c0:	82 30       	cpi	r24, 0x02	; 2
 7c2:	69 f0       	breq	.+26     	; 0x7de <TIMER_init+0x88>
 7c4:	28 c0       	rjmp	.+80     	; 0x816 <TIMER_init+0xc0>
			{

			case TIMER0:/*********** TIMER0 CTC MODE *********/
			{
				TCNT0 = 0; //timer initial value
 7c6:	12 be       	out	0x32, r1	; 50
				TCCR0 |= (1u<<WGM01) ; // CTC WGM01=1
 7c8:	83 b7       	in	r24, 0x33	; 51
 7ca:	88 60       	ori	r24, 0x08	; 8
 7cc:	83 bf       	out	0x33, r24	; 51
				TCCR0 &= ( ~ (1u<<WGM00) );  // CTC  WGM00=0
 7ce:	83 b7       	in	r24, 0x33	; 51
 7d0:	8f 7b       	andi	r24, 0xBF	; 191
 7d2:	83 bf       	out	0x33, r24	; 51
				TCCR0 = (1<<FOC0); //Non PWM mode
 7d4:	80 e8       	ldi	r24, 0x80	; 128
 7d6:	83 bf       	out	0x33, r24	; 51
				OCR0 = (uint8) 250;
 7d8:	8a ef       	ldi	r24, 0xFA	; 250
 7da:	8c bf       	out	0x3c, r24	; 60
				// END OF TIMER0 CTC_MODE
			}
			break;
 7dc:	21 c0       	rjmp	.+66     	; 0x820 <TIMER_init+0xca>

			case TIMER2:/*********** TIMER2 CTC MODE *********/
			{
				TCNT2 = 0; //timer initial value
 7de:	14 bc       	out	0x24, r1	; 36
				TCCR2 |= (1u<<WGM21) ; // CTC WGM21=1
 7e0:	85 b5       	in	r24, 0x25	; 37
 7e2:	88 60       	ori	r24, 0x08	; 8
 7e4:	85 bd       	out	0x25, r24	; 37
				TCCR2 &= ( ~ (1u<<WGM20) );  // CTC  WGM20=0
 7e6:	85 b5       	in	r24, 0x25	; 37
 7e8:	8f 7b       	andi	r24, 0xBF	; 191
 7ea:	85 bd       	out	0x25, r24	; 37
				TCCR2 = (1<<FOC2); //Non PWM mode
 7ec:	80 e8       	ldi	r24, 0x80	; 128
 7ee:	85 bd       	out	0x25, r24	; 37
				OCR2 = (uint8) 250;
 7f0:	8a ef       	ldi	r24, 0xFA	; 250
 7f2:	83 bd       	out	0x23, r24	; 35
				// END OF TIMER2 CTC_MODE
			}
			break;
 7f4:	15 c0       	rjmp	.+42     	; 0x820 <TIMER_init+0xca>

			case TIMER1:/*********** TIMER1 CTC MODE *********/
			{
				TCNT1H=0;
 7f6:	1d bc       	out	0x2d, r1	; 45
				TCNT1L=0;  //TCNT1=0;
 7f8:	1c bc       	out	0x2c, r1	; 44
				TCCR1A &= (~(1<<WGM10)) & (~(1<<WGM11));
 7fa:	8f b5       	in	r24, 0x2f	; 47
 7fc:	8c 7f       	andi	r24, 0xFC	; 252
 7fe:	8f bd       	out	0x2f, r24	; 47
				TCCR1B |= (1<<WGM12);
 800:	8e b5       	in	r24, 0x2e	; 46
 802:	88 60       	ori	r24, 0x08	; 8
 804:	8e bd       	out	0x2e, r24	; 46
				TCCR1B &= (~(1<<WGM13));
 806:	8e b5       	in	r24, 0x2e	; 46
 808:	8f 7e       	andi	r24, 0xEF	; 239
 80a:	8e bd       	out	0x2e, r24	; 46
				OCR1A = (uint16) 250;
 80c:	8a ef       	ldi	r24, 0xFA	; 250
 80e:	90 e0       	ldi	r25, 0x00	; 0
 810:	9b bd       	out	0x2b, r25	; 43
 812:	8a bd       	out	0x2a, r24	; 42
				// END OF TIMER1 CTC_MODE
			}
			break;
 814:	05 c0       	rjmp	.+10     	; 0x820 <TIMER_init+0xca>

			default:   TIMER.IS_init = NOT_INITIALIZED;
 816:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
			break;
 81a:	02 c0       	rjmp	.+4      	; 0x820 <TIMER_init+0xca>
		// END OF CTC_MODE
		break;



		default:   TIMER.IS_init = NOT_INITIALIZED;
 81c:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>


		/////****************************************************************************************************************////


		switch(TIMER.COM_mode)
 820:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <__DATA_REGION_ORIGIN__+0x2>
 824:	81 30       	cpi	r24, 0x01	; 1
 826:	f1 f0       	breq	.+60     	; 0x864 <__stack+0x5>
 828:	30 f0       	brcs	.+12     	; 0x836 <TIMER_init+0xe0>
 82a:	82 30       	cpi	r24, 0x02	; 2
 82c:	d9 f1       	breq	.+118    	; 0x8a4 <__stack+0x45>
 82e:	83 30       	cpi	r24, 0x03	; 3
 830:	09 f4       	brne	.+2      	; 0x834 <TIMER_init+0xde>
 832:	58 c0       	rjmp	.+176    	; 0x8e4 <__stack+0x85>
 834:	6e c0       	rjmp	.+220    	; 0x912 <__stack+0xb3>
		{   /********************  COM mode    ********************/

		case NORMAL:
		{  /***********   NORMAL  *********/

			switch(TIMER.TIMER_ID)
 836:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 83a:	81 30       	cpi	r24, 0x01	; 1
 83c:	61 f0       	breq	.+24     	; 0x856 <TIMER_init+0x100>
 83e:	18 f0       	brcs	.+6      	; 0x846 <TIMER_init+0xf0>
 840:	82 30       	cpi	r24, 0x02	; 2
 842:	29 f0       	breq	.+10     	; 0x84e <TIMER_init+0xf8>
 844:	0c c0       	rjmp	.+24     	; 0x85e <TIMER_init+0x108>
			{

			case TIMER0:   /***********   TIMER0 NORMAL    *********/
			{
				TCCR0 &= ~((1u << COM01) | (1u << COM00));// NORMAL COM01=0 & COM00=0
 846:	83 b7       	in	r24, 0x33	; 51
 848:	8f 7c       	andi	r24, 0xCF	; 207
 84a:	83 bf       	out	0x33, r24	; 51
				//  END OF TIMER0 NORMAL
			}
			break;
 84c:	08 95       	ret

			case TIMER2: /***********   TIMER2 NORMAL  *********/
			{
				TCCR2 &=  ~ ( (1u<<COM21) | (1u<<COM20) );	// NORMAL COM21=0 & COM20=0
 84e:	85 b5       	in	r24, 0x25	; 37
 850:	8f 7c       	andi	r24, 0xCF	; 207
 852:	85 bd       	out	0x25, r24	; 37
				// END OF TIMER2 NORMAL
			}
			break;
 854:	08 95       	ret

			case TIMER1:/*********** TIMER1 NORMAL  *********/
			{
				TCCR1A &= ~ ( (1<<COM1A1) | (1<<COM1A0) );
 856:	8f b5       	in	r24, 0x2f	; 47
 858:	8f 73       	andi	r24, 0x3F	; 63
 85a:	8f bd       	out	0x2f, r24	; 47
				// END OF TIMER1 NORMAL
			}
			break;
 85c:	08 95       	ret

			default:   TIMER.IS_init = NOT_INITIALIZED;
 85e:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
			break;
 862:	08 95       	ret


		case TOGGLE:
		{ /*********** TOGGLE *********/

			switch(TIMER.TIMER_ID)
 864:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 868:	81 30       	cpi	r24, 0x01	; 1
 86a:	91 f0       	breq	.+36     	; 0x890 <__stack+0x31>
 86c:	18 f0       	brcs	.+6      	; 0x874 <__stack+0x15>
 86e:	82 30       	cpi	r24, 0x02	; 2
 870:	41 f0       	breq	.+16     	; 0x882 <__stack+0x23>
 872:	15 c0       	rjmp	.+42     	; 0x89e <__stack+0x3f>
			{

			case TIMER0:/*********** TIMER0 TOGGLE *********/
			{
				TCCR0 &= (~(1u << COM01)); // TOGGLE COM01=0
 874:	83 b7       	in	r24, 0x33	; 51
 876:	8f 7d       	andi	r24, 0xDF	; 223
 878:	83 bf       	out	0x33, r24	; 51
				TCCR0 |= (1u << COM00);  // TOGGLE  COM00=1
 87a:	83 b7       	in	r24, 0x33	; 51
 87c:	80 61       	ori	r24, 0x10	; 16
 87e:	83 bf       	out	0x33, r24	; 51
				// END OF TIMER0 TOGGLE
			}
			break;
 880:	08 95       	ret

			case TIMER2:/*********** TIMER2 TOGGLE *********/
			{
				TCCR2 &= ( ~(1u<<COM21) ); // TOGGLE COM21=0
 882:	85 b5       	in	r24, 0x25	; 37
 884:	8f 7d       	andi	r24, 0xDF	; 223
 886:	85 bd       	out	0x25, r24	; 37
				TCCR2 |=  (1u<<COM20);  // TOGGLE  COM20=1
 888:	85 b5       	in	r24, 0x25	; 37
 88a:	80 61       	ori	r24, 0x10	; 16
 88c:	85 bd       	out	0x25, r24	; 37
				// END OF TIMER2 TOGGLE
			}
			break;
 88e:	08 95       	ret

			case TIMER1:/*********** TIMER1 TOGGLE *********/
			{
				TCCR1A &= (~(1<<COM1A1));
 890:	8f b5       	in	r24, 0x2f	; 47
 892:	8f 77       	andi	r24, 0x7F	; 127
 894:	8f bd       	out	0x2f, r24	; 47
				TCCR1A |= (1<<COM1A0);
 896:	8f b5       	in	r24, 0x2f	; 47
 898:	80 64       	ori	r24, 0x40	; 64
 89a:	8f bd       	out	0x2f, r24	; 47
				// END OF TIMER1 TOGGLE
			}
			break;
 89c:	08 95       	ret

			default:   TIMER.IS_init = NOT_INITIALIZED;
 89e:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
			break;
 8a2:	08 95       	ret


		case CLEAR:
		{ /*********** CLEAR *********/

			switch(TIMER.TIMER_ID)
 8a4:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 8a8:	81 30       	cpi	r24, 0x01	; 1
 8aa:	91 f0       	breq	.+36     	; 0x8d0 <__stack+0x71>
 8ac:	18 f0       	brcs	.+6      	; 0x8b4 <__stack+0x55>
 8ae:	82 30       	cpi	r24, 0x02	; 2
 8b0:	41 f0       	breq	.+16     	; 0x8c2 <__stack+0x63>
 8b2:	15 c0       	rjmp	.+42     	; 0x8de <__stack+0x7f>
			{

			case TIMER0:/*********** TIMER0 CLEAR *********/
			{
				TCCR0 |= (1u << COM01); // CLEAR COM01=1
 8b4:	83 b7       	in	r24, 0x33	; 51
 8b6:	80 62       	ori	r24, 0x20	; 32
 8b8:	83 bf       	out	0x33, r24	; 51
				TCCR0 &= (~(1u << COM00));  // CLEAR  COM00=0
 8ba:	83 b7       	in	r24, 0x33	; 51
 8bc:	8f 7e       	andi	r24, 0xEF	; 239
 8be:	83 bf       	out	0x33, r24	; 51
				// END OF TIMER0 CLEAR
			}
			break;
 8c0:	08 95       	ret

			case TIMER2:/*********** TIMER2 CLEAR *********/
			{
				TCCR2 |= (1u<<COM21) ; // CLEAR COM21=1
 8c2:	85 b5       	in	r24, 0x25	; 37
 8c4:	80 62       	ori	r24, 0x20	; 32
 8c6:	85 bd       	out	0x25, r24	; 37
				TCCR2 &= ( ~ (1u<<COM20) );  // CLEAR  COM20=0
 8c8:	85 b5       	in	r24, 0x25	; 37
 8ca:	8f 7e       	andi	r24, 0xEF	; 239
 8cc:	85 bd       	out	0x25, r24	; 37
				// END OF TIMER2 CLEAR
			}
			break;
 8ce:	08 95       	ret

			case TIMER1:/*********** TIMER1 CLEAR *********/
			{
				TCCR1A |= (1<<COM1A0);
 8d0:	8f b5       	in	r24, 0x2f	; 47
 8d2:	80 64       	ori	r24, 0x40	; 64
 8d4:	8f bd       	out	0x2f, r24	; 47
				TCCR1A &= (~(1<<COM1A1));
 8d6:	8f b5       	in	r24, 0x2f	; 47
 8d8:	8f 77       	andi	r24, 0x7F	; 127
 8da:	8f bd       	out	0x2f, r24	; 47
				// END OF TIMER1 CLEAR
			}
			break;
 8dc:	08 95       	ret

			default:   TIMER.IS_init = NOT_INITIALIZED;
 8de:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
			break;
 8e2:	08 95       	ret


		case SET:
		{ /*********** SET *********/

			switch(TIMER.TIMER_ID)
 8e4:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 8e8:	81 30       	cpi	r24, 0x01	; 1
 8ea:	61 f0       	breq	.+24     	; 0x904 <__stack+0xa5>
 8ec:	18 f0       	brcs	.+6      	; 0x8f4 <__stack+0x95>
 8ee:	82 30       	cpi	r24, 0x02	; 2
 8f0:	29 f0       	breq	.+10     	; 0x8fc <__stack+0x9d>
 8f2:	0c c0       	rjmp	.+24     	; 0x90c <__stack+0xad>
			{

			case TIMER0:/*********** TIMER0 SET *********/
			{
				TCCR0 |= ((1u << COM01) | (1u << COM00)); // SET COM01=1 & COM00=1
 8f4:	83 b7       	in	r24, 0x33	; 51
 8f6:	80 63       	ori	r24, 0x30	; 48
 8f8:	83 bf       	out	0x33, r24	; 51
				// END OF TIMER0 SET
			}
			break;
 8fa:	08 95       	ret

			case TIMER2:/*********** TIMER2 SET *********/
			{
				TCCR2 |= ( (1u<<COM21) | (1u<<COM20) ) ; // SET COM21=1 & COM20=1
 8fc:	85 b5       	in	r24, 0x25	; 37
 8fe:	80 63       	ori	r24, 0x30	; 48
 900:	85 bd       	out	0x25, r24	; 37
				// END OF TIMER2 SET
			}
			break;
 902:	08 95       	ret

			case TIMER1:/*********** TIMER1 SET *********/
			{
				TCCR1A |= (1<<COM1A1) | (1<<COM1A0);
 904:	8f b5       	in	r24, 0x2f	; 47
 906:	80 6c       	ori	r24, 0xC0	; 192
 908:	8f bd       	out	0x2f, r24	; 47
				// END OF TIMER1 SET
			}
			break;
 90a:	08 95       	ret

			default:   TIMER.IS_init = NOT_INITIALIZED;
 90c:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
			break;
 910:	08 95       	ret
		}
		// END OF SET
		break;


		default:   TIMER.IS_init = NOT_INITIALIZED;
 912:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
 916:	08 95       	ret

00000918 <TIMER_start>:
/////****************************************************************************************************************////


void TIMER_interrupt(void){

	if( TIMER.IS_init == INITIALIZED )
 918:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
 91c:	81 30       	cpi	r24, 0x01	; 1
 91e:	09 f0       	breq	.+2      	; 0x922 <TIMER_start+0xa>
 920:	63 c0       	rjmp	.+198    	; 0x9e8 <TIMER_start+0xd0>
	{

		switch(TIMER.interrupt)
 922:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <__DATA_REGION_ORIGIN__+0x4>
 926:	88 23       	and	r24, r24
 928:	09 f4       	brne	.+2      	; 0x92c <TIMER_start+0x14>
 92a:	45 c0       	rjmp	.+138    	; 0x9b6 <TIMER_start+0x9e>
 92c:	81 30       	cpi	r24, 0x01	; 1
 92e:	09 f0       	breq	.+2      	; 0x932 <TIMER_start+0x1a>
 930:	59 c0       	rjmp	.+178    	; 0x9e4 <TIMER_start+0xcc>
		{   /********************  INTERRUPT  ********************/

		case INTERRUPT: 		sei();
 932:	78 94       	sei
		{  /***********   INTERRUPT  *********/

			switch(TIMER.TIMER_ID)
 934:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 938:	81 30       	cpi	r24, 0x01	; 1
 93a:	41 f1       	breq	.+80     	; 0x98c <TIMER_start+0x74>
 93c:	18 f0       	brcs	.+6      	; 0x944 <TIMER_start+0x2c>
 93e:	82 30       	cpi	r24, 0x02	; 2
 940:	99 f0       	breq	.+38     	; 0x968 <TIMER_start+0x50>
 942:	36 c0       	rjmp	.+108    	; 0x9b0 <TIMER_start+0x98>
			{

			case TIMER0:/*********** TIMER0 INTERRUPT *********/
			{
				switch(TIMER.WGM_mode)
 944:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 948:	88 23       	and	r24, r24
 94a:	19 f0       	breq	.+6      	; 0x952 <TIMER_start+0x3a>
 94c:	81 30       	cpi	r24, 0x01	; 1
 94e:	29 f0       	breq	.+10     	; 0x95a <TIMER_start+0x42>
 950:	08 c0       	rjmp	.+16     	; 0x962 <TIMER_start+0x4a>
				{   //WGM mode
				case NORMAL_MODE: TIMSK |= (1u<<TOIE0); //Overflow Interrupt Enable
 952:	89 b7       	in	r24, 0x39	; 57
 954:	81 60       	ori	r24, 0x01	; 1
 956:	89 bf       	out	0x39, r24	; 57
 958:	47 c0       	rjmp	.+142    	; 0x9e8 <TIMER_start+0xd0>
				break;
				case CTC_MODE: 	TIMSK |= (1u<<OCIE0); // Output Compare Match Interrupt Enable
 95a:	89 b7       	in	r24, 0x39	; 57
 95c:	82 60       	ori	r24, 0x02	; 2
 95e:	89 bf       	out	0x39, r24	; 57
 960:	43 c0       	rjmp	.+134    	; 0x9e8 <TIMER_start+0xd0>
				break;
				default:   TIMER.IS_init = NOT_INITIALIZED;
 962:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
 966:	4a c0       	rjmp	.+148    	; 0x9fc <TIMER_start+0xe4>
			}
			break;

			case TIMER2:/*********** TIMER2 INTERRUPT *********/
			{
				switch(TIMER.WGM_mode)
 968:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 96c:	88 23       	and	r24, r24
 96e:	19 f0       	breq	.+6      	; 0x976 <TIMER_start+0x5e>
 970:	81 30       	cpi	r24, 0x01	; 1
 972:	29 f0       	breq	.+10     	; 0x97e <TIMER_start+0x66>
 974:	08 c0       	rjmp	.+16     	; 0x986 <TIMER_start+0x6e>
				{   //WGM mode
				case NORMAL_MODE: TIMSK |= (1u<<TOIE2); //Overflow Interrupt Enable
 976:	89 b7       	in	r24, 0x39	; 57
 978:	80 64       	ori	r24, 0x40	; 64
 97a:	89 bf       	out	0x39, r24	; 57
 97c:	35 c0       	rjmp	.+106    	; 0x9e8 <TIMER_start+0xd0>
				break;
				case CTC_MODE:	  TIMSK |= (1u<<OCIE2); // Output Compare Match Interrupt Enable
 97e:	89 b7       	in	r24, 0x39	; 57
 980:	80 68       	ori	r24, 0x80	; 128
 982:	89 bf       	out	0x39, r24	; 57
 984:	31 c0       	rjmp	.+98     	; 0x9e8 <TIMER_start+0xd0>
				break;
				default:   TIMER.IS_init = NOT_INITIALIZED;
 986:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
 98a:	63 c0       	rjmp	.+198    	; 0xa52 <TIMER_start+0x13a>
			}
			break;

			case TIMER1:/*********** TIMER1 INTERRUPT *********/
			{
				switch(TIMER.WGM_mode)
 98c:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 990:	88 23       	and	r24, r24
 992:	19 f0       	breq	.+6      	; 0x99a <TIMER_start+0x82>
 994:	81 30       	cpi	r24, 0x01	; 1
 996:	29 f0       	breq	.+10     	; 0x9a2 <TIMER_start+0x8a>
 998:	08 c0       	rjmp	.+16     	; 0x9aa <TIMER_start+0x92>
				{   //WGM mode
				case NORMAL_MODE: TIMSK|= (1<<TOIE1);     //Overflow Interrupt Enable
 99a:	89 b7       	in	r24, 0x39	; 57
 99c:	84 60       	ori	r24, 0x04	; 4
 99e:	89 bf       	out	0x39, r24	; 57
 9a0:	23 c0       	rjmp	.+70     	; 0x9e8 <TIMER_start+0xd0>
				break;
				case CTC_MODE:  TIMSK |= (1<<OCIE1A); 	//Output Compare Interrupt Enable  1A.
 9a2:	89 b7       	in	r24, 0x39	; 57
 9a4:	80 61       	ori	r24, 0x10	; 16
 9a6:	89 bf       	out	0x39, r24	; 57
 9a8:	1f c0       	rjmp	.+62     	; 0x9e8 <TIMER_start+0xd0>
				//TIMSK|= (1<<OCIE1B)					//Output Compare Interrupt Enable  1B.
				break;
				default:   TIMER.IS_init = NOT_INITIALIZED;
 9aa:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
 9ae:	7c c0       	rjmp	.+248    	; 0xaa8 <TIMER_start+0x190>
				}
				// END OF TIMER1 INTERRUPT
			}
			break;

			default:   TIMER.IS_init = NOT_INITIALIZED;
 9b0:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
 9b4:	19 c0       	rjmp	.+50     	; 0x9e8 <TIMER_start+0xd0>
		// END OF INTERRUPT
		break;

		case POOLING:
		{  /***********   POOLING *********/
			switch(TIMER.TIMER_ID)
 9b6:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 9ba:	81 30       	cpi	r24, 0x01	; 1
 9bc:	61 f0       	breq	.+24     	; 0x9d6 <TIMER_start+0xbe>
 9be:	18 f0       	brcs	.+6      	; 0x9c6 <TIMER_start+0xae>
 9c0:	82 30       	cpi	r24, 0x02	; 2
 9c2:	29 f0       	breq	.+10     	; 0x9ce <TIMER_start+0xb6>
 9c4:	0c c0       	rjmp	.+24     	; 0x9de <TIMER_start+0xc6>
			{

			case TIMER0:/*********** TIMER0 POOLING *********/
			{
				TIMSK &= (~ ( (1u<<OCIE0) |(1u<<TOIE0) ) );  //Overflow Interrupt & Output Compare Match Interrupt disabled
 9c6:	89 b7       	in	r24, 0x39	; 57
 9c8:	8c 7f       	andi	r24, 0xFC	; 252
 9ca:	89 bf       	out	0x39, r24	; 57
 9cc:	0d c0       	rjmp	.+26     	; 0x9e8 <TIMER_start+0xd0>
			}
			break;

			case TIMER2:/*********** TIMER2 POOLING *********/
			{
				TIMSK &= (~ ( (1u<<OCIE2) |(1u<<TOIE2) ) );  //Overflow Interrupt & Output Compare Match Interrupt disabled
 9ce:	89 b7       	in	r24, 0x39	; 57
 9d0:	8f 73       	andi	r24, 0x3F	; 63
 9d2:	89 bf       	out	0x39, r24	; 57
 9d4:	09 c0       	rjmp	.+18     	; 0x9e8 <TIMER_start+0xd0>
			}
			break;

			case TIMER1:/*********** TIMER1 POOLING *********/
			{
				TIMSK &= (~  ( (1<<TOIE1) | (1<<OCIE1A) | (1<<OCIE1B) ) ); // Output Compare A Match Interrupt Enable & Output Compare B Match Interrupt Enable & Overflow Interrupt Enable disabled
 9d6:	89 b7       	in	r24, 0x39	; 57
 9d8:	83 7e       	andi	r24, 0xE3	; 227
 9da:	89 bf       	out	0x39, r24	; 57
 9dc:	05 c0       	rjmp	.+10     	; 0x9e8 <TIMER_start+0xd0>
				// END OF TIMER1 POOLING
			}
			break;


			default:   TIMER.IS_init = NOT_INITIALIZED;
 9de:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
 9e2:	02 c0       	rjmp	.+4      	; 0x9e8 <TIMER_start+0xd0>
		}
		// END OF POOLING
		break;


		default:   TIMER.IS_init = NOT_INITIALIZED;
 9e4:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
{


	TIMER_interrupt(); // SET The interrupt

	switch(TIMER.TIMER_ID)
 9e8:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 9ec:	81 30       	cpi	r24, 0x01	; 1
 9ee:	09 f4       	brne	.+2      	; 0x9f2 <TIMER_start+0xda>
 9f0:	5b c0       	rjmp	.+182    	; 0xaa8 <TIMER_start+0x190>
 9f2:	20 f0       	brcs	.+8      	; 0x9fc <TIMER_start+0xe4>
 9f4:	82 30       	cpi	r24, 0x02	; 2
 9f6:	09 f0       	breq	.+2      	; 0x9fa <TIMER_start+0xe2>
 9f8:	82 c0       	rjmp	.+260    	; 0xafe <TIMER_start+0x1e6>
 9fa:	2b c0       	rjmp	.+86     	; 0xa52 <TIMER_start+0x13a>
	{

	case TIMER0:   /*********** TIMER0  *********/
	{
		switch(TIMER.prescaler)
 9fc:	e0 91 63 00 	lds	r30, 0x0063	; 0x800063 <__DATA_REGION_ORIGIN__+0x3>
 a00:	8e 2f       	mov	r24, r30
 a02:	90 e0       	ldi	r25, 0x00	; 0
 a04:	87 30       	cpi	r24, 0x07	; 7
 a06:	91 05       	cpc	r25, r1
 a08:	08 f5       	brcc	.+66     	; 0xa4c <TIMER_start+0x134>
 a0a:	fc 01       	movw	r30, r24
 a0c:	e7 5c       	subi	r30, 0xC7	; 199
 a0e:	ff 4f       	sbci	r31, 0xFF	; 255
 a10:	0c 94 82 05 	jmp	0xb04	; 0xb04 <__tablejump2__>
		{
		case PRESCALER0: TCCR0 |= 0b00000001;
 a14:	83 b7       	in	r24, 0x33	; 51
 a16:	81 60       	ori	r24, 0x01	; 1
 a18:	83 bf       	out	0x33, r24	; 51
		break;
 a1a:	08 95       	ret
		case PRESCALER8: TCCR0 |= 0b00000010;
 a1c:	83 b7       	in	r24, 0x33	; 51
 a1e:	82 60       	ori	r24, 0x02	; 2
 a20:	83 bf       	out	0x33, r24	; 51
		break;
 a22:	08 95       	ret
		case PRESCALER64: TCCR0  |= 0b00000011;
 a24:	83 b7       	in	r24, 0x33	; 51
 a26:	83 60       	ori	r24, 0x03	; 3
 a28:	83 bf       	out	0x33, r24	; 51
		break;
 a2a:	08 95       	ret
		case PRESCALER256: TCCR0  |= 0b00000100;
 a2c:	83 b7       	in	r24, 0x33	; 51
 a2e:	84 60       	ori	r24, 0x04	; 4
 a30:	83 bf       	out	0x33, r24	; 51
		break;
 a32:	08 95       	ret
		case PRESCALER1024: TCCR0  |= 0b00000101;
 a34:	83 b7       	in	r24, 0x33	; 51
 a36:	85 60       	ori	r24, 0x05	; 5
 a38:	83 bf       	out	0x33, r24	; 51
		break;
 a3a:	08 95       	ret
		case EXTERNAL_CLK_FALLING : TCCR0  |= 0b00000110;
 a3c:	83 b7       	in	r24, 0x33	; 51
 a3e:	86 60       	ori	r24, 0x06	; 6
 a40:	83 bf       	out	0x33, r24	; 51
		break;
 a42:	08 95       	ret
		case EXTERNAL_CLK_RISING: TCCR0 |= 0b00000111;
 a44:	83 b7       	in	r24, 0x33	; 51
 a46:	87 60       	ori	r24, 0x07	; 7
 a48:	83 bf       	out	0x33, r24	; 51
		break;
 a4a:	08 95       	ret
		default: TIMER.IS_init = NOT_INITIALIZED;
 a4c:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
		break;
 a50:	08 95       	ret
	}
	break;

	case TIMER2: /*********** TIMER2  *********/
	{
		switch(TIMER.prescaler)
 a52:	e0 91 63 00 	lds	r30, 0x0063	; 0x800063 <__DATA_REGION_ORIGIN__+0x3>
 a56:	8e 2f       	mov	r24, r30
 a58:	90 e0       	ldi	r25, 0x00	; 0
 a5a:	89 30       	cpi	r24, 0x09	; 9
 a5c:	91 05       	cpc	r25, r1
 a5e:	08 f5       	brcc	.+66     	; 0xaa2 <TIMER_start+0x18a>
 a60:	fc 01       	movw	r30, r24
 a62:	e0 5c       	subi	r30, 0xC0	; 192
 a64:	ff 4f       	sbci	r31, 0xFF	; 255
 a66:	0c 94 82 05 	jmp	0xb04	; 0xb04 <__tablejump2__>
		{
		case PRESCALER0: TCCR2 |= 0b00000001;
 a6a:	85 b5       	in	r24, 0x25	; 37
 a6c:	81 60       	ori	r24, 0x01	; 1
 a6e:	85 bd       	out	0x25, r24	; 37
		break;
 a70:	08 95       	ret
		case PRESCALER8: TCCR2 |= 0b00000010;
 a72:	85 b5       	in	r24, 0x25	; 37
 a74:	82 60       	ori	r24, 0x02	; 2
 a76:	85 bd       	out	0x25, r24	; 37
		break;
 a78:	08 95       	ret
		case PRESCALER32: TCCR2  |= 0b00000011;
 a7a:	85 b5       	in	r24, 0x25	; 37
 a7c:	83 60       	ori	r24, 0x03	; 3
 a7e:	85 bd       	out	0x25, r24	; 37
		break;
 a80:	08 95       	ret
		case PRESCALER64: TCCR2  |= 0b00000100;
 a82:	85 b5       	in	r24, 0x25	; 37
 a84:	84 60       	ori	r24, 0x04	; 4
 a86:	85 bd       	out	0x25, r24	; 37
		break;
 a88:	08 95       	ret
		case PRESCALER128: TCCR2  |= 0b00000101;
 a8a:	85 b5       	in	r24, 0x25	; 37
 a8c:	85 60       	ori	r24, 0x05	; 5
 a8e:	85 bd       	out	0x25, r24	; 37
		break;
 a90:	08 95       	ret
		case PRESCALER256: TCCR2  |= 0b00000110;
 a92:	85 b5       	in	r24, 0x25	; 37
 a94:	86 60       	ori	r24, 0x06	; 6
 a96:	85 bd       	out	0x25, r24	; 37
		break;
 a98:	08 95       	ret
		case PRESCALER1024: TCCR2 |= 0b00000111;
 a9a:	85 b5       	in	r24, 0x25	; 37
 a9c:	87 60       	ori	r24, 0x07	; 7
 a9e:	85 bd       	out	0x25, r24	; 37
		break;
 aa0:	08 95       	ret
		default: TIMER.IS_init = NOT_INITIALIZED;
 aa2:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
		break;
 aa6:	08 95       	ret
	}
	break;

	case TIMER1:/*********** TIMER1  *********/
	{
		switch(TIMER.prescaler)
 aa8:	e0 91 63 00 	lds	r30, 0x0063	; 0x800063 <__DATA_REGION_ORIGIN__+0x3>
 aac:	8e 2f       	mov	r24, r30
 aae:	90 e0       	ldi	r25, 0x00	; 0
 ab0:	87 30       	cpi	r24, 0x07	; 7
 ab2:	91 05       	cpc	r25, r1
 ab4:	08 f5       	brcc	.+66     	; 0xaf8 <TIMER_start+0x1e0>
 ab6:	fc 01       	movw	r30, r24
 ab8:	e7 5b       	subi	r30, 0xB7	; 183
 aba:	ff 4f       	sbci	r31, 0xFF	; 255
 abc:	0c 94 82 05 	jmp	0xb04	; 0xb04 <__tablejump2__>
		{
		case PRESCALER0: TCCR1B |= 0b00000001;
 ac0:	8e b5       	in	r24, 0x2e	; 46
 ac2:	81 60       	ori	r24, 0x01	; 1
 ac4:	8e bd       	out	0x2e, r24	; 46
		break;
 ac6:	08 95       	ret
		case PRESCALER8: TCCR1B |= 0b00000010;
 ac8:	8e b5       	in	r24, 0x2e	; 46
 aca:	82 60       	ori	r24, 0x02	; 2
 acc:	8e bd       	out	0x2e, r24	; 46
		break;
 ace:	08 95       	ret
		case PRESCALER64: TCCR1B |= 0b00000011;
 ad0:	8e b5       	in	r24, 0x2e	; 46
 ad2:	83 60       	ori	r24, 0x03	; 3
 ad4:	8e bd       	out	0x2e, r24	; 46
		break;
 ad6:	08 95       	ret
		case PRESCALER256: TCCR1B |= 0b00000100;
 ad8:	8e b5       	in	r24, 0x2e	; 46
 ada:	84 60       	ori	r24, 0x04	; 4
 adc:	8e bd       	out	0x2e, r24	; 46
		break;
 ade:	08 95       	ret
		case PRESCALER1024: TCCR1B |= 0b00000101;
 ae0:	8e b5       	in	r24, 0x2e	; 46
 ae2:	85 60       	ori	r24, 0x05	; 5
 ae4:	8e bd       	out	0x2e, r24	; 46
		break;
 ae6:	08 95       	ret
		case EXTERNAL_CLK_FALLING : TCCR1B |= 0b00000110;
 ae8:	8e b5       	in	r24, 0x2e	; 46
 aea:	86 60       	ori	r24, 0x06	; 6
 aec:	8e bd       	out	0x2e, r24	; 46
		break;
 aee:	08 95       	ret
		case EXTERNAL_CLK_RISING: TCCR1B |= 0b00000111;
 af0:	8e b5       	in	r24, 0x2e	; 46
 af2:	87 60       	ori	r24, 0x07	; 7
 af4:	8e bd       	out	0x2e, r24	; 46
		break;
 af6:	08 95       	ret
		default: TIMER.IS_init = NOT_INITIALIZED;
 af8:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
		break;
 afc:	08 95       	ret
		break;
		// END OF TIMER1
	}
	break;

	default:   TIMER.IS_init = NOT_INITIALIZED;
 afe:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__DATA_REGION_ORIGIN__+0x5>
 b02:	08 95       	ret

00000b04 <__tablejump2__>:
 b04:	ee 0f       	add	r30, r30
 b06:	ff 1f       	adc	r31, r31
 b08:	05 90       	lpm	r0, Z+
 b0a:	f4 91       	lpm	r31, Z
 b0c:	e0 2d       	mov	r30, r0
 b0e:	09 94       	ijmp

00000b10 <itoa>:
 b10:	45 32       	cpi	r20, 0x25	; 37
 b12:	51 05       	cpc	r21, r1
 b14:	20 f4       	brcc	.+8      	; 0xb1e <itoa+0xe>
 b16:	42 30       	cpi	r20, 0x02	; 2
 b18:	10 f0       	brcs	.+4      	; 0xb1e <itoa+0xe>
 b1a:	0c 94 93 05 	jmp	0xb26	; 0xb26 <__itoa_ncheck>
 b1e:	fb 01       	movw	r30, r22
 b20:	10 82       	st	Z, r1
 b22:	cb 01       	movw	r24, r22
 b24:	08 95       	ret

00000b26 <__itoa_ncheck>:
 b26:	bb 27       	eor	r27, r27
 b28:	4a 30       	cpi	r20, 0x0A	; 10
 b2a:	31 f4       	brne	.+12     	; 0xb38 <__itoa_ncheck+0x12>
 b2c:	99 23       	and	r25, r25
 b2e:	22 f4       	brpl	.+8      	; 0xb38 <__itoa_ncheck+0x12>
 b30:	bd e2       	ldi	r27, 0x2D	; 45
 b32:	90 95       	com	r25
 b34:	81 95       	neg	r24
 b36:	9f 4f       	sbci	r25, 0xFF	; 255
 b38:	0c 94 9f 05 	jmp	0xb3e	; 0xb3e <__utoa_common>

00000b3c <__utoa_ncheck>:
 b3c:	bb 27       	eor	r27, r27

00000b3e <__utoa_common>:
 b3e:	fb 01       	movw	r30, r22
 b40:	55 27       	eor	r21, r21
 b42:	aa 27       	eor	r26, r26
 b44:	88 0f       	add	r24, r24
 b46:	99 1f       	adc	r25, r25
 b48:	aa 1f       	adc	r26, r26
 b4a:	a4 17       	cp	r26, r20
 b4c:	10 f0       	brcs	.+4      	; 0xb52 <__utoa_common+0x14>
 b4e:	a4 1b       	sub	r26, r20
 b50:	83 95       	inc	r24
 b52:	50 51       	subi	r21, 0x10	; 16
 b54:	b9 f7       	brne	.-18     	; 0xb44 <__utoa_common+0x6>
 b56:	a0 5d       	subi	r26, 0xD0	; 208
 b58:	aa 33       	cpi	r26, 0x3A	; 58
 b5a:	08 f0       	brcs	.+2      	; 0xb5e <__utoa_common+0x20>
 b5c:	a9 5d       	subi	r26, 0xD9	; 217
 b5e:	a1 93       	st	Z+, r26
 b60:	00 97       	sbiw	r24, 0x00	; 0
 b62:	79 f7       	brne	.-34     	; 0xb42 <__utoa_common+0x4>
 b64:	b1 11       	cpse	r27, r1
 b66:	b1 93       	st	Z+, r27
 b68:	11 92       	st	Z+, r1
 b6a:	cb 01       	movw	r24, r22
 b6c:	0c 94 b8 05 	jmp	0xb70	; 0xb70 <strrev>

00000b70 <strrev>:
 b70:	dc 01       	movw	r26, r24
 b72:	fc 01       	movw	r30, r24
 b74:	67 2f       	mov	r22, r23
 b76:	71 91       	ld	r23, Z+
 b78:	77 23       	and	r23, r23
 b7a:	e1 f7       	brne	.-8      	; 0xb74 <strrev+0x4>
 b7c:	32 97       	sbiw	r30, 0x02	; 2
 b7e:	04 c0       	rjmp	.+8      	; 0xb88 <strrev+0x18>
 b80:	7c 91       	ld	r23, X
 b82:	6d 93       	st	X+, r22
 b84:	70 83       	st	Z, r23
 b86:	62 91       	ld	r22, -Z
 b88:	ae 17       	cp	r26, r30
 b8a:	bf 07       	cpc	r27, r31
 b8c:	c8 f3       	brcs	.-14     	; 0xb80 <strrev+0x10>
 b8e:	08 95       	ret

00000b90 <_exit>:
 b90:	f8 94       	cli

00000b92 <__stop_program>:
 b92:	ff cf       	rjmp	.-2      	; 0xb92 <__stop_program>
