{"vcs1":{"timestamp_begin":1700244543.946411178, "rt":8.96, "ut":8.01, "st":0.56}}
{"vcselab":{"timestamp_begin":1700244553.007238132, "rt":1.21, "ut":0.41, "st":0.19}}
{"link":{"timestamp_begin":1700244554.305137790, "rt":0.44, "ut":0.18, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700244543.106390221}
{"VCS_COMP_START_TIME": 1700244543.106390221}
{"VCS_COMP_END_TIME": 1700244557.151422551}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 370080}}
{"stitch_vcselab": {"peak_mem": 240016}}
