-makelib ies_lib/xpm -sv \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/blk_mem_gen_v8_4_4 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/bnnTop/ip/bnnTop_blk_mem_gen_0_1/sim/bnnTop_blk_mem_gen_0_1.v" \
-endlib
-makelib ies_lib/axi_bram_ctrl_v4_1_3 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/db86/hdl/axi_bram_ctrl_v4_1_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/bnnTop/ip/bnnTop_axi_bram_ctrl_0_1/sim/bnnTop_axi_bram_ctrl_0_1.vhd" \
  "../../../bd/bnnTop/ip/bnnTop_axi_bram_ctrl_1_1/sim/bnnTop_axi_bram_ctrl_1_1.vhd" \
-endlib
-makelib ies_lib/lib_pkg_v1_0_2 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/276e/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib ies_lib/fifo_generator_v13_2_5 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib ies_lib/lib_fifo_v1_0_14 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/a5cb/hdl/lib_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/lib_srl_fifo_v1_0_2 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/lib_cdc_v1_0_2 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib ies_lib/axi_datamover_v5_1_23 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/af86/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
-endlib
-makelib ies_lib/axi_sg_v4_1_13 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/4919/hdl/axi_sg_v4_1_rfs.vhd" \
-endlib
-makelib ies_lib/axi_dma_v7_1_22 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/0fb1/hdl/axi_dma_v7_1_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/bnnTop/ip/bnnTop_axi_dma_0_0/sim/bnnTop_axi_dma_0_0.vhd" \
-endlib
-makelib ies_lib/generic_baseblocks_v2_1_0 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_infrastructure_v1_1_0 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_register_slice_v2_1_21 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/2ef9/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_data_fifo_v2_1_20 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/47c9/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/axi_crossbar_v2_1_22 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/b68e/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/bnnTop/ip/bnnTop_axi_crossbar_0_0/sim/bnnTop_axi_crossbar_0_0.v" \
  "../../../bd/bnnTop/ip/bnnTop_axi_crossbar_1_0/sim/bnnTop_axi_crossbar_1_0.v" \
-endlib
-makelib ies_lib/axi_apb_bridge_v3_0_16 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/7b85/hdl/axi_apb_bridge_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/bnnTop/ip/bnnTop_axi_apb_bridge_0_0/sim/bnnTop_axi_apb_bridge_0_0.vhd" \
  "../../../bd/bnnTop/ip/bnnTop_axi_bram_ctrl_2_0/sim/bnnTop_axi_bram_ctrl_2_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/bnnTop/ip/bnnTop_activationsTop_wrapp_0_0/sim/bnnTop_activationsTop_wrapp_0_0.v" \
-endlib
-makelib ies_lib/axi_cdma_v4_1_21 \
  "../../../../bnn.srcs/sources_1/bd/bnnTop/ipshared/1055/hdl/axi_cdma_v4_1_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/bnnTop/ip/bnnTop_axi_cdma_1_0/sim/bnnTop_axi_cdma_1_0.vhd" \
  "../../../bd/bnnTop/ip/bnnTop_axi_bram_ctrl_3_0/sim/bnnTop_axi_bram_ctrl_3_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/bnnTop/ip/bnnTop_axi_crossbar_2_0/sim/bnnTop_axi_crossbar_2_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/bnnTop/ip/bnnTop_axi_bram_ctrl_4_0/sim/bnnTop_axi_bram_ctrl_4_0.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/bnnTop/ip/bnnTop_partialsumsTop_wrapp_0_0/sim/bnnTop_partialsumsTop_wrapp_0_0.v" \
  "../../../bd/bnnTop/ip/bnnTop_registers_0_1/sim/bnnTop_registers_0_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/bnnTop/ip/bnnTop_axi_cdma_0_1/sim/bnnTop_axi_cdma_0_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/bnnTop/ip/bnnTop_systolic_array_wrapp_0_1/sim/bnnTop_systolic_array_wrapp_0_1.v" \
  "../../../bd/bnnTop/sim/bnnTop.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

