{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667789864401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667789864401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 23:57:43 2022 " "Processing started: Sun Nov 06 23:57:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667789864401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1667789864401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta relogio -c relogio " "Command: quartus_sta relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1667789864401 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1667789864560 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1667789865519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1667789865519 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789865572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789865572 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogio.sdc " "Synopsys Design Constraints File file not found: 'relogio.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1667789866071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789866071 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667789866076 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667789866076 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667789866076 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667789866076 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667789866076 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[9\] SW\[9\] " "create_clock -period 1.000 -name SW\[9\] SW\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667789866076 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667789866076 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667789866076 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUXSW9\|saida_MUX  from: datac  to: combout " "Cell: MUXSW9\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667789866086 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667789866086 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1667789866090 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667789866091 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1667789866092 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1667789866107 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667789866281 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667789866281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.050 " "Worst-case setup slack is -10.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.050           -4800.415 CLOCK_50  " "  -10.050           -4800.415 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789866284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.442 " "Worst-case hold slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 CLOCK_50  " "    0.442               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789866302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.818 " "Worst-case recovery slack is -4.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.818              -4.818 SW\[9\]  " "   -4.818              -4.818 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.357              -4.357 FPGA_RESET_N  " "   -4.357              -4.357 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.355              -4.355 KEY\[1\]  " "   -4.355              -4.355 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.284              -4.284 KEY\[3\]  " "   -4.284              -4.284 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.150              -4.150 KEY\[2\]  " "   -4.150              -4.150 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.015              -4.015 KEY\[0\]  " "   -4.015              -4.015 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789866314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.192 " "Worst-case removal slack is 1.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.192               0.000 KEY\[0\]  " "    1.192               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.312               0.000 KEY\[2\]  " "    1.312               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.379               0.000 FPGA_RESET_N  " "    1.379               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.531               0.000 KEY\[3\]  " "    1.531               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.550               0.000 KEY\[1\]  " "    1.550               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.824               0.000 SW\[9\]  " "    1.824               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789866324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.639 " "Worst-case minimum pulse width slack is -0.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.639              -1.177 SW\[9\]  " "   -0.639              -1.177 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -612.496 CLOCK_50  " "   -0.538            -612.496 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.962 KEY\[2\]  " "   -0.538              -0.962 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.891 KEY\[3\]  " "   -0.538              -0.891 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.887 KEY\[0\]  " "   -0.538              -0.887 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.881 KEY\[1\]  " "   -0.538              -0.881 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.809 FPGA_RESET_N  " "   -0.538              -0.809 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789866330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789866330 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667789866353 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1667789866409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1667789868894 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUXSW9\|saida_MUX  from: datac  to: combout " "Cell: MUXSW9\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667789869048 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667789869048 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667789869049 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667789869086 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667789869086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.097 " "Worst-case setup slack is -10.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.097           -4683.902 CLOCK_50  " "  -10.097           -4683.902 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789869089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 CLOCK_50  " "    0.448               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789869105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.969 " "Worst-case recovery slack is -4.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.969              -4.969 SW\[9\]  " "   -4.969              -4.969 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.605              -4.605 KEY\[1\]  " "   -4.605              -4.605 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.586              -4.586 FPGA_RESET_N  " "   -4.586              -4.586 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.563              -4.563 KEY\[3\]  " "   -4.563              -4.563 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.405              -4.405 KEY\[2\]  " "   -4.405              -4.405 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.253              -4.253 KEY\[0\]  " "   -4.253              -4.253 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789869115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.294 " "Worst-case removal slack is 1.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.294               0.000 KEY\[0\]  " "    1.294               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.431               0.000 KEY\[2\]  " "    1.431               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.512               0.000 FPGA_RESET_N  " "    1.512               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.662               0.000 KEY\[1\]  " "    1.662               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.664               0.000 KEY\[3\]  " "    1.664               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.896               0.000 SW\[9\]  " "    1.896               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789869161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.688 " "Worst-case minimum pulse width slack is -0.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.688              -1.276 SW\[9\]  " "   -0.688              -1.276 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -542.374 CLOCK_50  " "   -0.538            -542.374 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.987 KEY\[2\]  " "   -0.538              -0.987 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.911 KEY\[0\]  " "   -0.538              -0.911 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.897 KEY\[3\]  " "   -0.538              -0.897 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.880 KEY\[1\]  " "   -0.538              -0.880 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.800 FPGA_RESET_N  " "   -0.538              -0.800 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789869164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789869164 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1667789869187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1667789869409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1667789871670 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUXSW9\|saida_MUX  from: datac  to: combout " "Cell: MUXSW9\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667789871815 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667789871815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667789871816 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667789871830 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667789871830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.567 " "Worst-case setup slack is -4.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.567           -2223.062 CLOCK_50  " "   -4.567           -2223.062 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789871834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 CLOCK_50  " "    0.184               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789871854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.250 " "Worst-case recovery slack is -2.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.250              -2.250 SW\[9\]  " "   -2.250              -2.250 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.757              -1.757 FPGA_RESET_N  " "   -1.757              -1.757 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.744              -1.744 KEY\[1\]  " "   -1.744              -1.744 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.668              -1.668 KEY\[0\]  " "   -1.668              -1.668 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.664              -1.664 KEY\[3\]  " "   -1.664              -1.664 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.581              -1.581 KEY\[2\]  " "   -1.581              -1.581 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789871867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.373 " "Worst-case removal slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 KEY\[2\]  " "    0.373               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 KEY\[0\]  " "    0.409               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 FPGA_RESET_N  " "    0.459               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 KEY\[1\]  " "    0.467               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 KEY\[3\]  " "    0.509               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.998               0.000 SW\[9\]  " "    0.998               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789871881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.697 " "Worst-case minimum pulse width slack is -0.697" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697              -1.863 SW\[9\]  " "   -0.697              -1.863 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -1.490 KEY\[1\]  " "   -0.521              -1.490 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.497              -1.432 KEY\[2\]  " "   -0.497              -1.432 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.458              -1.307 KEY\[3\]  " "   -0.458              -1.307 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410            -314.638 CLOCK_50  " "   -0.410            -314.638 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.407              -1.150 KEY\[0\]  " "   -0.407              -1.150 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.347              -0.942 FPGA_RESET_N  " "   -0.347              -0.942 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789871892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789871892 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667789871926 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MUXSW9\|saida_MUX  from: datac  to: combout " "Cell: MUXSW9\|saida_MUX  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667789872159 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667789872159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667789872160 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667789872171 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667789872171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.039 " "Worst-case setup slack is -4.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.039           -1913.688 CLOCK_50  " "   -4.039           -1913.688 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789872176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 CLOCK_50  " "    0.108               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789872194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.989 " "Worst-case recovery slack is -1.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.989              -1.989 SW\[9\]  " "   -1.989              -1.989 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.525              -1.525 FPGA_RESET_N  " "   -1.525              -1.525 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.501              -1.501 KEY\[1\]  " "   -1.501              -1.501 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.452              -1.452 KEY\[3\]  " "   -1.452              -1.452 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.420              -1.420 KEY\[0\]  " "   -1.420              -1.420 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.382              -1.382 KEY\[2\]  " "   -1.382              -1.382 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789872204 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.328 " "Worst-case removal slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 KEY\[2\]  " "    0.328               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 KEY\[0\]  " "    0.333               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 KEY\[1\]  " "    0.405               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 FPGA_RESET_N  " "    0.411               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 KEY\[3\]  " "    0.456               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 SW\[9\]  " "    0.906               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789872220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.720 " "Worst-case minimum pulse width slack is -0.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.720              -2.024 SW\[9\]  " "   -0.720              -2.024 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555              -1.656 KEY\[1\]  " "   -0.555              -1.656 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.552              -1.669 KEY\[2\]  " "   -0.552              -1.669 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.517              -1.558 KEY\[3\]  " "   -0.517              -1.558 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459              -1.386 KEY\[0\]  " "   -0.459              -1.386 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446            -375.364 CLOCK_50  " "   -0.446            -375.364 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.413              -1.239 FPGA_RESET_N  " "   -0.413              -1.239 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667789872233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667789872233 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667789874714 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667789874716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5063 " "Peak virtual memory: 5063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667789874825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 23:57:54 2022 " "Processing ended: Sun Nov 06 23:57:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667789874825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667789874825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667789874825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1667789874825 ""}
