// Seed: 564437579
module module_0 (
    input  tri  id_0,
    output tri0 id_1
);
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd81,
    parameter id_2 = 32'd13,
    parameter id_3 = 32'd83
) (
    input tri1 id_0,
    input wand _id_1,
    input supply1 _id_2,
    output wire _id_3,
    output wire id_4,
    output supply0 id_5,
    input wand id_6
);
  wire [id_3 : id_1] id_8;
  wire [id_2 : 1] id_9;
  uwire id_10 = -1;
  module_0 modCall_1 (
      id_0,
      id_4
  );
endmodule
module module_2 (
    output logic id_0,
    output wor id_1,
    output supply0 id_2,
    output logic id_3,
    input tri id_4
);
  parameter [-1 : 1] id_6 = 1 * 1 + 1;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  assign modCall_1.id_0 = 0;
  always @(posedge 1) begin : LABEL_0
    if (1) begin : LABEL_1
      id_0 <= -1;
      if (id_6) id_3 <= id_7 - id_4;
      else id_3 <= #id_7 -1 | 1;
    end
  end
endmodule
