* ******************************************************************************

* iCEcube Packer

* Version:            2014.12.27052

* Build Date:         Dec  8 2014 15:01:30

* File Generated:     Jun 17 2015 19:42:39

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\win32\opt\packer.exe  C:\Program Files\iCEcube2.2014.12\sbt_backend\devices\ICE40P01.dev  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\netlist\oadb-SimpleVGA  --package  TQ144  --outdir  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer  --translator  C:\Program Files\iCEcube2.2014.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\placer\SimpleVGA_pl.sdc  --dst_sdc_file  U:/SimpleVGA_iCEstick/SimpleVGA_iCEstick_Implmnt\sbt\outputs\packer\SimpleVGA_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: SimpleVGA
Used Logic Cell: 198/1280
Used Logic Tile: 35/160
Used IO Cell:    7/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: PixelClock_g
Clock Source: Clock50MHz.PixelClock 
Clock Driver: Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9 (ICE_GB)
Driver Position: (0, 9, 0)
Fanout to FF: 30
Fanout to Tile: 13


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0   
 9|   0 0 0 0 0 0 0 0 0 0 0 0   
 8|   0 0 0 0 3 3 8 0 0 0 0 0   
 7|   0 0 0 0 8 8 7 1 0 0 0 0   
 6|   0 0 0 0 7 7 7 7 0 0 0 0   
 5|   0 0 0 0 0 4 4 3 6 0 7 0   
 4|   0 0 0 0 0 7 1 6 0 0 2 3   
 3|   0 0 0 0 0 1 8 7 1 0 8 8   
 2|   0 0 0 0 0 8 7 8 3 0 8 0   
 1|   0 0 0 0 0 0 0 7 8 0 7 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.66

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  6  6 11  0  0  0  0  0    
 7|     0  0  0  0 17 16 15  1  0  0  0  0    
 6|     0  0  0  0 14 18 18 14  0  0  0  0    
 5|     0  0  0  0  0 14  8  9 13  0 14  0    
 4|     0  0  0  0  0 16  0 20  0  0  6 12    
 3|     0  0  0  0  0  3  5 18  1  0 16 18    
 2|     0  0  0  0  0 16 15 14  2  0 14  0    
 1|     0  0  0  0  0  0  0 14 16  0 15  0    
 0|                                           

Maximum number of input nets per logic tile: 20
Average number of input nets per logic tile: 12.21

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0    
 9|     0  0  0  0  0  0  0  0  0  0  0  0    
 8|     0  0  0  0  6  6 12  0  0  0  0  0    
 7|     0  0  0  0 17 17 17  1  0  0  0  0    
 6|     0  0  0  0 24 26 28 16  0  0  0  0    
 5|     0  0  0  0  0 14 12  9 15  0 16  0    
 4|     0  0  0  0  0 24  0 23  0  0  8 12    
 3|     0  0  0  0  0  3 14 23  1  0 18 21    
 2|     0  0  0  0  0 16 16 26  3  0 18  0    
 1|     0  0  0  0  0  0  0 16 20  0 17  0    
 0|                                           

Maximum number of input pins per logic tile: 28
Average number of input pins per logic tile: 15.15

***** Run Time Info *****
Run Time:  1
