SERNO,END_INSTANCE,END_CLOCK,START_CLOCK,START_INSTANCE,CDC_TYPE,SYNCHRONIZER,NUMBER_OF_SYNCHRONIZER_FFs,SAFE_CDC,DESCRIPTION
1,ExpModLED_1.intExpLEDSelect[0:15],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID3_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
2,ExpModLED_1.StartStateMachine,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,ExpModLED_1.intExpLEDSelect[0:15],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
3,ExpModLED_1.ShiftRegister0[7:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,ExpModLED_1.Exp0LED[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
4,ExpModLED_1.ShiftRegister1[7:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,ExpModLED_1.Exp1LED[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
5,ExpModLED_1.ShiftRegister2[7:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,ExpModLED_1.Exp2LED[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
6,ExpModLED_1.ShiftRegister3[7:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,ExpModLED_1.Exp3LED[3:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
7,ExpModLED_1.Exp0LED[3:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID0_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
8,ExpModLED_1.Exp1LED[3:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID1_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
9,ExpModLED_1.Exp2LED[3:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID2_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
10,ExpModLED_1.Exp3LED[3:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID3_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
11,LatCnt_1.LatencyCounter[31:0],Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,TickSync_1.LatchedTickSync,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
12,Quad_1.QuadXface_6.HomePolarity,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
13,Quad_1.QuadXface_6.IndexPolarity,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
14,Quad_1.QuadXface_6.Latch0InSel,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
15,Quad_1.QuadXface_6.Latch1InSel,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
16,Quad_1.QuadXface_6.HomeArm,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_6.intHomeLat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
17,Quad_1.QuadXface_6.HomeTriggerType[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
18,Quad_1.QuadXface_6.Latch0ArmedState[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_6.intLatch0Lat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
19,Quad_1.QuadXface_6.Latch1ArmedState[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_6.intLatch1Lat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
20,Quad_1.QuadXface_6.LearnModeEnable,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_6.clrLearnModeDone,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
21,Quad_1.QuadXface_6.QL0[2:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_6.Latch0InSel,Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
22,Quad_1.QuadXface_6.QL1[2:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_6.Latch1InSel,Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
23,Quad_1.QuadXface_6.EdgeMode,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,TickSync_1.LatchedTickSync,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
24,Quad_1.QuadXface_6.intLatch0Lat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_6.Latch0ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
25,Quad_1.QuadXface_6.Latch0Reg[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_6.Latch0ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
26,Quad_1.QuadXface_6.intLatch1Lat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_6.Latch1ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
27,Quad_1.QuadXface_6.Latch1Reg[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_6.Latch1ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
28,Quad_1.QuadXface_6.intEdgeMode,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_6.LearnModeEnable,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
29,Quad_1.QuadXface_6.intLearnModeDone,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_6.LearnModeEnable,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
30,Quad_1.QuadXface_6.IndexEdgeDetected,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_6.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
31,Quad_1.QuadXface_6.CaptureHomeCountsLat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_6.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
32,Quad_1.QuadXface_6.intHomeLat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_6.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
33,Quad_1.QuadXface_5.HomePolarity,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
34,Quad_1.QuadXface_5.IndexPolarity,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
35,Quad_1.QuadXface_5.Latch0InSel,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
36,Quad_1.QuadXface_5.Latch1InSel,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
37,Quad_1.QuadXface_5.HomeArm,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_5.intHomeLat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
38,Quad_1.QuadXface_5.HomeTriggerType[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
39,Quad_1.QuadXface_5.Latch0ArmedState[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_5.intLatch0Lat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
40,Quad_1.QuadXface_5.Latch1ArmedState[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_5.intLatch1Lat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
41,Quad_1.QuadXface_5.LearnModeEnable,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_5.clrLearnModeDone,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
42,Quad_1.QuadXface_5.QL0[2:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_5.Latch0InSel,Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
43,Quad_1.QuadXface_5.QL1[2:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_5.Latch1InSel,Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
44,Quad_1.QuadXface_5.EdgeMode,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,TickSync_1.LatchedTickSync,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
45,Quad_1.QuadXface_5.intLatch0Lat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_5.Latch0ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
46,Quad_1.QuadXface_5.Latch0Reg[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_5.Latch0ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
47,Quad_1.QuadXface_5.intLatch1Lat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_5.Latch1ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
48,Quad_1.QuadXface_5.Latch1Reg[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_5.Latch1ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
49,Quad_1.QuadXface_5.intEdgeMode,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_5.LearnModeEnable,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
50,Quad_1.QuadXface_5.intLearnModeDone,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_5.LearnModeEnable,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
51,Quad_1.QuadXface_5.IndexEdgeDetected,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_5.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
52,Quad_1.QuadXface_5.CaptureHomeCountsLat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_5.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
53,Quad_1.QuadXface_5.intHomeLat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_5.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
54,Quad_1.QuadXface_4.HomePolarity,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID3_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
55,Quad_1.QuadXface_4.IndexPolarity,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID3_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
56,Quad_1.QuadXface_4.Latch0InSel,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID3_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
57,Quad_1.QuadXface_4.Latch1InSel,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID3_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
58,Quad_1.QuadXface_4.HomeArm,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_4.intHomeLat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
59,Quad_1.QuadXface_4.HomeTriggerType[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID3_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
60,Quad_1.QuadXface_4.Latch0ArmedState[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_4.intLatch0Lat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
61,Quad_1.QuadXface_4.Latch1ArmedState[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_4.intLatch1Lat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
62,Quad_1.QuadXface_4.LearnModeEnable,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_4.clrLearnModeDone,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
63,Quad_1.QuadXface_4.QL0[2:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_4.Latch0InSel,Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
64,Quad_1.QuadXface_4.QL1[2:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_4.Latch1InSel,Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
65,Quad_1.QuadXface_4.EdgeMode,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,TickSync_1.LatchedTickSync,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
66,Quad_1.QuadXface_4.intLatch0Lat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_4.Latch0ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
67,Quad_1.QuadXface_4.Latch0Reg[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_4.Latch0ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
68,Quad_1.QuadXface_4.intLatch1Lat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_4.Latch1ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
69,Quad_1.QuadXface_4.Latch1Reg[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_4.Latch1ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
70,Quad_1.QuadXface_4.intEdgeMode,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_4.LearnModeEnable,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
71,Quad_1.QuadXface_4.intLearnModeDone,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_4.LearnModeEnable,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
72,Quad_1.QuadXface_4.IndexEdgeDetected,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_4.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
73,Quad_1.QuadXface_4.CaptureHomeCountsLat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_4.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
74,Quad_1.QuadXface_4.intHomeLat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_4.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
75,Quad_1.QuadXface_3.HomePolarity,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID2_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
76,Quad_1.QuadXface_3.IndexPolarity,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID2_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
77,Quad_1.QuadXface_3.Latch0InSel,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID2_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
78,Quad_1.QuadXface_3.Latch1InSel,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID2_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
79,Quad_1.QuadXface_3.HomeArm,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_3.intHomeLat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
80,Quad_1.QuadXface_3.HomeTriggerType[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID2_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
81,Quad_1.QuadXface_3.Latch0ArmedState[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_3.intLatch0Lat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
82,Quad_1.QuadXface_3.Latch1ArmedState[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_3.intLatch1Lat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
83,Quad_1.QuadXface_3.LearnModeEnable,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_3.clrLearnModeDone,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
84,Quad_1.QuadXface_3.QL0[2:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_3.Latch0InSel,Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
85,Quad_1.QuadXface_3.QL1[2:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_3.Latch1InSel,Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
86,Quad_1.QuadXface_3.EdgeMode,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,TickSync_1.LatchedTickSync,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
87,Quad_1.QuadXface_3.intLatch0Lat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_3.Latch0ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
88,Quad_1.QuadXface_3.Latch0Reg[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_3.Latch0ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
89,Quad_1.QuadXface_3.intLatch1Lat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_3.Latch1ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
90,Quad_1.QuadXface_3.Latch1Reg[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_3.Latch1ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
91,Quad_1.QuadXface_3.intEdgeMode,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_3.LearnModeEnable,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
92,Quad_1.QuadXface_3.intLearnModeDone,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_3.LearnModeEnable,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
93,Quad_1.QuadXface_3.IndexEdgeDetected,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_3.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
94,Quad_1.QuadXface_3.CaptureHomeCountsLat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_3.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
95,Quad_1.QuadXface_3.intHomeLat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_3.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
96,Quad_1.QuadXface_2.HomePolarity,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID1_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
97,Quad_1.QuadXface_2.IndexPolarity,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID1_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
98,Quad_1.QuadXface_2.Latch0InSel,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID1_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
99,Quad_1.QuadXface_2.Latch1InSel,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID1_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
100,Quad_1.QuadXface_2.HomeArm,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_2.intHomeLat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
101,Quad_1.QuadXface_2.HomeTriggerType[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID1_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
102,Quad_1.QuadXface_2.Latch0ArmedState[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_2.intLatch0Lat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
103,Quad_1.QuadXface_2.Latch1ArmedState[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_2.intLatch1Lat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
104,Quad_1.QuadXface_2.LearnModeEnable,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_2.clrLearnModeDone,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
105,Quad_1.QuadXface_2.QL0[2:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_2.Latch0InSel,Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
106,Quad_1.QuadXface_2.QL1[2:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_2.Latch1InSel,Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
107,Quad_1.QuadXface_2.EdgeMode,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,TickSync_1.LatchedTickSync,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
108,Quad_1.QuadXface_2.intLatch0Lat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_2.Latch0ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
109,Quad_1.QuadXface_2.Latch0Reg[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_2.Latch0ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
110,Quad_1.QuadXface_2.intLatch1Lat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_2.Latch1ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
111,Quad_1.QuadXface_2.Latch1Reg[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_2.Latch1ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
112,Quad_1.QuadXface_2.intEdgeMode,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_2.LearnModeEnable,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
113,Quad_1.QuadXface_2.intLearnModeDone,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_2.LearnModeEnable,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
114,Quad_1.QuadXface_2.IndexEdgeDetected,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_2.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
115,Quad_1.QuadXface_2.CaptureHomeCountsLat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_2.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
116,Quad_1.QuadXface_2.intHomeLat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_2.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
117,Quad_1.QuadXface_1.HomePolarity,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID0_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
118,Quad_1.QuadXface_1.IndexPolarity,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID0_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
119,Quad_1.QuadXface_1.Latch0InSel,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID0_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
120,Quad_1.QuadXface_1.Latch1InSel,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID0_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
121,Quad_1.QuadXface_1.HomeArm,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_1.intHomeLat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
122,Quad_1.QuadXface_1.HomeTriggerType[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID0_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
123,Quad_1.QuadXface_1.Latch0ArmedState[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_1.intLatch0Lat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
124,Quad_1.QuadXface_1.Latch1ArmedState[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_1.intLatch1Lat,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
125,Quad_1.QuadXface_1.LearnModeEnable,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Quad_1.QuadXface_1.clrLearnModeDone,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
126,Quad_1.QuadXface_1.QL0[2:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_1.Latch0InSel,Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
127,Quad_1.QuadXface_1.QL1[2:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_1.Latch1InSel,Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
128,Quad_1.QuadXface_1.EdgeMode,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,TickSync_1.LatchedTickSync,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
129,Quad_1.QuadXface_1.intLatch0Lat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_1.Latch0ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
130,Quad_1.QuadXface_1.Latch0Reg[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_1.Latch0ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
131,Quad_1.QuadXface_1.intLatch1Lat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_1.Latch1ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
132,Quad_1.QuadXface_1.Latch1Reg[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_1.Latch1ArmedState[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
133,Quad_1.QuadXface_1.intEdgeMode,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_1.LearnModeEnable,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
134,Quad_1.QuadXface_1.intLearnModeDone,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_1.LearnModeEnable,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
135,Quad_1.QuadXface_1.IndexEdgeDetected,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_1.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
136,Quad_1.QuadXface_1.CaptureHomeCountsLat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_1.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
137,Quad_1.QuadXface_1.intHomeLat,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Quad_1.QuadXface_1.HomeTriggerType[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
138,DIO8_1.D8OutputReg0[31:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID0_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
139,DIO8_1.D8OutputReg1[31:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID1_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
140,DIO8_1.D8OutputReg2[31:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID2_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
141,DIO8_1.D8OutputReg3[31:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscExpID_1.ExpansionID3_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
142,DIO8_1.OutputShiftRegister[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,DIO8_1.D8OutputReg0[31:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
143,SerMemInt_1.WriteLatch,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
144,SerMemInt_1.ReadLatch,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
145,SerMemInt_1.WriteFlag,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,SerMemInt_1.WriteLatch,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
146,SerMemInt_1.ReadFlag,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,SerMemInt_1.ReadLatch,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
147,SerMemInt_1.SerialDataOutput[7:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,SerMemInt_1.MemoryAddress[5:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
148,SerMemInt_1.SerialDataInput[7:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,SerMemInt_1.intModuleAddress[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
149,SerMemInt_1.StateMachine[0:12],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,SerMemInt_1.intModuleAddress[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
150,SerMemInt_1.IncOperationFaultCount,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,SerMemInt_1.intModuleAddress[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
151,SerMemInt_1.LoadMemAddr,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,SerMemInt_1.intModuleAddress[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
152,SerMemInt_1.ShiftEnable,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,SerMemInt_1.intModuleAddress[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
153,Analog_1.DataBuf_1.DetectRead,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
154,Analog_1.DataBuf_1.ReadPointer[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
155,Analog_1.DataBuf_1.ReadPointer[2:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,TickSync_1.LatchedTickSync60,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path.
156,Analog_1.DataBuf_1.RAM_2.ram[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Analog_1.DataBuf_1.ReadPointer[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
157,Analog_1.DataBuf_1.RAM_2.read_a[6:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Analog_1.DataBuf_1.ReadPointer[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
158,Analog_1.DataBuf_1.RAM_1.ram[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Analog_1.DataBuf_1.ReadPointer[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
159,Analog_1.DataBuf_1.RAM_1.read_a[6:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,Analog_1.DataBuf_1.ReadPointer[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
160,Analog_1.StateMach_1.InterConversionDelayTC,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,CPUCnf_1.intLoopTime[2:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
161,WDT_1.ClearKey,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,WDT_1.WD_RST_SHIFT[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
162,WDT_1.WriteEnd,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,WDT_1.WD_RST_SHIFT[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
163,WDT_1.WriteEndLatch,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,WDT_1.WD_RST_SHIFT[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
164,WDT_1.FPGAProgDOut[31:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,WDT_1.WD_RST_SHIFT[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
165,WDT_1.PUReg[19:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,WDT_1.WDTTerminalCount,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
166,WDT_1.LoadWDTCount1,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,WDT_1.LoadWDTCount,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
167,WDT_1.WDTCounterLoad,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,WDT_1.FPGAResetStatus,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
168,WDT_1.LoadWDTCount,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,WDT_1.LoadWDTCount1,Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
169,WDT_1.PreClearKey,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,WDT_1.WD_RST_SHIFT[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
170,WDT_1.FPGA_RstReq,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,WDT_1.WD_RST_SHIFT[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
171,WDT_1.AccessKeyReg1[3:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,WDT_1.WD_RST_SHIFT[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
172,WDT_1.WDTDelay[15:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,WDT_1.WD_RST_SHIFT[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
173,WDT_1.DriveHaltStatus,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,WDT_1.WD_RST_SHIFT[7:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
174,WDT_1.FPGAResetStatus,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,WDT_1.WDTTerminalCount,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
175,WDT_1.WDTCounter[21:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,WDT_1.WDTDelay[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
176,CPUCnf_1.int_DLL_RST,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
177,CtrlIO_1.ShiftOutRegister[9:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,CtrlIO_1.Axis0Status1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
178,SSITop_2.SSIRead,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
179,SSITop_2.ClockRate[1:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
180,SSITop_2.TransducerSelect[4:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
181,SSITop_2.DataLength[5:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
182,SSITop_2.HalfPeriod[5:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
183,SSITop_2.DelayTerminalCount[15:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
184,SSITop_2.DataLineHi,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,MDTTop_2.RisingA[3:1],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
185,SSITop_2.DatalineLo,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,MDTTop_2.RisingA[3:1],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
186,SSITop_2.intDataValid,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,SSITop_2.DataLineHi,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
187,SSITop_2.DataValid,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,TickSync_1.LatchedTickSync,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
188,SSITop_2.TurnShiftOff,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,SSITop_2.DataLength[5:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
189,SSITop_2.DelayCntEn,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,SSITop_2.TransducerSelect[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
190,SSITop_2.StartRead,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,SSITop_2.DelayTerminalCount[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
191,SSITop_2.ToggleEn,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,SSITop_2.HalfPeriod[5:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
192,SSITop_2.Serial2ParallelData[31:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,SSITop_2.TransducerSelect[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
193,SSITop_2.Serial2ParallelData[31:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,MDTTop_2.RisingA[3:1],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
194,SSITop_2.CheckDataDelay,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,SSITop_2.HalfPeriod[5:0],Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
195,SSITop_2.DelayCounter[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,SSITop_2.DelayTerminalCount[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
196,SSITop_1.SSIRead,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
197,SSITop_1.ClockRate[1:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
198,SSITop_1.TransducerSelect[4:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
199,SSITop_1.DataLength[5:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
200,SSITop_1.HalfPeriod[5:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
201,SSITop_1.DelayTerminalCount[15:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
202,SSITop_1.DataLineHi,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,MDTTop_1.RisingA[3:1],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
203,SSITop_1.DatalineLo,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,MDTTop_1.RisingA[3:1],Different Clock Domains,NO,0,NO,Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
204,SSITop_1.intDataValid,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,SSITop_1.DataLineHi,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
205,SSITop_1.DataValid,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,TickSync_1.LatchedTickSync,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
206,SSITop_1.TurnShiftOff,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,SSITop_1.DataLength[5:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
207,SSITop_1.DelayCntEn,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,SSITop_1.TransducerSelect[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
208,SSITop_1.StartRead,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,SSITop_1.DelayTerminalCount[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
209,SSITop_1.ToggleEn,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,SSITop_1.HalfPeriod[5:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
210,SSITop_1.Serial2ParallelData[31:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,SSITop_1.TransducerSelect[4:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
211,SSITop_1.Serial2ParallelData[31:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,MDTTop_1.RisingA[3:1],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Sources from different domains in fanin. Enable signal for synchonizer registers does not have a safe crossing.
212,SSITop_1.CheckDataDelay,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,SSITop_1.HalfPeriod[5:0],Different Clock Domains,YES,2,NO,Combinatorial logic detected at clock domain crossing.
213,SSITop_1.DelayCounter[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,SSITop_1.DelayTerminalCount[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
214,MDTTop_2.MDTRead,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
215,MDTTop_2.TransducerSelect[6:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
216,MDTTop_2.Edge[2:0],Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL1_net_inferred_clock,MDTTop_2.RisingB[3:1],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
217,MDTTop_2.SendInterrogationPulse,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
218,MDTTop_2.StartInterrogation,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Top|H1_CLKWR,MDTTop_2.TransducerSelect[6:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
219,MDTTop_2.StartInterrogation,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
220,MDTTop_2.RisingACountDisablePipe,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Top|H1_CLKWR,MDTTop_2.TransducerSelect[6:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
221,MDTTop_2.RisingACountEnablePipe,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Top|H1_CLKWR,MDTTop_2.TransducerSelect[6:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
222,MDTTop_2.RetPulseDelayEnable,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
223,MDTTop_2.PWMMagnetFaultLatch,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Top|H1_CLKWR,MDTTop_2.TransducerSelect[6:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
224,MDTTop_2.SetDataValid,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
225,MDTTop_2.CounterOverFlowRetrigger,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
226,MDTTop_2.State[0:5],Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
227,MDTTop_2.ClearCounter,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
228,MDTTop_2.intCounterOverFlow,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
229,MDTTop_2.intNoXducer,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
230,MDTTop_2.LeadingCount[1:0],Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Top|H1_CLKWR,MDTTop_2.TransducerSelect[6:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
231,MDTTop_2.TrailingCount[1:0],Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Top|H1_CLKWR,MDTTop_2.TransducerSelect[6:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
232,MDTTop_1.MDTRead,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,DiscID_1.DiscCtrlID_1.ControlID_1[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
233,MDTTop_1.TransducerSelect[6:0],Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
234,MDTTop_1.Edge[2:0],Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL1_net_inferred_clock,MDTTop_1.RisingB[3:1],Different Clock Domains,NO,0,NO,No synchronizer circuit detected.
235,MDTTop_1.SendInterrogationPulse,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
236,MDTTop_1.StartInterrogation,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Top|H1_CLKWR,MDTTop_1.TransducerSelect[6:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
237,MDTTop_1.StartInterrogation,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
238,MDTTop_1.RisingACountDisablePipe,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Top|H1_CLKWR,MDTTop_1.TransducerSelect[6:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
239,MDTTop_1.RisingACountEnablePipe,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Top|H1_CLKWR,MDTTop_1.TransducerSelect[6:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
240,MDTTop_1.RetPulseDelayEnable,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
241,MDTTop_1.PWMMagnetFaultLatch,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Top|H1_CLKWR,MDTTop_1.TransducerSelect[6:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing.
242,MDTTop_1.SetDataValid,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
243,MDTTop_1.CounterOverFlowRetrigger,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
244,MDTTop_1.State[0:5],Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
245,MDTTop_1.ClearCounter,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
246,MDTTop_1.intCounterOverFlow,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
247,MDTTop_1.intNoXducer,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
248,MDTTop_1.LeadingCount[1:0],Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Top|H1_CLKWR,MDTTop_1.TransducerSelect[6:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
249,MDTTop_1.TrailingCount[1:0],Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Top|H1_CLKWR,MDTTop_1.TransducerSelect[6:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
250,CtrlOut_2.ControlOutputWriteLatched0,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,CtrlOut_2.ControlOutputWriteLatched1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
251,CtrlOut_2.ControlOutputWriteLatched1,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,CtrlOut_2.ControlOutputWriteLatched0,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
252,CtrlOut_2.ShiftRegister[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,CtrlOut_2.DataBuffer[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
253,CtrlOut_1.ControlOutputWriteLatched0,Top|H1_CLKWR,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,CtrlOut_1.ControlOutputWriteLatched1,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
254,CtrlOut_1.ControlOutputWriteLatched1,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,CtrlOut_1.ControlOutputWriteLatched0,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
255,CtrlOut_1.ShiftRegister[15:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,CtrlOut_1.DataBuffer[15:0],Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Enable signal for synchonizer registers does not have a safe crossing.
256,TickSync_1.TickSync60,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path.
257,TickSync_1.LatchedTickSync60,Clock_Gen_Clock_Gen_0_FCCC|GL0_net_inferred_clock,Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,ClkCtrl_1.SysRESET,Different Clock Domains,NO,0,NO,Combinatorial logic detected at clock domain crossing. Divergence detected in the crossover path. Enable signal for synchonizer registers does not have a safe crossing.
258,ClkCtrl_1.DLL_Rst_ShiftReg[1:0],Clock_Gen_Clock_Gen_0_FCCC|GL2_net_inferred_clock,Top|H1_CLKWR,CPUCnf_1.DLL_RST,Different Clock Domains,YES,3,YES,Safe CDC path detected.