# Part3-AXI-Lite

**AXI-Lite** æ˜¯ AXI4 çš„ç°¡åŒ–ç‰ˆæœ¬ï¼Œåªæœ‰ `å–®ä¸€å‚³è¼¸é€šé“`ã€`ä¸æ”¯æ´ burst`ï¼Œé©åˆå°è³‡æ–™é‡å‚³è¼¸  

å¸¸ç”¨æ–¼ï¼šæ§åˆ¶ IP æ ¸å¿ƒçš„å•Ÿå‹•ã€åˆå§‹å€¼è¨­å®šã€è®€å–ç‹€æ…‹èˆ‡çµæœ

![AXI_Lite](./png/AXI_Lite.png)

## Part3.1 Create AXI-Lite IP

1. Create a new Vivado project

2. Add `./XDC/pynq-z2_v1.0` into project

3. é»é¸ä¸Šæ–¹ `Tool -> Create and Package New IP`ï¼Œæ¥è‘—é¸æ“‡ `Create a new AXI4 peripheral`ã€‚

    ![Tool](./png/Tool.png)

4. å–åç‚º adderï¼Œä¸¦ä¸”å‰µå»ºä¸€å€‹ IP_repo çš„è³‡æ–™å¤¾ä¾†è£ IP

    ![Location](./png/Location.png)

5. é»é¸ `Interface Type -> Lite`ï¼Œä¸¦ä¸”å°‡ `Number of Registers` è¨­æˆ `4`

    ![AXI_Setting](./png/AXI_Setting.png)

    > ğŸ“Œ AXI Interface Type ç°¡ä»‹ï¼š
    >
    >- AXI4ï¼šæ”¯æ´ burst å‚³è¼¸ï¼Œé©åˆå¤§ç­†è³‡æ–™å‚³è¼¸ï¼ˆå¦‚ DMAï¼‰ã€‚
    >- AXI4-Liteï¼šç°¡åŒ–ç‰ˆ AXI4ï¼Œä¸æ”¯æ´ burstï¼Œé©åˆæ§åˆ¶é¡ IP ä½¿ç”¨ï¼ˆè¨­å®šåƒæ•¸ã€è®€å¯« Registerï¼‰ã€‚
    >- AXI4-Streamï¼šStream ä»‹é¢ï¼Œæ²’æœ‰ Address wireï¼Œé©åˆé€£çºŒè³‡æ–™è™•ç†ï¼ˆå¦‚å½±åƒã€éŸ³è¨Šï¼‰
    >
    > ğŸ“Œ Number of Register
    >- æŒ‡çš„æ˜¯ IP å¯å°å¤–æ˜ å°„åˆ°è¨˜æ†¶é«”ä½ç½®çš„ Registerï¼ˆå³ slave registersï¼‰
    >- æ¯å€‹ register é è¨­ç‚º 32-bitï¼Œå¯ç”± ZYNQ PS é€é AXI4-Lite ä»¥ offset å­˜å–ï¼ˆå¦‚ï¼š0x00, 0x04, 0x08, ...ï¼‰

6. é»é¸ `Edit IP`

    ![Edit_IP](./png/Edit_IP.png)

7. æ­¤æ™‚ Vivado æœƒè·³å‡ºä¸€å€‹æ–°çš„ projectï¼Œä¸¦å°‡ `HDL/adder.v` åŠ å…¥åˆ°ç•¶ä¸­å»ï¼Œè©² project æ˜¯ç”¨ä¾†ä¿®æ”¹ IP è¨­å®šçš„

    ![Adder_add](./png/Adder_add.png)

8. ä¾åºç…§ä¸‹æ–¹åœ–ç‰‡ä¿®æ”¹ Verilog Code

    ![Add_port](./png/Add_port.png)
    ![r_data](./png/r_data.png)
    ![Add_Logic](./png/Add_Logic.png)
    ![Add_led](./png/Add_Led.png)
    ![Add_led_port](./png/Add_led_port.png)

9. ä¸‹åœ–ç‚ºæœ€çµ‚çš„ File Hierarchy

    ![Hierarchy](./png/Hierarchy.png)
    - adder_v1_0.v: æœ€å¤–å±¤çš„ Top-Level Wrapper æ¨¡çµ„
    - adder_v1_0_S00_AXI.v:  AXI4-Lite Interface æ§åˆ¶æ¨¡çµ„
    - adder.v:  è‡ªå·±è¨­è¨ˆçš„é‚è¼¯é›»è·¯æ¨¡çµ„

    å°æ–¼ `AXI Handshake Protocol` æœ‰èˆˆè¶£çš„å¯ä»¥è§€çœ‹ `adder_v1_0_S00_AXI.v` å…§éƒ¨çš„å¯¦åšé‚è¼¯  

    AXI-Lite ä½¿ç”¨èˆ‡ AXI4 ç›¸åŒçš„ã€Œæ¡æ‰‹æ©Ÿåˆ¶ã€ä¾†æ§åˆ¶æ¯ä¸€ç­†è³‡æ–™çš„å‚³è¼¸ã€‚æ¯å€‹ channelï¼ˆä¾‹å¦‚å¯«å…¥ä½å€ã€å¯«å…¥è³‡æ–™ã€è®€å–ä½å€ç­‰ï¼‰éƒ½æ¡ç”¨ä»¥ä¸‹é€™çµ„è¨Šè™Ÿé…å°ï¼š

    ```txt
    valid â†” ready
    ```

    VALIDï¼šç”± Master æå‡ºï¼Œè¡¨ç¤ºã€Œæˆ‘æº–å‚™å¥½è¦é€è³‡æ–™äº†ã€

    READYï¼šç”± Slave æå‡ºï¼Œè¡¨ç¤ºã€Œæˆ‘æº–å‚™å¥½è¦æ¥è³‡æ–™äº†ã€

    åªæœ‰ç•¶å…©é‚ŠåŒæ™‚ç‚º 1 æ™‚ï¼Œå‚³è¼¸æ‰æœƒè¢«åŸ·è¡Œ

10. é»é–‹ä½ çš„ IP repo è³‡æ–™å¤¾ï¼Œæ‰¾åˆ° Adder IP çš„ `driver -> your_IP_name -> src` è³‡æ–™å¤¾ï¼Œå°‡å…§éƒ¨çš„ `Makefile` å…§å®¹æ›¿æ›æˆ `Driver/Makefile` ï¼Œ ç›´æ¥è¤‡è£½è²¼ä¸Šå…§éƒ¨çš„å…§å®¹ï¼Œä¸è¦å–ä»£æ‰è©²æª”æ¡ˆ

    ![Makefile_Add](./png/Makefile_Add.png)

11. å›åˆ° package IP ç•«é¢å°‡æ²’æœ‰æ‰“å‹¾çš„éƒ¨åˆ†é»é€²å»ä¿®æ”¹ï¼Œæœ€å¾Œ Package IPã€‚

    ![IP_Package](./png/IP_Package.png)

12. å›åˆ°åŸä¾†çš„ Project å°‡å‰›å‰›åŒ…è£å¥½çš„ IP åŠ å…¥é€²ä¾†
    ![Add_IP_repo](./png/Add_IP_repo.png)

13. Create Block Design

14. åŠ å…¥ `ZYNQ7 PS` å’Œ `adder_v1.0`ï¼Œä¸¦å®Œæˆä¸‹æ–¹æ¥ç·š (åŸºæœ¬ä¸Šè‡ªå‹•é€£æ¥å³å¯)

    ![Block_Design](./png/Block_Design.png)

15. å° `adder_v1.0` çš„ Output port led[3:0] é»å³éµ `Make External`

    ![External_LED](./png/External_Led.png)

16. å°‡è©² Output Port æ”¹åç‚º `led`

    ![Rename](./png/Rename.png)

17. æª¢æŸ¥ Address Editor æœ‰æ²’æœ‰è‡ªå‹•åˆ†é… Address çµ¦æˆ‘å€‘å‰›å¯«å¥½çš„ IP

    ![Address_Editor](./png/Address_Editor.png)

18. Create HDL Wrapper and Generate Bitstream

19. Export `.xsa` (include bitstream)

## Part3.2 Vitis Project

1. é–‹å•Ÿ Vitis å»ºç«‹ workspace è³‡æ–™å¤¾ï¼Œä¸¦ä½¿ç”¨å‰›å‰› Export å‡ºä¾†çš„ `*.xsa` å»ºç«‹ Platform Component

2. é€é Example Projectä¸­çš„ `Hello World` å»ºç«‹æ–°çš„ Application Project åŠ å…¥æª”æ¡ˆ `src/main.c` ä»¥åŠ `Driver/*` å…§çš„ç¨‹å¼è¤‡è£½åˆ°ä¸‹åœ–ç´…è‰²éƒ¨åˆ†

    ![Vitis_File](./png/Vitis_File.png)

    > æ­¤æ¬¡æ•™å­¸ Driver ç‚ºå¯«å¥½çš„ç‰ˆæœ¬ï¼Œè‹¥ä¹‹å¾ŒåŒ…è£å…¶ä»– AXI IP éœ€è¦æ’°å¯« Driver å¯è‡³è©² IP çš„è³‡æ–™å¤¾ï¼Œå…§éƒ¨æœ‰è©² IP çš„ Driver Code å¯ä¿®æ”¹
    >
    > ![Driver](./png/Driver.png)

3. Vitis éœ€è¦çš„æ˜¯ `ps7_init.tcl`ï¼Œç„¶è€Œè‡ªè£½ IP ä¹Ÿæœ‰å±¬æ–¼è‡ªå·±çš„ `tcl`ï¼Œå› æ­¤éœ€è¦åˆ° `Settings\launch.json` çš„ `Initialization file` ä¿®æ­£

    ![Initialization](./png/Inititalization.png)

4. Run the Program

    ![MobaXterm](./png/MobaXterm.png)

### Note

è‹¥æ²’æœ‰åŸ·è¡Œ Part 3.1 çš„ç¬¬ 10 é»ï¼Œå‰‡éœ€è¦ä¿®æ”¹ platform ä¸­çš„ä¸‰å€‹ makefile

- platform/Sources/hw/sdt/drivers/<CustomIP_name>/src/Makefile
- platform/Sources/ps7_cortex_a9_0/standalone_domain/bsp/hw_artifacts/drivers/<CustomIP_name>/src/Makefile
- platform/Sources/zynq_fsbl/zynq_fsbl_bsp/hw_artifacts/<CustomIP_name>/src/Makefile  

å°‡makefileä¸­çš„ `OUTS = *.o` ä¿®æ”¹ç‚º `OUTS=$(addsuffix .o, $(basename $(wildcard *.c)))`
