- name: "ÂµIR - Microarchitecture Intermediate Representation (MICRO'19)"
  about: "High-level synthesis and Accelerator generation tool"
  repo: "https://github.com/sfu-arch/muir"
  icon: ""
  paper: "http://www.cs.sfu.ca/~ashriram/papers/2019_MICRO_MUIR.pdf"

- name: "Deepframe (PACT'19)"
  about: "Deep-learning based trace compiler for constructing accelerator offload"
  repo: "https://github.com/sfu-arch/Deepframe"
  icon: ""
  paper: "https://www2.cs.sfu.ca/~ashriram/papers/2019_PACT_DEEPFRAME.pdf"

- name: "Accelerator Benchmarks (IISWC'16)"
  about: "Accelerator extracted from SPEC workloads"
  repo: "https://github.com/sfu-arch/pdws"
  icon: ""
  paper: "https://www2.cs.sfu.ca/~ashriram/papers/2016_IISWC_SPECAX.pdf"

- name: "CHAINSAW (MICRO'16)"
  about: "Identifying common CISC macros across applications"
  repo: "https://github.com/sfu-arch/chainsaw"
  icon: ""
  paper: "https://www2.cs.sfu.ca/~ashriram/papers/2016_MICRO_CHAINSAW.pdf"

- name: "FUSION Protocol (ISCA'15)"
  about: "Simulation infrastructure for modelling hardware accelerator coherence"
  repo: "https://github.com/ashriram/FUSION/"
  icon: ""
  paper: "http://www.cs.sfu.ca/~ashriram/papers/FUSION_ISCA_2015.pdf"

- name: "GPGPU-Sim + Wisconsin Ruby"
  about: "Simulation infrastructure and workloads for Temporal Coherence"
  repo: "https://github.com/ashriram/GPGPUSIM-RUBY"
  icon: ""
  paper: "http://www.cs.sfu.ca/~ashriram/papers/TC_HPCA_2013.pdf"
