

================================================================
== Vitis HLS Report for 'vs'
================================================================
* Date:           Sun Nov  5 20:04:57 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_vs_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%A_0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_0" [vs_no_taffo.c:38]   --->   Operation 19 'read' 'A_0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_0_read, i32 2, i32 63" [vs_no_taffo.c:51]   --->   Operation 20 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i62 %trunc_ln" [vs_no_taffo.c:51]   --->   Operation 21 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%gmem_0_addr = getelementptr i32 %gmem_0, i64 %sext_ln51" [vs_no_taffo.c:51]   --->   Operation 22 'getelementptr' 'gmem_0_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [7/7] (7.30ns)   --->   "%gmem_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_0_addr, i32 1" [vs_no_taffo.c:51]   --->   Operation 23 'readreq' 'gmem_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 24 [6/7] (7.30ns)   --->   "%gmem_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_0_addr, i32 1" [vs_no_taffo.c:51]   --->   Operation 24 'readreq' 'gmem_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 25 [5/7] (7.30ns)   --->   "%gmem_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_0_addr, i32 1" [vs_no_taffo.c:51]   --->   Operation 25 'readreq' 'gmem_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 26 [4/7] (7.30ns)   --->   "%gmem_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_0_addr, i32 1" [vs_no_taffo.c:51]   --->   Operation 26 'readreq' 'gmem_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 27 [3/7] (7.30ns)   --->   "%gmem_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_0_addr, i32 1" [vs_no_taffo.c:51]   --->   Operation 27 'readreq' 'gmem_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 28 [2/7] (7.30ns)   --->   "%gmem_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_0_addr, i32 1" [vs_no_taffo.c:51]   --->   Operation 28 'readreq' 'gmem_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 29 [1/7] (7.30ns)   --->   "%gmem_0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_0_addr, i32 1" [vs_no_taffo.c:51]   --->   Operation 29 'readreq' 'gmem_0_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 30 [1/1] (7.30ns)   --->   "%gmem_0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_0_addr" [vs_no_taffo.c:51]   --->   Operation 30 'read' 'gmem_0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha" [vs_no_taffo.c:38]   --->   Operation 31 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %gmem_0_addr_read" [vs_no_taffo.c:51]   --->   Operation 32 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [3/3] (7.05ns)   --->   "%mul = fmul i32 %bitcast_ln51, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 33 'fmul' 'mul' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 34 [1/1] (7.30ns)   --->   "%gmem_0_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_0_addr, i32 1" [vs_no_taffo.c:51]   --->   Operation 34 'writereq' 'gmem_0_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%A_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_1" [vs_no_taffo.c:51]   --->   Operation 35 'read' 'A_1_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln51_2 = bitcast i32 %A_1_read" [vs_no_taffo.c:51]   --->   Operation 36 'bitcast' 'bitcast_ln51_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [3/3] (7.05ns)   --->   "%mul_1 = fmul i32 %bitcast_ln51_2, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 37 'fmul' 'mul_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%A_2_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_2" [vs_no_taffo.c:51]   --->   Operation 38 'read' 'A_2_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln51_4 = bitcast i32 %A_2_read" [vs_no_taffo.c:51]   --->   Operation 39 'bitcast' 'bitcast_ln51_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [3/3] (7.05ns)   --->   "%mul_2 = fmul i32 %bitcast_ln51_4, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 40 'fmul' 'mul_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%A_3_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_3" [vs_no_taffo.c:51]   --->   Operation 41 'read' 'A_3_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%bitcast_ln51_6 = bitcast i32 %A_3_read" [vs_no_taffo.c:51]   --->   Operation 42 'bitcast' 'bitcast_ln51_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [3/3] (7.05ns)   --->   "%mul_3 = fmul i32 %bitcast_ln51_6, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 43 'fmul' 'mul_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%A_4_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_4" [vs_no_taffo.c:51]   --->   Operation 44 'read' 'A_4_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln51_8 = bitcast i32 %A_4_read" [vs_no_taffo.c:51]   --->   Operation 45 'bitcast' 'bitcast_ln51_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [3/3] (7.05ns)   --->   "%mul_4 = fmul i32 %bitcast_ln51_8, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 46 'fmul' 'mul_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%A_5_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_5" [vs_no_taffo.c:51]   --->   Operation 47 'read' 'A_5_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln51_10 = bitcast i32 %A_5_read" [vs_no_taffo.c:51]   --->   Operation 48 'bitcast' 'bitcast_ln51_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [3/3] (7.05ns)   --->   "%mul_5 = fmul i32 %bitcast_ln51_10, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 49 'fmul' 'mul_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%A_6_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_6" [vs_no_taffo.c:51]   --->   Operation 50 'read' 'A_6_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln51_12 = bitcast i32 %A_6_read" [vs_no_taffo.c:51]   --->   Operation 51 'bitcast' 'bitcast_ln51_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [3/3] (7.05ns)   --->   "%mul_6 = fmul i32 %bitcast_ln51_12, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 52 'fmul' 'mul_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%A_7_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_7" [vs_no_taffo.c:51]   --->   Operation 53 'read' 'A_7_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln51_14 = bitcast i32 %A_7_read" [vs_no_taffo.c:51]   --->   Operation 54 'bitcast' 'bitcast_ln51_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [3/3] (7.05ns)   --->   "%mul_7 = fmul i32 %bitcast_ln51_14, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 55 'fmul' 'mul_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%A_8_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_8" [vs_no_taffo.c:51]   --->   Operation 56 'read' 'A_8_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln51_16 = bitcast i32 %A_8_read" [vs_no_taffo.c:51]   --->   Operation 57 'bitcast' 'bitcast_ln51_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [3/3] (7.05ns)   --->   "%mul_8 = fmul i32 %bitcast_ln51_16, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 58 'fmul' 'mul_8' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%A_9_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_9" [vs_no_taffo.c:51]   --->   Operation 59 'read' 'A_9_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln51_18 = bitcast i32 %A_9_read" [vs_no_taffo.c:51]   --->   Operation 60 'bitcast' 'bitcast_ln51_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [3/3] (7.05ns)   --->   "%mul_9 = fmul i32 %bitcast_ln51_18, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 61 'fmul' 'mul_9' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%A_10_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_10" [vs_no_taffo.c:51]   --->   Operation 62 'read' 'A_10_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln51_20 = bitcast i32 %A_10_read" [vs_no_taffo.c:51]   --->   Operation 63 'bitcast' 'bitcast_ln51_20' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [3/3] (7.05ns)   --->   "%mul_s = fmul i32 %bitcast_ln51_20, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 64 'fmul' 'mul_s' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%A_11_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_11" [vs_no_taffo.c:51]   --->   Operation 65 'read' 'A_11_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln51_22 = bitcast i32 %A_11_read" [vs_no_taffo.c:51]   --->   Operation 66 'bitcast' 'bitcast_ln51_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [3/3] (7.05ns)   --->   "%mul_10 = fmul i32 %bitcast_ln51_22, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 67 'fmul' 'mul_10' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%A_12_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_12" [vs_no_taffo.c:51]   --->   Operation 68 'read' 'A_12_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln51_24 = bitcast i32 %A_12_read" [vs_no_taffo.c:51]   --->   Operation 69 'bitcast' 'bitcast_ln51_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [3/3] (7.05ns)   --->   "%mul_11 = fmul i32 %bitcast_ln51_24, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 70 'fmul' 'mul_11' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%A_13_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_13" [vs_no_taffo.c:51]   --->   Operation 71 'read' 'A_13_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln51_26 = bitcast i32 %A_13_read" [vs_no_taffo.c:51]   --->   Operation 72 'bitcast' 'bitcast_ln51_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [3/3] (7.05ns)   --->   "%mul_12 = fmul i32 %bitcast_ln51_26, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 73 'fmul' 'mul_12' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%A_14_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_14" [vs_no_taffo.c:51]   --->   Operation 74 'read' 'A_14_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln51_28 = bitcast i32 %A_14_read" [vs_no_taffo.c:51]   --->   Operation 75 'bitcast' 'bitcast_ln51_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [3/3] (7.05ns)   --->   "%mul_13 = fmul i32 %bitcast_ln51_28, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 76 'fmul' 'mul_13' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%A_15_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_15" [vs_no_taffo.c:51]   --->   Operation 77 'read' 'A_15_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln51_30 = bitcast i32 %A_15_read" [vs_no_taffo.c:51]   --->   Operation 78 'bitcast' 'bitcast_ln51_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [3/3] (7.05ns)   --->   "%mul_14 = fmul i32 %bitcast_ln51_30, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 79 'fmul' 'mul_14' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%A_16_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_16" [vs_no_taffo.c:51]   --->   Operation 80 'read' 'A_16_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln51_32 = bitcast i32 %A_16_read" [vs_no_taffo.c:51]   --->   Operation 81 'bitcast' 'bitcast_ln51_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [3/3] (7.05ns)   --->   "%mul_15 = fmul i32 %bitcast_ln51_32, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 82 'fmul' 'mul_15' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%A_17_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_17" [vs_no_taffo.c:51]   --->   Operation 83 'read' 'A_17_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln51_34 = bitcast i32 %A_17_read" [vs_no_taffo.c:51]   --->   Operation 84 'bitcast' 'bitcast_ln51_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [3/3] (7.05ns)   --->   "%mul_16 = fmul i32 %bitcast_ln51_34, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 85 'fmul' 'mul_16' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%A_18_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_18" [vs_no_taffo.c:51]   --->   Operation 86 'read' 'A_18_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln51_36 = bitcast i32 %A_18_read" [vs_no_taffo.c:51]   --->   Operation 87 'bitcast' 'bitcast_ln51_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [3/3] (7.05ns)   --->   "%mul_17 = fmul i32 %bitcast_ln51_36, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 88 'fmul' 'mul_17' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%A_19_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_19" [vs_no_taffo.c:51]   --->   Operation 89 'read' 'A_19_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%bitcast_ln51_38 = bitcast i32 %A_19_read" [vs_no_taffo.c:51]   --->   Operation 90 'bitcast' 'bitcast_ln51_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [3/3] (7.05ns)   --->   "%mul_18 = fmul i32 %bitcast_ln51_38, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 91 'fmul' 'mul_18' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%A_20_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_20" [vs_no_taffo.c:51]   --->   Operation 92 'read' 'A_20_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln51_40 = bitcast i32 %A_20_read" [vs_no_taffo.c:51]   --->   Operation 93 'bitcast' 'bitcast_ln51_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [3/3] (7.05ns)   --->   "%mul_19 = fmul i32 %bitcast_ln51_40, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 94 'fmul' 'mul_19' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%A_21_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_21" [vs_no_taffo.c:51]   --->   Operation 95 'read' 'A_21_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%bitcast_ln51_42 = bitcast i32 %A_21_read" [vs_no_taffo.c:51]   --->   Operation 96 'bitcast' 'bitcast_ln51_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [3/3] (7.05ns)   --->   "%mul_20 = fmul i32 %bitcast_ln51_42, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 97 'fmul' 'mul_20' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%A_22_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_22" [vs_no_taffo.c:51]   --->   Operation 98 'read' 'A_22_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln51_44 = bitcast i32 %A_22_read" [vs_no_taffo.c:51]   --->   Operation 99 'bitcast' 'bitcast_ln51_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [3/3] (7.05ns)   --->   "%mul_21 = fmul i32 %bitcast_ln51_44, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 100 'fmul' 'mul_21' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%A_23_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_23" [vs_no_taffo.c:51]   --->   Operation 101 'read' 'A_23_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln51_46 = bitcast i32 %A_23_read" [vs_no_taffo.c:51]   --->   Operation 102 'bitcast' 'bitcast_ln51_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [3/3] (7.05ns)   --->   "%mul_22 = fmul i32 %bitcast_ln51_46, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 103 'fmul' 'mul_22' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%A_24_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_24" [vs_no_taffo.c:51]   --->   Operation 104 'read' 'A_24_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln51_48 = bitcast i32 %A_24_read" [vs_no_taffo.c:51]   --->   Operation 105 'bitcast' 'bitcast_ln51_48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [3/3] (7.05ns)   --->   "%mul_23 = fmul i32 %bitcast_ln51_48, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 106 'fmul' 'mul_23' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%A_25_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_25" [vs_no_taffo.c:51]   --->   Operation 107 'read' 'A_25_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln51_50 = bitcast i32 %A_25_read" [vs_no_taffo.c:51]   --->   Operation 108 'bitcast' 'bitcast_ln51_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [3/3] (7.05ns)   --->   "%mul_24 = fmul i32 %bitcast_ln51_50, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 109 'fmul' 'mul_24' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%A_26_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_26" [vs_no_taffo.c:51]   --->   Operation 110 'read' 'A_26_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln51_52 = bitcast i32 %A_26_read" [vs_no_taffo.c:51]   --->   Operation 111 'bitcast' 'bitcast_ln51_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [3/3] (7.05ns)   --->   "%mul_25 = fmul i32 %bitcast_ln51_52, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 112 'fmul' 'mul_25' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%A_27_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_27" [vs_no_taffo.c:51]   --->   Operation 113 'read' 'A_27_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln51_54 = bitcast i32 %A_27_read" [vs_no_taffo.c:51]   --->   Operation 114 'bitcast' 'bitcast_ln51_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [3/3] (7.05ns)   --->   "%mul_26 = fmul i32 %bitcast_ln51_54, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 115 'fmul' 'mul_26' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%A_28_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_28" [vs_no_taffo.c:51]   --->   Operation 116 'read' 'A_28_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln51_56 = bitcast i32 %A_28_read" [vs_no_taffo.c:51]   --->   Operation 117 'bitcast' 'bitcast_ln51_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [3/3] (7.05ns)   --->   "%mul_27 = fmul i32 %bitcast_ln51_56, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 118 'fmul' 'mul_27' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%A_29_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_29" [vs_no_taffo.c:51]   --->   Operation 119 'read' 'A_29_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln51_58 = bitcast i32 %A_29_read" [vs_no_taffo.c:51]   --->   Operation 120 'bitcast' 'bitcast_ln51_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [3/3] (7.05ns)   --->   "%mul_28 = fmul i32 %bitcast_ln51_58, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 121 'fmul' 'mul_28' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%A_30_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_30" [vs_no_taffo.c:51]   --->   Operation 122 'read' 'A_30_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln51_60 = bitcast i32 %A_30_read" [vs_no_taffo.c:51]   --->   Operation 123 'bitcast' 'bitcast_ln51_60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [3/3] (7.05ns)   --->   "%mul_29 = fmul i32 %bitcast_ln51_60, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 124 'fmul' 'mul_29' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%A_31_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_31" [vs_no_taffo.c:51]   --->   Operation 125 'read' 'A_31_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln51_62 = bitcast i32 %A_31_read" [vs_no_taffo.c:51]   --->   Operation 126 'bitcast' 'bitcast_ln51_62' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [3/3] (7.05ns)   --->   "%mul_30 = fmul i32 %bitcast_ln51_62, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 127 'fmul' 'mul_30' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%A_32_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_32" [vs_no_taffo.c:51]   --->   Operation 128 'read' 'A_32_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln51_64 = bitcast i32 %A_32_read" [vs_no_taffo.c:51]   --->   Operation 129 'bitcast' 'bitcast_ln51_64' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [3/3] (7.05ns)   --->   "%mul_31 = fmul i32 %bitcast_ln51_64, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 130 'fmul' 'mul_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%A_33_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_33" [vs_no_taffo.c:51]   --->   Operation 131 'read' 'A_33_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln51_66 = bitcast i32 %A_33_read" [vs_no_taffo.c:51]   --->   Operation 132 'bitcast' 'bitcast_ln51_66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [3/3] (7.05ns)   --->   "%mul_32 = fmul i32 %bitcast_ln51_66, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 133 'fmul' 'mul_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%A_34_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_34" [vs_no_taffo.c:51]   --->   Operation 134 'read' 'A_34_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln51_68 = bitcast i32 %A_34_read" [vs_no_taffo.c:51]   --->   Operation 135 'bitcast' 'bitcast_ln51_68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [3/3] (7.05ns)   --->   "%mul_33 = fmul i32 %bitcast_ln51_68, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 136 'fmul' 'mul_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%A_35_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_35" [vs_no_taffo.c:51]   --->   Operation 137 'read' 'A_35_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln51_70 = bitcast i32 %A_35_read" [vs_no_taffo.c:51]   --->   Operation 138 'bitcast' 'bitcast_ln51_70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [3/3] (7.05ns)   --->   "%mul_34 = fmul i32 %bitcast_ln51_70, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 139 'fmul' 'mul_34' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%A_36_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_36" [vs_no_taffo.c:51]   --->   Operation 140 'read' 'A_36_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%bitcast_ln51_72 = bitcast i32 %A_36_read" [vs_no_taffo.c:51]   --->   Operation 141 'bitcast' 'bitcast_ln51_72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [3/3] (7.05ns)   --->   "%mul_35 = fmul i32 %bitcast_ln51_72, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 142 'fmul' 'mul_35' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%A_37_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_37" [vs_no_taffo.c:51]   --->   Operation 143 'read' 'A_37_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln51_74 = bitcast i32 %A_37_read" [vs_no_taffo.c:51]   --->   Operation 144 'bitcast' 'bitcast_ln51_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [3/3] (7.05ns)   --->   "%mul_36 = fmul i32 %bitcast_ln51_74, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 145 'fmul' 'mul_36' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%A_38_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_38" [vs_no_taffo.c:51]   --->   Operation 146 'read' 'A_38_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln51_76 = bitcast i32 %A_38_read" [vs_no_taffo.c:51]   --->   Operation 147 'bitcast' 'bitcast_ln51_76' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [3/3] (7.05ns)   --->   "%mul_37 = fmul i32 %bitcast_ln51_76, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 148 'fmul' 'mul_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%A_39_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_39" [vs_no_taffo.c:51]   --->   Operation 149 'read' 'A_39_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln51_78 = bitcast i32 %A_39_read" [vs_no_taffo.c:51]   --->   Operation 150 'bitcast' 'bitcast_ln51_78' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [3/3] (7.05ns)   --->   "%mul_38 = fmul i32 %bitcast_ln51_78, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 151 'fmul' 'mul_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%A_40_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_40" [vs_no_taffo.c:51]   --->   Operation 152 'read' 'A_40_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln51_80 = bitcast i32 %A_40_read" [vs_no_taffo.c:51]   --->   Operation 153 'bitcast' 'bitcast_ln51_80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [3/3] (7.05ns)   --->   "%mul_39 = fmul i32 %bitcast_ln51_80, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 154 'fmul' 'mul_39' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%A_41_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_41" [vs_no_taffo.c:51]   --->   Operation 155 'read' 'A_41_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln51_82 = bitcast i32 %A_41_read" [vs_no_taffo.c:51]   --->   Operation 156 'bitcast' 'bitcast_ln51_82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [3/3] (7.05ns)   --->   "%mul_40 = fmul i32 %bitcast_ln51_82, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 157 'fmul' 'mul_40' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%A_42_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_42" [vs_no_taffo.c:51]   --->   Operation 158 'read' 'A_42_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln51_84 = bitcast i32 %A_42_read" [vs_no_taffo.c:51]   --->   Operation 159 'bitcast' 'bitcast_ln51_84' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [3/3] (7.05ns)   --->   "%mul_41 = fmul i32 %bitcast_ln51_84, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 160 'fmul' 'mul_41' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%A_43_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_43" [vs_no_taffo.c:51]   --->   Operation 161 'read' 'A_43_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln51_86 = bitcast i32 %A_43_read" [vs_no_taffo.c:51]   --->   Operation 162 'bitcast' 'bitcast_ln51_86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 163 [3/3] (7.05ns)   --->   "%mul_42 = fmul i32 %bitcast_ln51_86, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 163 'fmul' 'mul_42' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%A_44_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_44" [vs_no_taffo.c:51]   --->   Operation 164 'read' 'A_44_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln51_88 = bitcast i32 %A_44_read" [vs_no_taffo.c:51]   --->   Operation 165 'bitcast' 'bitcast_ln51_88' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 166 [3/3] (7.05ns)   --->   "%mul_43 = fmul i32 %bitcast_ln51_88, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 166 'fmul' 'mul_43' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%A_45_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_45" [vs_no_taffo.c:51]   --->   Operation 167 'read' 'A_45_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln51_90 = bitcast i32 %A_45_read" [vs_no_taffo.c:51]   --->   Operation 168 'bitcast' 'bitcast_ln51_90' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 169 [3/3] (7.05ns)   --->   "%mul_44 = fmul i32 %bitcast_ln51_90, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 169 'fmul' 'mul_44' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%A_46_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_46" [vs_no_taffo.c:51]   --->   Operation 170 'read' 'A_46_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln51_92 = bitcast i32 %A_46_read" [vs_no_taffo.c:51]   --->   Operation 171 'bitcast' 'bitcast_ln51_92' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 172 [3/3] (7.05ns)   --->   "%mul_45 = fmul i32 %bitcast_ln51_92, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 172 'fmul' 'mul_45' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%A_47_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_47" [vs_no_taffo.c:51]   --->   Operation 173 'read' 'A_47_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln51_94 = bitcast i32 %A_47_read" [vs_no_taffo.c:51]   --->   Operation 174 'bitcast' 'bitcast_ln51_94' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 175 [3/3] (7.05ns)   --->   "%mul_46 = fmul i32 %bitcast_ln51_94, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 175 'fmul' 'mul_46' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%A_48_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_48" [vs_no_taffo.c:51]   --->   Operation 176 'read' 'A_48_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln51_96 = bitcast i32 %A_48_read" [vs_no_taffo.c:51]   --->   Operation 177 'bitcast' 'bitcast_ln51_96' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [3/3] (7.05ns)   --->   "%mul_47 = fmul i32 %bitcast_ln51_96, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 178 'fmul' 'mul_47' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%A_49_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_49" [vs_no_taffo.c:51]   --->   Operation 179 'read' 'A_49_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%bitcast_ln51_98 = bitcast i32 %A_49_read" [vs_no_taffo.c:51]   --->   Operation 180 'bitcast' 'bitcast_ln51_98' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 181 [3/3] (7.05ns)   --->   "%mul_48 = fmul i32 %bitcast_ln51_98, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 181 'fmul' 'mul_48' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%A_50_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_50" [vs_no_taffo.c:51]   --->   Operation 182 'read' 'A_50_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln51_100 = bitcast i32 %A_50_read" [vs_no_taffo.c:51]   --->   Operation 183 'bitcast' 'bitcast_ln51_100' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [3/3] (7.05ns)   --->   "%mul_49 = fmul i32 %bitcast_ln51_100, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 184 'fmul' 'mul_49' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%A_51_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_51" [vs_no_taffo.c:51]   --->   Operation 185 'read' 'A_51_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%bitcast_ln51_102 = bitcast i32 %A_51_read" [vs_no_taffo.c:51]   --->   Operation 186 'bitcast' 'bitcast_ln51_102' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [3/3] (7.05ns)   --->   "%mul_50 = fmul i32 %bitcast_ln51_102, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 187 'fmul' 'mul_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%A_52_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_52" [vs_no_taffo.c:51]   --->   Operation 188 'read' 'A_52_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%bitcast_ln51_104 = bitcast i32 %A_52_read" [vs_no_taffo.c:51]   --->   Operation 189 'bitcast' 'bitcast_ln51_104' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [3/3] (7.05ns)   --->   "%mul_51 = fmul i32 %bitcast_ln51_104, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 190 'fmul' 'mul_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%A_53_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_53" [vs_no_taffo.c:51]   --->   Operation 191 'read' 'A_53_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%bitcast_ln51_106 = bitcast i32 %A_53_read" [vs_no_taffo.c:51]   --->   Operation 192 'bitcast' 'bitcast_ln51_106' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [3/3] (7.05ns)   --->   "%mul_52 = fmul i32 %bitcast_ln51_106, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 193 'fmul' 'mul_52' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%A_54_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_54" [vs_no_taffo.c:51]   --->   Operation 194 'read' 'A_54_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%bitcast_ln51_108 = bitcast i32 %A_54_read" [vs_no_taffo.c:51]   --->   Operation 195 'bitcast' 'bitcast_ln51_108' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [3/3] (7.05ns)   --->   "%mul_53 = fmul i32 %bitcast_ln51_108, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 196 'fmul' 'mul_53' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%A_55_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_55" [vs_no_taffo.c:51]   --->   Operation 197 'read' 'A_55_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln51_110 = bitcast i32 %A_55_read" [vs_no_taffo.c:51]   --->   Operation 198 'bitcast' 'bitcast_ln51_110' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [3/3] (7.05ns)   --->   "%mul_54 = fmul i32 %bitcast_ln51_110, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 199 'fmul' 'mul_54' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%A_56_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_56" [vs_no_taffo.c:51]   --->   Operation 200 'read' 'A_56_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln51_112 = bitcast i32 %A_56_read" [vs_no_taffo.c:51]   --->   Operation 201 'bitcast' 'bitcast_ln51_112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [3/3] (7.05ns)   --->   "%mul_55 = fmul i32 %bitcast_ln51_112, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 202 'fmul' 'mul_55' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%A_57_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_57" [vs_no_taffo.c:51]   --->   Operation 203 'read' 'A_57_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln51_114 = bitcast i32 %A_57_read" [vs_no_taffo.c:51]   --->   Operation 204 'bitcast' 'bitcast_ln51_114' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [3/3] (7.05ns)   --->   "%mul_56 = fmul i32 %bitcast_ln51_114, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 205 'fmul' 'mul_56' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%A_58_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_58" [vs_no_taffo.c:51]   --->   Operation 206 'read' 'A_58_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln51_116 = bitcast i32 %A_58_read" [vs_no_taffo.c:51]   --->   Operation 207 'bitcast' 'bitcast_ln51_116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [3/3] (7.05ns)   --->   "%mul_57 = fmul i32 %bitcast_ln51_116, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 208 'fmul' 'mul_57' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%A_59_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_59" [vs_no_taffo.c:51]   --->   Operation 209 'read' 'A_59_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln51_118 = bitcast i32 %A_59_read" [vs_no_taffo.c:51]   --->   Operation 210 'bitcast' 'bitcast_ln51_118' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [3/3] (7.05ns)   --->   "%mul_58 = fmul i32 %bitcast_ln51_118, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 211 'fmul' 'mul_58' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%A_60_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_60" [vs_no_taffo.c:51]   --->   Operation 212 'read' 'A_60_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln51_120 = bitcast i32 %A_60_read" [vs_no_taffo.c:51]   --->   Operation 213 'bitcast' 'bitcast_ln51_120' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [3/3] (7.05ns)   --->   "%mul_59 = fmul i32 %bitcast_ln51_120, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 214 'fmul' 'mul_59' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%A_61_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_61" [vs_no_taffo.c:51]   --->   Operation 215 'read' 'A_61_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%bitcast_ln51_122 = bitcast i32 %A_61_read" [vs_no_taffo.c:51]   --->   Operation 216 'bitcast' 'bitcast_ln51_122' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 217 [3/3] (7.05ns)   --->   "%mul_60 = fmul i32 %bitcast_ln51_122, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 217 'fmul' 'mul_60' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%A_62_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_62" [vs_no_taffo.c:51]   --->   Operation 218 'read' 'A_62_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln51_124 = bitcast i32 %A_62_read" [vs_no_taffo.c:51]   --->   Operation 219 'bitcast' 'bitcast_ln51_124' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 220 [3/3] (7.05ns)   --->   "%mul_61 = fmul i32 %bitcast_ln51_124, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 220 'fmul' 'mul_61' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%A_63_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %A_63" [vs_no_taffo.c:51]   --->   Operation 221 'read' 'A_63_read' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (0.00ns)   --->   "%bitcast_ln51_126 = bitcast i32 %A_63_read" [vs_no_taffo.c:51]   --->   Operation 222 'bitcast' 'bitcast_ln51_126' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 223 [3/3] (7.05ns)   --->   "%mul_62 = fmul i32 %bitcast_ln51_126, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 223 'fmul' 'mul_62' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 224 [2/3] (7.05ns)   --->   "%mul = fmul i32 %bitcast_ln51, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 224 'fmul' 'mul' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [2/3] (7.05ns)   --->   "%mul_1 = fmul i32 %bitcast_ln51_2, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 225 'fmul' 'mul_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [2/3] (7.05ns)   --->   "%mul_2 = fmul i32 %bitcast_ln51_4, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 226 'fmul' 'mul_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [2/3] (7.05ns)   --->   "%mul_3 = fmul i32 %bitcast_ln51_6, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 227 'fmul' 'mul_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [2/3] (7.05ns)   --->   "%mul_4 = fmul i32 %bitcast_ln51_8, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 228 'fmul' 'mul_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [2/3] (7.05ns)   --->   "%mul_5 = fmul i32 %bitcast_ln51_10, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 229 'fmul' 'mul_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [2/3] (7.05ns)   --->   "%mul_6 = fmul i32 %bitcast_ln51_12, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 230 'fmul' 'mul_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [2/3] (7.05ns)   --->   "%mul_7 = fmul i32 %bitcast_ln51_14, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 231 'fmul' 'mul_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 232 [2/3] (7.05ns)   --->   "%mul_8 = fmul i32 %bitcast_ln51_16, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 232 'fmul' 'mul_8' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [2/3] (7.05ns)   --->   "%mul_9 = fmul i32 %bitcast_ln51_18, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 233 'fmul' 'mul_9' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 234 [2/3] (7.05ns)   --->   "%mul_s = fmul i32 %bitcast_ln51_20, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 234 'fmul' 'mul_s' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [2/3] (7.05ns)   --->   "%mul_10 = fmul i32 %bitcast_ln51_22, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 235 'fmul' 'mul_10' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 236 [2/3] (7.05ns)   --->   "%mul_11 = fmul i32 %bitcast_ln51_24, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 236 'fmul' 'mul_11' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 237 [2/3] (7.05ns)   --->   "%mul_12 = fmul i32 %bitcast_ln51_26, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 237 'fmul' 'mul_12' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 238 [2/3] (7.05ns)   --->   "%mul_13 = fmul i32 %bitcast_ln51_28, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 238 'fmul' 'mul_13' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [2/3] (7.05ns)   --->   "%mul_14 = fmul i32 %bitcast_ln51_30, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 239 'fmul' 'mul_14' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [2/3] (7.05ns)   --->   "%mul_15 = fmul i32 %bitcast_ln51_32, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 240 'fmul' 'mul_15' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 241 [2/3] (7.05ns)   --->   "%mul_16 = fmul i32 %bitcast_ln51_34, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 241 'fmul' 'mul_16' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 242 [2/3] (7.05ns)   --->   "%mul_17 = fmul i32 %bitcast_ln51_36, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 242 'fmul' 'mul_17' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 243 [2/3] (7.05ns)   --->   "%mul_18 = fmul i32 %bitcast_ln51_38, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 243 'fmul' 'mul_18' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 244 [2/3] (7.05ns)   --->   "%mul_19 = fmul i32 %bitcast_ln51_40, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 244 'fmul' 'mul_19' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [2/3] (7.05ns)   --->   "%mul_20 = fmul i32 %bitcast_ln51_42, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 245 'fmul' 'mul_20' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [2/3] (7.05ns)   --->   "%mul_21 = fmul i32 %bitcast_ln51_44, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 246 'fmul' 'mul_21' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 247 [2/3] (7.05ns)   --->   "%mul_22 = fmul i32 %bitcast_ln51_46, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 247 'fmul' 'mul_22' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [2/3] (7.05ns)   --->   "%mul_23 = fmul i32 %bitcast_ln51_48, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 248 'fmul' 'mul_23' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [2/3] (7.05ns)   --->   "%mul_24 = fmul i32 %bitcast_ln51_50, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 249 'fmul' 'mul_24' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 250 [2/3] (7.05ns)   --->   "%mul_25 = fmul i32 %bitcast_ln51_52, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 250 'fmul' 'mul_25' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 251 [2/3] (7.05ns)   --->   "%mul_26 = fmul i32 %bitcast_ln51_54, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 251 'fmul' 'mul_26' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 252 [2/3] (7.05ns)   --->   "%mul_27 = fmul i32 %bitcast_ln51_56, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 252 'fmul' 'mul_27' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [2/3] (7.05ns)   --->   "%mul_28 = fmul i32 %bitcast_ln51_58, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 253 'fmul' 'mul_28' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [2/3] (7.05ns)   --->   "%mul_29 = fmul i32 %bitcast_ln51_60, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 254 'fmul' 'mul_29' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 255 [2/3] (7.05ns)   --->   "%mul_30 = fmul i32 %bitcast_ln51_62, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 255 'fmul' 'mul_30' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 256 [2/3] (7.05ns)   --->   "%mul_31 = fmul i32 %bitcast_ln51_64, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 256 'fmul' 'mul_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [2/3] (7.05ns)   --->   "%mul_32 = fmul i32 %bitcast_ln51_66, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 257 'fmul' 'mul_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [2/3] (7.05ns)   --->   "%mul_33 = fmul i32 %bitcast_ln51_68, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 258 'fmul' 'mul_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 259 [2/3] (7.05ns)   --->   "%mul_34 = fmul i32 %bitcast_ln51_70, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 259 'fmul' 'mul_34' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 260 [2/3] (7.05ns)   --->   "%mul_35 = fmul i32 %bitcast_ln51_72, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 260 'fmul' 'mul_35' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 261 [2/3] (7.05ns)   --->   "%mul_36 = fmul i32 %bitcast_ln51_74, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 261 'fmul' 'mul_36' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 262 [2/3] (7.05ns)   --->   "%mul_37 = fmul i32 %bitcast_ln51_76, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 262 'fmul' 'mul_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 263 [2/3] (7.05ns)   --->   "%mul_38 = fmul i32 %bitcast_ln51_78, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 263 'fmul' 'mul_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [2/3] (7.05ns)   --->   "%mul_39 = fmul i32 %bitcast_ln51_80, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 264 'fmul' 'mul_39' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 265 [2/3] (7.05ns)   --->   "%mul_40 = fmul i32 %bitcast_ln51_82, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 265 'fmul' 'mul_40' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 266 [2/3] (7.05ns)   --->   "%mul_41 = fmul i32 %bitcast_ln51_84, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 266 'fmul' 'mul_41' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 267 [2/3] (7.05ns)   --->   "%mul_42 = fmul i32 %bitcast_ln51_86, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 267 'fmul' 'mul_42' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 268 [2/3] (7.05ns)   --->   "%mul_43 = fmul i32 %bitcast_ln51_88, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 268 'fmul' 'mul_43' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [2/3] (7.05ns)   --->   "%mul_44 = fmul i32 %bitcast_ln51_90, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 269 'fmul' 'mul_44' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 270 [2/3] (7.05ns)   --->   "%mul_45 = fmul i32 %bitcast_ln51_92, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 270 'fmul' 'mul_45' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 271 [2/3] (7.05ns)   --->   "%mul_46 = fmul i32 %bitcast_ln51_94, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 271 'fmul' 'mul_46' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [2/3] (7.05ns)   --->   "%mul_47 = fmul i32 %bitcast_ln51_96, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 272 'fmul' 'mul_47' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [2/3] (7.05ns)   --->   "%mul_48 = fmul i32 %bitcast_ln51_98, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 273 'fmul' 'mul_48' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 274 [2/3] (7.05ns)   --->   "%mul_49 = fmul i32 %bitcast_ln51_100, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 274 'fmul' 'mul_49' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 275 [2/3] (7.05ns)   --->   "%mul_50 = fmul i32 %bitcast_ln51_102, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 275 'fmul' 'mul_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [2/3] (7.05ns)   --->   "%mul_51 = fmul i32 %bitcast_ln51_104, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 276 'fmul' 'mul_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [2/3] (7.05ns)   --->   "%mul_52 = fmul i32 %bitcast_ln51_106, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 277 'fmul' 'mul_52' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [2/3] (7.05ns)   --->   "%mul_53 = fmul i32 %bitcast_ln51_108, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 278 'fmul' 'mul_53' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [2/3] (7.05ns)   --->   "%mul_54 = fmul i32 %bitcast_ln51_110, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 279 'fmul' 'mul_54' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [2/3] (7.05ns)   --->   "%mul_55 = fmul i32 %bitcast_ln51_112, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 280 'fmul' 'mul_55' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [2/3] (7.05ns)   --->   "%mul_56 = fmul i32 %bitcast_ln51_114, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 281 'fmul' 'mul_56' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [2/3] (7.05ns)   --->   "%mul_57 = fmul i32 %bitcast_ln51_116, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 282 'fmul' 'mul_57' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [2/3] (7.05ns)   --->   "%mul_58 = fmul i32 %bitcast_ln51_118, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 283 'fmul' 'mul_58' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [2/3] (7.05ns)   --->   "%mul_59 = fmul i32 %bitcast_ln51_120, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 284 'fmul' 'mul_59' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [2/3] (7.05ns)   --->   "%mul_60 = fmul i32 %bitcast_ln51_122, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 285 'fmul' 'mul_60' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [2/3] (7.05ns)   --->   "%mul_61 = fmul i32 %bitcast_ln51_124, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 286 'fmul' 'mul_61' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [2/3] (7.05ns)   --->   "%mul_62 = fmul i32 %bitcast_ln51_126, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 287 'fmul' 'mul_62' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.05>
ST_12 : Operation 288 [1/3] (7.05ns)   --->   "%mul = fmul i32 %bitcast_ln51, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 288 'fmul' 'mul' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 289 [1/3] (7.05ns)   --->   "%mul_1 = fmul i32 %bitcast_ln51_2, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 289 'fmul' 'mul_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln51_3 = bitcast i32 %mul_1" [vs_no_taffo.c:51]   --->   Operation 290 'bitcast' 'bitcast_ln51_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_1, i32 %bitcast_ln51_3" [vs_no_taffo.c:51]   --->   Operation 291 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 292 [1/3] (7.05ns)   --->   "%mul_2 = fmul i32 %bitcast_ln51_4, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 292 'fmul' 'mul_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln51_5 = bitcast i32 %mul_2" [vs_no_taffo.c:51]   --->   Operation 293 'bitcast' 'bitcast_ln51_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_2, i32 %bitcast_ln51_5" [vs_no_taffo.c:51]   --->   Operation 294 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/3] (7.05ns)   --->   "%mul_3 = fmul i32 %bitcast_ln51_6, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 295 'fmul' 'mul_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%bitcast_ln51_7 = bitcast i32 %mul_3" [vs_no_taffo.c:51]   --->   Operation 296 'bitcast' 'bitcast_ln51_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_3, i32 %bitcast_ln51_7" [vs_no_taffo.c:51]   --->   Operation 297 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 298 [1/3] (7.05ns)   --->   "%mul_4 = fmul i32 %bitcast_ln51_8, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 298 'fmul' 'mul_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln51_9 = bitcast i32 %mul_4" [vs_no_taffo.c:51]   --->   Operation 299 'bitcast' 'bitcast_ln51_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_4, i32 %bitcast_ln51_9" [vs_no_taffo.c:51]   --->   Operation 300 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/3] (7.05ns)   --->   "%mul_5 = fmul i32 %bitcast_ln51_10, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 301 'fmul' 'mul_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln51_11 = bitcast i32 %mul_5" [vs_no_taffo.c:51]   --->   Operation 302 'bitcast' 'bitcast_ln51_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_5, i32 %bitcast_ln51_11" [vs_no_taffo.c:51]   --->   Operation 303 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/3] (7.05ns)   --->   "%mul_6 = fmul i32 %bitcast_ln51_12, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 304 'fmul' 'mul_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln51_13 = bitcast i32 %mul_6" [vs_no_taffo.c:51]   --->   Operation 305 'bitcast' 'bitcast_ln51_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_6, i32 %bitcast_ln51_13" [vs_no_taffo.c:51]   --->   Operation 306 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/3] (7.05ns)   --->   "%mul_7 = fmul i32 %bitcast_ln51_14, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 307 'fmul' 'mul_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln51_15 = bitcast i32 %mul_7" [vs_no_taffo.c:51]   --->   Operation 308 'bitcast' 'bitcast_ln51_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_7, i32 %bitcast_ln51_15" [vs_no_taffo.c:51]   --->   Operation 309 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/3] (7.05ns)   --->   "%mul_8 = fmul i32 %bitcast_ln51_16, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 310 'fmul' 'mul_8' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 311 [1/1] (0.00ns)   --->   "%bitcast_ln51_17 = bitcast i32 %mul_8" [vs_no_taffo.c:51]   --->   Operation 311 'bitcast' 'bitcast_ln51_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 312 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_8, i32 %bitcast_ln51_17" [vs_no_taffo.c:51]   --->   Operation 312 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 313 [1/3] (7.05ns)   --->   "%mul_9 = fmul i32 %bitcast_ln51_18, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 313 'fmul' 'mul_9' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln51_19 = bitcast i32 %mul_9" [vs_no_taffo.c:51]   --->   Operation 314 'bitcast' 'bitcast_ln51_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_9, i32 %bitcast_ln51_19" [vs_no_taffo.c:51]   --->   Operation 315 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/3] (7.05ns)   --->   "%mul_s = fmul i32 %bitcast_ln51_20, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 316 'fmul' 'mul_s' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln51_21 = bitcast i32 %mul_s" [vs_no_taffo.c:51]   --->   Operation 317 'bitcast' 'bitcast_ln51_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_10, i32 %bitcast_ln51_21" [vs_no_taffo.c:51]   --->   Operation 318 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/3] (7.05ns)   --->   "%mul_10 = fmul i32 %bitcast_ln51_22, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 319 'fmul' 'mul_10' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%bitcast_ln51_23 = bitcast i32 %mul_10" [vs_no_taffo.c:51]   --->   Operation 320 'bitcast' 'bitcast_ln51_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_11, i32 %bitcast_ln51_23" [vs_no_taffo.c:51]   --->   Operation 321 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/3] (7.05ns)   --->   "%mul_11 = fmul i32 %bitcast_ln51_24, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 322 'fmul' 'mul_11' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%bitcast_ln51_25 = bitcast i32 %mul_11" [vs_no_taffo.c:51]   --->   Operation 323 'bitcast' 'bitcast_ln51_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_12, i32 %bitcast_ln51_25" [vs_no_taffo.c:51]   --->   Operation 324 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/3] (7.05ns)   --->   "%mul_12 = fmul i32 %bitcast_ln51_26, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 325 'fmul' 'mul_12' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln51_27 = bitcast i32 %mul_12" [vs_no_taffo.c:51]   --->   Operation 326 'bitcast' 'bitcast_ln51_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_13, i32 %bitcast_ln51_27" [vs_no_taffo.c:51]   --->   Operation 327 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 328 [1/3] (7.05ns)   --->   "%mul_13 = fmul i32 %bitcast_ln51_28, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 328 'fmul' 'mul_13' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%bitcast_ln51_29 = bitcast i32 %mul_13" [vs_no_taffo.c:51]   --->   Operation 329 'bitcast' 'bitcast_ln51_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_14, i32 %bitcast_ln51_29" [vs_no_taffo.c:51]   --->   Operation 330 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/3] (7.05ns)   --->   "%mul_14 = fmul i32 %bitcast_ln51_30, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 331 'fmul' 'mul_14' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%bitcast_ln51_31 = bitcast i32 %mul_14" [vs_no_taffo.c:51]   --->   Operation 332 'bitcast' 'bitcast_ln51_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_15, i32 %bitcast_ln51_31" [vs_no_taffo.c:51]   --->   Operation 333 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 334 [1/3] (7.05ns)   --->   "%mul_15 = fmul i32 %bitcast_ln51_32, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 334 'fmul' 'mul_15' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln51_33 = bitcast i32 %mul_15" [vs_no_taffo.c:51]   --->   Operation 335 'bitcast' 'bitcast_ln51_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_16, i32 %bitcast_ln51_33" [vs_no_taffo.c:51]   --->   Operation 336 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 337 [1/3] (7.05ns)   --->   "%mul_16 = fmul i32 %bitcast_ln51_34, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 337 'fmul' 'mul_16' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln51_35 = bitcast i32 %mul_16" [vs_no_taffo.c:51]   --->   Operation 338 'bitcast' 'bitcast_ln51_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_17, i32 %bitcast_ln51_35" [vs_no_taffo.c:51]   --->   Operation 339 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/3] (7.05ns)   --->   "%mul_17 = fmul i32 %bitcast_ln51_36, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 340 'fmul' 'mul_17' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%bitcast_ln51_37 = bitcast i32 %mul_17" [vs_no_taffo.c:51]   --->   Operation 341 'bitcast' 'bitcast_ln51_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_18, i32 %bitcast_ln51_37" [vs_no_taffo.c:51]   --->   Operation 342 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/3] (7.05ns)   --->   "%mul_18 = fmul i32 %bitcast_ln51_38, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 343 'fmul' 'mul_18' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%bitcast_ln51_39 = bitcast i32 %mul_18" [vs_no_taffo.c:51]   --->   Operation 344 'bitcast' 'bitcast_ln51_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_19, i32 %bitcast_ln51_39" [vs_no_taffo.c:51]   --->   Operation 345 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [1/3] (7.05ns)   --->   "%mul_19 = fmul i32 %bitcast_ln51_40, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 346 'fmul' 'mul_19' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "%bitcast_ln51_41 = bitcast i32 %mul_19" [vs_no_taffo.c:51]   --->   Operation 347 'bitcast' 'bitcast_ln51_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_20, i32 %bitcast_ln51_41" [vs_no_taffo.c:51]   --->   Operation 348 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/3] (7.05ns)   --->   "%mul_20 = fmul i32 %bitcast_ln51_42, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 349 'fmul' 'mul_20' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln51_43 = bitcast i32 %mul_20" [vs_no_taffo.c:51]   --->   Operation 350 'bitcast' 'bitcast_ln51_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_21, i32 %bitcast_ln51_43" [vs_no_taffo.c:51]   --->   Operation 351 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 352 [1/3] (7.05ns)   --->   "%mul_21 = fmul i32 %bitcast_ln51_44, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 352 'fmul' 'mul_21' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln51_45 = bitcast i32 %mul_21" [vs_no_taffo.c:51]   --->   Operation 353 'bitcast' 'bitcast_ln51_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_22, i32 %bitcast_ln51_45" [vs_no_taffo.c:51]   --->   Operation 354 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/3] (7.05ns)   --->   "%mul_22 = fmul i32 %bitcast_ln51_46, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 355 'fmul' 'mul_22' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%bitcast_ln51_47 = bitcast i32 %mul_22" [vs_no_taffo.c:51]   --->   Operation 356 'bitcast' 'bitcast_ln51_47' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_23, i32 %bitcast_ln51_47" [vs_no_taffo.c:51]   --->   Operation 357 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 358 [1/3] (7.05ns)   --->   "%mul_23 = fmul i32 %bitcast_ln51_48, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 358 'fmul' 'mul_23' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%bitcast_ln51_49 = bitcast i32 %mul_23" [vs_no_taffo.c:51]   --->   Operation 359 'bitcast' 'bitcast_ln51_49' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_24, i32 %bitcast_ln51_49" [vs_no_taffo.c:51]   --->   Operation 360 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 361 [1/3] (7.05ns)   --->   "%mul_24 = fmul i32 %bitcast_ln51_50, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 361 'fmul' 'mul_24' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln51_51 = bitcast i32 %mul_24" [vs_no_taffo.c:51]   --->   Operation 362 'bitcast' 'bitcast_ln51_51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_25, i32 %bitcast_ln51_51" [vs_no_taffo.c:51]   --->   Operation 363 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [1/3] (7.05ns)   --->   "%mul_25 = fmul i32 %bitcast_ln51_52, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 364 'fmul' 'mul_25' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%bitcast_ln51_53 = bitcast i32 %mul_25" [vs_no_taffo.c:51]   --->   Operation 365 'bitcast' 'bitcast_ln51_53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_26, i32 %bitcast_ln51_53" [vs_no_taffo.c:51]   --->   Operation 366 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 367 [1/3] (7.05ns)   --->   "%mul_26 = fmul i32 %bitcast_ln51_54, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 367 'fmul' 'mul_26' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 368 [1/1] (0.00ns)   --->   "%bitcast_ln51_55 = bitcast i32 %mul_26" [vs_no_taffo.c:51]   --->   Operation 368 'bitcast' 'bitcast_ln51_55' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_27, i32 %bitcast_ln51_55" [vs_no_taffo.c:51]   --->   Operation 369 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 370 [1/3] (7.05ns)   --->   "%mul_27 = fmul i32 %bitcast_ln51_56, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 370 'fmul' 'mul_27' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln51_57 = bitcast i32 %mul_27" [vs_no_taffo.c:51]   --->   Operation 371 'bitcast' 'bitcast_ln51_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_28, i32 %bitcast_ln51_57" [vs_no_taffo.c:51]   --->   Operation 372 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 373 [1/3] (7.05ns)   --->   "%mul_28 = fmul i32 %bitcast_ln51_58, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 373 'fmul' 'mul_28' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 374 [1/1] (0.00ns)   --->   "%bitcast_ln51_59 = bitcast i32 %mul_28" [vs_no_taffo.c:51]   --->   Operation 374 'bitcast' 'bitcast_ln51_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_29, i32 %bitcast_ln51_59" [vs_no_taffo.c:51]   --->   Operation 375 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 376 [1/3] (7.05ns)   --->   "%mul_29 = fmul i32 %bitcast_ln51_60, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 376 'fmul' 'mul_29' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%bitcast_ln51_61 = bitcast i32 %mul_29" [vs_no_taffo.c:51]   --->   Operation 377 'bitcast' 'bitcast_ln51_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_30, i32 %bitcast_ln51_61" [vs_no_taffo.c:51]   --->   Operation 378 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 379 [1/3] (7.05ns)   --->   "%mul_30 = fmul i32 %bitcast_ln51_62, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 379 'fmul' 'mul_30' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%bitcast_ln51_63 = bitcast i32 %mul_30" [vs_no_taffo.c:51]   --->   Operation 380 'bitcast' 'bitcast_ln51_63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_31, i32 %bitcast_ln51_63" [vs_no_taffo.c:51]   --->   Operation 381 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 382 [1/3] (7.05ns)   --->   "%mul_31 = fmul i32 %bitcast_ln51_64, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 382 'fmul' 'mul_31' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 383 [1/1] (0.00ns)   --->   "%bitcast_ln51_65 = bitcast i32 %mul_31" [vs_no_taffo.c:51]   --->   Operation 383 'bitcast' 'bitcast_ln51_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_32, i32 %bitcast_ln51_65" [vs_no_taffo.c:51]   --->   Operation 384 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 385 [1/3] (7.05ns)   --->   "%mul_32 = fmul i32 %bitcast_ln51_66, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 385 'fmul' 'mul_32' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "%bitcast_ln51_67 = bitcast i32 %mul_32" [vs_no_taffo.c:51]   --->   Operation 386 'bitcast' 'bitcast_ln51_67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_33, i32 %bitcast_ln51_67" [vs_no_taffo.c:51]   --->   Operation 387 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 388 [1/3] (7.05ns)   --->   "%mul_33 = fmul i32 %bitcast_ln51_68, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 388 'fmul' 'mul_33' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 389 [1/1] (0.00ns)   --->   "%bitcast_ln51_69 = bitcast i32 %mul_33" [vs_no_taffo.c:51]   --->   Operation 389 'bitcast' 'bitcast_ln51_69' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_34, i32 %bitcast_ln51_69" [vs_no_taffo.c:51]   --->   Operation 390 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 391 [1/3] (7.05ns)   --->   "%mul_34 = fmul i32 %bitcast_ln51_70, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 391 'fmul' 'mul_34' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 392 [1/1] (0.00ns)   --->   "%bitcast_ln51_71 = bitcast i32 %mul_34" [vs_no_taffo.c:51]   --->   Operation 392 'bitcast' 'bitcast_ln51_71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 393 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_35, i32 %bitcast_ln51_71" [vs_no_taffo.c:51]   --->   Operation 393 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 394 [1/3] (7.05ns)   --->   "%mul_35 = fmul i32 %bitcast_ln51_72, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 394 'fmul' 'mul_35' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 395 [1/1] (0.00ns)   --->   "%bitcast_ln51_73 = bitcast i32 %mul_35" [vs_no_taffo.c:51]   --->   Operation 395 'bitcast' 'bitcast_ln51_73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 396 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_36, i32 %bitcast_ln51_73" [vs_no_taffo.c:51]   --->   Operation 396 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 397 [1/3] (7.05ns)   --->   "%mul_36 = fmul i32 %bitcast_ln51_74, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 397 'fmul' 'mul_36' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 398 [1/1] (0.00ns)   --->   "%bitcast_ln51_75 = bitcast i32 %mul_36" [vs_no_taffo.c:51]   --->   Operation 398 'bitcast' 'bitcast_ln51_75' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 399 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_37, i32 %bitcast_ln51_75" [vs_no_taffo.c:51]   --->   Operation 399 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 400 [1/3] (7.05ns)   --->   "%mul_37 = fmul i32 %bitcast_ln51_76, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 400 'fmul' 'mul_37' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln51_77 = bitcast i32 %mul_37" [vs_no_taffo.c:51]   --->   Operation 401 'bitcast' 'bitcast_ln51_77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 402 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_38, i32 %bitcast_ln51_77" [vs_no_taffo.c:51]   --->   Operation 402 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 403 [1/3] (7.05ns)   --->   "%mul_38 = fmul i32 %bitcast_ln51_78, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 403 'fmul' 'mul_38' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 404 [1/1] (0.00ns)   --->   "%bitcast_ln51_79 = bitcast i32 %mul_38" [vs_no_taffo.c:51]   --->   Operation 404 'bitcast' 'bitcast_ln51_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 405 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_39, i32 %bitcast_ln51_79" [vs_no_taffo.c:51]   --->   Operation 405 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 406 [1/3] (7.05ns)   --->   "%mul_39 = fmul i32 %bitcast_ln51_80, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 406 'fmul' 'mul_39' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 407 [1/1] (0.00ns)   --->   "%bitcast_ln51_81 = bitcast i32 %mul_39" [vs_no_taffo.c:51]   --->   Operation 407 'bitcast' 'bitcast_ln51_81' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 408 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_40, i32 %bitcast_ln51_81" [vs_no_taffo.c:51]   --->   Operation 408 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 409 [1/3] (7.05ns)   --->   "%mul_40 = fmul i32 %bitcast_ln51_82, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 409 'fmul' 'mul_40' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 410 [1/1] (0.00ns)   --->   "%bitcast_ln51_83 = bitcast i32 %mul_40" [vs_no_taffo.c:51]   --->   Operation 410 'bitcast' 'bitcast_ln51_83' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 411 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_41, i32 %bitcast_ln51_83" [vs_no_taffo.c:51]   --->   Operation 411 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 412 [1/3] (7.05ns)   --->   "%mul_41 = fmul i32 %bitcast_ln51_84, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 412 'fmul' 'mul_41' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 413 [1/1] (0.00ns)   --->   "%bitcast_ln51_85 = bitcast i32 %mul_41" [vs_no_taffo.c:51]   --->   Operation 413 'bitcast' 'bitcast_ln51_85' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 414 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_42, i32 %bitcast_ln51_85" [vs_no_taffo.c:51]   --->   Operation 414 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 415 [1/3] (7.05ns)   --->   "%mul_42 = fmul i32 %bitcast_ln51_86, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 415 'fmul' 'mul_42' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 416 [1/1] (0.00ns)   --->   "%bitcast_ln51_87 = bitcast i32 %mul_42" [vs_no_taffo.c:51]   --->   Operation 416 'bitcast' 'bitcast_ln51_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 417 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_43, i32 %bitcast_ln51_87" [vs_no_taffo.c:51]   --->   Operation 417 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 418 [1/3] (7.05ns)   --->   "%mul_43 = fmul i32 %bitcast_ln51_88, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 418 'fmul' 'mul_43' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 419 [1/1] (0.00ns)   --->   "%bitcast_ln51_89 = bitcast i32 %mul_43" [vs_no_taffo.c:51]   --->   Operation 419 'bitcast' 'bitcast_ln51_89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 420 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_44, i32 %bitcast_ln51_89" [vs_no_taffo.c:51]   --->   Operation 420 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 421 [1/3] (7.05ns)   --->   "%mul_44 = fmul i32 %bitcast_ln51_90, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 421 'fmul' 'mul_44' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 422 [1/1] (0.00ns)   --->   "%bitcast_ln51_91 = bitcast i32 %mul_44" [vs_no_taffo.c:51]   --->   Operation 422 'bitcast' 'bitcast_ln51_91' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 423 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_45, i32 %bitcast_ln51_91" [vs_no_taffo.c:51]   --->   Operation 423 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 424 [1/3] (7.05ns)   --->   "%mul_45 = fmul i32 %bitcast_ln51_92, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 424 'fmul' 'mul_45' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 425 [1/1] (0.00ns)   --->   "%bitcast_ln51_93 = bitcast i32 %mul_45" [vs_no_taffo.c:51]   --->   Operation 425 'bitcast' 'bitcast_ln51_93' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 426 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_46, i32 %bitcast_ln51_93" [vs_no_taffo.c:51]   --->   Operation 426 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 427 [1/3] (7.05ns)   --->   "%mul_46 = fmul i32 %bitcast_ln51_94, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 427 'fmul' 'mul_46' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 428 [1/1] (0.00ns)   --->   "%bitcast_ln51_95 = bitcast i32 %mul_46" [vs_no_taffo.c:51]   --->   Operation 428 'bitcast' 'bitcast_ln51_95' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 429 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_47, i32 %bitcast_ln51_95" [vs_no_taffo.c:51]   --->   Operation 429 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 430 [1/3] (7.05ns)   --->   "%mul_47 = fmul i32 %bitcast_ln51_96, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 430 'fmul' 'mul_47' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 431 [1/1] (0.00ns)   --->   "%bitcast_ln51_97 = bitcast i32 %mul_47" [vs_no_taffo.c:51]   --->   Operation 431 'bitcast' 'bitcast_ln51_97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 432 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_48, i32 %bitcast_ln51_97" [vs_no_taffo.c:51]   --->   Operation 432 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 433 [1/3] (7.05ns)   --->   "%mul_48 = fmul i32 %bitcast_ln51_98, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 433 'fmul' 'mul_48' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 434 [1/1] (0.00ns)   --->   "%bitcast_ln51_99 = bitcast i32 %mul_48" [vs_no_taffo.c:51]   --->   Operation 434 'bitcast' 'bitcast_ln51_99' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 435 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_49, i32 %bitcast_ln51_99" [vs_no_taffo.c:51]   --->   Operation 435 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 436 [1/3] (7.05ns)   --->   "%mul_49 = fmul i32 %bitcast_ln51_100, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 436 'fmul' 'mul_49' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 437 [1/1] (0.00ns)   --->   "%bitcast_ln51_101 = bitcast i32 %mul_49" [vs_no_taffo.c:51]   --->   Operation 437 'bitcast' 'bitcast_ln51_101' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 438 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_50, i32 %bitcast_ln51_101" [vs_no_taffo.c:51]   --->   Operation 438 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 439 [1/3] (7.05ns)   --->   "%mul_50 = fmul i32 %bitcast_ln51_102, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 439 'fmul' 'mul_50' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 440 [1/1] (0.00ns)   --->   "%bitcast_ln51_103 = bitcast i32 %mul_50" [vs_no_taffo.c:51]   --->   Operation 440 'bitcast' 'bitcast_ln51_103' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 441 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_51, i32 %bitcast_ln51_103" [vs_no_taffo.c:51]   --->   Operation 441 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 442 [1/3] (7.05ns)   --->   "%mul_51 = fmul i32 %bitcast_ln51_104, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 442 'fmul' 'mul_51' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 443 [1/1] (0.00ns)   --->   "%bitcast_ln51_105 = bitcast i32 %mul_51" [vs_no_taffo.c:51]   --->   Operation 443 'bitcast' 'bitcast_ln51_105' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 444 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_52, i32 %bitcast_ln51_105" [vs_no_taffo.c:51]   --->   Operation 444 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 445 [1/3] (7.05ns)   --->   "%mul_52 = fmul i32 %bitcast_ln51_106, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 445 'fmul' 'mul_52' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 446 [1/1] (0.00ns)   --->   "%bitcast_ln51_107 = bitcast i32 %mul_52" [vs_no_taffo.c:51]   --->   Operation 446 'bitcast' 'bitcast_ln51_107' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 447 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_53, i32 %bitcast_ln51_107" [vs_no_taffo.c:51]   --->   Operation 447 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 448 [1/3] (7.05ns)   --->   "%mul_53 = fmul i32 %bitcast_ln51_108, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 448 'fmul' 'mul_53' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln51_109 = bitcast i32 %mul_53" [vs_no_taffo.c:51]   --->   Operation 449 'bitcast' 'bitcast_ln51_109' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 450 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_54, i32 %bitcast_ln51_109" [vs_no_taffo.c:51]   --->   Operation 450 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 451 [1/3] (7.05ns)   --->   "%mul_54 = fmul i32 %bitcast_ln51_110, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 451 'fmul' 'mul_54' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 452 [1/1] (0.00ns)   --->   "%bitcast_ln51_111 = bitcast i32 %mul_54" [vs_no_taffo.c:51]   --->   Operation 452 'bitcast' 'bitcast_ln51_111' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 453 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_55, i32 %bitcast_ln51_111" [vs_no_taffo.c:51]   --->   Operation 453 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 454 [1/3] (7.05ns)   --->   "%mul_55 = fmul i32 %bitcast_ln51_112, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 454 'fmul' 'mul_55' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 455 [1/1] (0.00ns)   --->   "%bitcast_ln51_113 = bitcast i32 %mul_55" [vs_no_taffo.c:51]   --->   Operation 455 'bitcast' 'bitcast_ln51_113' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 456 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_56, i32 %bitcast_ln51_113" [vs_no_taffo.c:51]   --->   Operation 456 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 457 [1/3] (7.05ns)   --->   "%mul_56 = fmul i32 %bitcast_ln51_114, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 457 'fmul' 'mul_56' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 458 [1/1] (0.00ns)   --->   "%bitcast_ln51_115 = bitcast i32 %mul_56" [vs_no_taffo.c:51]   --->   Operation 458 'bitcast' 'bitcast_ln51_115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 459 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_57, i32 %bitcast_ln51_115" [vs_no_taffo.c:51]   --->   Operation 459 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 460 [1/3] (7.05ns)   --->   "%mul_57 = fmul i32 %bitcast_ln51_116, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 460 'fmul' 'mul_57' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln51_117 = bitcast i32 %mul_57" [vs_no_taffo.c:51]   --->   Operation 461 'bitcast' 'bitcast_ln51_117' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 462 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_58, i32 %bitcast_ln51_117" [vs_no_taffo.c:51]   --->   Operation 462 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 463 [1/3] (7.05ns)   --->   "%mul_58 = fmul i32 %bitcast_ln51_118, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 463 'fmul' 'mul_58' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 464 [1/1] (0.00ns)   --->   "%bitcast_ln51_119 = bitcast i32 %mul_58" [vs_no_taffo.c:51]   --->   Operation 464 'bitcast' 'bitcast_ln51_119' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 465 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_59, i32 %bitcast_ln51_119" [vs_no_taffo.c:51]   --->   Operation 465 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 466 [1/3] (7.05ns)   --->   "%mul_59 = fmul i32 %bitcast_ln51_120, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 466 'fmul' 'mul_59' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 467 [1/1] (0.00ns)   --->   "%bitcast_ln51_121 = bitcast i32 %mul_59" [vs_no_taffo.c:51]   --->   Operation 467 'bitcast' 'bitcast_ln51_121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 468 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_60, i32 %bitcast_ln51_121" [vs_no_taffo.c:51]   --->   Operation 468 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 469 [1/3] (7.05ns)   --->   "%mul_60 = fmul i32 %bitcast_ln51_122, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 469 'fmul' 'mul_60' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 470 [1/1] (0.00ns)   --->   "%bitcast_ln51_123 = bitcast i32 %mul_60" [vs_no_taffo.c:51]   --->   Operation 470 'bitcast' 'bitcast_ln51_123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 471 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_61, i32 %bitcast_ln51_123" [vs_no_taffo.c:51]   --->   Operation 471 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 472 [1/3] (7.05ns)   --->   "%mul_61 = fmul i32 %bitcast_ln51_124, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 472 'fmul' 'mul_61' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 473 [1/1] (0.00ns)   --->   "%bitcast_ln51_125 = bitcast i32 %mul_61" [vs_no_taffo.c:51]   --->   Operation 473 'bitcast' 'bitcast_ln51_125' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 474 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_62, i32 %bitcast_ln51_125" [vs_no_taffo.c:51]   --->   Operation 474 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 475 [1/3] (7.05ns)   --->   "%mul_62 = fmul i32 %bitcast_ln51_126, i32 %alpha_read" [vs_no_taffo.c:51]   --->   Operation 475 'fmul' 'mul_62' <Predicate = true> <Delay = 7.05> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 476 [1/1] (0.00ns)   --->   "%bitcast_ln51_127 = bitcast i32 %mul_62" [vs_no_taffo.c:51]   --->   Operation 476 'bitcast' 'bitcast_ln51_127' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 477 [1/1] (0.00ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_63, i32 %bitcast_ln51_127" [vs_no_taffo.c:51]   --->   Operation 477 'write' 'write_ln51' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln51_1 = bitcast i32 %mul" [vs_no_taffo.c:51]   --->   Operation 478 'bitcast' 'bitcast_ln51_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 479 [1/1] (7.30ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_0_addr, i32 %bitcast_ln51_1, i4 15" [vs_no_taffo.c:51]   --->   Operation 479 'write' 'write_ln51' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 480 [5/5] (7.30ns)   --->   "%gmem_0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_0_addr" [vs_no_taffo.c:51]   --->   Operation 480 'writeresp' 'gmem_0_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 481 [4/5] (7.30ns)   --->   "%gmem_0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_0_addr" [vs_no_taffo.c:51]   --->   Operation 481 'writeresp' 'gmem_0_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 482 [3/5] (7.30ns)   --->   "%gmem_0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_0_addr" [vs_no_taffo.c:51]   --->   Operation 482 'writeresp' 'gmem_0_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 483 [2/5] (7.30ns)   --->   "%gmem_0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_0_addr" [vs_no_taffo.c:51]   --->   Operation 483 'writeresp' 'gmem_0_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 484 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 484 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 485 [1/1] (0.00ns)   --->   "%spectopmodule_ln38 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [vs_no_taffo.c:38]   --->   Operation 485 'spectopmodule' 'spectopmodule_ln38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 486 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 486 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 487 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_0"   --->   Operation 487 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 488 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 488 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 489 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_0, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0"   --->   Operation 489 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 490 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 490 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 491 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 491 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 492 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_2"   --->   Operation 492 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 493 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_2, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 493 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 494 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_3"   --->   Operation 494 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 495 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_3, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 495 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 496 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_4"   --->   Operation 496 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 497 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_4, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 497 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 498 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_5"   --->   Operation 498 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 499 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_5, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 499 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 500 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_6"   --->   Operation 500 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 501 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_6, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 501 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 502 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_7"   --->   Operation 502 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 503 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_7, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 503 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 504 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_8"   --->   Operation 504 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 505 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_8, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 505 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 506 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_9"   --->   Operation 506 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 507 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_9, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 507 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 508 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_10"   --->   Operation 508 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 509 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_10, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 509 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 510 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_11"   --->   Operation 510 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 511 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_11, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 511 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 512 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_12"   --->   Operation 512 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 513 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_12, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 513 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 514 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_13"   --->   Operation 514 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 515 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_13, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 515 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 516 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_14"   --->   Operation 516 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 517 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_14, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 517 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 518 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_15"   --->   Operation 518 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 519 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_15, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 519 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 520 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_16"   --->   Operation 520 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 521 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_16, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 521 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 522 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_17"   --->   Operation 522 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 523 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_17, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 523 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 524 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_18"   --->   Operation 524 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 525 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_18, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 525 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 526 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_19"   --->   Operation 526 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 527 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_19, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 527 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 528 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_20"   --->   Operation 528 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 529 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_20, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 529 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 530 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_21"   --->   Operation 530 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 531 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_21, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 531 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 532 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_22"   --->   Operation 532 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 533 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_22, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 533 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 534 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_23"   --->   Operation 534 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 535 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_23, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 535 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 536 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_24"   --->   Operation 536 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 537 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_24, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 537 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 538 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_25"   --->   Operation 538 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 539 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_25, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 539 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 540 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_26"   --->   Operation 540 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 541 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_26, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 541 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 542 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_27"   --->   Operation 542 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 543 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_27, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 543 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 544 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_28"   --->   Operation 544 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 545 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_28, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 545 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 546 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_29"   --->   Operation 546 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 547 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_29, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 547 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 548 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_30"   --->   Operation 548 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 549 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_30, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 549 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 550 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_31"   --->   Operation 550 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 551 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_31, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 551 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 552 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_32"   --->   Operation 552 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 553 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_32, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 553 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 554 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_33"   --->   Operation 554 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 555 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_33, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 555 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 556 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_34"   --->   Operation 556 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 557 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_34, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 557 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 558 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_35"   --->   Operation 558 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 559 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_35, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 559 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 560 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_36"   --->   Operation 560 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 561 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_36, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 561 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 562 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_37"   --->   Operation 562 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 563 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_37, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 563 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 564 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_38"   --->   Operation 564 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 565 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_38, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 565 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 566 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_39"   --->   Operation 566 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 567 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_39, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 567 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 568 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_40"   --->   Operation 568 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 569 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_40, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 569 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 570 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_41"   --->   Operation 570 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 571 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_41, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 571 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 572 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_42"   --->   Operation 572 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 573 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_42, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 573 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 574 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_43"   --->   Operation 574 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 575 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_43, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 575 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 576 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_44"   --->   Operation 576 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 577 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_44, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 577 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 578 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_45"   --->   Operation 578 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 579 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_45, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 579 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 580 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_46"   --->   Operation 580 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 581 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_46, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 581 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 582 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_47"   --->   Operation 582 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 583 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_47, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 583 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 584 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_48"   --->   Operation 584 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 585 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_48, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 585 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 586 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_49"   --->   Operation 586 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 587 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_49, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 587 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 588 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_50"   --->   Operation 588 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 589 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_50, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 589 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 590 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_51"   --->   Operation 590 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 591 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_51, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 591 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 592 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_52"   --->   Operation 592 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 593 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_52, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 593 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 594 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_53"   --->   Operation 594 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 595 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_53, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 595 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 596 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_54"   --->   Operation 596 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 597 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_54, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 597 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 598 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_55"   --->   Operation 598 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 599 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_55, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 599 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 600 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_56"   --->   Operation 600 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 601 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_56, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 601 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 602 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_57"   --->   Operation 602 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 603 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_57, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 603 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 604 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_58"   --->   Operation 604 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 605 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_58, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 605 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 606 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_59"   --->   Operation 606 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 607 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_59, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 607 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 608 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_60"   --->   Operation 608 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 609 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_60, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 609 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 610 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_61"   --->   Operation 610 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 611 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_61, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 611 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 612 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_62"   --->   Operation 612 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 613 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_62, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 613 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 614 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_63"   --->   Operation 614 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 615 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_63, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 615 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 616 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 616 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 617 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 617 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 618 [1/5] (7.30ns)   --->   "%gmem_0_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_0_addr" [vs_no_taffo.c:51]   --->   Operation 618 'writeresp' 'gmem_0_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 619 [1/1] (0.00ns)   --->   "%ret_ln54 = ret i32 0" [vs_no_taffo.c:54]   --->   Operation 619 'ret' 'ret_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('A_0_read', vs_no_taffo.c:38) on port 'A_0' (vs_no_taffo.c:38) [202]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_0_load_req', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [206]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_0_load_req', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [206]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_0_load_req', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [206]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_0_load_req', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [206]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_0_load_req', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [206]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_0_load_req', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [206]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_0_load_req', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [206]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem_0_addr_read', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [207]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('gmem_0_addr_req', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [211]  (7.3 ns)

 <State 11>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul', vs_no_taffo.c:51) [209]  (7.05 ns)

 <State 12>: 7.05ns
The critical path consists of the following:
	'fmul' operation ('mul', vs_no_taffo.c:51) [209]  (7.05 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln51', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [212]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_0_addr_resp', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [213]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_0_addr_resp', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [213]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_0_addr_resp', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [213]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_0_addr_resp', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [213]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('gmem_0_addr_resp', vs_no_taffo.c:51) on port 'gmem_0' (vs_no_taffo.c:51) [213]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
