Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 11:26:21 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/mat_inv/mat_inv_ED97_17_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 SharedReg23_instance/Y_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No128_instance/Y_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.202ns (6.388%)  route 2.960ns (93.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.017ns = ( 7.017 - 4.000 ) 
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.185ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    3.017ns
    Common Clock Delay      (CCD):    1.782ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.738ns (routing 1.147ns, distribution 1.591ns)
  Clock Net Delay (Destination): 2.278ns (routing 1.043ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=35115, routed)       2.738     3.769    SharedReg23_instance/clk_IBUF_BUFG
    SLICE_X125Y421       FDCE                                         r  SharedReg23_instance/Y_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y421       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.848 r  SharedReg23_instance/Y_reg[28]/Q
                         net (fo=3, routed)           2.914     6.762    MUX_Product34_impl_0_instance/Q[28]
    SLR Crossing[1->0]   
    SLICE_X148Y229       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     6.885 r  MUX_Product34_impl_0_instance/Y[28]_i_1/O
                         net (fo=1, routed)           0.046     6.931    Delay1No128_instance/D[28]
    SLICE_X148Y229       FDCE                                         r  Delay1No128_instance/Y_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=35115, routed)       2.278     7.017    Delay1No128_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X148Y229       FDCE                                         r  Delay1No128_instance/Y_reg[28]/C
                         clock pessimism              0.396     7.413    
                         inter-SLR compensation      -0.185     7.228    
                         clock uncertainty           -0.035     7.193    
    SLICE_X148Y229       FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.218    Delay1No128_instance/Y_reg[28]
  -------------------------------------------------------------------
                         required time                          7.218    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  0.286    




