rd_("DhField <code>S2POWER</code> reader - Keep RAM section S2 on or off in \xe2\x80\xa6DhField <code>S2POWER</code> writer - Keep RAM section S2 on or off in \xe2\x80\xa6DiField <code>S2POWER</code> writer - Keep RAM section S2 of RAMn on or \xe2\x80\xa60C`Keep RAM section S3 on or off in System ON mode.DhField <code>S3POWER</code> reader - Keep RAM section S3 on or off in \xe2\x80\xa6DhField <code>S3POWER</code> writer - Keep RAM section S3 on or off in \xe2\x80\xa6DiField <code>S3POWER</code> writer - Keep RAM section S3 of RAMn on or \xe2\x80\xa60C`Keep RAM section S4 on or off in System ON mode.DhField <code>S4POWER</code> reader - Keep RAM section S4 on or off in \xe2\x80\xa6DhField <code>S4POWER</code> writer - Keep RAM section S4 on or off in \xe2\x80\xa6DiField <code>S4POWER</code> writer - Keep RAM section S4 of RAMn on or \xe2\x80\xa60C`Keep RAM section S5 on or off in System ON mode.DhField <code>S5POWER</code> reader - Keep RAM section S5 on or off in \xe2\x80\xa6DhField <code>S5POWER</code> writer - Keep RAM section S5 on or off in \xe2\x80\xa6DiField <code>S5POWER</code> writer - Keep RAM section S5 of RAMn on or \xe2\x80\xa60C`Keep RAM section S6 on or off in System ON mode.DhField <code>S6POWER</code> reader - Keep RAM section S6 on or off in \xe2\x80\xa6DhField <code>S6POWER</code> writer - Keep RAM section S6 on or off in \xe2\x80\xa6DiField <code>S6POWER</code> writer - Keep RAM section S6 of RAMn on or \xe2\x80\xa60C`Keep RAM section S7 on or off in System ON mode.DhField <code>S7POWER</code> reader - Keep RAM section S7 on or off in \xe2\x80\xa6DhField <code>S7POWER</code> writer - Keep RAM section S7 on or off in \xe2\x80\xa6DiField <code>S7POWER</code> writer - Keep RAM section S7 of RAMn on or \xe2\x80\xa60C`Keep RAM section S8 on or off in System ON mode.DhField <code>S8POWER</code> reader - Keep RAM section S8 on or off in \xe2\x80\xa6DhField <code>S8POWER</code> writer - Keep RAM section S8 on or off in \xe2\x80\xa6DiField <code>S8POWER</code> writer - Keep RAM section S8 of RAMn on or \xe2\x80\xa60C`Keep RAM section S9 on or off in System ON mode.DhField <code>S9POWER</code> reader - Keep RAM section S9 on or off in \xe2\x80\xa6DhField <code>S9POWER</code> writer - Keep RAM section S9 on or off in \xe2\x80\xa6DiField <code>S9POWER</code> writer - Keep RAM section S9 of RAMn on or \xe2\x80\xa60CbSAMPLEPER (rw) register accessor: an alias for \xe2\x80\xa6kSample ModekSample SizeCjField <code>SCHMITT</code> reader - Enable schmitt trigger00000000CjField <code>SCHMITT</code> writer - Enable schmitt trigger00000000DjField <code>SCKFREQ</code> reader - SCK frequency is given as 32 MHz / \xe2\x80\xa6DjField <code>SCKFREQ</code> writer - SCK frequency is given as 32 MHz / \xe2\x80\xa6AkPin select for SDIN signal.CjField <code>SEC_ENA</code> reader - Enable second matchingCjField <code>SEC_ENA</code> writer - Enable second matchingA`Semaphore statusCdField <code>SEMSTAT</code> reader - Semaphore statusBiLast values are sent during the mute modeBhBit value 0 is sent during the mute modeCfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SEQEND[0] eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SEQEND[0] eventBoEnable or disable interrupt for SEQEND[0] eventDjField <code>SEQEND0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>SEQEND0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DgField <code>SEQEND0</code> reader - Enable or disable interrupt for \xe2\x80\xa6DjField <code>SEQEND0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>SEQEND0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DgField <code>SEQEND0</code> writer - Enable or disable interrupt for \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SEQEND[1] eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SEQEND[1] eventBoEnable or disable interrupt for SEQEND[1] eventDjField <code>SEQEND1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>SEQEND1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DgField <code>SEQEND1</code> reader - Enable or disable interrupt for \xe2\x80\xa6DjField <code>SEQEND1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>SEQEND1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DgField <code>SEQEND1</code> writer - Enable or disable interrupt for \xe2\x80\xa6CkThe serial root clock could be divided inside FlexSPI . \xe2\x80\xa6DjField <code>SETPEND</code> reader - Interrupt set-pending bits. Write: \xe2\x80\xa6DjField <code>SETPEND</code> writer - Interrupt set-pending bits. Write: \xe2\x80\xa6AnShifter Error Interrupt Enable0AiShifter Status DMA Enable0AoShifter Status Interrupt Enable0AgShifter Status Register0DkField <code>SIDE_EN</code> reader - If 1, the MSB of the Delay/Side-set \xe2\x80\xa6DkField <code>SIDE_EN</code> writer - If 1, the MSB of the Delay/Side-set \xe2\x80\xa6Aa0: <code>0</code>000CnDescription cluster[n]: Size of region to protect counting \xe2\x80\xa6Ab2: <code>10</code>000CeValue of OTP Bank4 Word0 (Secure JTAG Response Field)0CeValue of OTP Bank4 Word1 (Secure JTAG Response Field)0CkSLEEP_EN0 (rw) register accessor: enable clock in sleep \xe2\x80\xa6CkSLEEP_EN1 (rw) register accessor: enable clock in sleep \xe2\x80\xa6B`Fault Disable Mapping Register 00B`Fault Disable Mapping Register 10ClSM_CLKDIV (rw) register accessor: Clock divisor register \xe2\x80\xa6BcField <code>SOFTCON</code> reader -BcField <code>SOFTCON</code> writer -AmAddress Comparator 15 matchedClThis bit indicates whether software performs a Device-ID \xe2\x80\xa6DkField <code>SPECIAL</code> reader - This bit indicates whether software \xe2\x80\xa6DkField <code>SPECIAL</code> writer - This bit indicates whether software \xe2\x80\xa6A`Select SPI mode.CdField <code>SPIMODE</code> reader - Select SPI mode.CdField <code>SPIMODE</code> writer - Select SPI mode.A`SPI frame formatCdField <code>SPI_FRF</code> reader - SPI frame formatCdField <code>SPI_FRF</code> writer - SPI frame formatAhWrite access is allowed.AlWrite access is not allowed.AgWrite access is allowedAkWrite access is not allowedCiSystem Security Monitor State This field contains the \xe2\x80\xa6CbSTALLSTAT (rw) register accessor: an alias for \xe2\x80\xa6CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for STARTED eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for STARTED event10BmEnable or disable interrupt for STARTED event210210210DjField <code>STARTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>STARTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DgField <code>STARTED</code> reader - Enable or disable interrupt for \xe2\x80\xa6210210210DjField <code>STARTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>STARTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DgField <code>STARTED</code> writer - Enable or disable interrupt for \xe2\x80\xa6210210210DgField <code>STARTUP</code> reader - Amount of bytes for the startup \xe2\x80\xa6DdField <code>STATLEN</code> reader - Static length in number of bytesDdField <code>STATLEN</code> writer - Static length in number of byteslCache StatusCdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for STOPPED eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for STOPPED event1010BmEnable or disable interrupt for STOPPED event21021021210210210DjField <code>STOPPED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>STOPPED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa61010DgField <code>STOPPED</code> reader - Enable or disable interrupt for \xe2\x80\xa621021021210210210DjField <code>STOPPED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>STOPPED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa61010DgField <code>STOPPED</code> writer - Enable or disable interrupt for \xe2\x80\xa621021021210210210CiStatus register to indicate DCDC status. 1\xe2\x80\x99b1: DCDC \xe2\x80\xa6CbSUBSTATRA (rw) register accessor: an alias for \xe2\x80\xa6CbSUBSTATWA (rw) register accessor: an alias for \xe2\x80\xa6BnDescription cluster[n]: Subregions of region nCmSignals that USB lines have been idle long enough for the \xe2\x80\xa6DhField <code>SUSPEND</code> reader - Signals that USB lines have been \xe2\x80\xa6DhField <code>SUSPEND</code> writer - Signals that USB lines have been \xe2\x80\xa6BmSecurity Violation 0 is a non-fatal violationBiSecurity Violation 0 is a fatal violationBmSecurity Violation 1 is a non-fatal violationBiSecurity Violation 1 is a fatal violationBmSecurity Violation 2 is a non-fatal violationBiSecurity Violation 2 is a fatal violationBmSecurity Violation 3 is a non-fatal violationBiSecurity Violation 3 is a fatal violationBmSecurity Violation 4 is a non-fatal violationBiSecurity Violation 4 is a fatal violationB`Security Violation 5 is disabledBmSecurity Violation 5 is a non-fatal violationBiSecurity Violation 5 is a fatal violationn20 - SWI0_EGU0n21 - SWI1_EGU1n22 - SWI2_EGU2n23 - SWI3_EGU3n24 - SWI4_EGU4n25 - SWI5_EGU5AcSticky bit Register0CmUse AHB clock rcc_hclk3. In this case rcc_hclk must equal \xe2\x80\xa6BdUse AHB clock rcc_hclk3 divided by 2BdUse AHB clock rcc_hclk3 divided by 4CjTRIG mode control . 1\xe2\x80\x99b0: Disable sync mode; 1\xe2\x80\x99b1: \xe2\x80\xa6000Bcsystem clock divider factor, 2~512.BcField <code>sysinfo</code> reader -00BcField <code>sysinfo</code> writer -0CaSYSTEMOFF (w) register accessor: an alias for \xe2\x80\xa6Aa<code>self</code>BcThe <code>&lt;&lt;=</code> operatorBcThe <code>&gt;&gt;=</code> operatorCfA function signature in a trait or implementation: \xe2\x80\xa6BnStream for the <code>skip_while</code> method.AaSPI device trait.0BiA macro invocation in statement position.DjAn extension trait for <code>Stream</code>s that provides a variety of \xe2\x80\xa6AlThe <code>-=</code> operatorBoTarget value of standby (low power) mode 0x0: 0CaTASKS_CAL (w) register accessor: an alias for \xe2\x80\xa6AcChannel group tasksnRegister blockCaTASKS_CLR (w) register accessor: an alias for \xe2\x80\xa6CaTASKS_OUT (w) register accessor: an alias for \xe2\x80\xa6CaTASKS_SET (w) register accessor: an alias for \xe2\x80\xa6AgTCD Destination Address0AbTCD Source Address0BbTCD Last Source Address Adjustment0DgField <code>TDF_LVL</code> reader - Current Transfer-Data-FIFO fill \xe2\x80\xa6BcTemperature in degC (0.25deg steps)DjField <code>TERMLEN</code> reader - Length of TERM field in Long Range \xe2\x80\xa6DjField <code>TERMLEN</code> writer - Length of TERM field in Long Range \xe2\x80\xa6DjField <code>TICKINT</code> reader - Enables SysTick exception request: \xe2\x80\xa6DjField <code>TICKINT</code> writer - Enables SysTick exception request: \xe2\x80\xa6AkControls the tick generatorAhInterframe spacing in usCjPin Low Timeout Flag will set if SCL is low for longer \xe2\x80\xa6CmPin Low Timeout Flag will set if either SCL or SDA is low \xe2\x80\xa6CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TIMEOUT eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TIMEOUT eventDjField <code>TIMEOUT</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>TIMEOUT</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>TIMEOUT</code> reader - This is expressed as a number of \xe2\x80\xa6DjField <code>TIMEOUT</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>TIMEOUT</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>TIMEOUT</code> writer - This is expressed as a number of \xe2\x80\xa6AnHigh byte of the timeout valueAoTRIG0 error interrupt detectionBeWhen TRIG0 done DMA request detectionAoTRIG1 error interrupt detectionBeWhen TRIG1 done DMA request detectionAoTRIG2 error interrupt detectionBeWhen TRIG2 done DMA request detectionAoTRIG3 error interrupt detectionBeWhen TRIG3 done DMA request detectionAoTRIG4 error interrupt detectionBeWhen TRIG4 done DMA request detectionAoTRIG5 error interrupt detectionBeWhen TRIG5 done DMA request detectionAoTRIG6 error interrupt detectionBeWhen TRIG6 done DMA request detectionAoTRIG7 error interrupt detectionBeWhen TRIG7 done DMA request detectionAa1: Task triggered0CiEach oversampled conversion for a channel needs a new \xe2\x80\xa6ClField <code>TRIGGER</code> reader - Trigger a watchdog resetClField <code>TRIGGER</code> writer - Trigger a watchdog resetCiTRIG mode register. 1\xe2\x80\x99b0: hardware trigger. 1\xe2\x80\x99b1: \xe2\x80\xa6000AlAlternate bytes on two linesCbTXADDRESS (rw) register accessor: an alias for \xe2\x80\xa6CmDecode to select a 45-Ohm resistance to the USB_DN output \xe2\x80\xa6000CmDecode to select a 45-Ohm resistance to the USB_DP output \xe2\x80\xa6000BoTX FIFO Buffer size is: (2^TXCHANADD) * 4 BytesBhIP TX FIFO would be filled by processor.BbIP TX FIFO would be filled by DMA.CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXDRDY eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXDRDY event10CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXDSENT eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXDSENT eventDjField <code>TXDSENT</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>TXDSENT</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DjField <code>TXDSENT</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>TXDSENT</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DbField <code>TXEMPTY</code> reader - State machine TX FIFO is emptyAiTransmission (TX) enable.AjNo flush operation occurs.CdAll data in the transmit FIFO/Buffer is cleared out.AbRADIO output powerCfField <code>TXPOWER</code> reader - RADIO output powerCfField <code>TXPOWER</code> writer - RADIO output powerCdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXREADY eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXREADY eventDjField <code>TXREADY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>TXREADY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DjField <code>TXREADY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DiField <code>TXREADY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DjField <code>TXSTALL</code> reader - State machine has stalled on empty \xe2\x80\xa6DjField <code>TXSTALL</code> writer - State machine has stalled on empty \xe2\x80\xa6ClThis bit indicates if DW_apb_i2c, as an I2C transmitter, \xe2\x80\xa6DiField <code>TX_ABRT</code> reader - This bit indicates if DW_apb_i2c, \xe2\x80\xa6Al0: Both transmit and receiveCkSet during transmit if the transmit buffer is filled to \xe2\x80\xa6DkField <code>TX_OVER</code> reader - Set during transmit if the transmit \xe2\x80\xa6BnStream for the <code>take_until</code> method.BnStream for the <code>take_while</code> method.Bn1-channel with one complementary output timersBn2-channel with one complementary output timersChAlias for rate that come from timers with a specific \xe2\x80\xa6Ahinput selection registerCiA single token or a delimited sequence of token trees \xe2\x80\xa6CeAn item declaration within the definition of a trait.BnFuture for the <code>try_concat</code> method.BnStream for the <code>try_filter</code> method.DiA convenience for futures that return <code>Result</code> values that \xe2\x80\xa60CbFuture for the <code>try_select()</code> function.DiA convenience for streams that return <code>Result</code> values that \xe2\x80\xa60C`Stream for the <code>try_unfold</code> function.CdReturned by <code>TypeGenerics::as_turbofish</code>.BmA fixed size array type: <code>[T; n]</code>.BmA type contained within invisible delimiters.CnIndication that a type should be inferred by the compiler: \xe2\x80\xa6AmA macro in the type position.AoThe never type: <code>!</code>.CmA generic type parameter: <code>T: Into&lt;String&gt;</code>.CbA parenthesized type equivalent to the inner type.CaA dynamically sized slice type: <code>[T]</code>.BmA tuple type: <code>(A, B, C, String)</code>.n20 - UART0_IRQn21 - UART1_IRQCkUARTDMACR (rw) register accessor: DMA Control Register, \xe2\x80\xa6ClUARTLCR_H (rw) register accessor: Line Control Register, \xe2\x80\xa6BgShortcut between UP event and STOP task0DjField <code>UP_STOP</code> reader - Shortcut between UP event and STOP \xe2\x80\xa60DjField <code>UP_STOP</code> writer - Shortcut between UP event and STOP \xe2\x80\xa60AaUSB Misc Register0BcField <code>usbctrl</code> reader -00BcField <code>usbctrl</code> writer -0CbUSBPULLUP (rw) register accessor: an alias for \xe2\x80\xa6Ahno description availableCbFuture for the <code>unit_error</code> combinator.CnAn renamed identifier imported by a <code>use</code> item: \xe2\x80\xa6AlOutgoing Validity always setAnOutgoing Validity always clearAkSPDIF validity flag no good0CcWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for VALRDY eventCbWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for VALRDY eventBoBuild code (hardware version and production \xe2\x80\xa6DhField <code>VARIANT</code> reader - Build code (hardware version and \xe2\x80\xa6DkField <code>VARIANT</code> reader - Major revision number n in the rnpm \xe2\x80\xa6CeField <code>VBUS_EN</code> reader - Host: Enable VBUSBcField <code>VBUS_EN</code> reader -CeField <code>VBUS_EN</code> writer - Host: Enable VBUSBcField <code>VBUS_EN</code> writer -DiField <code>VECTKEY</code> reader - Register key: Reads as Unknown On \xe2\x80\xa6DiField <code>VECTKEY</code> writer - Register key: Reads as Unknown On \xe2\x80\xa6iVery highAbVery high priorityBdVoltage regulator control and statusBoThe VTOR holds the vector table offset address.DcA mutable iterator over the values of a <code>HashMap</code> in \xe2\x80\xa6CnA mutable iterator over the values of a <code>IndexMap</code>.CoA mutable iterator over the values of an <code>IndexMap</code>.DgField <code>WAF_LVL</code> reader - Current Write-Address-FIFO fill \xe2\x80\xa6DcField <code>WAITING</code> reader - Waiting for test clock to startCl3: 1st half word (16-bit) in ch.0; 2nd in ch.1; \xe2\x80\xa6; 4th \xe2\x80\xa6BbEnable or disable packet whiteningDfField <code>WHITEEN</code> reader - Enable or disable packet whiteningDfField <code>WHITEEN</code> writer - Enable or disable packet whiteningDeField <code>WINDEXH</code> reader - SETUP data, byte 5, MSB of wIndexDeField <code>WINDEXL</code> reader - SETUP data, byte 4, LSB of wIndexBoWait for write complete before sending command.0DfField <code>WIPWAIT</code> reader - Wait for write complete before \xe2\x80\xa60DfField <code>WIPWAIT</code> writer - Wait for write complete before \xe2\x80\xa60hInactivemForce wake-upBcField <code>WLENGTH</code> reader -BcField <code>WLENGTH</code> writer -CkConfigure number of data lines and opcode used for writing.DjField <code>WRITEOC</code> reader - Configure number of data lines and \xe2\x80\xa6DjField <code>WRITEOC</code> writer - Configure number of data lines and \xe2\x80\xa6BiWrite 0x3E77 to enable OTP write accesses000CbWrite to the Watchdog Service Register (WDOG_WSR).0DeField <code>WVALUEH</code> reader - SETUP data, byte 3, MSB of wValueDeField <code>WVALUEL</code> reader - SETUP data, byte 2, LSB of wValueBdA helper definition of a wait queue.CbXIPOFFSET (rw) register accessor: an alias for \xe2\x80\xa6DgField <code>XIP_CMD</code> reader - SPI Command to send in XIP mode \xe2\x80\xa6DgField <code>XIP_CMD</code> writer - SPI Command to send in XIP mode \xe2\x80\xa6Bf39: Select the XIP SSI RX FIFO as TREQ000Bf38: Select the XIP SSI TX FIFO as TREQ000Cb1: Zero-length data received, ignore value in SIZECj1: Endpoint responds with a zero-length data packet in \xe2\x80\xa6BhZMK is in the software programming mode.BhZMK is in the hardware programming mode.CkRead access is allowed (only in software programming mode).AkRead access is not allowed.CjRead access is allowed (only in software Programming mode)AjRead access is not allowedAaZMK is not valid.mZMK is valid.AhWrite access is allowed.AlWrite access is not allowed.AgWrite access is allowedAkWrite access is not allowedm0: 256 bytes.j256 bytes.B`402653184: 32 MHz / 10 = 3.2 MHzBf369098752: 32 MHz / 11 = 2.9090909 MHzBf285212672: 32 MHz / 15 = 2.1333333 MHzB`268435456: 32 MHz / 16 = 2.0 MHzBb201326592: 32 MHz / 21 = 1.5238095Bf184549376: 32 MHz / 23 = 1.3913043 MHzBf142606336: 32 MHz / 30 = 1.0666667 MHzBf138412032: 32 MHz / 31 = 1.0322581 MHzB`134217728: 32 MHz / 32 = 1.0 MHzBf100663296: 32 MHz / 42 = 0.7619048 MHzBe68157440: 32 MHz / 63 = 0.5079365 MHzAe32 MHz / 10 = 3.2 MHzAk32 MHz / 11 = 2.9090909 MHzAk32 MHz / 15 = 2.1333333 MHzAe32 MHz / 16 = 2.0 MHzAg32 MHz / 21 = 1.5238095Ak32 MHz / 23 = 1.3913043 MHzAk32 MHz / 30 = 1.0666667 MHzAk32 MHz / 31 = 1.0322581 MHzAe32 MHz / 32 = 1.0 MHzAk32 MHz / 42 = 0.7619048 MHzAk32 MHz / 63 = 0.5079365 MHzm1: 512 bytes.j512 bytes.CkAcknowledgment Fail interrupt enable Set and cleared by \xe2\x80\xa6CgVoltage levels ready bit for currently used VOS and \xe2\x80\xa6CbADC1/2 Peripheral Clocks Enable During CSleep Mode0BcDevice address and endpoint controlBj0x00 - Device address and endpoint controlA`Master ADC readyoSlave ADC readyBcIEEE 1588 High Word Register EnableAmRCC AHB1 Sleep Clock RegisterAmRCC AHB2 Sleep Clock RegisterAmRCC AHB3 Sleep Clock RegisterAmRCC AHB4 Sleep Clock RegisterCiBit 31 - Logical OR of the READ_ERROR and WRITE_ERROR \xe2\x80\xa6000C`Returns a reference to the underlying allocator.00oAlternate bytesCl31: 0]: Alternate bytes. Optional data to be sent to the \xe2\x80\xa6Ck31: 0]: Alternate bytes Optional data to be sent to the \xe2\x80\xa6AkAnalog detect configurationBc0x520 - Analog detect configurationBfBits 0:1 - Analog detect configuration0DgIf the cursor is pointing at a <code>Group</code>, returns a cursor \xe2\x80\xa6BbRCC APB1 Peripheral Reset RegisterB`APB1L peripheral freeze register1AmRCC APB2 Sleep Clock RegisterAmRCC APB3 Sleep Clock RegisterAmRCC APB4 Sleep Clock RegisterAfAccess port protectionAn0x208 - Access port protectionCiReturns a pair of slices which contain, in order, the \xe2\x80\xa60BbAutomatic PTP SYNC message TriggerBiWait signal during asynchronous transfers0BlInclude S1 field in RAM only if S1LEN &gt; 0BdAuxiliary Timestamp Trigger SnapshotAdAXISRAM block enableAo14400 baud (actual rate: 14414)Ao14400 baud (actual rate: 14401)Ao19200 baud (actual rate: 19208)0Ao28800 baud (actual rate: 28829)Ao28800 baud (actual rate: 28777)j31250 baud0Ao38400 baud (actual rate: 38462)Ao38400 baud (actual rate: 38369)Ao56000 baud (actual rate: 55944)0Ao57600 baud (actual rate: 57762)Ao57600 baud (actual rate: 57554)Ao76800 baud (actual rate: 76923)0CdConst binary GCD implementation for <code>u8</code>.CbClears the bit at the specified bit-position to 1.000000000000AdGet a range of bits.AgBackup RAM Clock Enable0l1 Mbit/s BLEl2 Mbit/s BLEnBoot address 00nBoot Address 0nBoot address 10nBoot Address 1B`FLASH register with boot address0CmEnable the reception of the boot acknowledgment. This bit \xe2\x80\xa6jBootstrap.CnParse a set of square brackets and expose their content to \xe2\x80\xa6BeBit 12 - Source: SIE_STATUS.BUS_RESET00000BcBit 19 - Device: bus reset received0eBit 4000000Ckend of SDMMC_D0 Busy following a CMD response detected. \xe2\x80\xa6ClThis crate provides convenience methods for encoding and \xe2\x80\xa6Bgcalibration factor in differential modeBgcalibration factor in single-ended modeCkThe span of the invocation of the current procedural macro.CgCreate a <code>SpanRange</code> resolving at call site.ChCCRCFAIL flag clear bit Set by software to clear the \xe2\x80\xa6CnBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[0].LIMITH \xe2\x80\xa60CfBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[0\xe2\x80\xa60CjBit 6 - Enable or disable interrupt for CH[0].LIMITH event0CnBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[0].LIMITL \xe2\x80\xa60CfBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[0\xe2\x80\xa60CjBit 7 - Enable or disable interrupt for CH[0].LIMITL event0CnBit 8 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[1].LIMITH \xe2\x80\xa60CfBit 8 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[1\xe2\x80\xa60CjBit 8 - Enable or disable interrupt for CH[1].LIMITH event0CnBit 9 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[1].LIMITL \xe2\x80\xa60CfBit 9 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[1\xe2\x80\xa60CjBit 9 - Enable or disable interrupt for CH[1].LIMITL event0CfBit 10 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[2\xe2\x80\xa60CgBit 10 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[2\xe2\x80\xa60CkBit 10 - Enable or disable interrupt for CH[2].LIMITH event0CfBit 11 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[2\xe2\x80\xa60CgBit 11 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[2\xe2\x80\xa60CkBit 11 - Enable or disable interrupt for CH[2].LIMITL event0CfBit 12 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[3\xe2\x80\xa60CgBit 12 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[3\xe2\x80\xa60CkBit 12 - Enable or disable interrupt for CH[3].LIMITH event0CfBit 13 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[3\xe2\x80\xa60CgBit 13 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[3\xe2\x80\xa60CkBit 13 - Enable or disable interrupt for CH[3].LIMITL event0CfBit 14 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[4\xe2\x80\xa60CgBit 14 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[4\xe2\x80\xa60CkBit 14 - Enable or disable interrupt for CH[4].LIMITH event0CfBit 15 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[4\xe2\x80\xa60CgBit 15 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[4\xe2\x80\xa60CkBit 15 - Enable or disable interrupt for CH[4].LIMITL event0CfBit 16 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[5\xe2\x80\xa60CgBit 16 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[5\xe2\x80\xa60CkBit 16 - Enable or disable interrupt for CH[5].LIMITH event0CfBit 17 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[5\xe2\x80\xa60CgBit 17 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[5\xe2\x80\xa60CkBit 17 - Enable or disable interrupt for CH[5].LIMITL event0CfBit 18 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[6\xe2\x80\xa60CgBit 18 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[6\xe2\x80\xa60CkBit 18 - Enable or disable interrupt for CH[6].LIMITH event0CfBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[6\xe2\x80\xa60CgBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[6\xe2\x80\xa60CkBit 19 - Enable or disable interrupt for CH[6].LIMITL event0CfBit 20 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[7\xe2\x80\xa60CgBit 20 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[7\xe2\x80\xa60CkBit 20 - Enable or disable interrupt for CH[7].LIMITH event0CfBit 21 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[7\xe2\x80\xa60CgBit 21 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[7\xe2\x80\xa60CkBit 21 - Enable or disable interrupt for CH[7].LIMITL event0AbCharacter literal.AdBank 1 CRC clear bitAdClears the field bit000ClDivider minus 1 for the 1 second counter. Safe to change \xe2\x80\xa6Cl0x00 - Divider minus 1 for the 1 second counter. Safe to \xe2\x80\xa6iBits 0:150ChBit 2 - SysTick clock source. Always reads as one if \xe2\x80\xa60AlBank 1 OPERR1 flag clear bitCnCommand response received interrupt enable Set and cleared \xe2\x80\xa6CmCommand sent interrupt enable Set and cleared by software \xe2\x80\xa6AeCounter Stop RolloverClBit 18 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COLLISION \xe2\x80\xa60CmBit 18 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COLLISION \xe2\x80\xa60ChBit 18 - Enable or disable interrupt for COLLISION event0AcCOMP12 Blocks ResetgConnect0000000000000000000000000000000000000000000AjBit 16 - Device: connected0BjConst comparison of <code>Instant</code>s.0lCORDIC resetClBit 16 - Returns 1 if timer counted to 0 since last time \xe2\x80\xa6Cncounter mode enabled The COUNTMODE bit selects which clock \xe2\x80\xa6AaGet the CPI count00AeBank 1 CRC burst sizeCcBit 24 - CRC Error. Raised by the Serial RX engine.0BdBit 4 - CRC mode for incoming frames0BdBit 4 - CRC mode for outgoing frames0jCRC statusAb0x400 - CRC statusBeBit 0 - CRC status of packet receivedChCTIMEOUT flag clear bit Set by software to clear the \xe2\x80\xa6ClBit 10 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CTSTARTED \xe2\x80\xa60CmBit 10 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CTSTARTED \xe2\x80\xa60ClBit 11 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CTSTOPPED \xe2\x80\xa60CmBit 11 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CTSTOPPED \xe2\x80\xa60AlD1 debug clock enable enableAlD3 debug clock enable enableCaDAC1/2 peripheral clock enable during CSleep mode0CfEasyDMA registers have been captured for this endpoint00000000000000000ChAcknowledged data transfer on this endpoint has occurred000000C`Bits 2:3 - Set the size of each bus transfer \xe2\x80\xa60000000ClData count value When read, the number of remaining data \xe2\x80\xa6ClData end interrupt enable Set and cleared by software to \xe2\x80\xa6AdData fetch suspendedCfData block end interrupt enable Set and cleared by \xe2\x80\xa6ClRead to sample the pad output enables (direction) PIO is \xe2\x80\xa6Cl0x40 - Read to sample the pad output enables (direction) \xe2\x80\xa6ChDCRCFAIL flag clear bit Set by software to clear the \xe2\x80\xa6AgProcessor debug controlAo0x210 - Processor debug controlCjReturns the punctuation used as the delimiter for this \xe2\x80\xa6BfBits 4:7 - These bits read back as 0x10BfBits 0:3 - These bits read back as 0x40AbDFSDM1 block resetBhDFSDM1 kernel Clk clock source selectionBdDFSDM2 kernel clock source selectionAmBit 24 - Direct control of DM0AmBit 25 - Direct control of DP0B`Bit 26 - Direct bus drive enable0AoBit 7 - Data transfer directionBeDMA2D Clock Enable During CSleep Mode0B`Channel receive control registerBaChannel transmit control registerAoInput DMA request line selectedCaBit 2 - Shortcut between DOWN event and STOP task000CnState D+ and D- lines will be forced into by the DPDMDRIVE \xe2\x80\xa6Cl0x508 - State D+ and D- lines will be forced into by the \xe2\x80\xa6CbBit 7 - Enable deep power-down mode (DPM) feature.0BnD1 DTCM2 Block Clock Enable During CSleep mode0ChDTIMEOUT flag clear bit Set by software to clear the \xe2\x80\xa6ClBit 16 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EDSTOPPED \xe2\x80\xa60CmBit 16 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for EDSTOPPED \xe2\x80\xa60CaBit 5 - Shortcut between END event and START task0CbBit 17 - Shortcut between END event and START task0CnBit 12 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[0] \xe2\x80\xa60CkBit 12 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[0]0CjBit 12 - Enable or disable interrupt for ENDEPOUT[0] event0CnBit 13 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[1] \xe2\x80\xa60CkBit 13 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[1]0CjBit 13 - Enable or disable interrupt for ENDEPOUT[1] event0CnBit 14 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[2] \xe2\x80\xa60CkBit 14 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[2]0CjBit 14 - Enable or disable interrupt for ENDEPOUT[2] event0CnBit 15 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[3] \xe2\x80\xa60CkBit 15 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[3]0CjBit 15 - Enable or disable interrupt for ENDEPOUT[3] event0CnBit 16 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[4] \xe2\x80\xa60CkBit 16 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[4]0CjBit 16 - Enable or disable interrupt for ENDEPOUT[4] event0CnBit 17 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[5] \xe2\x80\xa60CkBit 17 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[5]0CjBit 17 - Enable or disable interrupt for ENDEPOUT[5] event0CnBit 18 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[6] \xe2\x80\xa60CkBit 18 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[6]0CjBit 18 - Enable or disable interrupt for ENDEPOUT[6] event0CnBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[7] \xe2\x80\xa60CkBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[7]0CjBit 19 - Enable or disable interrupt for ENDEPOUT[7] event0ChBit 15 - Data endianness implemented: 0 = Little-endian.ClBit 20 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDISOOUT \xe2\x80\xa60CmBit 20 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDISOOUT \xe2\x80\xa60ChBit 20 - Enable or disable interrupt for ENDISOOUT event0DhReturns <code>true</code> if <code>needle</code> is a suffix of the Vec.CnGets the given key\xe2\x80\x99s corresponding entry by reference in \xe2\x80\xa6ClCreates a stream which gives the current iteration count \xe2\x80\xa60BlEnd of Sampling phase flag of the master ADCBkEnd of Sampling phase flag of the slave ADCBhRegister for erasing a page in code areaC`0x508 - Register for erasing a page in code areaCmBits 0:31 - Register for starting erase of a page in code \xe2\x80\xa60CmDeprecated register - Register for erasing a page in code \xe2\x80\xa6Cm0x510 - Deprecated register - Register for erasing a page \xe2\x80\xa6221Cm0x508 - Deprecated register - Register for erasing a page \xe2\x80\xa6CiBits 0:31 - Register for erasing a page in code area. \xe2\x80\xa60CgRegister for erasing user information configuration \xe2\x80\xa6Ca0x514 - Register for erasing user information \xe2\x80\xa6CkBit 0 - Register starting erase of all user information \xe2\x80\xa60BdBit 9 - Source: SIE_STATUS.CRC_ERROR00000CbEthernet Reception Clock Enable During CSleep Mode0CeEthernet Transmission Clock Enable During CSleep Mode0CdConst euclid GCD implementation for <code>u8</code>.CnTWI byte boundary, generated before each byte that is sent \xe2\x80\xa6Cn0x138 - TWI byte boundary, generated before each byte that \xe2\x80\xa6eBit 00Aj0x118..0x158 - UnspecifiedAcCluster UnspecifiedCgDescription collection[n]: Event generated from pin \xe2\x80\xa6Cm0x100..0x120 - Description collection[n]: Event generated \xe2\x80\xa644oUpward crossingAg0x108 - Upward crossing661066BmFrame is transmitted exactly at FRAMEDELAYMAXAiExternal reference selectBa0x50c - External reference selectBkBits 0:2 - External analog reference select021BhBit 0 - External analog reference select0ClExternal trigger valid edge clear flag Writing 1 to this \xe2\x80\xa6BmExternal trigger valid edge Interrupt Enable.AcFault Mask RegisterCeFeedback divisor (note: this PLL does not support \xe2\x80\xa6Cl0x08 - Feedback divisor (note: this PLL does not support \xe2\x80\xa6CdBits 0:11 - see ctrl reg description for constraints0CnDelays the start of frequency counting to allow the mux to \xe2\x80\xa6Cn0x8c - Delays the start of frequency counting to allow the \xe2\x80\xa6hBits 0:20CaFDCAN Peripheral Clocks Enable During CSleep Mode0ChAdds to the current value, returning the previous value.00000000000BgLogical \xe2\x80\x9cand\xe2\x80\x9d with a boolean value.ClPerforms a bitwise \xe2\x80\x9cand\xe2\x80\x9d operation on the address of \xe2\x80\xa6BiBitwise \xe2\x80\x9cand\xe2\x80\x9d with the current value.00000000000AoMaximum with the current value.00000000000AoMinimum with the current value.00000000000ClNegates the current value, and sets the new value to the \xe2\x80\xa600000000000BgLogical \xe2\x80\x9cnot\xe2\x80\x9d with a boolean value.CmLogical negates the current value, and sets the new value \xe2\x80\xa600000000000ClSubtracts from the current value, returning the previous \xe2\x80\xa600000000000BgLogical \xe2\x80\x9cxor\xe2\x80\x9d with a boolean value.ClPerforms a bitwise \xe2\x80\x9cxor\xe2\x80\x9d operation on the address of \xe2\x80\xa6BiBitwise \xe2\x80\x9cxor\xe2\x80\x9d with the current value.00000000000CkBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for FIELDLOST \xe2\x80\xa60ClBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for FIELDLOST \xe2\x80\xa60CgBit 2 - Enable or disable interrupt for FIELDLOST event0CgBit 2 - When 1, indicates the XIP streaming FIFO is \xe2\x80\xa6ClGet the first key-value pair, with mutable access to the \xe2\x80\xa600CcMutably borrows the first element in this sequence.BeFLASH Clock Enable During CSleep ModeBoFlash interface clock enable during csleep modeChBits 19:20 - ORed into bits 29:28 of the lane result \xe2\x80\xa60000000BgCapture complete interrupt status clearBhCapture complete masked interrupt statusBeCapture complete raw interrupt statusCgReturns the current value of the start of frame counterCk0x520 - Returns the current value of the start of frame \xe2\x80\xa6CiBits 0:10 - Returns the current value of the start of \xe2\x80\xa6iFrequencyAa0x508 - FrequencyBbBits 0:6 - Radio channel frequency0CgSPI frequency. Accuracy depends on the HFCLK source \xe2\x80\xa6Ch0x524 - SPI frequency. Accuracy depends on the HFCLK \xe2\x80\xa6B`Bits 0:31 - SPI master data rate02100CgTWI frequency. Accuracy depends on the HFCLK source \xe2\x80\xa6Ch0x524 - TWI frequency. Accuracy depends on the HFCLK \xe2\x80\xa6BfBits 0:31 - TWI master clock frequency02100AaFrame list lengthCcCreates a <code>Control</code> value from raw bits.AhAccess an entry by hash.0DkCreate an <code>IndexMap</code> from the sequence of key-value pairs in \xe2\x80\xa6AnConvert from rate to duration.0BoConvert UTF-8 bytes into a <code>String</code>.0CnProvides a mutable reference to the front element, or None \xe2\x80\xa6BkFreeze independent watchdog in Standby modeBhFreeze independent watchdog in Stop modeAoGlobal DFIFO SW Config RegisterCkIf this path consists of a single ident, returns the ident.CjReturns a tuple of references to the key and the value \xe2\x80\xa6AnGet a key-value pair by index.AmGet a key-value pair by indexAeGet a value by index.AdGet a value by indexClReturns a slice of key-value pairs in the given range of \xe2\x80\xa60ChReturns a slice of values in the given range of indices.0ClBits 0:15 - IN endpoint halted status. Can be used as is \xe2\x80\xa6CmBits 0:15 - OUT endpoint halted status. Can be used as is \xe2\x80\xa6BiGlobal non-periodic IN NAK effective masknGlobal UnicastAmGlobal OUT NAK effective maskCeGPIO control including function select and overrides.Ce0x04 - GPIO control including function select and \xe2\x80\xa610CgIterator for array of: 0x00..0xf0 - Cluster GPIO%s, \xe2\x80\xa6ChIterator for array of: 0x04..0x7c - Pad control registerCj0x00..0x30 - Cluster GPIO_QSPI%s, containing GPIO_QSPI_\xe2\x80\xa6DoCluster Cluster GPIO_QSPI%s, containing GPIO_QSPI_<em><em>STATUS, </em></em>\xe2\x80\xa6BoGPIO peripheral clock enable during CSleep mode000000000000000000000BbGeneral purpose retention registerBj0x520 - General purpose retention registerClThis crate is a Rust port of Google\xe2\x80\x99s high-performance \xe2\x80\xa6oHash Table SizeBlHost CDP port voltage detector enable on DP.lHFCLK statusAd0x40c - HFCLK statusCdNon-periodic transmit FIFO size register (host mode)C`HRTIM peripheral clock enable during CSleep mode0AjRC48 ready Interrupt ClearAiRC48 ready Interrupt FlagBjHost CDP port Voltage source enable on DM.AmComparator hysteresis enabledAcI2C DatSe0 USB modeAbI2C Device AddressAdDMA Control RegisterAk0x88 - DMA Control RegisterAcI2C Enable RegisterAj0x6c - I2C Enable RegisterAcI2C Status RegisterAj0x70 - I2C Status RegisterBdI-code cache configuration register.Bl0x540 - I-code cache configuration register.CkBuffer 0 memory base address bits [31:2], shall be word \xe2\x80\xa6ClBuffer 1 memory base address, shall be word aligned (bit \xe2\x80\xa6CjBuffer mode selection. This bit can only be written by \xe2\x80\xa6CjIDMA buffer transfer complete interrupt enable Set and \xe2\x80\xa6ClThe receive and transmit FIFOs can be read or written as \xe2\x80\xa6AhInterface configuration.B`0x544 - Interface configuration.1B`0x600 - Interface configuration.BgIncomplete isochronous IN transfer maskCmBits 16:21 - The size of the instruction memory, measured \xe2\x80\xa6CkThis package provides a register access layer (RAL) for \xe2\x80\xa6CgBit 4 - If 1, the read address increments with each \xe2\x80\xa60000000ClA fixed-capacity hash table where the iteration order is \xe2\x80\xa6CmReturns a mutable reference to the value corresponding to \xe2\x80\xa6ClReturns a mutable reference to the value at the supplied \xe2\x80\xa6CjA fixed-capacity hash set where the iteration order is \xe2\x80\xa6BbIN endpoint TxFIFO space availableBgIN EP Tx FIFO empty interrupt mask bitsCjBit 17 - input signal from pad, before override is applied0BaAcquire all peripheral instances.CcWrite-only access to instruction memory location %sCh0x48..0xc8 - Write-only access to instruction memory \xe2\x80\xa6CiBit 25 - Direction of the interrupt endpoint. In=0, Out=10jInterruptso<code>11</code>0CnCreates a consuming iterator, that is, one that moves each \xe2\x80\xa6DeCreates an iterator over the entries of a <code>HashMap</code> in \xe2\x80\xa601CiCreates a consuming iterator visiting all the keys in \xe2\x80\xa6CiReturn an owning iterator over the keys of the map slice.CjReturn an owning iterator over the keys of the map, in \xe2\x80\xa6AnConvert from duration to rate.0CcIterator for array of: 0xf0..0x100 - Raw InterruptsAhOCTOSPI IO manager resetCnWriting a 1 to each of these bits will forcibly assert the \xe2\x80\xa6Cj0x34 - Writing a 1 to each of these bits will forcibly \xe2\x80\xa6hBits 0:7CnBit 21 - In QUIET mode, the channel does not generate IRQs \xe2\x80\xa60000000CkBit 26 - interrupt to processors, after override is applied0ChChecks if the value of the field is <code>_1024US</code>ChChecks if the value of the field is <code>_10SMPL</code>ChChecks if the value of the field is <code>_2048US</code>ChChecks if the value of the field is <code>_4096US</code>ChChecks if the value of the field is <code>_40SMPL</code>ChChecks if the value of the field is <code>_80SMPL</code>ChChecks if the value of the field is <code>_8192US</code>CgChecks if the value of the field is <code>ACCESS</code>000000000000000000000000000000000000000000000000000000000000000CjIs <code>interrupt</code> active or pre-empted and stackedCdAll exceptions with configurable priority are activeBcIs a floating-point context active?AiAll exceptions are active33BaNon sequential data byte receivedAlRX_UNDER interrupt is activeAmR_RX_OVER interrupt is activeAmR_RX_FULL interrupt is activeAmR_TX_OVER interrupt is activeAnR_TX_EMPTY interrupt is activeAlR_RD_REQ interrupt is activeAmR_TX_ABRT interrupt is activeAmR_RX_DONE interrupt is activeAnR_ACTIVITY interrupt is activeAnR_STOP_DET interrupt is activeAoR_START_DET interrupt is activeAnR_GEN_CALL interrupt is activeBaR_RESTART_DET interrupt is active<AkRX_OVER interrupt is activeAkRX_FULL interrupt is activeAkTX_OVER interrupt is activeAlTX_EMPTY interrupt is activeAjRD_REQ interrupt is activeAkTX_ABRT interrupt is activeAkRX_DONE interrupt is activeBeRAW_INTR_ACTIVITY interrupt is activeAlSTOP_DET interrupt is activeAmSTART_DET interrupt is activeAlGEN_CALL interrupt is activeAoRESTART_DET interrupt is activemI2C is activeoMaster not idlenSlave not idleCjThis abort is generated because of NOACK for 7-bit addressBnByte 1 of 10Bit Address not ACKed by any slaveBnByte 2 of 10Bit Address not ACKed by any slaveBcSlave is disabled when it is activeAeSlave RX Data is lostCgChecks if the value of the field is <code>BAUD1M</code>0CgChecks if the value of the field is <code>BYPASS</code>00CgChecks if the value of the field is <code>CENTER</code>CcReturns true if there is no <code>Receiver</code>s.CbReturns true if there are no <code>Sender</code>s.CgChecks if the value of the field is <code>COMMON</code>BoCalculate a CRC-16-CCITT with bit reversed dataCfCalculate a CRC-32 (IEEE802.3 polynomial) with bit \xe2\x80\xa6CgChecks if the value of the field is <code>DEVICE</code>CgChecks if the value of the field is <code>DIV_16</code>CgChecks if the value of the field is <code>DIV_32</code>CgChecks if the value of the field is <code>DIV_64</code>CgChecks if the value of the field is <code>ENABLE</code>0000000000000000000000000000000000000menable output0Ai<code>111110101011</code>AmIssue STOP after this commandBaIssue RESTART before this command2CgChecks if the value of the field is <code>HALTED</code>0CgChecks if the value of the field is <code>INT1V2</code>CgChecks if the value of the field is <code>INT1V8</code>CgChecks if the value of the field is <code>INT2V4</code>Cndrive output from inverse of peripheral signal selected by \xe2\x80\xa6Cidrive output enable from inverse of peripheral signal \xe2\x80\xa6Aeinvert the peri inputAdinvert the interrupt3210CgChecks if the value of the field is <code>K_PRTL</code>CgChecks if the value of the field is <code>LITTLE</code>CgChecks if the value of the field is <code>LOCKED</code>CgChecks if the value of the field is <code>MASTER</code>Ai<code>111110100101</code>CgChecks if the value of the field is <code>N52840</code>CgChecks if the value of the field is <code>NORMAL</code>0000Cgdrive output from peripheral signal selected by funcselCjdrive output enable from peripheral signal selected by \xe2\x80\xa6Amdon\xe2\x80\x99t invert the peri inputAldon\xe2\x80\x99t invert the interrupt3210CgChecks if the value of the field is <code>OPCODE</code>CgChecks if the value of the field is <code>OUTPUT</code>000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CgChecks if the value of the field is <code>OVER2X</code>CgChecks if the value of the field is <code>OVER4X</code>CgChecks if the value of the field is <code>OVER8X</code>CgChecks if the value of the field is <code>PARITY</code>0CfReturn true if this link has been poped from the list.CgChecks if the value of the field is <code>PUBLIC</code>CgChecks if the value of the field is <code>PULLUP</code>00CgChecks if the value of the field is <code>RANDOM</code>CgChecks if the value of the field is <code>READ2O</code>CgChecks if the value of the field is <code>READ4O</code>CgChecks if the value of the field is <code>RESUME</code>CgChecks if the value of the field is <code>SECURE</code>CgChecks if the value of the field is <code>SERIAL</code>A`<code>101</code>BlChecks if the keys of this slice are sorted.BjChecks if the keys of this map are sorted.BnChecks if the values of this slice are sorted.BlChecks if the values of this set are sorted.CgChecks if the value of the field is <code>STEREO</code>0EhReturns <code>true</code> if the set is a subset of another, i.e., <code>other</code>\xe2\x80\xa6EhReturns <code>true</code> if the set is a subset of another, i.e. <code>other</code> \xe2\x80\xa6FeReturns <code>true</code> if all elements of <code>self</code> are contained in <code>other</code>\xe2\x80\xa6AfSelect Timer 0 as TREQ000AfSelect Timer 1 as TREQ000BaSelect Timer 2 as TREQ (Optional)000BaSelect Timer 3 as TREQ (Optional)000CgChecks if the value of the field is <code>TIMERS</code>CgChecks if the value of the field is <code>TOGGLE</code>CgChecks if the value of the field is <code>VDD1_2</code>0CgChecks if the value of the field is <code>VDD1_4</code>CgChecks if the value of the field is <code>VENDOR</code>CgChecks if the value of the field is <code>WINDOW</code>CnBit 0 - CRC error was detected on isochronous OUT endpoint \xe2\x80\xa60CmAn iterator visiting all elements which may match a hash. \xe2\x80\xa6CnReturn an iterator over the key-value pairs of the map, in \xe2\x80\xa6BhIN token received when TxFIFO empty maskAoIndependent Watchdog reset flag0AbJPGDEC block resetCfInjected Context Queue Overflow flag of the master ADCCeInjected Context Queue Overflow flag of the slave ADClLFCLK statusAd0x418 - LFCLK statusDbIterator over the lifetime parameters in <code>self.params</code>.EmThe <code>for&lt;&#39;a&gt;</code> in <code>for&lt;&#39;a&gt; Foo&lt;&amp;&#39;a T&gt;</code>BmAny lifetimes from a <code>for</code> bindingCkBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for LOOPSDONE \xe2\x80\xa60ClBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for LOOPSDONE \xe2\x80\xa60CgBit 7 - Enable or disable interrupt for LOOPSDONE event0CjSoftware must write this value to enter low power mode \xe2\x80\xa6oTIM block resetBdLPTIM1 kernel clock source selectionAbLPTIM2 block resetBdLPTIM2 kernel clock source selectionAbLPTIM3 block resetAbLPTIM4 block resetAbLPTIM5 block resetB`LPUART1 Peripheral Clocks Enable0BgLeast significant bit shifted out first00CmGet the additional cycles required to execute all load or \xe2\x80\xa600CeBit 7 - This bit masks the R_RX_DONE interrupt in \xe2\x80\xa60CeBit 2 - This bit masks the R_RX_FULL interrupt in \xe2\x80\xa60CeBit 1 - This bit masks the R_RX_OVER interrupt in \xe2\x80\xa60CeBit 6 - This bit masks the R_TX_ABRT interrupt in \xe2\x80\xa60CeBit 3 - This bit masks the R_TX_OVER interrupt in \xe2\x80\xa60Bc1-microsecond-tick counter registeriMACL3A00RBbLayer3 address 0 filter 1 RegisterBbLayer3 address 1 filter 0 registerBbLayer3 address 1 filter 1 registerBbLayer3 address 2 filter 1 RegisterBbLayer3 address 3 filter 1 registerAeMDIO address registerAbMDIO data registerBdRemove wakeup packet filter registerAkRemote wakeup packet filterAhRx flow control registerBoTimestamp Egress asymmetric correction registerBoTimestamp Egress correction nanosecond registerC`Timestamp Ingress asymmetric correction registerC`Timestamp Ingress correction nanosecond registerAeMain control registerAl0x40 - Main control registerCjBit 28 - Global match enable. Don\xe2\x80\x99t change any other \xe2\x80\xa60C`MDIOS peripheral clock enable during CSleep mode0A`MIC check resultAh0x400 - MIC check resultClBit 0 - The result of the MIC check performed during the \xe2\x80\xa6BbMissed Packet Counter Overflow BitAeMissed Packet CounterD`Structs and traits surrounding the <code>Monotonic</code> trait.AnBit 25 - Enable month matching0BfMost significant bit shifted out first00AgRx queue debug registerAgTx queue debug RegisterAkTx queue underflow registerChMute detection interrupt enable. This bit is set and \xe2\x80\xa6g-12 dBmg-16 dBmg-20 dBmAoDeprecated enumerator - -40 dBmg-40 dBmAiCreate a new linked list.0CmNEXTSTEP task causes a new value to be loaded to internal \xe2\x80\xa6CjBits 6:7 - NFCID1 size. This value is used by the auto \xe2\x80\xa60BjNo write access occurred in this subregion0000000000000000000000000000000BiNo read access occurred in this subregion0000000000000000000000000000000BcParity is not expected in RX framesB`Parity is not added to TX framesAhClock stretching disableBf1 Mbit/s Nordic proprietary radio modeBf2 Mbit/s Nordic proprietary radio modeCgUse the Interrupt Clear-Enable Registers to disable \xe2\x80\xa6Ch0xe180 - Use the Interrupt Clear-Enable Registers to \xe2\x80\xa6CmUse the Interrupt Clear-Pending Register to clear pending \xe2\x80\xa6Cn0xe280 - Use the Interrupt Clear-Pending Register to clear \xe2\x80\xa6CmUse the Interrupt Priority Registers to assign a priority \xe2\x80\xa6Cm0xe400 - Use the Interrupt Priority Registers to assign a \xe2\x80\xa61Cm0xe404 - Use the Interrupt Priority Registers to assign a \xe2\x80\xa62Cm0xe408 - Use the Interrupt Priority Registers to assign a \xe2\x80\xa63Cm0xe40c - Use the Interrupt Priority Registers to assign a \xe2\x80\xa64Cm0xe410 - Use the Interrupt Priority Registers to assign a \xe2\x80\xa65Cm0xe414 - Use the Interrupt Priority Registers to assign a \xe2\x80\xa66Cm0xe418 - Use the Interrupt Priority Registers to assign a \xe2\x80\xa67Cm0xe41c - Use the Interrupt Priority Registers to assign a \xe2\x80\xa6CnUse the Interrupt Set-Enable Register to enable interrupts \xe2\x80\xa6Cl0xe100 - Use the Interrupt Set-Enable Register to enable \xe2\x80\xa6CkThe NVIC_ISPR forces interrupts into the pending state, \xe2\x80\xa6Cm0xe200 - The NVIC_ISPR forces interrupts into the pending \xe2\x80\xa6C`OPAMP peripheral clock enable during CSleep mode0B`Bit 0 - Mono or stereo operation0AlFLASH option status register0ClEnsures a value is in the entry by inserting the default \xe2\x80\xa60CjEnsures a value is in the entry by inserting if it was \xe2\x80\xa601CiInserts the given default value in the entry if it is \xe2\x80\xa6CnInserts the given default key and value in the entry if it \xe2\x80\xa6BaOTFDEC1 enable during CSleep Mode0BaOTFDEC2 enable during CSleep Mode0ClBits 20:25 - The number of pins asserted by an OUT PINS, \xe2\x80\xa60BoBit 1 - USB supply output settling time elapsedAmOverflow Counter Overflow BitAgOverflow Packet CounternPacket pointerAf0x504 - Packet pointerAjBits 0:31 - Packet pointer0CgPacket pointer for TXD and RXD data storage in Data RAMCj0x510 - Packet pointer for TXD and RXD data storage in \xe2\x80\xa6iPADS_QSPIeBit 90000CmReturns an iterator over the contents of this sequence as \xe2\x80\xa6AmFrame received with parity OKBiParses any identifier including keywords.CkParse a string of Rust code into the chosen syntax tree \xe2\x80\xa60ClBit 25 - SysTick exception clear-pending bit. Write: 0 = \xe2\x80\xa60CmBit 26 - SysTick exception set-pending bit. Write: 0 = No \xe2\x80\xa60CnBit 27 - PendSV clear-pending bit. Write: 0 = No effect. 1 \xe2\x80\xa60CnBit 28 - PendSV set-pending bit. Write: 0 = No effect. 1 = \xe2\x80\xa60BiPermanent request, for unpaced transfers.000Aj0x400..0x410 - UnspecifiedAcCluster UnspecifiedBhRCC PLLs Clock Source Selection RegisterAlPLL1 fractional latch enableAbPLL1 VCO selectionCfAttempt to pull out the next value of this stream, \xe2\x80\xa60CjPeek retrieves a reference to the next item in the stream.ClRemoves the item from the front of the deque and returns \xe2\x80\xa6CiRemoves the trailing punctuation from this punctuated \xe2\x80\xa6CmBit 3 - PLL post divider powerdown To save power set high \xe2\x80\xa60AeNumber of PPS OutputsAgPPS Output Signal WidthBaProbe Delta (resolution for RTIM)BkProbe Discharge time (times for TADP_DSCHG)CkPrecision required (number of iterations/cycles), where \xe2\x80\xa6AhTimer prescaler registerB`0x510 - Timer prescaler registerAjBits 0:3 - Prescaler value0Bj12 bit prescaler for COUNTER frequency \xe2\x80\xa6Cb0x508 - 12 bit prescaler for COUNTER frequency \xe2\x80\xa6AkBits 0:11 - Prescaler value05433AiConfiguration for PWM_CLKBa0x50c - Configuration for PWM_CLKAoBits 0:2 - Prescaler of PWM_CLK0oClock prescalerCmClock prescaler. This field defines the scaler factor for \xe2\x80\xa6CiDescription collection[n]: Mapping of the nRESET functionCl0x200..0x208 - Description collection[n]: Mapping of the \xe2\x80\xa6BhBit 16 - Device: Enable pull up resistor0CnMutably borrows the punctuation from this punctuated pair, \xe2\x80\xa6CeAppends an <code>item</code> to the back of the dequeBkSelect PWM Counter 0\xe2\x80\x99s Wrap Value as TREQ000BkSelect PWM Counter 1\xe2\x80\x99s Wrap Value as TREQ000BkSelect PWM Counter 2\xe2\x80\x99s Wrap Value as TREQ000BkSelect PWM Counter 3\xe2\x80\x99s Wrap Value as TREQ000BkSelect PWM Counter 4\xe2\x80\x99s Wrap Value as TREQ000BkSelect PWM Counter 5\xe2\x80\x99s Wrap Value as TREQ000BkSelect PWM Counter 6\xe2\x80\x99s Wrap Value as TREQ000BkSelect PWM Counter 7\xe2\x80\x99s Wrap Value as TREQ000BfQUADSPI and QUADSPI Delay Clock Enable0CnBit 7 - See IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6CnBit 2 - See IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6CnBit 1 - See IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6CnBit 6 - See IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6CnBit 3 - See IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6BlBit 0 - RAM block 0 is on or off/powering upBlBit 1 - RAM block 1 is on or off/powering upBlBit 2 - RAM block 2 is on or off/powering upBlBit 3 - RAM block 3 is on or off/powering upBiDeprecated register - RAM status registerCa0x428 - Deprecated register - RAM status registerCiThis just reads the state of the oscillator output so \xe2\x80\xa6Cm0x1c - This just reads the state of the oscillator output \xe2\x80\xa6eBit 0ClBit 20 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RATEBOOST \xe2\x80\xa60CmBit 20 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RATEBOOST \xe2\x80\xa60C`Regular data of the master/slave alternated ADCsAnRegular data of the master ADCAmRegular data of the slave ADCCeReads a signed 128 bit integer from <code>buf</code>.ChReads an unsigned 128 bit integer from <code>buf</code>.ChReads an unsigned n-bytes integer from <code>buf</code>.jReady flagAb0x408 - Ready flagBmBit 0 - NVMC can accept a new write operationAmBits 0:4 - Data transfer typeAoVDD * 1/8 selected as referenceAoVDD * 2/8 selected as referenceAoVDD * 3/8 selected as referenceAoVDD * 4/8 selected as referenceAoVDD * 5/8 selected as referenceAoVDD * 6/8 selected as referenceAoVDD * 7/8 selected as referenceCnBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[0].RA \xe2\x80\xa60CjBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[0\xe2\x80\xa60CjBit 1 - Enable or disable interrupt for REGION[0].RA event0CnBit 1 - Enable or disable non-maskable interrupt for REGION\xe2\x80\xa60CnBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for \xe2\x80\xa60CkBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt \xe2\x80\xa60CnBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[0].WA \xe2\x80\xa60CjBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[0\xe2\x80\xa60CjBit 0 - Enable or disable interrupt for REGION[0].WA event0CnBit 0 - Enable or disable non-maskable interrupt for REGION\xe2\x80\xa60CnBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for \xe2\x80\xa60CkBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt \xe2\x80\xa60CnBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[1].RA \xe2\x80\xa60CjBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[1\xe2\x80\xa60CjBit 3 - Enable or disable interrupt for REGION[1].RA event0CnBit 3 - Enable or disable non-maskable interrupt for REGION\xe2\x80\xa60CnBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for \xe2\x80\xa60CkBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt \xe2\x80\xa60CnBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[1].WA \xe2\x80\xa60CjBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[1\xe2\x80\xa60CjBit 2 - Enable or disable interrupt for REGION[1].WA event0CnBit 2 - Enable or disable non-maskable interrupt for REGION\xe2\x80\xa60CnBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for \xe2\x80\xa60CkBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt \xe2\x80\xa60CnBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[2].RA \xe2\x80\xa60CjBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[2\xe2\x80\xa60CjBit 5 - Enable or disable interrupt for REGION[2].RA event0CnBit 5 - Enable or disable non-maskable interrupt for REGION\xe2\x80\xa60CnBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for \xe2\x80\xa60CkBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt \xe2\x80\xa60CnBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[2].WA \xe2\x80\xa60CjBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[2\xe2\x80\xa60CjBit 4 - Enable or disable interrupt for REGION[2].WA event0CnBit 4 - Enable or disable non-maskable interrupt for REGION\xe2\x80\xa60CnBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for \xe2\x80\xa60CkBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt \xe2\x80\xa60CnBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[3].RA \xe2\x80\xa60CjBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[3\xe2\x80\xa60CjBit 7 - Enable or disable interrupt for REGION[3].RA event0CnBit 7 - Enable or disable non-maskable interrupt for REGION\xe2\x80\xa60CnBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for \xe2\x80\xa60CkBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt \xe2\x80\xa60CnBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[3].WA \xe2\x80\xa60CjBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[3\xe2\x80\xa60CjBit 6 - Enable or disable interrupt for REGION[3].WA event0CnBit 6 - Enable or disable non-maskable interrupt for REGION\xe2\x80\xa60CnBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for \xe2\x80\xa60CkBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt \xe2\x80\xa60CmNumber of samples to be taken before REPORTRDY and DBLRDY \xe2\x80\xa6Cn0x510 - Number of samples to be taken before REPORTRDY and \xe2\x80\xa6CdBits 0:3 - Specifies the number of samples to be \xe2\x80\xa60CkBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REPORTRDY \xe2\x80\xa60ClBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REPORTRDY \xe2\x80\xa60nRequest statusAf0x404 - Request statusAhBit 13 - Host: Reset bus0ChReset a RWRegister, UnsafeRWRegister, WORegister, or \xe2\x80\xa6lReset reasonAd0x400 - Reset reasonn<code>0</code>000CiBits 6:9 - Size of address wrap region. If 0, don\xe2\x80\x99t \xe2\x80\xa60000000CgCore abstractions of the Real-Time Interrupt-driven \xe2\x80\xa6CeSynchronization primitives for asynchronous contexts.BbTime-related traits &amp; structs.jRun statusAb0x400 - Run statusChBit 0 - Indicates whether or not the watchdog is runningAjRx Alignment Error PacketsCmRx FIFO full interrupt enable Set and cleared by software \xe2\x80\xa6CmRx FIFO overrun error interrupt enable Set and cleared by \xe2\x80\xa6ClBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXSTARTED \xe2\x80\xa60CmBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXSTARTED \xe2\x80\xa60ChBit 19 - Enable or disable interrupt for RXSTARTED event0221100221100mSample periodAe0x508 - Sample periodCiBits 0:3 - Sample period. The SAMPLE register will be \xe2\x80\xa60CdBits 0:31 - Address to write PDM samples to over DMA0CkBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SAMPLERDY \xe2\x80\xa60ClBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SAMPLERDY \xe2\x80\xa60CoSchedule info for isochronuous &amp; interrupt pipes (xfrsiz\xe2\x80\xa6CgBits 0:7 - SDA Setup. It is recommended that if the \xe2\x80\xa60BcSDMMC1 and SDMMC1 delay block resetBcSDMMC2 and SDMMC2 Delay block resetBnBit 2 - Host: Send transaction (OUT from host)0CkAlternate bytes double transfer rate. This bit sets the \xe2\x80\xa600CnAbort. This bit can be used to abort the current transfer. \xe2\x80\xa6CfAbort request. This bit aborts the ongoing command \xe2\x80\xa6AeAuto baud rate enableCgAuto baud rate request. Resets the ABRF flag in the \xe2\x80\xa6kcalibrationBd10-bit addressing mode (master mode)AoAdd 1 hour (summer time change)nAdd one secondgdisableClAddress double transfer rate. This bit sets the DTR mode \xe2\x80\xa600jADP Enablejready flagAmgroup regular conversion stopCeAsynchronous interrupt flag for end of measure on \xe2\x80\xa6CeAsynchronous interrupt flag for high threshold on \xe2\x80\xa6CdAsynchronous interrupt flag for low threshold on \xe2\x80\xa6kSMBus alertCnAlpha value. These bits define a fixed alpha channel value \xe2\x80\xa60AfAlarm interrupt enableAcAlarm write enabledAbARP Offload EnableAdARP Protocol AddressCmAutoreload register update OK ARROK is set by hardware to \xe2\x80\xa6A`ART Clock Enable0oA-session validAmAuxiliary Snapshot 0-3 EnableAmAuxiliary Snapshot FIFO ClearBgNumber of Auxiliary Timestamp SnapshotsBiPeripheral voltage monitor on VDDA enableAaAV Feature EnablelBabble errorBfBattery charging detector (BCD) enableAjBackground color red valueAmVSwitch domain software resetAfTIMx_BKIN input enable0AhTIMx_BKIN input polarity0AbBoost mode controlCnBit Rising Error Interrupt Enable The BREIE bit is set and \xe2\x80\xa6AeScaler bridge enable.0CiBackup regulator ready This bit is set by hardware to \xe2\x80\xa6oB-session validkData byte 0kData byte 1kData byte 2kData byte 3CkCLUT access error interrupt enable. This bit is set and \xe2\x80\xa6CnCLUT access error interrupt flag. This bit is set when the \xe2\x80\xa6AgCalibration mode enableBhUse an 8-second calibration cycle periodCnClear configuration error interrupt flag. Programming this \xe2\x80\xa6B`Capture/compare 5 interrupt flagB`Capture/compare 6 interrupt flagClCEC Enable The CECEN bit is set and cleared by software. \xe2\x80\xa6B`HDMI-CEC peripheral clock enable0AnColor Frame Buffer Line LengthBgClears the FIFO Underrun Interrupt flagoChannel disablenChannel enableCaChannel length (number of bits per audio channel)AaChannel SelectionCnInterrupt clear flag for end of measurement on temperature \xe2\x80\xa6CjInterrupt clear flag for high threshold on temperature \xe2\x80\xa6CiInterrupt clear flag for low threshold on temperature \xe2\x80\xa6ClConfigurable digital filter for external clock The CKFLT \xe2\x80\xa6CkClock Polarity When the LPTIM is clocked by an external \xe2\x80\xa6AkSerial audio clock polarityChParallel data clock polarity This bit configures the \xe2\x80\xa6AcColor Key Red valueCkClock selector The CKSEL bit selects which clock source \xe2\x80\xa6AcSymbol Clock EnableCgClock strobing edge. This bit is set and cleared by \xe2\x80\xa6lClock enableAgCLK/CLK Enable for Port0CmCompare register 1 update OK CMP1OK is set by hardware to \xe2\x80\xa6ClCodec not ready. This bit is read only. This bit is used \xe2\x80\xa6CiColor. Color in the format specified by color mode in \xe2\x80\xa6AfCOM DMA request enable0AdCOM interrupt enable00AbCOM interrupt flag00AlCalibration output selectionCmBits 26:28 - The number of pins asserted by a SET. In the \xe2\x80\xa60AcRefresh Timer CountAmClear the preamble error flagAdCRC Error flag clearAoHardware CRC computation enableAkCRC peripheral clock enable0BeClears Register Reload Interrupt FlagBmClock Recovery System peripheral clock enable0AjClear the start error flagA`CSI clock enableBdControl Buffer register is not emptyoCore soft resetAfMaster SUSPend requestClCLUT transfer complete interrupt enable. This bit is set \xe2\x80\xa6ClClear transfer complete interrupt flag. Programming this \xe2\x80\xa6CjCLUT transfer complete interrupt flag. This bit is set \xe2\x80\xa6CmClear transfer error interrupt flag. Programming this bit \xe2\x80\xa6AoClear the turnaround error flagAdCTS interrupt enableAbCTS interrupt flagCmClear transfer watermark interrupt flag. Programming this \xe2\x80\xa6BdMask of channel status and user bitsAbCurrent X PositionAbCurrent Y PositionAiDual ADC Mode Data FormatAlDMA Channel Interrupt StatusAbDCB Feature EnableBhData contact detection (DCD) mode enableAnData Contact Detection enable.BcData contact detection (DCD) statusBiDisable CRC Checking for Received PacketsAaDefault Color RedAoDelay between 2 sampling phasesCiData enable (PSSI_DE) polarity This bit indicates the \xe2\x80\xa6AdData Enable PolarityClData transfer Hold. Interrupt flag is cleared by writing \xe2\x80\xa6C`Delay line adjust for first microphone of pair 1CaDelay line adjust for second microphone of pair 1Abchannel DMA enableCnDMA enable. This bit is set and cleared by software. Note: \xe2\x80\xa6jDMA enableoDMA enable bit.CmDMA enable In Indirect mode, the DMA can be used to input \xe2\x80\xa6AcDirect mode disableBbDirect mode error interrupt enableCbStream x direct mode error interrupt flag (x=3..0)AcDMA transfer enableChData mode. This field defines the data phase mode of \xe2\x80\xa600AcDQS Enable for Port0nRX Data formatAdChannel A data valueAdChannel B data valueAlDSI Peripheral clocks enable0BjNumber of bits in at single SPI data frameCjData transfer direction selection This bit can only be \xe2\x80\xa6AaData toggle errorBgDigital temperature sensor block enableCeSets dummy token stream which will be appended to \xe2\x80\xa6AeDXP interrupt enabledB`ECC computation logic enable bitmECC page sizeAmEnable Double VLAN ProcessingAgEnable Interrupt Line 0AgEnable Interrupt Line 1BjEnable Inner VLAN Tag Stripping on ReceiveAmEnd of Block interrupt enableCagroup regular end of unitary conversion interruptBdEnd of periodic frame interrupt maskBkBank 1 end-of-program interrupt control bitCcgroup regular end of sequence conversions interruptBbgroup regular end of sampling flagBbEOT, SUSP and TXC interrupt enableAbEndpoint directioneEPDIS0eEPENA0CjEndpoint number (device mode) / Channel number (host mode)oEndpoint numbereEPTYP0mEndpoint typeAgError interrupts enableCbSynchronization or trimming error interrupt enablemEarly suspendBgEthernet MAC bus interface Clock Enable0AdExcessive CollisionsAbExcessive DeferralBggroup regular external trigger polarityCfFirst bit offset These bits are set and cleared by \xe2\x80\xa6AhHost frame counter resetAaForce device modeAgFrequency error captureAiFrequency error directionAeFrequency error limitAaFIFO empty statusoForce host modeAmFixed channel length in slaveBbFilter List Standard Start Address0AeFMC controller enableAlFMC Peripheral Clocks Enable0CnFunctional mode. This field defines the OCTOSPI functional \xe2\x80\xa6B`Frame number of the received SOFChFractional part of the multiplication factor for PLL VCOnFrame intervalmFrame overrunlFrame numberCmFrame synchronization active level length. These bits are \xe2\x80\xa6CiFrame synchronization definition. This bit is set and \xe2\x80\xa6AgFS- and LS-only supportCmFrame synchronization offset. This bit is set and cleared \xe2\x80\xa6CgFrame synchronization polarity. This bit is set and \xe2\x80\xa6othreshold levelAdFrame time remainingkGreen valueCmGreen value. These bits define the green value for the A4 \xe2\x80\xa6CmGreen Value. These bits define the green value for the A4 \xe2\x80\xa6AbChannel interruptsAgHost channels interruptBcRx/Tx direction at Half-duplex modeAeHalf-duplex selectionkHNP requestAhHRTIM stop in debug modeA`HSE clock enableB`Internal high-speed clock enableBcHorizontal synchronization polarityBcHorizontal Synchronization PolarityoHCLK soft reseteHSYNCjI2C EnableAiInput capture y prescaler0BgSerial Interface Error Interrupt EnableCnInstruction mode. This field defines the instruction phase \xe2\x80\xa600AcInitialization flagAjInitialization status flagCmLPTIM input 1 selection The IN1SEL bits control the LPTIM \xe2\x80\xa6oinput selectionAaEnable for Port n0oEnable for Port0BhSwap functionality of MISO and MOSI pinsAhSDMMC IP identification.CdInstruction size. This bit defines instruction size.CdInstruction size. This bit defines instruction size:CfInstruction size. This field defines instruction size.CcInterrupt enable flag for end of measurement on \xe2\x80\xa6CkInterrupt enable flag for high threshold on temperature \xe2\x80\xa6CjInterrupt enable flag for low threshold on temperature \xe2\x80\xa6BnIndependent watchdog for D1 stop in debug modeBmInitialization Watch Trigger Interrupt EnableBkInitialization Watch Trigger Interrupt LineBegroup injected automatic trigger modeBogroup injected sequencer rank 1 conversion dataBjoversampler enable on scope group injectedBegroup injected contexts queue disableBkgroup injected contexts queue overflow flagAgLayer 3 Address 0 Field0AgLayer 3 Address 1 Field0AgLayer 3 Address 2 Field0AgLayer 3 Address 3 Field0BeLayer 4 Destination Port Number Field0B`Layer 4 Source Port Number Field0BdLIN break detection interrupt enableoLoss of CarrierAmLow drop-out regulator enableBeLD of Synchronization Deviation LimitoLIN mode enableAgLine Interrupt PositionjLPI EnableoLPI Entry TimerAdLPI Interrupt EnableAdLPI Interrupt StatusA`LPI Timer EnableAbLPM support enableA`Low-speed deviceAfLSE oscillator enabledAeLSI oscillator enableAdMAC Interrupt StatusBeMaster automatic SUSP in Receive modeAfMemory bank enable bit0AnMaster clock generation enableAjMaster clock output enableCkValue of the counter output value for temperature sensor 1.AdMMC Interrupt StatusAlMode mismatch interrupt maskBePort x configuration bits (y = 0..15)AeMode Fault flag clearCmVBAT and temperature monitoring enable When set, the VBAT \xe2\x80\xa6eMPSIZ0AcMaximum packet sizeBaMessage RAM Access Failure EnableBiMessage RAM Access Failure Interrupt LineA`Memory data sizekMemory sizeAdMTL Interrupt StatusBdAddress/data multiplexing enable bit0AgMultiplexed mode enableAmNot acknowledge received flagCcNumber of arguments expected by the WDATA register.CkNumber of DMA requests to forward Defines the number of \xe2\x80\xa6jNo CarrierAbCS Enable for Port0BdNo fixed divider between MCLK and FSCcSets the thread mode privilege level value (nPRIV).AdOwn Address 1 enableAdOwn Address 2 enableAmBank 1 write/erase error flagAlOne-Step Timestamping EnableAmchannel offset trimming valueAmData direction selection bit.AaOversampling modeAmClears the Overrun error flagAkOverrun/Underrun flag clearAdOVR interrupt enableAnOverrun error Interrupt EnableAogroup regular overrun interruptoPA0 Switch OpenoPA1 Switch OpenBaNAND Flash memory bank enable bitj8xPBL modeoPC2 Switch OpenoPC3 Switch OpenAePort connect detectedAdPixel Clock PolarityBaChannel x (VINP[i]) pre selectionAcPort connect statusjPDM enableAdPEC Error flag clearjPEC enableAgPeriodic frame intervalAdPHY Interrupt EnablemPHY InterruptkPLL1 enableAfPHY Link Status EnableA`Port line statusAdPMT Interrupt EnableAdPMT Interrupt StatusCjClock prescaler The PRESC bits configure the prescaler \xe2\x80\xa6A`Timing prescalermADC prescalerAhHost port interrupt maskAdPeripheral data sizeAcBank 1 program sizeoPeripheral sizelPort suspendAaPort test controlAjMask of Preamble Type bitsAbPTP Offload Enable0AePeriodic TxFIFO emptyBePort x configuration bits (y = 0..15)Amgroup regular conversion dataAoReceive enable acknowledge flagiRESET bitoReset FMAC unitAnRandom number generator enableAlRNG peripheral clocks enable0Bioversampler enable on scope group regularAiRegular Oversampling modeiRead pipeAmReset detected interrupt maskA`RTC clock enableBcRegister Time Mark Interrupt EnableBaRegister Time Mark Interrupt LineAgReceiver timeout enableBaReceiver timeout interrupt enableBcFIFO is ready to transfer one byte.BeFIFO is ready to transfer four bytes.ClRead wait mode. This bit can only be written by firmware \xe2\x80\xa6AiCRC register for receiverCgEnd Of Reception RXEND is set by hardware to inform \xe2\x80\xa6CjReceive data flush request. Clears the RXNE flag. This \xe2\x80\xa6AmRX pin active level inversionBgReceive Queue Overflow Interrupt EnableCjRx-Overrun RXOVR is set by hardware if RXBR is not yet \xe2\x80\xa6eRXPBLAdRXP Interrupt EnableCnRx-Tolerance The RXTOL bit is set and cleared by software. \xe2\x80\xa6AeRxFIFO Word Not EmptyClAudio block enable where x is A or B. This bit is set by \xe2\x80\xa6BnClears the Synchronization Block Detected flagCnSend break request. Sets the SBKF flag and request to send \xe2\x80\xa6CmScaling factor. Input value has been multiplied by 2^(-n) \xe2\x80\xa6AiSDRAM clock configurationAdSession end detectedAkSplit Header Feature EnableAeSets the SPSEL value.CcSession request/new session detected interrupt maskAhSigned saturation enableAjSub-second Increment ValueAhSS input/output polarityeSTALL0BaSTALL response received interruptA`Start generationA`Enable executionClStart. This bit is set to start the automatic loading of \xe2\x80\xa6CmStart. This bit can be used to launch the DMA2D according \xe2\x80\xa6CmStart. This bit can be set to start the automatic loading \xe2\x80\xa6BmBank 1 bank or sector erase start control bitClStart frequency measurement on temperature sensor 1 This \xe2\x80\xa6CkDrives the pin high or low depending on the provided value.AcStop detection flagCmSTOP flag This bit is set by hardware and cleared only by \xe2\x80\xa6AeSETUP phase done maskBdSubtract 1 hour (winter time change)AoSubtract a fraction of a secondAbSUSPend flag clearAdSynchronization DoneAgTamper detection enableAeTamper detection flagB`Transmit enable acknowledge flagAiTx Event FIFO Full EnableBaTx Event FIFO Full Interrupt LineBaTx Event FIFO Element Lost EnableBiTx Event FIFO Element Lost Interrupt LineAnTx Event FIFO New Entry EnableBfTx Event FIFO New Entry Interrupt LineBfTx Event FIFO Watermark Reached EnableBnTx Event FIFO Watermark Reached Interrupt LineCbTemperature level monitoring versus high thresholdCaTemperature level monitoring versus low thresholdAgTx FIFO/Queue Put IndexAachannel hold timeAlIdle clock timeout detectionAeTI frame format errorAhTIM12 stop in debug modeAhTIM13 stop in debug modeAhTIM14 stop in debug modeAhTIM15 stop in debug modeAhTIM16 stop in debug modeAhTIM17 stop in debug modeAkSelects TIM_TIx (x=1) inputAmSelects TIM_TIx (x=1-2) inputAmSelects TIM_TIx (x=1-4) inputAfFS timeout calibrationCnoversampling discontinuous mode (triggered mode) for group \xe2\x80\xa6AoTermSel DLine pulsing selectionA`Enable TimestampCiAdditional number of SPI data to be transacted was reloadBbNumber of data at current transferAoTCP Segmentation Offload EnableAgTimestamp overflow flagCaTrigger Time Mark Event Internal Interrupt EnableBoTrigger Time Mark Event Internal Interrupt LineB`Target Time Low for PPS RegisterAlCRC register for transmitterAdTXE interrupt enableCjEnd of Transmission TXEND is set by hardware to inform \xe2\x80\xa6CiTx End Of Message The TXEOM bit is set by software to \xe2\x80\xa6CnTx-Error In transmission mode, TXERR is set by hardware if \xe2\x80\xa6AaTransaction errorCiTransmit data flush request. Sets the TXE flags. This \xe2\x80\xa6AmTX pin active level inversionBbTransmit Programmable Burst LengthAdTXP interrupt enableAeTransmit Queue EnableCkTx Start Of Message TXSOM is set by software to command \xe2\x80\xa6BgTransmission Transfer Filled flag clearClTx-Buffer Underrun In transmission mode, TXUDR is set by \xe2\x80\xa6BiTransmit Queue Underflow Interrupt EnableCaUpdate MMC Counters for Dropped Broadcast PacketsB`Data at slave underrun conditionAdUDR interrupt enableBkVBAT level monitoring versus high thresholdBjVBAT level monitoring versus low thresholdAiUSB VBUS detection enableCmVBUS detection enable Enables VBUS Sensing Comparators in \xe2\x80\xa6AcVertical line countBaVertical synchronization polarityBaVertical Synchronization PolarityeVSYNCCiWrite data (write data are transferred to the address \xe2\x80\xa6jTimer baseAbWeek day selectionAbWrite FIFO disableBlDuration of 5 symbols counted with SPDIF_CLKCnClear Wakeup pin flag for WKUP. These bits are always read \xe2\x80\xa6CjWakeup pin WKUPF flag. This bit is set by hardware and \xe2\x80\xa6CmWakeup pin polarity bit for WKUPn-7 These bits define the \xe2\x80\xa6CaBank 1 sector write protection option status byteCaBank 1 sector write protection configuration byteAeWord select inversionBfWakeup from Stop mode interrupt enableAmWakeup timer interrupt enableAjWakeup timer write enabledAhWWDG1 stop in debug modeBaTransfer completed interrupt mask0AgTransfer completed maskBfBit 17 - Device: Setup packet received0BmBit 16 - Device. Source: SIE_STATUS.SETUP_REC00000CgBit 4 - Send Event on Pending bit: 0 = Only enabled \xe2\x80\xa60CjShrinks the capacity of the map with a lower limit. It \xe2\x80\xa6CjShrinks the capacity of the set with a lower limit. It \xe2\x80\xa6ClShrinks the capacity of the table with a lower limit. It \xe2\x80\xa6CbShrink the capacity of the map with a lower limit.CbShrink the capacity of the set with a lower limit.CgMacro to create a mutable reference to a statically \xe2\x80\xa6n<code>0</code>000CiReturns the bounds on the remaining length of the stream.0o<code>10</code>000Ajenable clock in sleep modeBa0xa8 - enable clock in sleep mode1Ba0xac - enable clock in sleep modeCmBit 2 - Controls whether the processor uses sleep or deep \xe2\x80\xa60CkBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SLEEPEXIT \xe2\x80\xa60ClBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SLEEPEXIT \xe2\x80\xa60iBits 0:150CjClock divisor register for state machine 0 Frequency = \xe2\x80\xa6Ce0x00 - Clock divisor register for state machine 0 \xe2\x80\xa6CmBits 0:3 - Enable/disable each of the four state machines \xe2\x80\xa60BcBank 1 single correction error flagClSort the map\xe2\x80\x99s key-value pairs by the default ordering \xe2\x80\xa6CmSort the key-value pairs of the map and return a by-value \xe2\x80\xa6CmSort the values of the set and return a by-value iterator \xe2\x80\xa6CkAttach a \xe2\x80\x9chelp\xe2\x80\x9d note to your main message, the note \xe2\x80\xa6ClAttach a note to your main message, the note will have it\xe2\x80\xa6CnReturns the span pointing to the opening delimiter of this \xe2\x80\xa6BoSpawns a future that will be run to completion.0B`SPDIFRX Peripheral Clocks Enable0BnSPI/I2S1,2 and 3 kernel clock source selectionClEmits a machine instruction to signal the processor that \xe2\x80\xa6CbSplits the collection into two at the given index.0BeSRAM1 Clock Enable During CSleep Mode0BeSRAM2 Clock Enable During CSleep Mode0BeSRAM3 Clock Enable During CSleep Mode0AlSRAM4 Autonomous mode enableBeSRAM4 Clock Enable During CSleep Mode0AmBit 29 - Host: STALL received0CmStall status for EasyDMA RAM accesses. The fields in this \xe2\x80\xa6Cm0x400 - Stall status for EasyDMA RAM accesses. The fields \xe2\x80\xa6AdBank 1 CRC start bitCkBit 10 - Indicates whether a START or RESTART condition \xe2\x80\xa6BhBank 1 strobe error interrupt enable bitChDescription cluster[n]: Source of event/interrupt in \xe2\x80\xa6Cl0x04 - Description cluster[n]: Source of event/interrupt \xe2\x80\xa61Cl0x00 - Description cluster[n]: Source of event/interrupt \xe2\x80\xa6ClBit 18 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SUSPENDED \xe2\x80\xa60CmBit 18 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SUSPENDED \xe2\x80\xa601100ChBit 18 - Enable or disable interrupt for SUSPENDED event0CnBit 4 - Bus in suspended state. Valid for device and host. \xe2\x80\xa60AoBank swapping configuration bitCmRemoves and returns the value in the set, if any, that is \xe2\x80\xa6CaSWPMI Peripheral Clocks Enable During CSleep Mode0AgSYNC warning clear flagAaSYNC warning flagC`Initiate a system reset request to reset the MCU00AbSYSCFG block resetAcSystem OFF registerAk0x500 - System OFF registerAnBit 0 - Enable System OFF modeAfTamper pull-up disableAiStart calibration of LFRCB`0x10 - Start calibration of LFRCeBit 0B`0x00..0x30 - Channel group tasksAkCluster Channel group tasksCfDescription collection[n]: Task for writing to pin \xe2\x80\xa6Cl0x60..0x80 - Description collection[n]: Task for writing \xe2\x80\xa641Cl0x00..0x20 - Description collection[n]: Task for writing \xe2\x80\xa652Cl0x30..0x50 - Description collection[n]: Task for writing \xe2\x80\xa66ClBits 1:4 - Power-fail comparator threshold setting. This \xe2\x80\xa60C`TIM12 peripheral clock enable during CSleep mode0C`TIM13 peripheral clock enable during CSleep mode0C`TIM14 peripheral clock enable during CSleep mode0C`TIM15 peripheral clock enable during CSleep mode0C`TIM16 peripheral clock enable during CSleep mode0C`TIM17 peripheral clock enable during CSleep mode0BeTIM23 block enable during CSleep Mode0BeTIM24 block enable during CSleep Mode0eBit 10CjConvert the Duration to an integer number of microseconds.0CjConvert the Duration to an integer number of milliseconds.0CnWrite <code>self</code> to the given <code>TokenStream</code>.AmPPS Target Time Register BusyCeSame as <code>try_join</code>, but with more futures.00BlTimestamp Digital or Binary Rollover ControlBlEnable Timestamp Snapshot for Event MessagesCcEnable Processing of PTP Packets Sent over IPv4-UDPCcEnable Processing of PTP Packets Sent over IPv6-UDPBoEnable Snapshot for Messages Relevant to MasterCaEnable PTP Packet Processing for Version 2 FormatAiBoth transmit and receiveCjBit 14 - TX_FSSLEW=0: Low speed slew rate TX_FSSLEW=1: \xe2\x80\xa60AgTransmit address selectAo0x52c - Transmit address selectBbBits 0:2 - Transmit address select0CnTx FIFO empty interrupt enable Set and cleared by software \xe2\x80\xa6AgTransmit Queue in PauseClBit 20 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXSTARTED \xe2\x80\xa60CmBit 20 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXSTARTED \xe2\x80\xa60ChBit 20 - Enable or disable interrupt for TXSTARTED event0221100221100ClBit 22 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXSTOPPED \xe2\x80\xa60CmBit 22 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXSTOPPED \xe2\x80\xa60ChBit 22 - Enable or disable interrupt for TXSTOPPED event0AnMTL Tx Status FIFO Full StatusCmTXUNDERR flag clear bit Set by software to clear TXUNDERR \xe2\x80\xa6CaUART4 Peripheral Clocks Enable During CSleep Mode0CaUART5 Peripheral Clocks Enable During CSleep Mode0CaUART7 Peripheral Clocks Enable During CSleep Mode0CaUART8 Peripheral Clocks Enable During CSleep Mode0AoDMA Control Register, UARTDMACRBf0x48 - DMA Control Register, UARTDMACRB`Line Control Register, UARTLCR_HBg0x2c - Line Control Register, UARTLCR_HB`USART10 Peripheral Clocks Enable0AbUSART1 block resetAbUSART2 block resetAbUSART3 block resetAbUSART6 block resetAjControl of the USB pull-upBb0x504 - Control of the USB pull-upCkBit 9 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBPWRRDY \xe2\x80\xa60ClBit 9 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBPWRRDY \xe2\x80\xa60CmMutably borrows the syntax tree node from this punctuated \xe2\x80\xa6ChSoftware override value of the VBUS B-session detection.AiVBUS valid override valueCeEnables a software override of the VBUS B-session \xe2\x80\xa6CiVoltage switch procedure enable. This bit can only be \xe2\x80\xa6BeVertical synch interrupt status clearAmVSYNC masked interrupt statusAjVSYNC raw interrupt statusCl1st half word (16-bit) in ch.0; 2nd in ch.1; \xe2\x80\xa6; 4th in \xe2\x80\xa6BhFLASH write sector protection for bank 10BjWrites <code>buffer</code> to an ITM port.CnWrites a IEEE754 single-precision (4 bytes) floating point \xe2\x80\xa6CnWrites a IEEE754 double-precision (8 bytes) floating point \xe2\x80\xa6CoWrites <code>fmt::Arguments</code> to the ITM <code>port</code>DbWrites a signed 16 bit integer <code>n</code> to <code>buf</code>.EaWrites a signed 24 bit integer <code>n</code> to <code>buf</code>, stored in i32.DbWrites a signed 32 bit integer <code>n</code> to <code>buf</code>.EaWrites a signed 48 bit integer <code>n</code> to <code>buf</code>, stored in i64.DbWrites a signed 64 bit integer <code>n</code> to <code>buf</code>.EjWrites a signed integer <code>n</code> to <code>buf</code> using only <code>nbytes</code>.BjWrite to a RWRegister or UnsafeRWRegister.0BlWrites a string to the ITM <code>port</code>DeWrites an unsigned 16 bit integer <code>n</code> to <code>buf</code>.CiWrites an <code>u16</code> payload into the stimulus portEdWrites an unsigned 24 bit integer <code>n</code> to <code>buf</code>, stored in u32.DeWrites an unsigned 32 bit integer <code>n</code> to <code>buf</code>.CiWrites an <code>u32</code> payload into the stimulus portEdWrites an unsigned 48 bit integer <code>n</code> to <code>buf</code>, stored in u64.DeWrites an unsigned 64 bit integer <code>n</code> to <code>buf</code>.BeWWDG1 Clock Enable During CSleep Mode0AjWindow Watchdog reset flag0CaWWDG2 peripheral Clocks Enable During CSleep Mode0BbSelect the XIP SSI RX FIFO as TREQ000BbSelect the XIP SSI TX FIFO as TREQ000CjAddress offset into the external memory for Execute in \xe2\x80\xa6Cg0x540 - Address offset into the external memory for \xe2\x80\xa6CkBits 0:31 - Address offset into the external memory for \xe2\x80\xa60ClEndpoint responds with a zero-length data packet in that \xe2\x80\xa6CbACCDBLREAD (r) register accessor: an alias for \xe2\x80\xa6AlClock stretching is disabledAkClock stretching is enabledCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ACQUIRED eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ACQUIRED eventDkField <code>ACQUIRED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ACQUIRED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>ACQUIRED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ACQUIRED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6m1: Active low00Ao0: Led active on output pin lowBaBreak input tim_brk is active lowBaLow level is active for SS signalCdPSSI_DE active low (0 indicates that data is valid).CiPSSI_RDY active low (0 indicates that the receiver is \xe2\x80\xa6BbData enable polarity is active lowCaHorizontal synchronization polarity is active lowBoVertical synchronization polarity is active lowA`NWAIT active lowCmThis bit captures DW_apb_i2c activity and stays set until \xe2\x80\xa6BeI2C Activity Status. Reset value: 0x0DeField <code>ACTIVITY</code> reader - This bit captures DW_apb_i2c \xe2\x80\xa6DjField <code>ACTIVITY</code> reader - I2C Activity Status. Reset value: \xe2\x80\xa6C`Enable or disable address matching on ADDRESS[0]DkField <code>ADDRESS0</code> reader - Enable or disable address matching \xe2\x80\xa6DkField <code>ADDRESS0</code> writer - Enable or disable address matching \xe2\x80\xa6C`Enable or disable address matching on ADDRESS[1]DkField <code>ADDRESS1</code> reader - Enable or disable address matching \xe2\x80\xa6DkField <code>ADDRESS1</code> writer - Enable or disable address matching \xe2\x80\xa6CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ADDRESS eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ADDRESS eventA`Addressing mode.CeField <code>ADDRMODE</code> reader - Addressing mode.CeField <code>ADDRMODE</code> writer - Addressing mode.Ah0: Slave 7Bit addressingAn0: Master 7Bit addressing modeAlClock stretching is disabledAkClock stretching is enabledCkAHB Read/Write access to Serial Flash Memory space will \xe2\x80\xa6CkAHB triggered Command Sequences Grant Timeout interrupt \xe2\x80\xa6AkAHB Suspend Status Register0kdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8ClUse the Application Interrupt and Reset Control Register \xe2\x80\xa6BcAlignment of sample within a frame.CoField <code>APCUTOFF</code> reader - Adaptive proportion cutoffCnThis field specifies that the Master has lost arbitration, \xe2\x80\xa6DfField <code>ARB_LOST</code> reader - This field specifies that the \xe2\x80\xa6AdArctangent function.CnIndicates the armed/disarmed status of each alarm. A write \xe2\x80\xa6Aa1: Use array list000BcAt least 32-bit data frame receivedDkField <code>AUTOPULL</code> reader - Pull automatically when the output \xe2\x80\xa6DkField <code>AUTOPULL</code> writer - Pull automatically when the output \xe2\x80\xa6DjField <code>AUTOPUSH</code> reader - Push automatically when the input \xe2\x80\xa6DjField <code>AUTOPUSH</code> writer - Push automatically when the input \xe2\x80\xa6iNo effectCjSTOP condition is automatically generated whenever the \xe2\x80\xa6BfThe memory allocator returned an errorBbRCC APB1 High Sleep Clock RegisterBaRCC APB1 Low Sleep Clock RegisterCiAn equality constraint on an associated constant: the \xe2\x80\xa60CjA boolean type which can be safely shared between threads.EdCell type used by <code>spi::AtomicDevice</code> and <code>i2c::AtomicDevice</code>.CkAn integer type which can be safely shared between threads.0DjField <code>BADWRITE</code> reader - An invalid value has been written \xe2\x80\xa6DjField <code>BADWRITE</code> writer - An invalid value has been written \xe2\x80\xa6nBase address 0nBase address 1Bk30924800: 115200 baud (actual rate: 115942)Bk30801920: 115200 baud (actual rate: 115108)Bk61845504: 230400 baud (actual rate: 231884)Bk61865984: 230400 baud (actual rate: 231884)Ae67108864: 250000 baud0Bl123695104: 460800 baud (actual rate: 470588)Bl121634816: 460800 baud (actual rate: 457143)Bl247386112: 921600 baud (actual rate: 941176)Bl251658240: 921600 baud (actual rate: 941176)iBaud rate0BnField <code>BAUDRATE</code> reader - Baud rate0BnField <code>BAUDRATE</code> writer - Baud rate02CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for BCMATCH eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for BCMATCH eventCkInterface captures 8-bit data on every parallel data clock.ClReceiver samples input data using the rising edge of the \xe2\x80\xa6ClReceiver samples input data using the rising and falling \xe2\x80\xa6AhRising and falling edgesCfTrigger detection on both the rising and falling edgesCnSETUP data, byte 1, bRequest. Values provided for standard \xe2\x80\xa6DfField <code>BREQUEST</code> reader - SETUP data, byte 1, bRequest. \xe2\x80\xa6BdField <code>BREQUEST</code> reader -BdField <code>BREQUEST</code> writer -AdButton ConfigurationDhField <code>BUFFSIZE</code> reader - Length of DMA RAM allocation in \xe2\x80\xa6DhField <code>BUFFSIZE</code> writer - Length of DMA RAM allocation in \xe2\x80\xa6BmAmount of bytes for the required entropy bitsmStandard modeAlbreak and dead-time registerC`A priority queue implemented with a binary heap.AgRCC APB1 Clock Register0BlEnable AHB bus cachable read access support.CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CCABUSY eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CCABUSY eventCdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CCAIDLE eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CCAIDLE eventjCCM_ANALOGDhField <code>CHAIN_TO</code> reader - When this channel completes, it \xe2\x80\xa6000DhField <code>CHAIN_TO</code> writer - When this channel completes, it \xe2\x80\xa6000A`Enable channels.CeField <code>CHANNELS</code> reader - Enable channels.CeField <code>CHANNELS</code> writer - Enable channels.CkCHAN_ABORT (rw) register accessor: Abort an in-progress \xe2\x80\xa6CfReflects whether the calculated hash value must be \xe2\x80\xa6CmCHIP_RESET (rw) register accessor: Chip reset control and \xe2\x80\xa6AlCheck the charger connection000CcCINSTRCONF (rw) register accessor: an alias for \xe2\x80\xa6CcCINSTRDAT0 (rw) register accessor: an alias for \xe2\x80\xa6CcCINSTRDAT1 (rw) register accessor: an alias for \xe2\x80\xa6CnCipher configuration bits. Optional configuration bits are \xe2\x80\xa6AcCCM_CLKO1 disabled.AbCCM_CLKO1 enabled.AcCCM_CLKO2 disabled.AbCCM_CLKO2 enabled.ClClock source selection, all other settings not shown are \xe2\x80\xa6o17 - CLOCKS_IRQDhField <code>CLR_INTR</code> reader - Read this register to clear the \xe2\x80\xa6DhField <code>CODESIZE</code> reader - Code memory size in number of pagesCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[0] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[0] event10CjWrite \xe2\x80\x981\xe2\x80\x99 to enable event routing for COMPARE[0] eventCdEnable or disable event routing for COMPARE[0] eventCkWrite \xe2\x80\x981\xe2\x80\x99 to disable event routing for COMPARE[0] event43DkField <code>COMPARE0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>COMPARE0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DfField <code>COMPARE0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable event \xe2\x80\xa6DhField <code>COMPARE0</code> reader - Enable or disable event routing \xe2\x80\xa6DgField <code>COMPARE0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable event \xe2\x80\xa643DkField <code>COMPARE0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>COMPARE0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DfField <code>COMPARE0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable event \xe2\x80\xa6DhField <code>COMPARE0</code> writer - Enable or disable event routing \xe2\x80\xa6DgField <code>COMPARE0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable event \xe2\x80\xa643CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[1] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[1] event10CjWrite \xe2\x80\x981\xe2\x80\x99 to enable event routing for COMPARE[1] eventCdEnable or disable event routing for COMPARE[1] eventCkWrite \xe2\x80\x981\xe2\x80\x99 to disable event routing for COMPARE[1] event43DkField <code>COMPARE1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>COMPARE1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DfField <code>COMPARE1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable event \xe2\x80\xa6DhField <code>COMPARE1</code> reader - Enable or disable event routing \xe2\x80\xa6DgField <code>COMPARE1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable event \xe2\x80\xa643DkField <code>COMPARE1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>COMPARE1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DfField <code>COMPARE1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable event \xe2\x80\xa6DhField <code>COMPARE1</code> writer - Enable or disable event routing \xe2\x80\xa6DgField <code>COMPARE1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable event \xe2\x80\xa643CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[2] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[2] event10CjWrite \xe2\x80\x981\xe2\x80\x99 to enable event routing for COMPARE[2] eventCdEnable or disable event routing for COMPARE[2] eventCkWrite \xe2\x80\x981\xe2\x80\x99 to disable event routing for COMPARE[2] event43DkField <code>COMPARE2</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>COMPARE2</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DfField <code>COMPARE2</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable event \xe2\x80\xa6DhField <code>COMPARE2</code> reader - Enable or disable event routing \xe2\x80\xa6DgField <code>COMPARE2</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable event \xe2\x80\xa643DkField <code>COMPARE2</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>COMPARE2</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DfField <code>COMPARE2</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable event \xe2\x80\xa6DhField <code>COMPARE2</code> writer - Enable or disable event routing \xe2\x80\xa6DgField <code>COMPARE2</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable event \xe2\x80\xa643CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[3] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[3] event10CjWrite \xe2\x80\x981\xe2\x80\x99 to enable event routing for COMPARE[3] eventCdEnable or disable event routing for COMPARE[3] eventCkWrite \xe2\x80\x981\xe2\x80\x99 to disable event routing for COMPARE[3] event43DkField <code>COMPARE3</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>COMPARE3</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DfField <code>COMPARE3</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable event \xe2\x80\xa6DhField <code>COMPARE3</code> reader - Enable or disable event routing \xe2\x80\xa6DgField <code>COMPARE3</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable event \xe2\x80\xa643DkField <code>COMPARE3</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>COMPARE3</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa610DfField <code>COMPARE3</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable event \xe2\x80\xa6DhField <code>COMPARE3</code> writer - Enable or disable event routing \xe2\x80\xa6DgField <code>COMPARE3</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable event \xe2\x80\xa643CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[4] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[4] eventDkField <code>COMPARE4</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>COMPARE4</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>COMPARE4</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>COMPARE4</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[5] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[5] eventDkField <code>COMPARE5</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>COMPARE5</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>COMPARE5</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>COMPARE5</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6CmThe VAL* registers and the PWM counter are compared using \xe2\x80\xa60AgConfigure Flag Register0AjSNVS Configuration OptionsCeShows the IP\xe2\x80\x99s Configuaration options for the TRNG.Aj0: Update every PWM periodBhStatus indication of on board oscillatorCeCCM interrupt request 2 generated due to on board \xe2\x80\xa6CcCOUNTERTOP (rw) register accessor: an alias for \xe2\x80\xa6CgConfigure CPU flash patch and breakpoint (FPB) unit \xe2\x80\xa6DfField <code>CPUFPBEN</code> reader - Configure CPU flash patch and \xe2\x80\xa6DfField <code>CPUFPBEN</code> writer - Configure CPU flash patch and \xe2\x80\xa6CgProcessor core identifier Value is 0 when read from \xe2\x80\xa6CmRead the CPU ID Base Register to determine: the ID number \xe2\x80\xa6BjConfigure CPU non-intrusive debug featuresDjField <code>CPUNIDEN</code> reader - Configure CPU non-intrusive debug \xe2\x80\xa6DjField <code>CPUNIDEN</code> writer - Configure CPU non-intrusive debug \xe2\x80\xa6Cm3: Semaphore is assigned to SPI but a handover to the CPU \xe2\x80\xa6BkPGC CPU Pull Down Sequence Control Register0BjPGC CPU Power Up Sequence Control Register0Ae0: Valid CRC detectedCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CRCERROR eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CRCERROR eventBdNo valid end of frame (EoF) detectedDkField <code>CRCERROR</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>CRCERROR</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DdField <code>CRCERROR</code> reader - No valid end of frame (EoF) \xe2\x80\xa6DkField <code>CRCERROR</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>CRCERROR</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DdField <code>CRCERROR</code> writer - No valid end of frame (EoF) \xe2\x80\xa6jCRYPTOCELLo42 - CRYPTOCELLBkARM TrustZone CryptoCell register interfaceCjThis field is used to set the minimum interval between \xe2\x80\xa6AkAES Region Descriptor Word00AkAES Region Descriptor Word10CjField <code>CUSTOMER</code> reader - Reserved for customerCjField <code>CUSTOMER</code> writer - Reserved for customerAa16.5 clock cyclesAa32.5 clock cyclesAa64.5 clock cyclesAocapture/compare enable register0AcKey ordering trait.jComparatorClA const generic parameter: <code>const LENGTH: usize</code>.DeAn associated type bound: <code>Iterator&lt;Item: Display&gt;</code>.0BbDevice address match configurationCgRadio data rate that the CCM shall run synchronous withDkField <code>DATARATE</code> reader - Radio data rate that the CCM shall \xe2\x80\xa6DkField <code>DATARATE</code> writer - Radio data rate that the CCM shall \xe2\x80\xa6CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DATARDY eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DATARDY eventBaDU[3:0] represents the date unitsAmEnable input debounce filtersClDBG_PADOUT (r) register accessor: Read to sample the pad \xe2\x80\xa6BcDevice Controller Interface Version0ClDevice Controller Interface Version Number Default value \xe2\x80\xa6AlUTMI Debug Status Register 100000Ba1: AES CCM packet decryption modeBnTimer kernel clock equal to 2x pclk by defaultBnTimer kernel clock equal to 4x pclk by defaultDhField <code>DELAY_FS</code> reader - NAK polling interval for a full \xe2\x80\xa6DhField <code>DELAY_FS</code> writer - NAK polling interval for a full \xe2\x80\xa6DgField <code>DELAY_LS</code> reader - NAK polling interval for a low \xe2\x80\xa6DgField <code>DELAY_LS</code> writer - NAK polling interval for a low \xe2\x80\xa6CcDETECTMODE (rw) register accessor: an alias for \xe2\x80\xa6nDevice Address0CbDEVICEADDR (r) register accessor: an alias for \xe2\x80\xa6DdField <code>DEVICEID</code> reader - 64 bit unique device identifierCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DEVMATCH eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DEVMATCH eventDkField <code>DEVMATCH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>DEVMATCH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>DEVMATCH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>DEVMATCH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DEVMISS eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DEVMISS eventCaDIR_BT_DIS shows the state of the DIR_BT_DIS fuseCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DISABLED eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DISABLED eventDkField <code>DISABLED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>DISABLED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>DISABLED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>DISABLED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6Aj1: Disconnect input bufferjDivider /4jDivider /8DgThis field controls the PLL loop divider. 0 - Fout=Fref<em>20; </em>\xe2\x80\xa60000000CmThis field controls the PLL loop divider. Valid range for \xe2\x80\xa6000kDMA controlDiField <code>DMAONERR</code> reader - DMA on error. If this bit is set \xe2\x80\xa6DiField <code>DMAONERR</code> writer - DMA on error. If this bit is set \xe2\x80\xa6DdField <code>DOTW_ENA</code> reader - Enable day of the week matchingDdField <code>DOTW_ENA</code> writer - Enable day of the week matchingdR0/200000000000000000000000000000000000000000000000dR0/300000000000000000000000000000000000000000000000dR0/400000000000000000000000000000000000000000000000dR0/500000000000000000000000000000000000000000000000dR0/600000000000000000000000000000000000000000000000dR0/700000000000000000000000000000000000000000000000DiField <code>DURATION</code> reader - Duration of the partial erase in \xe2\x80\xa6DiField <code>DURATION</code> writer - Duration of the partial erase in \xe2\x80\xa6CiA struct input to a <code>proc_macro_derive</code> macro.EcBase struct for <code>Deque</code> and <code>DequeView</code>, generic over the \xe2\x80\xa6BfRepresents a single diagnostic messageCeDevice IN endpoint FIFO empty interrupt mask registerAmDMA/Interrupt enable register0CkA lazy iterator producing elements in the difference of \xe2\x80\xa6CnAn iterator over the difference of two <code>IndexSet</code>s.1CcChannel current application receive buffer registerCgChannel current application receive descriptor registerCdChannel current application transmit buffer registerChChannel current application transmit descriptor registerBkChannel Rx descriptor list address registerBkChannel Rx descriptor tail pointer registerBlChannel Rx interrupt watchdog timer registerBkChannel Tx descriptor list address registerBkChannel Tx descriptor tail pointer registerBaDevice VBUS pulsing time registerCcECBDATAPTR (rw) register accessor: an alias for \xe2\x80\xa6BfIEEE 802.15.4 energy detect loop countAeEdge Counter A EnableAeEdge Counter B EnableAeEdge Counter X EnableC`Disable asynchronous DMA request for channel 10.BoEnable asynchronous DMA request for channel 10.C`Disable asynchronous DMA request for channel 11.BoEnable asynchronous DMA request for channel 11.C`Disable asynchronous DMA request for channel 12.BoEnable asynchronous DMA request for channel 12.C`Disable asynchronous DMA request for channel 13.BoEnable asynchronous DMA request for channel 13.C`Disable asynchronous DMA request for channel 14.BoEnable asynchronous DMA request for channel 14.C`Disable asynchronous DMA request for channel 15.BoEnable asynchronous DMA request for channel 15.Ba0: AES CCM packet encryption modeCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDCRYPT eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDCRYPT eventDkField <code>ENDCRYPT</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDCRYPT</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>ENDCRYPT</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDCRYPT</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[0] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[0] eventC`Enable or disable interrupt for ENDEPIN[0] eventDkField <code>ENDEPIN0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN0</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>ENDEPIN0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN0</code> writer - Enable or disable interrupt for \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[1] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[1] eventC`Enable or disable interrupt for ENDEPIN[1] eventDkField <code>ENDEPIN1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN1</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>ENDEPIN1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN1</code> writer - Enable or disable interrupt for \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[2] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[2] eventC`Enable or disable interrupt for ENDEPIN[2] eventDkField <code>ENDEPIN2</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN2</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN2</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>ENDEPIN2</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN2</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN2</code> writer - Enable or disable interrupt for \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[3] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[3] eventC`Enable or disable interrupt for ENDEPIN[3] eventDkField <code>ENDEPIN3</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN3</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN3</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>ENDEPIN3</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN3</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN3</code> writer - Enable or disable interrupt for \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[4] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[4] eventC`Enable or disable interrupt for ENDEPIN[4] eventDkField <code>ENDEPIN4</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN4</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN4</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>ENDEPIN4</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN4</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN4</code> writer - Enable or disable interrupt for \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[5] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[5] eventC`Enable or disable interrupt for ENDEPIN[5] eventDkField <code>ENDEPIN5</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN5</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN5</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>ENDEPIN5</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN5</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN5</code> writer - Enable or disable interrupt for \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[6] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[6] eventC`Enable or disable interrupt for ENDEPIN[6] eventDkField <code>ENDEPIN6</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN6</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN6</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>ENDEPIN6</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN6</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN6</code> writer - Enable or disable interrupt for \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[7] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[7] eventC`Enable or disable interrupt for ENDEPIN[7] eventDkField <code>ENDEPIN7</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN7</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN7</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>ENDEPIN7</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDEPIN7</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDEPIN7</code> writer - Enable or disable interrupt for \xe2\x80\xa6CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDISOIN eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDISOIN eventBnEnable or disable interrupt for ENDISOIN eventDkField <code>ENDISOIN</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDISOIN</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDISOIN</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>ENDISOIN</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDISOIN</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>ENDISOIN</code> writer - Enable or disable interrupt for \xe2\x80\xa6CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDKSGEN eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDKSGEN eventDkField <code>ENDKSGEN</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDKSGEN</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>ENDKSGEN</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ENDKSGEN</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDPOINT</code> reader - Device endpoint to send data to. \xe2\x80\xa6DiField <code>ENDPOINT</code> reader - Endpoint number of the interrupt \xe2\x80\xa6DiField <code>ENDPOINT</code> writer - Device endpoint to send data to. \xe2\x80\xa6DiField <code>ENDPOINT</code> writer - Endpoint number of the interrupt \xe2\x80\xa6AaEndpoint Control00nEndpoint Flush0AcEndpoint NAK Enable0nEndpoint Prime0CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for EP0SETUP eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EP0SETUP eventBnEnable or disable interrupt for EP0SETUP eventDkField <code>EP0SETUP</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>EP0SETUP</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>EP0SETUP</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>EP0SETUP</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>EP0SETUP</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>EP0SETUP</code> writer - Enable or disable interrupt for \xe2\x80\xa6BdField <code>EP10_OUT</code> reader -0000BdField <code>EP10_OUT</code> writer -000BdField <code>EP11_OUT</code> reader -0000BdField <code>EP11_OUT</code> writer -000BdField <code>EP12_OUT</code> reader -0000BdField <code>EP12_OUT</code> writer -000BdField <code>EP13_OUT</code> reader -0000BdField <code>EP13_OUT</code> writer -000BdField <code>EP14_OUT</code> reader -0000BdField <code>EP14_OUT</code> writer -000BdField <code>EP15_OUT</code> reader -0000BdField <code>EP15_OUT</code> writer -000ClDescription collection[n]: Number of bytes received last \xe2\x80\xa6CnDescription collection[n]: OUT endpoint halted status. Can \xe2\x80\xa6BdEP_CONTROL (rw) register accessor: -CkErase all non-volatile memory including UICR registers. \xe2\x80\xa6DfField <code>ERASEALL</code> reader - Erase all non-volatile memory \xe2\x80\xa6DfField <code>ERASEALL</code> writer - Erase all non-volatile memory \xe2\x80\xa6CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ERRORECB eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ERRORECB eventDkField <code>ERRORECB</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ERRORECB</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>ERRORECB</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>ERRORECB</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6CnIndicates the additional error codes for some of the error \xe2\x80\xa60000000CjIndicates additional error codes for some of the error \xe2\x80\xa60000000CcEVENTCAUSE (rw) register accessor: an alias for \xe2\x80\xa6CcEVENTS_CTS (rw) register accessor: an alias for \xe2\x80\xa60CcEVENTS_END (rw) register accessor: an alias for \xe2\x80\xa600000CcEVENTS_SOF (rw) register accessor: an alias for \xe2\x80\xa6AoEnable or disable event routingBkEnable or disable external source for LFCLKDjField <code>EXTERNAL</code> reader - Enable or disable external source \xe2\x80\xa6DjField <code>EXTERNAL</code> writer - Enable or disable external source \xe2\x80\xa6AfKey equivalence trait.00CeAn assignment expression: <code>a = compute()</code>.ClA binary operation: <code>a + b</code>, <code>a += b</code>.CkAn array literal constructed from one repeated element: \xe2\x80\xa6CmA <code>return</code>, with an optional value to be returned.CoA struct literal expression: <code>Point { x: 1, y: 1 }</code>.BmAn unsafe block: <code>unsafe { ... }</code>.ClExtension trait for simple short-hands for u32 Durations \xe2\x80\xa60ClExtension trait for simple short-hands for u64 Durations \xe2\x80\xa600000AaFAB ConfigurationCiFC0_RESULT (r) register accessor: Result of frequency \xe2\x80\xa6CjFC0_STATUS (r) register accessor: Frequency counter statusAffSAMPLING=fCK_INT, N=2AffSAMPLING=fCK_INT, N=4AffSAMPLING=fCK_INT, N=8o19 - FDCAN1_IT0o21 - FDCAN1_IT1o20 - FDCAN2_IT0o22 - FDCAN2_IT1A`159 - FDCAN3_IT0A`160 - FDCAN3_IT1ClIf set, increases the gate drive on power gating FETs to \xe2\x80\xa6000CiThe first clock transition is the first data capture edgeDjField <code>FJOIN_RX</code> reader - When 1, RX FIFO steals the TX FIFO\xe2\x80\xa6DjField <code>FJOIN_RX</code> writer - When 1, RX FIFO steals the TX FIFO\xe2\x80\xa6DjField <code>FJOIN_TX</code> reader - When 1, TX FIFO steals the RX FIFO\xe2\x80\xa6DjField <code>FJOIN_TX</code> writer - When 1, TX FIFO steals the RX FIFO\xe2\x80\xa6mFlash variantAcCache Flush controlAmAlternate bytes on four linesCcDisable fractional cycle length for the PWM period.CbEnable fractional cycle length for the PWM period.ClThe FREQA &amp; FREQB registers control the frequency by \xe2\x80\xa6BmFor a detailed description see freqa registerAdFIFO status registerBgA field-value pair in a struct literal.DdA block of foreign items: <code>extern &quot;C&quot; { ... }</code>.AkLeft output gain adjustmentAlRight output gain adjustmentCnGated Mode - The counter clock is enabled when the trigger \xe2\x80\xa6CnSet only when a General Call address is received and it is \xe2\x80\xa6DeField <code>GEN_CALL</code> reader - Set only when a General Call \xe2\x80\xa6CkGPIO_HI_IN (r) register accessor: Input value for QSPI pinsCeGPIO_HI_OE (rw) register accessor: QSPI output enableDnField <code>GPIO_OUT</code> reader - Set output level (1/0 -&gt; high/low) \xe2\x80\xa6DnField <code>GPIO_OUT</code> writer - Set output level (1/0 -&gt; high/low) \xe2\x80\xa6DgField <code>GPREGRET</code> reader - General purpose retention register0DgField <code>GPREGRET</code> writer - General purpose retention register0AmGeneral Purpose Timer #0 Load0AmGeneral Purpose Timer #1 Load0iNo ActionlLoad the HACo1/2 cycle shiftBaHost Controller Interface Version0CmHost Controller Interface Version Number Default value is \xe2\x80\xa6DhField <code>HFNMIENA</code> reader - Controls the use of the MPU for \xe2\x80\xa6DhField <code>HFNMIENA</code> writer - Controls the use of the MPU for \xe2\x80\xa6BdInterrupt n is high-level sensitive.0000000000000000000000000000000jHigh speed0DiField <code>HOST_SOF</code> reader - Host: raised every time the host \xe2\x80\xa6000DiField <code>HOST_SOF</code> writer - Host: raised every time the host \xe2\x80\xa60CiField <code>HOUR_ENA</code> reader - Enable hour matchingCiField <code>HOUR_ENA</code> writer - Enable hour matchingCmHP Calibration Value Defines signed calibration value for \xe2\x80\xa6AcHPCONTROL0 register0BfUser mode for the corresponding masterBlSupervisor mode for the corresponding masterC`Indicates the privilege/user mode for the USDHC1C`Indicates the privilege/user mode for the USDHC2AgWrite access is allowedAkWrite access is not allowed10CmThe hprot1 input signal value is routed to the csu_hprot1 \xe2\x80\xa6CnThe HP register bit is routed to the csu_hprot1 output for \xe2\x80\xa610AiNegative hysteresis value000ChA \xe2\x80\x9chistory buffer\xe2\x80\x9d, similar to a write-only ring \xe2\x80\xa6CfWhen inactive, OC/OCN outputs are forced to idle levelChWhen inactive, OC/OCN outputs are enabled with their \xe2\x80\xa6Cl2: CRC calculation as per 802.15.4 standard. Starting at \xe2\x80\xa6AjI-code cache miss counter.Cl2: 1st half word (16-bit) in ch.0; 2nd in ch.1; \xe2\x80\xa6; 4th \xe2\x80\xa6AmTRIGGER initial delay counter000BiLocal sync (PWM_X) causes initialization.CnMaster reload from submodule 0 causes initialization. This \xe2\x80\xa6ClMaster sync from submodule 0 causes initialization. This \xe2\x80\xa6AoEXT_SYNC causes initialization.mInput pointerBjRaw PWM_A input signal selected as source.CkOutput of edge counter/compare selected as source. Note \xe2\x80\xa6BjRaw PWM_B input signal selected as source.1BjRaw PWM_X input signal selected as source.2AkInterrupt Enables for IRQ 0AkInterrupt Enables for IRQ 1AkEnable or disable interrupt000000000000A`Force InterruptsAjForce Interrupts for IRQ 1AbINTG_OPT for TRNG.BlThe end-of-major loop interrupt is disabled.BkThe end-of-major loop interrupt is enabled.DjField <code>INTOPERI</code> reader - input signal to peripheral, after \xe2\x80\xa60AjInterrupt Status for IRQ 0BcInterrupt Status (masked) for IRQ 1AiInterrupt Enable Register0AiInterrupt Status Register000AgIN data packet receivedjIOMUXC_GPRBdField <code>io_bank0</code> reader -00BdField <code>io_bank0</code> writer -0CkIP triggered Command Sequences Error Detected interrupt \xe2\x80\xa6CfIndicates the sequence Index when IP command error \xe2\x80\xa6kdivide by 1kdivide by 2kdivide by 3kdivide by 4CmThis status bit is set to one when when any of the analog \xe2\x80\xa60000000CnThis status bit is set to one when when any of the digital \xe2\x80\xa60000000ClThe SDMMC_IDMABASE0R register contains the memory buffer \xe2\x80\xa6ClThe SDMMC_IDMABASE1R register contains the double buffer \xe2\x80\xa6CkThe SDMMC_IDMABSIZER register contains the buffers size \xe2\x80\xa6BlAn associated function within an impl block.BoFuture for the <code>inspect_err</code> method.BoStream for the <code>inspect_err</code> method.BoFuture for the <code>into_future</code> method.BoStream for the <code>into_stream</code> method.0DcAn owning iterator over the values of a <code>HashMap</code> in \xe2\x80\xa6CoAn owning iterator over the values of an <code>IndexMap</code>.CiA static item: <code>static BIKE: Shed = Shed(42)</code>.CoA struct definition: <code>struct Foo&lt;A&gt; { x: A }</code>.ClHIGH - Z JTAG reset. Indicates whether the reset was the \xe2\x80\xa6CjOTFAD key blob processing error interrupt enable.Refer \xe2\x80\xa6AcKey selection fieldCiL1 power gate control. Used as software override. Not \xe2\x80\xa6000CiL2 power gate control. Used as software override. Not \xe2\x80\xa6000CnLatch register indicating what GPIO pins that have met the \xe2\x80\xa6DhField <code>LENGTH_0</code> reader - The length of the data in buffer 0.DhField <code>LENGTH_0</code> writer - The length of the data in buffer 0.DhField <code>LENGTH_1</code> reader - The length of the data in buffer 1.DhField <code>LENGTH_1</code> writer - The length of the data in buffer 1.CeDescription cluster[n]: High/low limits for event \xe2\x80\xa6Aglockup reset enable bitAlLock NIDEN field for changesBe3: Preamble - used for BLE long rangeCjControls USBD peripheral low-power mode during USB suspendDkField <code>LOWPOWER</code> reader - Controls USBD peripheral low-power \xe2\x80\xa6DkField <code>LOWPOWER</code> writer - Controls USBD peripheral low-power \xe2\x80\xa6AdNormal power bandgap000AaLow power bandgap000CmLP Calibration Value Defines signed calibration value for \xe2\x80\xa6ClDivider for LPSPI. Divider should be updated when output \xe2\x80\xa6BkLP Security Violation Interrupt is DisabledBjLP Security Violation Interrupt is EnabledBaLP security violation is disabledBnLP security violation is a non-fatal violationBjLP security violation is a fatal violationCmLP Security Violation A security volation was detected in \xe2\x80\xa6CgLP Software Reset Disable When set, disables the LP \xe2\x80\xa6CkNo lock-the adjacent (next lower) bit can be written by \xe2\x80\xa600ClLock-the adjacent (next lower) bit can\xe2\x80\x99t be written by \xe2\x80\xa600111000CeA byte string literal: <code>b&quot;foo&quot;</code>.EeThe <code>LocalSpawn</code> is similar to <code>Spawn</code>, but allows spawning \xe2\x80\xa60CmSupport for checking the next token in a stream to decide \xe2\x80\xa6ChEnable channel-to-channel linking on major loop completeDjField <code>MASK_LSB</code> reader - The least-significant bit allowed \xe2\x80\xa6000DjField <code>MASK_LSB</code> writer - The least-significant bit allowed \xe2\x80\xa6000DiField <code>MASK_MSB</code> reader - The most-significant bit allowed \xe2\x80\xa6000DiField <code>MASK_MSB</code> writer - The most-significant bit allowed \xe2\x80\xa6000CdStatus register indicating which address had a matchAnMaster clock generator enable.A`119 - MDIOS_WKUPAmMedium low driving capabilityBbVCO frequency range 150 to 420 MHzCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for MHRMATCH eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for MHRMATCH eventDkField <code>MHRMATCH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>MHRMATCH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>MHRMATCH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>MHRMATCH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6BdValue of OTP Bank5 Word5 (Misc Conf)0BdValue of OTP Bank5 Word6 (Misc Conf)0AbMQS software resetCiThis bit masks the R_RD_REQ interrupt in IC_INTR_STAT \xe2\x80\xa6DdField <code>M_RD_REQ</code> reader - This bit masks the R_RD_REQ \xe2\x80\xa6DdField <code>M_RD_REQ</code> writer - This bit masks the R_RD_REQ \xe2\x80\xa6AlL3 and L4 control 0 registerAlL3 and L4 control 1 registerBdPPS target time nanoseconds registerB`PPS target time seconds registerBhTx timestamp status nanoseconds registerBdTx timestamp status seconds registerCnA method call expression: <code>x.foo::&lt;T&gt;(a, b)</code>.AdMMC control registerCbField <code>NFCID1_Q</code> reader - NFCID1 byte QCbField <code>NFCID1_Q</code> writer - NFCID1 byte QCbField <code>NFCID1_R</code> reader - NFCID1 byte RCbField <code>NFCID1_R</code> writer - NFCID1 byte RCbField <code>NFCID1_S</code> reader - NFCID1 byte SCbField <code>NFCID1_S</code> writer - NFCID1 byte SCbField <code>NFCID1_T</code> reader - NFCID1 byte TCbField <code>NFCID1_T</code> writer - NFCID1 byte TCbField <code>NFCID1_U</code> reader - NFCID1 byte UCbField <code>NFCID1_U</code> writer - NFCID1 byte UCbField <code>NFCID1_V</code> reader - NFCID1 byte VCbField <code>NFCID1_V</code> writer - NFCID1 byte VCbField <code>NFCID1_W</code> reader - NFCID1 byte WCbField <code>NFCID1_W</code> writer - NFCID1 byte WCbField <code>NFCID1_X</code> reader - NFCID1 byte XCbField <code>NFCID1_X</code> writer - NFCID1 byte XCbField <code>NFCID1_Y</code> reader - NFCID1 byte YCbField <code>NFCID1_Y</code> writer - NFCID1 byte YDhField <code>NFCID1_Z</code> reader - NFCID1 byte Z (very last byte sent)DhField <code>NFCID1_Z</code> writer - NFCID1 byte Z (very last byte sent)BhEnable or disable non-maskable interruptAi0: Endpoint is not halted0Af0: Not locked to fieldBbThe USB plug has not made contact.Af0: No overrun detectedCkDescription collection[n]: Reserved for Nordic firmware \xe2\x80\xa6CkDescription collection[n]: Reserved for Nordic hardware \xe2\x80\xa6CaSecure access for the corresponding type-1 masterCeNon-secure access for the corresponding type-1 masterBfNon-secure access policy indicator bit0ClN_CHANNELS (r) register accessor: The number of channels \xe2\x80\xa6CcFuture for the <code>never_error</code> combinator.CcError state for when the receiver has been dropped.0CkFree running mode is selected. If both capture circuits \xe2\x80\xa6CkOne shot mode is selected. If both capture circuits are \xe2\x80\xa61010BjCCx DMA request sent when CCx event occursBcColumn strobe output is open drain.AaOutput open-drainCiStatus bit that signals that the output of the 24-MHz \xe2\x80\xa600000000000CaOne Time Programmable Master Key is Equal to ZeroCcControl bits to adjust the regulator output voltage00000000000DcField <code>OUTTOPAD</code> reader - output signal to pad after \xe2\x80\xa60DjField <code>OUT_BASE</code> reader - The lowest-numbered pin that will \xe2\x80\xa6DjField <code>OUT_BASE</code> writer - The lowest-numbered pin that will \xe2\x80\xa6BjRX buffer overflow detected, and prevented0DiField <code>OVERFLOW</code> reader - RX buffer overflow detected, and \xe2\x80\xa60DiField <code>OVERFLOW</code> writer - RX buffer overflow detected, and \xe2\x80\xa60BkTX buffer over-read detected, and prevented0DjField <code>OVERREAD</code> reader - TX buffer over-read detected, and \xe2\x80\xa60DjField <code>OVERREAD</code> writer - TX buffer over-read detected, and \xe2\x80\xa60CcOVERSAMPLE (rw) register accessor: an alias for \xe2\x80\xa6jPADS_BANK00AkSet high to pause the timerCdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PAYLOAD eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PAYLOAD eventAoPacket configuration register 0AoPacket configuration register 1CcPDMCLKCTRL (rw) register accessor: an alias for \xe2\x80\xa6B`FlexRAM PDRAM0 Power Gate EnableAeVREFOPAMP = 3.3% VDDADiField <code>PERFCTR0</code> reader - Busfabric saturating performance \xe2\x80\xa6DiField <code>PERFCTR0</code> writer - Busfabric saturating performance \xe2\x80\xa6DiField <code>PERFCTR1</code> reader - Busfabric saturating performance \xe2\x80\xa6DiField <code>PERFCTR1</code> writer - Busfabric saturating performance \xe2\x80\xa6DiField <code>PERFCTR2</code> reader - Busfabric saturating performance \xe2\x80\xa6DiField <code>PERFCTR2</code> writer - Busfabric saturating performance \xe2\x80\xa6DiField <code>PERFCTR3</code> reader - Busfabric saturating performance \xe2\x80\xa6DiField <code>PERFCTR3</code> writer - Busfabric saturating performance \xe2\x80\xa6ChSelect an event for PERFCTR0. Count either contested \xe2\x80\xa6DfField <code>PERFSEL0</code> reader - Select an event for PERFCTR0. \xe2\x80\xa6DfField <code>PERFSEL0</code> writer - Select an event for PERFCTR0. \xe2\x80\xa6ChSelect an event for PERFCTR1. Count either contested \xe2\x80\xa6DfField <code>PERFSEL1</code> reader - Select an event for PERFCTR1. \xe2\x80\xa6DfField <code>PERFSEL1</code> writer - Select an event for PERFCTR1. \xe2\x80\xa6ChSelect an event for PERFCTR2. Count either contested \xe2\x80\xa6DfField <code>PERFSEL2</code> reader - Select an event for PERFCTR2. \xe2\x80\xa6DfField <code>PERFSEL2</code> writer - Select an event for PERFCTR2. \xe2\x80\xa6ChSelect an event for PERFCTR3. Count either contested \xe2\x80\xa6DfField <code>PERFSEL3</code> reader - Select an event for PERFCTR3. \xe2\x80\xa6DfField <code>PERFSEL3</code> writer - Select an event for PERFCTR3. \xe2\x80\xa6BeThe peripheral is the flow controllerCkSystem Power Fail Detector (PFD) Observability Flop The \xe2\x80\xa6BaControls the phase shifted outputn7 - PIO0_IRQ_0n8 - PIO0_IRQ_1n9 - PIO1_IRQ_0o10 - PIO1_IRQ_1Chbit 10 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Chbit 11 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Chbit 12 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Chbit 13 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Chbit 14 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Chbit 15 of the HPRTCLR is selected as a source of the \xe2\x80\xa6Bj528MHz System PLL Spread Spectrum Register0CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for POFWARN eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for POFWARN eventCjWhen In task mode: Operation to be performed on output \xe2\x80\xa6DkField <code>POLARITY</code> reader - When In task mode: Operation to be \xe2\x80\xa6DkField <code>POLARITY</code> writer - When In task mode: Operation to be \xe2\x80\xa6Aa16-bit polynomialAa32-bit polynomialClPower On Reset (POR) Observability Flop The asynchronous \xe2\x80\xa6CbField <code>POSTDIV1</code> reader - divide by 1-7CbField <code>POSTDIV1</code> writer - divide by 1-7CbField <code>POSTDIV2</code> reader - divide by 1-7CbField <code>POSTDIV2</code> writer - divide by 1-7BlThis bit powers down the temperature sensor.BbPower down the temperature sensor.101010oPower-down modeCcDescription cluster[n]: RAMn power control registerAhPeripheral power controlAiAHB Read Prefetch Enable.CfAHB Read Prefetch Enable for current AHB RX Buffer \xe2\x80\xa6000kDivide by 10kDivide by 20kDivide by 40kDivide by 80lDivide by 160lDivide by 320lDivide by 640mDivide by 1280BfEnable read access watch in PREGION[0]BgDisable read access watch in PREGION[0]BgEnable write access watch in PREGION[0]BhDisable write access watch in PREGION[0]BfEnable read access watch in PREGION[1]BgDisable read access watch in PREGION[1]BgEnable write access watch in PREGION[1]BhDisable write access watch in PREGION[1]CkPROC0_INTE (rw) register accessor: Interrupt Enable for \xe2\x80\xa60CjPROC0_INTF (rw) register accessor: Interrupt Force for \xe2\x80\xa60ClPROC0_INTS (r) register accessor: Interrupt status after \xe2\x80\xa60CkPROC1_INTE (rw) register accessor: Interrupt Enable for \xe2\x80\xa60CjPROC1_INTF (rw) register accessor: Interrupt Force for \xe2\x80\xa60ClPROC1_INTS (r) register accessor: Interrupt status after \xe2\x80\xa60AkProduction test signature nD`Field <code>PRODTEST</code> reader - Production test signature niNo ActionBkActivate hardware key programming mechanismDiField <code>PROTOCOL</code> reader - Protocol as defined by the b7:b6 \xe2\x80\xa6DiField <code>PROTOCOL</code> writer - Protocol as defined by the b7:b6 \xe2\x80\xa6CnDescription cluster[n]: Input negative pin selection for CH\xe2\x80\xa6CnDescription cluster[n]: Input positive pin selection for CH\xe2\x80\xa6dPull00000000000000000000000000000000000000000000000o38 - PWM1_FAULT0AcPWM23 Initial ValueAcPWM45 Initial ValuelA peripheraljPrivilegedEf<strong>A punctuated sequence of syntax tree nodes of type <code>T</code> </strong>\xe2\x80\xa6EcBase struct for <code>Queue</code> and <code>QueueView</code>, generic over the \xe2\x80\xa60CmSelects the ratio between PDM_CLK and output sample rate. \xe2\x80\xa6AaMCK / LRCK ratio.CnField <code>RCCUTOFF</code> reader - Repetition counter cutoffCfBoth PSSI_RDY and PSSI_DE alternate functions enabled.jReady flagBc8: VDD * 1/16 selected as referenceBc9: VDD * 3/16 selected as referenceBd10: VDD * 5/16 selected as referenceBd11: VDD * 7/16 selected as referenceBd12: VDD * 9/16 selected as referenceCjControl bit to power-down the analog bandgap reference \xe2\x80\xa600000000000B`value of CCM_REF_EN_B is \xe2\x80\x980\xe2\x80\x99B`value of CCM_REF_EN_B is \xe2\x80\x981\xe2\x80\x99mNo adjustment000e0.25%000e0.50%000e0.75%000e1.00%000e1.25%000e1.50%000e1.75%0006666555577776666555544443333222211110000666655557777666655554444333322221111000066665555ClThis count value specifies the strobe period in one time \xe2\x80\xa60AdReload Source SelectAo2721: <code>101010100001</code>Aa1: <code>1</code>Ao2722: <code>101010100010</code>Ab2: <code>10</code>Ao2723: <code>101010100011</code>Ab3: <code>11</code>AmReset from pin-reset detectedDbField <code>RESETPIN</code> reader - Reset from pin-reset detectedDbField <code>RESETPIN</code> writer - Reset from pin-reset detectedCmRESET_DONE (r) register accessor: Reset done. If a bit is \xe2\x80\xa6CjReset Mode - Rising edge of the selected trigger input \xe2\x80\xa6CmReset control. If a bit is set it means the peripheral is \xe2\x80\xa6CcRESOLUTION (rw) register accessor: an alias for \xe2\x80\xa6CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RESOLVED eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RESOLVED eventDkField <code>RESOLVED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>RESOLVED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>RESOLVED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>RESOLVED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6CiControls the response of the ISO IN endpoint to an IN \xe2\x80\xa6DiField <code>RESPONSE</code> reader - Controls the response of the ISO \xe2\x80\xa6DiField <code>RESPONSE</code> writer - Controls the response of the ISO \xe2\x80\xa6CiWait cycle (in AHB clock cycle) for idle state before \xe2\x80\xa6CjIndicates that the host is sending a wake-up after suspend000DeField <code>RESUSSED</code> reader - Clock has been resuscitated, \xe2\x80\xa6BdField <code>REVISION</code> reader -DkField <code>REVISION</code> reader - This field depends on the revision \xe2\x80\xa6DiField <code>REVISION</code> reader - These bits return the peripheral \xe2\x80\xa6DgField <code>REVISION</code> reader - Minor revision number m in the \xe2\x80\xa6DiField <code>RING_SEL</code> reader - Select whether RING_SIZE applies \xe2\x80\xa6000DiField <code>RING_SEL</code> writer - Select whether RING_SIZE applies \xe2\x80\xa6000AdROMC Status Register0AoA read-only register of type T.0BbSample count for ring oscillator 1BbSample count for ring oscillator 2BbSample count for ring oscillator 3BbSample count for ring oscillator 4CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RSSIEND eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RSSIEND eventCbRSSISAMPLE (r) register accessor: an alias for \xe2\x80\xa6BfRTC register 0 Read this before RTC 1!oRTC register 1.B`A read-write register of type T.0Ahno description availableCiDummy Read strobe generated by FlexSPI Controller and \xe2\x80\xa60CaFlash provided Read strobe and input from DQS padBgCRC field of previously received packetBaProcessor receive SPDIF data leftCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXDREADY eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXDREADY eventDkField <code>RXDREADY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>RXDREADY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>RXDREADY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>RXDREADY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXERROR eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXERROR eventAiReceive FIFO Buffer DepthAhRx FIFO underrun/overrun0>mRX FIFO levelDeField <code>RXIFLSEL</code> reader - Receive interrupt FIFO level \xe2\x80\xa6DeField <code>RXIFLSEL</code> writer - Receive interrupt FIFO level \xe2\x80\xa6CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXPTRUPD eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXPTRUPD eventBnEnable or disable interrupt for RXPTRUPD eventDkField <code>RXPTRUPD</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>RXPTRUPD</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>RXPTRUPD</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>RXPTRUPD</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>RXPTRUPD</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>RXPTRUPD</code> writer - Enable or disable interrupt for \xe2\x80\xa6CgSPDIF receive Q channel register, contains next 3 Q \xe2\x80\xa6CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXREADY eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXREADY eventCgSPDIF receive U channel register, contains next 3 U \xe2\x80\xa6Bc4: RADIO is in the RXDISABLED stateClSet if the processor attempts to read the receive buffer \xe2\x80\xa6DiField <code>RX_UNDER</code> reader - Set if the processor attempts to \xe2\x80\xa6CfSee IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6DcField <code>R_RD_REQ</code> reader - See IC_RAW_INTR_STAT for a \xe2\x80\xa6CcExtension trait for simple short-hands for u32 RateCcExtension trait for simple short-hands for u64 RateDgAn stream that repeats elements of type <code>A</code> endlessly by \xe2\x80\xa6AlReset value of the register.0DiA visibility level restricted to some path: <code>pub(self)</code> or \xe2\x80\xa6BdReturn type of a function signature.CgKeep RAM section S0 of RAMn on or off in System ON mode0CaKeep RAM section S10 on or off in System ON mode.DjField <code>S10POWER</code> reader - Keep RAM section S10 on or off in \xe2\x80\xa6DjField <code>S10POWER</code> writer - Keep RAM section S10 on or off in \xe2\x80\xa6DkField <code>S10POWER</code> writer - Keep RAM section S10 of RAMn on or \xe2\x80\xa60CaKeep RAM section S11 on or off in System ON mode.DjField <code>S11POWER</code> reader - Keep RAM section S11 on or off in \xe2\x80\xa6DjField <code>S11POWER</code> writer - Keep RAM section S11 on or off in \xe2\x80\xa6DkField <code>S11POWER</code> writer - Keep RAM section S11 of RAMn on or \xe2\x80\xa60CaKeep RAM section S12 on or off in System ON mode.DjField <code>S12POWER</code> reader - Keep RAM section S12 on or off in \xe2\x80\xa6DjField <code>S12POWER</code> writer - Keep RAM section S12 on or off in \xe2\x80\xa6DkField <code>S12POWER</code> writer - Keep RAM section S12 of RAMn on or \xe2\x80\xa60CaKeep RAM section S13 on or off in System ON mode.DjField <code>S13POWER</code> reader - Keep RAM section S13 on or off in \xe2\x80\xa6DjField <code>S13POWER</code> writer - Keep RAM section S13 on or off in \xe2\x80\xa6DkField <code>S13POWER</code> writer - Keep RAM section S13 of RAMn on or \xe2\x80\xa60CaKeep RAM section S14 on or off in System ON mode.DjField <code>S14POWER</code> reader - Keep RAM section S14 on or off in \xe2\x80\xa6DjField <code>S14POWER</code> writer - Keep RAM section S14 on or off in \xe2\x80\xa6DkField <code>S14POWER</code> writer - Keep RAM section S14 of RAMn on or \xe2\x80\xa60CaKeep RAM section S15 on or off in System ON mode.DjField <code>S15POWER</code> reader - Keep RAM section S15 on or off in \xe2\x80\xa6DjField <code>S15POWER</code> writer - Keep RAM section S15 on or off in \xe2\x80\xa6DkField <code>S15POWER</code> writer - Keep RAM section S15 of RAMn on or \xe2\x80\xa60CgKeep RAM section S1 of RAMn on or off in System ON mode0CgKeep RAM section S2 of RAMn on or off in System ON mode0CgKeep RAM section S3 of RAMn on or off in System ON mode0CgKeep RAM section S4 of RAMn on or off in System ON mode0CgKeep RAM section S5 of RAMn on or off in System ON mode0CgKeep RAM section S6 of RAMn on or off in System ON mode0CgKeep RAM section S7 of RAMn on or off in System ON mode0CgKeep RAM section S8 of RAMn on or off in System ON mode0CgKeep RAM section S9 of RAMn on or off in System ON mode0CcSAMPLERATE (rw) register accessor: an alias for \xe2\x80\xa6DhField <code>SCKDELAY</code> reader - Minimum amount of time that the \xe2\x80\xa6DhField <code>SCKDELAY</code> writer - Minimum amount of time that the \xe2\x80\xa6CcSCRATCHPTR (rw) register accessor: an alias for \xe2\x80\xa60AlPin select for SDOUT signal.CcSECONFIG[1] shows the state of the SECONFIG[1] fuseCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SELECTED eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SELECTED eventBnEnable or disable interrupt for SELECTED eventDkField <code>SELECTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>SELECTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>SELECTED</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>SELECTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>SELECTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>SELECTED</code> writer - Enable or disable interrupt for \xe2\x80\xa6DgField <code>SEPARATE</code> reader - Indicates support for separate \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SEQEND[0] eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SEQEND[0] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SEQEND[1] eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SEQEND[1] eventBeSequence execution timeout interrupt.DjField <code>SET_BASE</code> reader - The lowest-numbered pin that will \xe2\x80\xa6DjField <code>SET_BASE</code> writer - The lowest-numbered pin that will \xe2\x80\xa6ChUse the System Handler Control and State Register to \xe2\x80\xa6AfShifter State Register0ClSystem handlers are a special class of exception handler \xe2\x80\xa60CfSIE_STATUS (rw) register accessor: SIE status registerh6 framesCfInclude or exclude packet address field out of CRC \xe2\x80\xa6DjField <code>SKIPADDR</code> reader - Include or exclude packet address \xe2\x80\xa6DjField <code>SKIPADDR</code> writer - Include or exclude packet address \xe2\x80\xa6CbSLEEPSTATE (r) register accessor: an alias for \xe2\x80\xa6DiField <code>SLEWFAST</code> reader - Slew rate control. 1 = Fast, 0 = \xe2\x80\xa600000000DiField <code>SLEWFAST</code> writer - Slew rate control. 1 = Fast, 0 = \xe2\x80\xa600000000CfA logic 0 is supplied to the deadtime generator of \xe2\x80\xa6CfA logic 1 is supplied to the deadtime generator of \xe2\x80\xa610ChGenerated SM0PWM23 signal is used by the deadtime logic.CnInverted generated SM0PWM23 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM0OUT23] is used by the deadtime logic.BoPWM0_EXTA signal is used by the deadtime logic.ChGenerated SM0PWM45 signal is used by the deadtime logic.CnInverted generated SM0PWM45 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM0OUT45] is used by the deadtime logic.BoPWM0_EXTB signal is used by the deadtime logic.BdField <code>SM0_ADDR</code> reader -:9:9ChGenerated SM1PWM23 signal is used by the deadtime logic.CnInverted generated SM1PWM23 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM1OUT23] is used by the deadtime logic.BoPWM1_EXTA signal is used by the deadtime logic.ChGenerated SM1PWM45 signal is used by the deadtime logic.CnInverted generated SM1PWM45 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM1OUT45] is used by the deadtime logic.BoPWM1_EXTB signal is used by the deadtime logic.CfA logic 0 is supplied to the deadtime generator of \xe2\x80\xa6CfA logic 1 is supplied to the deadtime generator of \xe2\x80\xa610ChGenerated SM2PWM23 signal is used by the deadtime logic.CnInverted generated SM2PWM23 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM2OUT23] is used by the deadtime logic.BoPWM2_EXTA signal is used by the deadtime logic.ChGenerated SM2PWM45 signal is used by the deadtime logic.CnInverted generated SM2PWM45 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM2OUT45] is used by the deadtime logic.BoPWM2_EXTB signal is used by the deadtime logic.9898ChGenerated SM3PWM23 signal is used by the deadtime logic.CnInverted generated SM3PWM23 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM3OUT23] is used by the deadtime logic.BoPWM3_EXTA signal is used by the deadtime logic.ChGenerated SM3PWM45 signal is used by the deadtime logic.CnInverted generated SM3PWM45 signal is used by the deadtime \xe2\x80\xa6BoSWCOUT[SM3OUT45] is used by the deadtime logic.BoPWM3_EXTB signal is used by the deadtime logic.AnCapture Value 0 Cycle Register0AnCapture Value 1 Cycle Register0AnCapture Value 2 Cycle Register0AnCapture Value 3 Cycle Register0AnCapture Value 4 Cycle Register0AnCapture Value 5 Cycle Register0AkFractional Value Register 10AkFractional Value Register 20AkFractional Value Register 30AkFractional Value Register 40AkFractional Value Register 50AdPhase Delay Register0DjField <code>SM_COUNT</code> reader - The number of state machines this \xe2\x80\xa6ChSM_PINCTRL (rw) register accessor: State machine pin \xe2\x80\xa6CbSNIFF_CTRL (rw) register accessor: Sniffer ControlCkSNIFF_DATA (rw) register accessor: Data accumulator for \xe2\x80\xa6DdField <code>SNIFF_EN</code> reader - If 1, this channel\xe2\x80\x99s data \xe2\x80\xa6000DdField <code>SNIFF_EN</code> writer - If 1, this channel\xe2\x80\x99s data \xe2\x80\xa6000CjWhen write 1 to this bit, it will cause SPDIF software \xe2\x80\xa6DjField <code>SOF_SYNC</code> reader - Host: Delay packet(s) until after \xe2\x80\xa6DjField <code>SOF_SYNC</code> writer - Host: Delay packet(s) until after \xe2\x80\xa6BnSPI_CTRLR0 (rw) register accessor: SPI controlBeValue of OTP Bank5 Word7 (SRK Revoke)0AjSRTC rollover is disabled.AiSRTC rollover is enabled.AlSRTC is disabled or invalid.AjSRTC is enabled and valid.ClSSM Secure to Trusted State Transition Disable When set, \xe2\x80\xa6B`Data register, SSPDR on page 3-6BbStatus register, SSPSR on page 3-7CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for STARTED eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for STARTED event10101010Aj1: START byte transmissionCbDescription cluster[n]: Start address for region nBoDescription cluster[n]: Reserved for future useAcCurrent radio stateCj1 millisecond timer Interrupt Status - Read/Write to ClearDhField <code>STATUS_N</code> reader - Comparison level for the MOV x, \xe2\x80\xa6DhField <code>STATUS_N</code> writer - Comparison level for the MOV x, \xe2\x80\xa6AjStandby counter definitionDgField <code>STKALIGN</code> reader - Always reads as one, indicates \xe2\x80\xa6CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for STOPPED eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for STOPPED event1010101010101010CnIndicates whether a STOP condition has occurred on the I2C \xe2\x80\xa6DkField <code>STOP_DET</code> reader - Indicates whether a STOP condition \xe2\x80\xa6CfSTREAM_CTR (rw) register accessor: FIFO stream controlAlBytes are swapped two by twoAdPad control registerCeSYST_CALIB (r) register accessor: Use the SysTick \xe2\x80\xa6BgAn error that occurred during spawning.0CaCursor state associated with speculative parsing.BgA dynamic capacity <code>String</code>.CbTAGHEADER0 (r) register accessor: an alias for \xe2\x80\xa6CbTAGHEADER1 (r) register accessor: an alias for \xe2\x80\xa6CbTAGHEADER2 (r) register accessor: an alias for \xe2\x80\xa6CbTAGHEADER3 (r) register accessor: an alias for \xe2\x80\xa6n2 - TAMP_STAMPCbTASKS_RXEN (w) register accessor: an alias for \xe2\x80\xa6CbTASKS_STOP (w) register accessor: an alias for \xe2\x80\xa6000000000000000000CbTASKS_TXEN (w) register accessor: an alias for \xe2\x80\xa6AmTempsensor Control Register 00AmTempsensor Control Register 10AmTempsensor Control Register 20o64 - TEMP_PANIC0i10 framesCdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TIMEOUT eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TIMEOUT eventBiColumn strobe output is totem pole drive.CiPin multiplexing of trace signals. See pin assignment \xe2\x80\xa6DkField <code>TRACEMUX</code> reader - Pin multiplexing of trace signals. \xe2\x80\xa6DkField <code>TRACEMUX</code> writer - Pin multiplexing of trace signals. \xe2\x80\xa6CkDivider for trace clock. Divider should be updated when \xe2\x80\xa6CjSelect a Transfer Request signal. The channel uses the \xe2\x80\xa6000DjField <code>TREQ_SEL</code> reader - Select a Transfer Request signal. \xe2\x80\xa6000DjField <code>TREQ_SEL</code> writer - Select a Transfer Request signal. \xe2\x80\xa6000AiETC_TRIG Control Register0000000CmTRIG chain length to the ADC. 0: Trig length is 1; \xe2\x80\xa6 7: \xe2\x80\xa6000Cn1\xe2\x80\x99b1: TSC is bypassed to ADC2. 1\xe2\x80\x99b0: TSC not bypassed. \xe2\x80\xa6h2 framesBhTwo frame beyond packing ratio availableClDelay in between the end of transmit to the beginning of \xe2\x80\xa6000Ahno description availableAcdivider factor is 1Acdivider factor is 2AkCTS input is the CTS_B pin.C`CTS input is the inverted Receiver Match result.CkSPDIF transmit left channel data. It is write-only, and \xe2\x80\xa6CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXDSENT eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXDSENT eventAlClock stretching is disabledAkClock stretching is enabledAjTransmit FIFO Buffer DepthmTX FIFO levelDfField <code>TXIFLSEL</code> reader - Transmit interrupt FIFO level \xe2\x80\xa6DfField <code>TXIFLSEL</code> writer - Transmit interrupt FIFO level \xe2\x80\xa6CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXPTRUPD eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXPTRUPD eventBnEnable or disable interrupt for TXPTRUPD eventDkField <code>TXPTRUPD</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>TXPTRUPD</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>TXPTRUPD</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>TXPTRUPD</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>TXPTRUPD</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>TXPTRUPD</code> writer - Enable or disable interrupt for \xe2\x80\xa6Ad0 = Normal operation000CdWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXREADY eventCcWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXREADY eventAnTransmitter RTS is active low.AoTransmitter RTS is active high.Bd12: RADIO is in the TXDISABLED stateDiField <code>TX_DM_OE</code> reader - Output enable. If TX_DIFFMODE=1, \xe2\x80\xa6DiField <code>TX_DM_OE</code> writer - Output enable. If TX_DIFFMODE=1, \xe2\x80\xa6DiField <code>TX_DP_OE</code> reader - Output enable. If TX_DIFFMODE=1, \xe2\x80\xa6DiField <code>TX_DP_OE</code> writer - Output enable. If TX_DIFFMODE=1, \xe2\x80\xa6CiThe behavior of the TX_EMPTY interrupt status differs \xe2\x80\xa6DeField <code>TX_EMPTY</code> reader - The behavior of the TX_EMPTY \xe2\x80\xa6kThread modeBjA generic timer queue for async executors.BjThe value of the timer\xe2\x80\x99s count register.DkA trait alias: <code>pub trait SharableIterator = Iterator + Sync</code>\xe2\x80\xa6BlA trait used as a bound on a type parameter.BoFuture for the <code>try_collect</code> method.BoFuture for the <code>try_flatten</code> method.BoStream for the <code>try_flatten</code> method.C`Future for the <code>try_for_each</code> method.DhAuto-generated tuple implementation, see <code>Mutex</code> for details.00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000ChA bare function type: <code>fn(usize) -&gt; bool</code>.jUNIQUE_KEYCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBEVENT eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBEVENT eventBnEnable or disable interrupt for USBEVENT eventDkField <code>USBEVENT</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>USBEVENT</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>USBEVENT</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>USBEVENT</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>USBEVENT</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>USBEVENT</code> writer - Enable or disable interrupt for \xe2\x80\xa6CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBRESET eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBRESET eventBnEnable or disable interrupt for USBRESET eventDkField <code>USBRESET</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>USBRESET</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>USBRESET</code> reader - Enable or disable interrupt for \xe2\x80\xa6DkField <code>USBRESET</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt \xe2\x80\xa6DjField <code>USBRESET</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DhField <code>USBRESET</code> writer - Enable or disable interrupt for \xe2\x80\xa6jUSB AnalogCkUSB_MUXING (rw) register accessor: Where to connect the \xe2\x80\xa6AeNo embedded U channelBlU channel from SPDIF receive block (CD mode)BbU channel from on chip transmittern<code>_</code>CiUsage fault interrupt (not present on Cortex-M0 variants)0AdOutput random numberAfVBus valid for USB OTGCbTrait defining how data for a container is stored.AgActive exception numberDeThe visibility level of an item: inherited or <code>pub</code> or \xe2\x80\xa6BfIndicates that there is a wakeup event000A`149 - WAKEUP_PINAbWDOG1 Timeout MaskAbWDOG2 Timeout MaskAjIC Watchdog Time-out resetCkWatchdog select. If a bit is set then the watchdog will \xe2\x80\xa6ChSet to 1 if this peripheral should be reset when the \xe2\x80\xa6B`OTG1 Wake-up on ID change enableAlOTG1 Software Wake-up EnableDgField <code>WLENGTHH</code> reader - SETUP data, byte 7, MSB of wLengthDgField <code>WLENGTHL</code> reader - SETUP data, byte 6, LSB of wLengthB`A write-only register of type T.0DeField <code>WRAP_TOP</code> reader - After reaching this address, \xe2\x80\xa6DeField <code>WRAP_TOP</code> writer - After reaching this address, \xe2\x80\xa6Bi37: Select the XIP Streaming FIFO as TREQ000jXTALOSC24MCiField <code>YEAR_ENA</code> reader - Enable year matchingCiField <code>YEAR_ENA</code> writer - Enable year matchingClZeroizable Master Key Error Correcting Code Check Enable \xe2\x80\xa6AdThe ZMK is not zero.A`The ZMK is zero.Bb34340864: 32 MHz / 125 = 0.256 MHzAh32 MHz / 125 = 0.256 MHzb6400000000000000000000000ClBit 18 - Raised when any bit in ABORT_DONE is set. Clear \xe2\x80\xa600000ChSnapshot of the ACCDBL, updated by the READCLRACC or \xe2\x80\xa6Cm0x548 - Snapshot of the ACCDBL, updated by the READCLRACC \xe2\x80\xa6CmBits 0:3 - Snapshot of the ACCDBL register. This field is \xe2\x80\xa6CmBoot acknowledgment timeout. Interrupt flag is cleared by \xe2\x80\xa6jActive low00AlLed active on output pin lowAeSlave 7Bit addressingAkMaster 7Bit addressing modeCiAdvance this parse stream to the position of a forked \xe2\x80\xa6CiProvides in-place mutable access to an occupied entry \xe2\x80\xa6000BeModifies the entry if it is occupied.0BbRCC APB1 High Sleep Clock RegisterBaRCC APB1 Low Sleep Clock RegisterBhAutomatic PTP Pdelay_Req message TriggerCaFor use by <code>ToTokens</code> implementations.nUse array list000CmReturns a raw pointer to the vector\xe2\x80\x99s buffer, which may \xe2\x80\xa6CkConverts a <code>String</code> into a mutable string slice.DhReturns a mutable reference to the contents of this <code>String</code>.DbConvert <code>Pin&lt;&amp;mut Either&lt;A, B&gt;&gt;</code> to \xe2\x80\xa6GoConvert <code>Pin&lt;&amp;Either&lt;A, B&gt;&gt;</code> to <code>Either&lt;Pin&lt;&amp;A&gt;, Pin&lt;&amp;B&gt;&gt;</code>, \xe2\x80\xa6AiAutomatic trimming enableBcNumber of Auxiliary Snapshot InputsBiAbstractions common to bare metal systemsBa115200 baud (actual rate: 115942)Ba115200 baud (actual rate: 115108)Ba230400 baud (actual rate: 231884)0k250000 baud0Ba460800 baud (actual rate: 470588)Ba460800 baud (actual rate: 457143)Ba921600 baud (actual rate: 941176)0CbBit 0 - Shortcut between BB event and SUSPEND task0CeConst binary GCD implementation for <code>u16</code>.CeConst binary GCD implementation for <code>u32</code>.CeConst binary GCD implementation for <code>u64</code>.C`Returns <code>true</code> if the bit is set (1).0BnToggles the bit at the specified bit-position.000000000000AiBRK2 DFSDM1_BREAK1 enableCeBorrow the data and call <code>RefCell::borrow</code>AfThe type being boundedCiBUSYD0END flag clear bit Set by software to clear the \xe2\x80\xa6CjWrites a slice, blocking until everything has been writtenAgRCC AHB1 Clock RegisterAgRCC AHB2 Clock RegisterAgRCC AHB3 Clock RegisterAgRCC AHB4 Clock RegisterAgRCC APB2 Clock RegisterAgRCC APB3 Clock RegisterAgRCC APB4 Clock Registermsee Table 432CnBits 24:31 - Limit for occurances above CCACORRTHRES. When \xe2\x80\xa60CnBits 8:15 - CCA energy busy threshold. Used in all the CCA \xe2\x80\xa60CmBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CCASTOPPED \xe2\x80\xa60CnBit 19 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CCASTOPPED \xe2\x80\xa60Blcapture/compare mode register 1 (input mode)000Bncapture/compare mode register 1-2 (input mode)00ChCommand CRC fail interrupt enable Set and cleared by \xe2\x80\xa6CiAbort an in-progress transfer sequence on one or more \xe2\x80\xa6Cl0x444 - Abort an in-progress transfer sequence on one or \xe2\x80\xa6CnBits 0:15 - Each bit corresponds to a channel. Writing a 1 \xe2\x80\xa60AmChip reset control and statusBd0x08 - Chip reset control and statusBjCustom instruction configuration register.Cb0x634 - Custom instruction configuration register.BcCustom instruction data register 0.Bk0x638 - Custom instruction data register 0.BcCustom instruction data register 1.Bk0x63c - Custom instruction data register 1.B`Bank 1 CRC sector list clear bitCmClears the buffer, replacing every element with the given \xe2\x80\xa6eBit 80000AmBank 1 CRCEND1 flag clear bitAmBank 1 INCERR1 flag clear bitAlBank 1 PGSERR1 flag clear biClBit 0 - Read this register to clear the RD_REQ interrupt \xe2\x80\xa6AmBank 1 RDPERR1 flag clear bitAmBank 1 RDSERR1 flag clear bitAmBank 1 WRPERR1 flag clear bitCnThe CPSM treats the command as a Suspend or Resume command \xe2\x80\xa6A`Full-Half PresetAmCOMP12 Autonomous mode enableCbCOMP1/2 peripheral clock enable during CSleep mode0AgUpdate every PWM periodB`CORDIC enable during CSleep Mode0CdValue up to which the pulse generator counter countsCi0x508 - Value up to which the pulse generator counter \xe2\x80\xa6CmBits 0:14 - Value up to which the pulse generator counter \xe2\x80\xa60AbValid CRC detectedBjBank 1 CRC read error interrupt enable bitCbBit 4 - Shortcut between CROSS event and STOP task000BkARM TrustZone CryptoCell register interfaceCgCommand timeout interrupt enable Set and cleared by \xe2\x80\xa6CjData length value This register can only be written by \xe2\x80\xa6CfBank 1 ECC double detection error interrupt enable bitCiRead to sample the pad output values PIO is currently \xe2\x80\xa6Cf0x3c - Read to sample the pad output values PIO is \xe2\x80\xa6AnAllow debug in D1 Standby modeAkAllow debug in D1 Stop modeClData block size This bit can only be written by firmware \xe2\x80\xa6CnData CRC fail interrupt enable Set and cleared by software \xe2\x80\xa6AnAES CCM packet decryption modeDhReturns an object that holds this group\xe2\x80\x99s <code>span_open()</code> andCnSelect between default DETECT signal behaviour and LDETECT \xe2\x80\xa6Cn0x524 - Select between default DETECT signal behaviour and \xe2\x80\xa6CnBit 0 - Select between default DETECT signal behaviour and \xe2\x80\xa60BkDescription collection[n]: Device address nCh0xa4..0xac - Description collection[n]: Device address nBaBits 0:31 - 48 bit device addressCbDFSDM1 Peripheral Clocks Enable During CSleep Mode0CoBuild <code>Diagnostic</code> instance from provided arguments.CeDevice IN endpoint FIFO empty interrupt mask registerClVisits the values representing the difference, i.e., the \xe2\x80\xa6CkVisits the values representing the difference, i.e. the \xe2\x80\xa6DhReturn an iterator over the values that are in <code>self</code> but \xe2\x80\xa6CaDisable Dropping of TCP/IP Checksum Error PacketsAgDisconnect input bufferBjChannel Rx descriptor ring length registerBjChannel Tx descriptor ring length registerCmData timeout interrupt enable Set and cleared by software \xe2\x80\xa6BaDevice VBUS pulsing time registerBaECB block encrypt memory pointersBi0x504 - ECB block encrypt memory pointersCnBits 0:31 - Pointer to the ECB data structure (see Table 1 \xe2\x80\xa60CkEmit an error while not aborting the proc-macro right away.AnAES CCM packet encryption modejEONUM/DPID0n0x08..0x80 - -Eh<code>Equivalent</code> and <code>Comparable</code> are traits for key comparison in \xe2\x80\xa6E`Compare self to <code>key</code> and return <code>true</code> if they are equal.CdChecks if this value is equivalent to the given key.1CkBit 10 - Some past ADC conversion encountered an error. \xe2\x80\xa60CeConst euclid GCD implementation for <code>u16</code>.CeConst euclid GCD implementation for <code>u32</code>.CeConst euclid GCD implementation for <code>u64</code>.BiDetails on what caused the USBEVENT eventCa0x400 - Details on what caused the USBEVENT eventBjCTS is activated (set low). Clear To Send.Cb0x100 - CTS is activated (set low). Clear To Send.eBit 002100AgPacket sent or receivedAo0x10c - Packet sent or received22BhEnd of RXD buffer and TXD buffer reachedC`0x118 - End of RXD buffer and TXD buffer reached44AmGranted transaction completedBe0x104 - Granted transaction completed66BiThe SAADC has filled up the result bufferCa0x104 - The SAADC has filled up the result buffer88BeAddress resolution procedure completeBm0x100 - Address resolution procedure complete::CdThe PDM has written the last sample specified by \xe2\x80\xa6Cl0x108 - The PDM has written the last sample specified by \xe2\x80\xa6<<CjSignals that a SOF (start of frame) condition has been \xe2\x80\xa6Cm0x154 - Signals that a SOF (start of frame) condition has \xe2\x80\xa6>>CmDrains elements which are true under the given predicate, \xe2\x80\xa600ClCreates an iterator which uses a closure to determine if \xe2\x80\xa6CnCreates an iterator which uses a closure to determine if a \xe2\x80\xa6CdResult of frequency measurement, only valid when \xe2\x80\xa6Ck0x9c - Result of frequency measurement, only valid when \xe2\x80\xa6AhFrequency counter statusAo0x98 - Frequency counter statusBhLogical \xe2\x80\x9cnand\xe2\x80\x9d with a boolean value.BjBitwise \xe2\x80\x9cnand\xe2\x80\x9d with the current value.00000000000CjBits 0:5 - The depth of the state machine TX/RX FIFOs, \xe2\x80\xa6CgBit 1 - When 1, indicates the XIP streaming FIFO is \xe2\x80\xa6CdFilters the values produced by this stream while \xe2\x80\xa60DhReturns an <code>OccupiedEntry</code> for an entry in the table with \xe2\x80\xa6B`Get the folded instruction count00CmBit 14 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for FRAMESTART \xe2\x80\xa60CnBit 14 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for FRAMESTART \xe2\x80\xa60CiBits 0:11 - Frequency range. This resets to 0xAA0 and \xe2\x80\xa60CjBits 0:1 - The current frequency range setting, always \xe2\x80\xa6CjBits 0:11 - Controls the number of delay stages in the \xe2\x80\xa60DdConstructs a new vector with a fixed capacity of <code>N</code>, \xe2\x80\xa60DgConstructs a new vector with a fixed capacity of <code>N</code> and \xe2\x80\xa60CbCreate a <code>Duration</code> from a ticks value.0CbCreate an <code>Instant</code> from a ticks value.0BaConvert from ticks to the instantDoDecodes a UTF-16\xe2\x80\x93encoded slice <code>v</code> into a <code>String</code>, \xe2\x80\xa60CjDetermine greatest common divisor using the Binary GCD \xe2\x80\xa6CiDetermine greatest common divisor using the Euclidean \xe2\x80\xa6CjGets a reference to an entry in the table at the given \xe2\x80\xa6AaGets reload value000AhGlobal OUT NAK effectiveAiInput value for QSPI pinsB`0x08 - Input value for QSPI pinsCjBits 0:5 - Input value on QSPI IO in order 0..5: SCLK, \xe2\x80\xa6AbQSPI output enableAi0x40 - QSPI output enableCmBits 0:5 - Set output enable (1/0 -&gt; output/input) for \xe2\x80\xa60ClA hash table implemented with quadratic probing and SIMD \xe2\x80\xa6AkRC48 ready Interrupt EnableBfI2C1,2,3 kernel clock source selectionClThe SDMMC_IDMABASE0R register contains the memory buffer \xe2\x80\xa6ClThe SDMMC_IDMABASE1R register contains the double buffer \xe2\x80\xa6CkThe SDMMC_IDMABSIZER register contains the buffers size \xe2\x80\xa6CiCRC calculation as per 802.15.4 standard. Starting at \xe2\x80\xa6ChBit 5 - If 1, the write address increments with each \xe2\x80\xa60000000Cl1st half word (16-bit) in ch.0; 2nd in ch.1; \xe2\x80\xa6; 4th in \xe2\x80\xa6CeTakes the initialized monotonic to initialize the \xe2\x80\xa6ClSets the key of the entry, and returns the entry\xe2\x80\x99s old \xe2\x80\xa6DhInserts a string slice into this <code>String</code> at a byte position.CjDo something with the success value of a future before \xe2\x80\xa60CgDo something with the success value of this stream, \xe2\x80\xa60iBits 0:15DkReturns the contents of the vector as an array of length <code>M</code> \xe2\x80\xa60CbConverts a <code>String</code> into a byte vector.0CaUnwraps the contained value, consuming the mutex.CeUnwraps the value from this immediately ready future.CiExtract the value of an either over two equivalent types.CnConsumes this combinator, returning the underlying sink or \xe2\x80\xa60000CjConsumes this combinator, returning the underlying stream.1111111111CkConsumes this combinator, returning the underlying streams.22222222222222ChConsumes this stream, returning the underlying iterator.11CdConsumes the atomic and returns the contained value.0000000000000CmReturns an iterator over the contents of this sequence as \xe2\x80\xa6CkReturns a mutable slice of the remaining entries in the \xe2\x80\xa60DkConverts the <code>OccupiedEntry</code> into a mutable reference to the \xe2\x80\xa6DiConverts the <code>VacantEntry</code> into a mutable reference to the \xe2\x80\xa6DiConverts the <code>AbsentEntry</code> into a mutable reference to the \xe2\x80\xa6CkProduces this punctuated pair as a tuple of syntax tree \xe2\x80\xa6AlTake ownership of the value.ClExtracts the syntax tree node from this punctuated pair, \xe2\x80\xa6CnInput trigger selection bit for temperature sensor 1 These \xe2\x80\xa6BlOCTOSPI IO manager enable during CSleep Mode0CfBit 24 - interrupt from pad before override is applied0CiChecks if the value of the field is <code>_120SMPL</code>CiChecks if the value of the field is <code>_125KBPS</code>0CiChecks if the value of the field is <code>_160SMPL</code>CiChecks if the value of the field is <code>_16384US</code>Ai<code>101010100000</code>n<code>0</code>CiChecks if the value of the field is <code>_200SMPL</code>CiChecks if the value of the field is <code>_240SMPL</code>CiChecks if the value of the field is <code>_280SMPL</code>CiChecks if the value of the field is <code>_32MDIV2</code>CiChecks if the value of the field is <code>_32MDIV3</code>CiChecks if the value of the field is <code>_32MDIV4</code>CiChecks if the value of the field is <code>_32MDIV5</code>CiChecks if the value of the field is <code>_32MDIV6</code>CiChecks if the value of the field is <code>_32MDIV8</code>CiChecks if the value of the field is <code>_500KBPS</code>0ChChecks if the value of the field is <code>ALIGNED</code>ChChecks if the value of the field is <code>ALLOWED</code>AlTx Command execution blockedAa<code>1000</code>000Aa<code>1100</code>Aa<code>1010</code>000n<code>0</code>3Aa<code>1001</code>000Aa<code>1101</code>A`<code>110</code>00032A`<code>111</code>000Aa<code>1011</code>ChChecks if the value of the field is <code>CONNECT</code>66ChChecks if the value of the field is <code>COUNTER</code>0ChChecks if the value of the field is <code>CRC16RX</code>ChChecks if the value of the field is <code>CRC16TX</code>ChChecks if the value of the field is <code>DB256US</code>ChChecks if the value of the field is <code>DEFAULT</code>00000ChChecks if the value of the field is <code>DISABLE</code>0000000000000000000000000000000000000ndisable output0Ai<code>110100011110</code>BeDon\xe2\x80\x99t Issue STOP after this commandBiDon\xe2\x80\x99t Issue RESTART before this commandAoABORT operation not in progress3ChChecks if the value of the field is <code>DIV_128</code>ChChecks if the value of the field is <code>ED_MODE</code>BkChecks if <code>interrupt</code> is enabledB`Check if an exception is enabled10ChChecks if the value of the field is <code>ENABLED</code>00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021AfMaster mode is enabledAfMaster restart enabledBlslave issues STOP_DET intr only if addressedBkControlled generation of TX_EMPTY interruptAmHold bus when RX_FIFO is fullCeEnables programming of GENERAL_CALL or START_BYTE \xe2\x80\xa6AlRX_UNDER interrupt is maskedAkRX_OVER interrupt is maskedAkRX_FULL interrupt is maskedAkTX_OVER interrupt is maskedAlTX_EMPTY interrupt is maskedAjRD_REQ interrupt is maskedAlTX_ABORT interrupt is maskedAkRX_DONE interrupt is maskedAlACTIVITY interrupt is maskedAlSTOP_DET interrupt is maskedAmSTART_DET interrupt is maskedAlGEN_CALL interrupt is maskedAoRESTART_DET interrupt is maskednI2C is enabledAkABORT operation in progressCfSlave receiver generates NACK upon data reception onlyB`Receive FIFO DMA channel enabledBaTransmit FIFO DMA channel enabledAoGenerate ACK for a General CallkI2C enabledChChecks if the value of the field is <code>EXCLUDE</code>00000000000000000000000000000000ChChecks if the value of the field is <code>GAIN1_2</code>ChChecks if the value of the field is <code>GAIN1_3</code>ChChecks if the value of the field is <code>GAIN1_4</code>ChChecks if the value of the field is <code>GAIN1_5</code>ChChecks if the value of the field is <code>GAIN1_6</code>ChChecks if the value of the field is <code>GROUPED</code>ChChecks if the value of the field is <code>HALF_IN</code>AoSelect I2C0\xe2\x80\x99s RX FIFO as TREQ000AoSelect I2C0\xe2\x80\x99s TX FIFO as TREQ000AoSelect I2C1\xe2\x80\x99s RX FIFO as TREQ000AoSelect I2C1\xe2\x80\x99s TX FIFO as TREQ000ChChecks if the value of the field is <code>INCLUDE</code>0000000000000000000000000000000000ChChecks if the value of the field is <code>INVALID</code>ChChecks if the value of the field is <code>LATCHED</code>0000000000000000000000000000000ChChecks if the value of the field is <code>LDETECT</code>ChChecks if the value of the field is <code>LEADING</code>00ChChecks if the value of the field is <code>NO_DATA</code>00000000000000000ChChecks if the value of the field is <code>NO_HYST</code>ChChecks if the value of the field is <code>NO_RESP</code>ChChecks if the value of the field is <code>NO_SO_F</code>0ChChecks if the value of the field is <code>NO_VBUS</code>ChChecks if the value of the field is <code>NOSTALL</code>0ChChecks if the value of the field is <code>ONE_DIR</code>ChChecks if the value of the field is <code>OVER16X</code>ChChecks if the value of the field is <code>OVER32X</code>ChChecks if the value of the field is <code>OVER64X</code>ChChecks if the value of the field is <code>OVERRUN</code>BkChecks if <code>interrupt</code> is pending00BjChecks if the calibration value is precise000ChChecks if the value of the field is <code>PRESENT</code>000000000000ChChecks if the value of the field is <code>RAMP_UP</code>ChChecks if the value of the field is <code>RATIO64</code>ChChecks if the value of the field is <code>RATIO80</code>ChChecks if the value of the field is <code>READ2IO</code>ChChecks if the value of the field is <code>READ4IO</code>ChChecks if the value of the field is <code>RECEIVE</code>ChChecks if the value of the field is <code>RUNNING</code>00ChChecks if the value of the field is <code>RX_IDLE</code>CbReceive only (not for FRF == 0, standard SPI mode)CfAll-ones if RX FIFO level &lt; N, otherwise all-zeroesChChecks if the value of the field is <code>SESSION</code>AmIs the pin in drive low mode?ChChecks if the value of the field is <code>SLEEP_A</code>AoSelect SPI0\xe2\x80\x99s RX FIFO as TREQ000AoSelect SPI0\xe2\x80\x99s TX FIFO as TREQ000AoSelect SPI1\xe2\x80\x99s RX FIFO as TREQ000AoSelect SPI1\xe2\x80\x99s TX FIFO as TREQ000ChChecks if the value of the field is <code>STARTED</code>000000CmWhether the stream was stopped yet by the stopping future \xe2\x80\xa6Ai<code>111110100110</code>ChChecks if the value of the field is <code>TX_IDLE</code>CcTransmit only (not for FRF == 0, standard SPI mode)CfAll-ones if TX FIFO level &lt; N, otherwise all-zeroesBhBit 22 - External interrupt pending flagCnBit 23 - The system can only access this bit when the core \xe2\x80\xa6CkJoin two span ranges. The resulting range will start at \xe2\x80\xa6BfJPGDEC Clock Enable During CSleep Mode0ChGet the last entry in the map for in-place manipulation.BdThe <code>&lt;&lt;</code> operation.AlLinearity Calibration FactorAmBits 2:3 - USB bus line stateCmA fixed capacity map/dictionary that performs lookups via \xe2\x80\xa6CmCreates a new span with the same name resolution behavior \xe2\x80\xa6CjBit 1 - Indicates if the low level has locked to the fieldBbPreamble - used for BLE long rangeCmConstructs a helper for peeking at the next token in this \xe2\x80\xa6AfLPM retry count statusCbLPTIM1 Peripheral Clocks Enable During CSleep Mode0AmLPTIM2 Autonomous mode enableCbLPTIM2 Peripheral Clocks Enable During CSleep Mode0AmLPTIM3 Autonomous mode enableCbLPTIM3 Peripheral Clocks Enable During CSleep Mode0AmLPTIM4 Autonomous mode enableCbLPTIM4 Peripheral Clocks Enable During CSleep Mode0AmLPTIM5 Autonomous mode enableCbLPTIM5 Peripheral Clocks Enable During CSleep Mode0AcLPUART1 block resetBeLPUART1 kernel clock source selectionCfBit 8 - This bit masks the R_ACTIVITY interrupt in \xe2\x80\xa60CgBit 11 - This bit masks the R_GEN_CALL interrupt in \xe2\x80\xa60CfBit 0 - This bit masks the R_RX_UNDER interrupt in \xe2\x80\xa60CfBit 9 - This bit masks the R_STOP_DET interrupt in \xe2\x80\xa60CfBit 4 - This bit masks the R_TX_EMPTY interrupt in \xe2\x80\xa60AlL3 and L4 control 0 registerAlL3 and L4 control 1 registerBdPPS target time nanoseconds registerB`PPS target time seconds registerAnTx Queue flow control registerCmCreates a split watch with <code>&#39;static</code> lifetime.BlWraps a future into a <code>MaybeDone</code>ChThe span located at the invocation of the procedural \xe2\x80\xa6BhModify a RWRegister or UnsafeRWRegister.0CnMoves the position of the entry to a new index by shifting \xe2\x80\xa60ClMoves the position of a key-value pair from one index to \xe2\x80\xa61CnMoves the position of a value from one index to another by \xe2\x80\xa6B`Rx queue operating mode registerB`Tx queue operating mode RegisterCnThe number of channels this DMA instance is equipped with. \xe2\x80\xa6Cg0x448 - The number of channels this DMA instance is \xe2\x80\xa6hBits 0:4CkCreates a future which will consume and return the next \xe2\x80\xa6CmBit 31 - Setting this bit will activate an NMI. Since NMI \xe2\x80\xa60AcNo overrun detectedEbCreate a new <code>Waker</code> which does nothing when <code>wake()</code> is \xe2\x80\xa60AdVBUS sensing disableBhOCTOSPI2 and OCTOSPI2 delay block enable0BeOCTOSPI kernel clock source selectionCkBit 12 - output enable from selected peripheral, before \xe2\x80\xa60Baoffset number x channel selectionClEnsures a value is in the entry by inserting the default \xe2\x80\xa600CmInserts a default-constructed value in the entry if it is \xe2\x80\xa6ChBits 19:23 - Which data bit to use for inline OUT enable0CkBit 17 - Continuously assert the most recent OUT/SET to \xe2\x80\xa60DhReturns an <code>Option</code> containing a mutable reference to the \xe2\x80\xa60CiOversampling configuration. The RESOLUTION is applied \xe2\x80\xa6Ci0x5f4 - Oversampling configuration. The RESOLUTION is \xe2\x80\xa6AmBits 0:3 - Oversample control0jPADS_BANK0eBit 80000CfParse the arguments to the attribute as a syntax tree.BgSee <code>Attribute::parse_args</code>.CdParse the tokens within the macro invocation\xe2\x80\x99s \xe2\x80\xa6BiParse the content of a file of Rust code.CdInvoke parser on the content of this string literal.ClBit 25 - Pause the watchdog timer when processor 0 is in \xe2\x80\xa60ClBit 26 - Pause the watchdog timer when processor 1 is in \xe2\x80\xa60ClBit 24 - Pause the watchdog timer when JTAG is accessing \xe2\x80\xa60AkPDM clock generator controlBc0x504 - PDM clock generator controlAaCore peripherals.CbBit 1 - 1: Enable phase-correct modulation. 0: \xe2\x80\xa60EdA convenience for calling <code>Future::poll</code> on <code>Unpin</code> future \xe2\x80\xa60CmBit 3 - When 1, the cache memories are powered down. They \xe2\x80\xa60CkBit 25 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PREGION[0\xe2\x80\xa60ClBit 25 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PREGION[0\xe2\x80\xa60CjBit 25 - Enable or disable interrupt for PREGION[0].RA \xe2\x80\xa60CiBit 25 - Enable or disable non-maskable interrupt for \xe2\x80\xa60CkBit 25 - Write \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt \xe2\x80\xa60ClBit 25 - Write \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt \xe2\x80\xa60CkBit 24 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PREGION[0\xe2\x80\xa60ClBit 24 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PREGION[0\xe2\x80\xa60CjBit 24 - Enable or disable interrupt for PREGION[0].WA \xe2\x80\xa60CiBit 24 - Enable or disable non-maskable interrupt for \xe2\x80\xa60CkBit 24 - Write \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt \xe2\x80\xa60ClBit 24 - Write \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt \xe2\x80\xa60CkBit 27 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PREGION[1\xe2\x80\xa60ClBit 27 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PREGION[1\xe2\x80\xa60CjBit 27 - Enable or disable interrupt for PREGION[1].RA \xe2\x80\xa60CiBit 27 - Enable or disable non-maskable interrupt for \xe2\x80\xa60CkBit 27 - Write \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt \xe2\x80\xa60ClBit 27 - Write \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt \xe2\x80\xa60CkBit 26 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PREGION[1\xe2\x80\xa60ClBit 26 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PREGION[1\xe2\x80\xa60CjBit 26 - Enable or disable interrupt for PREGION[1].WA \xe2\x80\xa60CiBit 26 - Enable or disable non-maskable interrupt for \xe2\x80\xa60CkBit 26 - Write \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt \xe2\x80\xa60ClBit 26 - Write \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt \xe2\x80\xa60CnBit 2 - Controls whether the default memory map is enabled \xe2\x80\xa60AjInterrupt Enable for proc0Bi0x100..0x110 - Interrupt Enable for proc01Ba0x34 - Interrupt Enable for proc0AiInterrupt Force for proc0Bh0x110..0x120 - Interrupt Force for proc01B`0x38 - Interrupt Force for proc0CfInterrupt status after masking &amp; forcing for proc0Co0x120..0x130 - Interrupt status after masking &amp; forcing \xe2\x80\xa61Cm0x3c - Interrupt status after masking &amp; forcing for proc0CfBit 1 - Directly drive processor 0 SWDIO input, if \xe2\x80\xa60CfBit 0 - Observe the value of processor 0 SWDIO output.AjInterrupt Enable for proc1Bi0x130..0x140 - Interrupt Enable for proc11Ba0x40 - Interrupt Enable for proc1AiInterrupt Force for proc1Bh0x140..0x150 - Interrupt Force for proc11B`0x44 - Interrupt Force for proc1CfInterrupt status after masking &amp; forcing for proc1Co0x150..0x160 - Interrupt status after masking &amp; forcing \xe2\x80\xa61Cm0x48 - Interrupt status after masking &amp; forcing for proc1CfBit 5 - Directly drive processor 1 SWDIO input, if \xe2\x80\xa60CfBit 4 - Observe the value of processor 1 SWDIO output.A`Product ID fieldCkA punctuated sequence of syntax tree nodes separated by \xe2\x80\xa6CfAppends an <code>item</code> to the front of the dequeCgAppends a trailing punctuation onto the end of this \xe2\x80\xa6CnAppends a syntax tree node onto the end of this punctuated \xe2\x80\xa6ClQuick measurement option bit This bit is set and cleared \xe2\x80\xa6BeQUADSPI and QUADSPI delay block resetBeQUADSPI kernel clock source selectionCnBit 8 - See IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6ClBit 11 - See IC_RAW_INTR_STAT for a detailed description \xe2\x80\xa6CnBit 0 - See IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6CnBit 9 - See IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6CnBit 4 - See IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6CeEngineering value of the ramp coefficient for the \xe2\x80\xa6CiBit 30 - If 1, the channel received a read bus error. \xe2\x80\xa60000000CbBit 1 - Shortcut between READY event and STOP task000B`VDD * 1/16 selected as referenceB`VDD * 3/16 selected as referenceB`VDD * 5/16 selected as referenceB`VDD * 7/16 selected as referenceB`VDD * 9/16 selected as referenceCmReference clock selection bit This bit is set and cleared \xe2\x80\xa6Ai<code>101010100001</code>Ai<code>101010100010</code>Ai<code>101010100011</code>ClReset done. If a bit is set then a reset done signal has \xe2\x80\xa6Ch0x08 - Reset done. If a bit is set then a reset done \xe2\x80\xa6AhResolution configurationB`0x5f0 - Resolution configurationClBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RESULTDONE \xe2\x80\xa60CmBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RESULTDONE \xe2\x80\xa60ChBit 3 - Enable or disable interrupt for RESULTDONE event0CiRetains only the elements specified by the predicate, \xe2\x80\xa6CeRetains only the elements specified by the predicate.CePeripheral access API for RP2040 microcontrollers \xe2\x80\xa6kRSSI sampleAc0x548 - RSSI sampleAfBits 0:6 - RSSI sampleAmBit 1 - RTC enabled (running)AbBit 0 - Enable RTC0BgRTC APB Clock Enable During CSleep Mode0CbRemote wakeup Packet Filter Register Pointer ResetCmBit 27 - RX timeout is raised by both the host and device \xe2\x80\xa60CcMMC Receive CRC Error Packet Counter Interrupt MaskCeMMC Receive CRC Error Packet Counter Interrupt StatusClBits 0:2 - Number of bits in the last byte in the frame, \xe2\x80\xa6CiRx FIFO half full interrupt enable Set and cleared by \xe2\x80\xa6AeMTL Receive FIFO SizeClBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXFRAMEEND \xe2\x80\xa60CmBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXFRAMEEND \xe2\x80\xa60ChBit 6 - Enable or disable interrupt for RXFRAMEEND event0CaMMC Receive LPI transition counter interrupt MaskCcMMC Receive LPI transition counter interrupt statusCbMMC Receive LPI microsecond counter interrupt MaskCdMMC Receive LPI microsecond counter interrupt statusBiControls normal or continuous sample rateCa0x5f8 - Controls normal or continuous sample rateBoPointer to data area used for temporary storageCg0x514 - Pointer to data area used for temporary storageCgBits 0:31 - Pointer to a scratch data area used for \xe2\x80\xa602100CgSDMMC1 and SDMMC1 Delay Clock Enable During CSleep Mode0CgSDMMC2 and SDMMC2 Delay Clock Enable During CSleep Mode0AoBit 1 - Host: Send Setup packet0CnAlternate-byte mode. This field defines the alternate-byte \xe2\x80\xa60CnAlternate-byte mode. This field defines the alternate byte \xe2\x80\xa6AcAuto baud rate modeCjAlternate bytes size. This bit defines alternate bytes \xe2\x80\xa6ClAlternate bytes size. This field defines alternate bytes \xe2\x80\xa61kAccess mode0CnVOS currently applied for VCORE voltage scaling selection. \xe2\x80\xa6AmADC3 Peripheral Clocks Enable0BeSAR ADC kernel clock source selectionAkAddress-hold phase duration0mAddress widthAjAddress Matched flag clearAcMAC Address0[47:32]AiMAC Address 1/2/3 [47:32]BkAddress match interrupt enable (slave only)AdMAC Address 0 [31:0]AhMAC Address 1/2/3 [31:0]AlAddress setup phase duration0AdAdd or Subtract TimeCnAddress mode. This field defines the address phase mode of \xe2\x80\xa600iADP ResetBnAddress size. This field defines address size.00BgAlternate function always control GPIOsClAnticipated frame synchronization detection. This bit is \xe2\x80\xa6oAHB master idleCmAsynchronous interrupt enable flag for end of measurement \xe2\x80\xa6ClAsynchronous interrupt enable flag on high threshold for \xe2\x80\xa6CkAsynchronous interrupt enable flag for low threshold on \xe2\x80\xa6AgAnalog noise filter OFFChArbitration Lost ARBLST is set by hardware to inform \xe2\x80\xa6AkArbitration lost flag clearClAutoreload match clear flag Writing 1 to this bit clears \xe2\x80\xa6BbAutoreload match Interrupt Enable.oART block resetBkAuxiliary Timestamp Snapshot Trigger MissedBoAuxiliary Timestamp Snapshot Trigger IdentifierBcAttribute memory data bus Hi-Z timeAkAttribute memory setup timeAclow power auto waitBmanalog watchdog 1 monitored channel selectionBoanalog watchdog 1 enable on scope group regularAkanalog watchdog 1 interruptBmanalog watchdog 2 monitored channel selectionAkanalog watchdog 2 interruptBmanalog watchdog 3 monitored channel selectionAkanalog watchdog 3 interruptAaBabble error maskAkBackground color blue valueAmBDMA and DMAMUX2 Clock Enable0AdBus error flag clearAgTIMx_BKIN2 input enableAiTIMx_BK2IN input polarityAkTIM_BRK_CMPx (x=1-2) enable0BcTIM_BRK_CMPx (x=1-2) input polarity0nBooster EnableAkEnable boot mode procedure.ClGenerate Error-Bit on Bit Rising Error The BREGEN bit is \xe2\x80\xa6CiRx-Stop on Bit Rising Error The BRESTP bit is set and \xe2\x80\xa6mI2C Busy/DoneCnInverted value of SDMMC_D0 line (Busy), sampled at the end \xe2\x80\xa6AlPower management unit bypassClClear CLUT access error interrupt flag. Programming this \xe2\x80\xa6CmWrite once bit. Clear the asynchronous IT flag for End Of \xe2\x80\xa6CkAsynchronous interrupt clear flag for high threshold on \xe2\x80\xa6CjAsynchronous interrupt clear flag for low threshold on \xe2\x80\xa6AbCalibration outputAeCalibration selectionBhUse a 16-second calibration cycle periodmCapture countAgContinuous clock enableCgClear Codec not ready flag. This bit is write only. \xe2\x80\xa6ClClear CLUT transfer complete interrupt flag. Programming \xe2\x80\xa6AdHDMI-CEC block resetBfHDMI-CEC kernel clock source selectionB`Color Frame Buffer Start AddressAcClear global IN NAKAdClear global OUT NAKCmCharger detection, result of the current mode (primary or \xe2\x80\xa6AcConnector ID statusAdColor Key Blue valuenADC clock modeCkMode 0/Mode 3 This bit indicates the level taken by the \xe2\x80\xa6CkSDMMC_CK stopped in Voltage switch procedure. Interrupt \xe2\x80\xa6oEnable clippingCmClock divide factor This bit can only be written when the \xe2\x80\xa6BgClock divide ratio (for FMC_CLK signal)AgCLK/CLK Source for Port0AjColor Look-Up Table EnableCgCommand argument. These bits can only be written by \xe2\x80\xa6nCounters Reset0AcColor Keying EnablenConstant AlphanCRAM page size0ClCommand path state machine (CPSM) Enable bit This bit is \xe2\x80\xa6iCPU resetAfBank 1 CRC control bitAdCRC Interrupt enableAhBank 1 CRC-complete flagoCRC block resetAkClock Recovery System resetAlCRYP peripheral clock enable0AeCSI clock calibration0AhCSI ready Interrupt FlagAdCSI clock ready flagAeMaster transfer startChNumber of data frames remaining in current TSIZE sessionAaCorrupt Tx packetAhD1 domain Core prescalerAhD1 domain APB3 prescalerBaD1 domain power switch reset flag0BaD2 domain power switch reset flag0AhD3 domain APB4 prescalerCmData transfer aborted by CMD12. Interrupt flag is cleared \xe2\x80\xa6CgDAC2 (containing one converter) peripheral clock enableAcData-phase duration0kData formatBcData latency for synchronous memoryAmData length to be transferredmDebounce doneAbDefault Color BlueAeDCMI peripheral clock0iDevice IDAbDevice HNP enabledCkDHOLD flag clear bit Set by software to clear the DHOLD \xe2\x80\xa6Cechannel differential or single-ended mode for channelCjData and command direction signals polarity selection. \xe2\x80\xa6Bjgroup regular sequencer discontinuous modeAoPLL1 DIVP divider output enableAoPLL1 DIVQ divider output enableAoPLL1 DIVR divider output enableAbDelay block bypassAaDMA1 Clock Enable0AaDMA2 Clock Enable0B`Enable DMA read channel requestsAiEnable DMA wread channel.BiDMA request signal enabled for USB OTG HSAichannel DMA underrun flagBaEnable DMA write channel requestsAiEnable DMA write channel.gDo PingAgDisable VLAN Type CheckCmDirection change to down clear flag Writing 1 to this bit \xe2\x80\xa6CjDirection change to down Interrupt Enable Note: If the \xe2\x80\xa6AcDQS Source for Port0CfDisable PTO Delay Request/Response response generationoDSI block resetCgDSI clock source selection (not available on all chips)AfData toggle error maskCiHold new data block transmission and reception in the \xe2\x80\xa6CnData transfer mode selection. This bit can only be written \xe2\x80\xa6BdData time segment after sample point0BfDigital temperature sensor block resetAdDrop Transmit StatusAhDevice VBUS pulsing timeCkEnable Carrier Sense Before Transmission in Full-Duplex \xe2\x80\xa6B`Extended Inter-Packet Gap EnableCkLPTIM enable The ENABLE bit is set and cleared by software.kDCMI enableCiPSSI enable The contents of the FIFO are flushed when \xe2\x80\xa6lEnable ProbelEnable SenseBbEnable best effort service latencyfEPDISD0B`Endpoint mismatch interrupt maskAeEnable Inner VLAN TagBfSynchronization error interrupt enableAkEnable Receive S-VLAN MatchAbEarly suspend maskAhExpected SYNC clear flagAbExpected SYNC flagoETH block resetAgetr_in source selection0AlEnable VLAN Tag in Rx statusAmEvent trigger input selectionAdExtended mode enable0Begroup regular external trigger sourceAcFlash access enable0CnFIFO flush. This bit is set by software. It is always read \xe2\x80\xa6A`FIFO mode enableCjFIFO level. This field gives the number of valid bytes \xe2\x80\xa6kFMAC enableoFMC block resetBaFMC kernel clock source selectionCnFIFO request interrupt enable. This bit is set and cleared \xe2\x80\xa6AjFrame number (device mode)AbFrame overrun maskAiData fetch suspended maskCiFIFO threshold level. This field defines, in Indirect \xe2\x80\xa6AdGlobal IN NAK statusClNumber of DMA requests to generate Defines the number of \xe2\x80\xa6AeGlobal OUT NAK statusBfGiant Packet Size Limit Control EnableAfChannel interrupt maskAlHASH peripheral clock enable0AiHost CDP behavior enable.CkHigh interrupt threshold for temperature sensor 1 These \xe2\x80\xa6AiHost negotiation detectedAhHost negotiation successkHNP-capableA`HSE clock bypassAlHSEM peripheral clock enable0AdHSE clock ready flagAeHSI clock calibration0AaHSI clock dividerAdHSI clock ready flagBiHorizontal Synchronization display StatusAmI2C1 Peripheral Clocks Enable0AmI2C2 Peripheral Clocks Enable0AmI2C3 Peripheral Clocks Enable0AmI2C4 Peripheral Clocks Enable0AmI2C5 Peripheral Clocks Enable0AfI2S configuration modeAdI2S linear prescalerAbI2S mode selectionAfI2S standard selectionAdID input pin changedAeIDLE interrupt enableCmIDMA enable This bit can only be written by firmware when \xe2\x80\xa6CmIDMA transfer error. Interrupt flag is cleared by writing \xe2\x80\xa6AjIN endpoint interrupt bitsAkIN endpoints interrupt maskAeIN endpoint interruptAoBank 1 inconsistency error flagfINEPNEBoCOMP channel 1 inverting input selection field.0CaCOMP channel 1 non-inverting input selection bit.0oSource for Port0BnLocking the AF configuration of associated IOs11fITTXFEAkIndependent Watchdog 1 modeAngroup injected conversion stopCbgroup injected end of unitary conversion interruptCdgroup injected end of sequence conversions interruptBhgroup injected external trigger polarityAdL1 deep sleep enableAgL1 Shallow Sleep enableAjLayer 3 IP DA Match Enable0AgLayer 3 Protocol Enable0AjLayer 3 IP SA Match Enable0BeLayer 4 Destination Port Match Enable0AgLayer 4 Protocol Enable0B`Layer 4 Source Port Match Enable0ClLong Bit Period Error Interrupt Enable The LBPEIE bit is \xe2\x80\xa6CcADC LDO output voltage ready (not always available)CjLate frame synchronization detection. This bit is read \xe2\x80\xa6CjLow interrupt threshold for temperature sensor 1 These \xe2\x80\xa6AkLog Min Pdelay_Req IntervaloLPI Tx AutomateAlLPM token acknowledge enablelLPM responseAiLPTIM1 stop in debug modeAiLPTIM2 stop in debug modeAiLPTIM3 stop in debug modeAiLPTIM4 stop in debug modeAiLPTIM5 stop in debug modeAeLSE oscillator bypassBaLSE oscillator driving capabilityAdLSE oscillator readyAaLeft shift factorAdLSI oscillator readyAmLCD-TFT controller enable bitAlLTDC peripheral clock enable0AiIP major revision number.CcMask the most-significant bits starting at this bitjSPI MasterCm31: 0]: Status match Value to be compared with the masked \xe2\x80\xa6BcMemory burst transfer configurationCkMaster clock divider. These bits are set and cleared by \xe2\x80\xa6AlMDMA Peripheral Clock Enable0BbCommon memory x data bus Hi-Z timeAjCommon memory x setup timeAeNumber of microphonesAiIP minor revision number.AfStatus Mode for Bank 1AfStatus Mode for Bank 2AkMode Fault interrupt enableAjNot Acknowledge flag clearBiNot acknowledge received interrupt enablefNAKSTS0CmNumber of slots in an audio frame. These bits are set and \xe2\x80\xa6oNumber of bytesAbCS Source for Port0AiNon-periodic TxFIFO emptyBhNominal Time segment before sample pointBgNominal Time segment after sample pointAcOwn Address 2 masksCfOdd frame (request iso/interrupt transaction to be \xe2\x80\xa6AkOUT endpoint interrupt bitsAlOUT endpoints interrupt maskAfOUT endpoint interruptAlOne sample bit method enableAfHigh-speed mode enableBnOne-Step Timestamp Egress Asymmetry CorrectionBoOne-Step Timestamp Ingress Asymmetry CorrectionBnOUT token received when endpoint disabled maskAbOTG interrupt maskmOTG interruptAhOverrun interrupt enableBnData buffer overrun/underrun interrupt enable.oOverrun DisableBcgroup regular overrun configurationCnOverrun / underrun. This bit is read only. The overrun and \xe2\x80\xa6iPB(6) Fm+AdPB(7) Fast Mode PlusAdPB(8) Fast Mode PlusiPB(9) Fm+BgPeripheral burst transfer configurationAdPixel clock polarityAfPEC Error in receptionCnSet the PENDSTSET bit in the ICSR register which will pend \xe2\x80\xa600CnSet the PENDSVSET bit in the ICSR register which will pend \xe2\x80\xa600AlClears the Parity error flagAmParity error interrupt enableAmper_ck clock source selectionAjPeripheral flow controllerBfBank 1 programming sequence error flagBmFull-speed internal serial transceiver enableB`Peripheral increment offset sizelPacket count00AePLL1 clock ready flagAjPLL1 input frequency rangeBeDIVMx and PLLs clock source selectionAoFlexible PPS Output Mode EnableBdPreamble Length for Transmit PacketsCmProtocol configuration. These bits are set and cleared by \xe2\x80\xa6AkDM pull-up detection statusAjPeriodic TxFIFO empty maskjPower DownjPower down0CgPower saving configuration bit This bit can only be \xe2\x80\xa6jBurst readAeStart of Receive ListBaBank 1 read protection error flagAhBank 1 secure error flagCmReady (PSSI_RDY) polarity This bit indicates the level on \xe2\x80\xa6AaSets reload value000AbNBYTES reload modeAdCounter reload valuekRevision IDAbReverse input dataAaReceive LPI EntryA`Receive LPI ExitAaReceive LPI StateBcRandom Number Generator block resetBaRNG kernel clock source selectionBfMAC MII Receive Protocol Engine StatusBbMTL Rx Queue Read Controller StateCjReset after read enable This bit is set and cleared by \xe2\x80\xa6BaHSE division factor for RTC clockAjRTC clock source selectionCkKeep system D3 domain in Run mode regardless of the CPU \xe2\x80\xa6BkMTL Rx Queue Write Controller Active StatusAcI2C Read/Write DataBfRemote wakeup Packet Forwarding EnableAjRemote wakeup FIFO PointerCkRead wait stop This bit is written by firmware and auto \xe2\x80\xa6AgRemote wakeup signalingClRx-Missing Acknowledge In receive mode, RXACKE is set by \xe2\x80\xa6CkRx-Byte Received Interrupt Enable The RXBRIE bit is set \xe2\x80\xa6Ab8-bit receive dataAlRXFIFO Full interrupt enableA`RxFIFO non-emptyBaRXFIFO threshold interrupt enableAeRXNE interrupt enable0AdRxFIFO Packing LeVeLAlNumber of MTL Receive QueuesAnMTL Rx Queue Fill-Level StatuskSTerEO ModeAmSAI1 Peripheral Clocks Enable0AmSAI2 Peripheral Clocks Enable0AmSAI3 Peripheral Clocks Enable0AmSAI4 Peripheral Clocks Enable0BbEnable saturation error interruptsCkD1 domain DStandby flag This bit is set by hardware and \xe2\x80\xa6CkD2 domain DStandby flag This bit is set by hardware and \xe2\x80\xa6BoSynchronization Block Detected Interrupt EnableCmShort Bit Period Error Interrupt Enable The SBPEIE bit is \xe2\x80\xa6AjVoltage scaler enable bit.0oData setup timenData hold timeCjSD I/O interrupt enable functions This bit can only be \xe2\x80\xa6CiSDIO interrupt received. Interrupt flag is cleared by \xe2\x80\xa6kSecure modeCgSFT Option Bit The SFTOPT bit is set and cleared by \xe2\x80\xa6AaSet global IN NAKAbSet global OUT NAKBbDMA request trigger input selectedClSlot enable. These bits are set and cleared by software. \xe2\x80\xa6CkSlot size This bits is set and cleared by software. The \xe2\x80\xa6AaPort sleep statusBcSMBus Device Default address enableAiSMBus Host address enableAdSend LPM transactionAnSub-nanosecond Increment ValueAmSPI1 Peripheral Clocks Enable0AmSPI2 Peripheral Clocks Enable0AmSPI3 Peripheral Clocks Enable0AmSPI4 Peripheral Clocks Enable0AmSPI5 Peripheral Clocks Enable0AmSPI6 Peripheral Clocks Enable0kSRP-capableBnSession request/new session detected interruptAgSession request successCnSample shift By default, the OCTOSPI samples data 1/2 of a \xe2\x80\xa60BfSTALL response received interrupt maskAiStop detection flag clearAoSTOP detection Interrupt enableAlGenerate software SYNC eventBbStop watch trigger input selectionAhchannel software triggerCmSynchronization enable. These bits are set and cleared by \xe2\x80\xa6AfSynchronization inputsAgTamper interrupt enableBlActivate timestamp on tamper detection eventAfStart of Transmit ListAoTransfer Error Interrupt EnableAmTransfer Error interrupt flagAmExtended clock timeout enableBeMAC Transmit Packet Controller StatusB`TI frame format error flag clearAlTIM1 peripheral clock enable0AkTIM peripheral clock enable00000000000AlTIM8 peripheral clock enable0CkTimeout enable The TIMOUT bit controls the Timeout feature.BaTimers clocks prescaler selectionAbTransmit LPI EntryAaTransmit LPI ExitAbTransmit LPI StateBoTotal Height (in units of horizontal scan line)BlTotal Width (in units of pixel clock period)BgMAC MII Transmit Protocol Engine StatusAkEnable bufferable transfersBcMTL Tx Queue Read Controller StatusClConfigurable digital filter for trigger The TRGFLT value \xe2\x80\xa6AnExternal trigger output enableChTrigger enable and polarity The TRIGEN bits controls \xe2\x80\xa6AkTimestamp event active edgeAaTSERFC flag clearAdInitialize TimestampAjTimestamp Seconds OverflowBeOutput the internal reference voltageB`PPS Target Time Seconds RegisterA`Update TimestampBdMTL Tx Queue Write Controller StatusCmTx-Missing Acknowledge Error In transmission mode, TXACKE \xe2\x80\xa6CnTx-Byte Request Interrupt Enable The TXBRIE bit is set and \xe2\x80\xa6Ac8-bit transmit dataAfTransaction error maskAmTXFIFO empty interrupt enablefTXFNUMmTxFIFO numberBaTXFIFO threshold interrupt enableAdTx Packet Count GoodAmNumber of MTL Transmit QueuesAmMTL Tx Queue Not Empty StatusAgTXTFIE interrupt enableCcBehavior of slave transmitter at underrun conditionCdDetection of underrun condition at slave transmitterhUIF copyA`ULPI Auto-resumefUSBAEP0nUSB reset maskiUSB resetBlUSBOTG 1 and 2 kernel clock source selectionkVBAT enableAjDevice VBUS discharge timeAiInverting input selectionCmVOS Ready bit for VCORE voltage scaling output selection. \xe2\x80\xa6AmNon-inverting input selectionnVREFINT enableAlVREF peripheral clock enable0CfVoltage switch critical timing section completion. \xe2\x80\xa6BgVertical Synchronization display StatusoWait enable bit0ChWaveform shape polarity The WAVEPOL bit controls the \xe2\x80\xa6CjWrong clock configuration flag. This bit is read only. \xe2\x80\xa6CnWide bus mode enable bit This bit can only be written when \xe2\x80\xa6ClEnable Wakeup Pin WKUPn+1 Each bit is set and cleared by \xe2\x80\xa6BbBank 1 write protection error flagBaWrite protection for flash bank 1BaWrite protection for flash bank 2AiWWDG1 reset scope controlAiWWDG2 reset scope controlAcX1 buffer full flagmTransfer size0CbTransfer size for non-isochronuous/interrupt pipesAhBase address of Y bufferAcY buffer empty flagCmRemoves and returns the value in the set, if any, that is \xe2\x80\xa6AcSIE status registerAj0x50 - SIE status registerBgBit 31 - Reduced timings for simulation0CcSkip elements on this stream while the provided \xe2\x80\xa60ClBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SLEEPENTER \xe2\x80\xa60CmBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SLEEPENTER \xe2\x80\xa60CaSleep state during automatic collision resolutionCi0x420 - Sleep state during automatic collision resolutionCeBit 0 - Reflects the sleep state during automatic \xe2\x80\xa6AiState machine pin controlB`0x14 - State machine pin controlCkBits 4:7 - Write 1 to instantly clear internal SM state \xe2\x80\xa60BgSelect PTP packets for Taking SnapshotsCgBank 1 ECC single correction error interrupt enable bitoSniffer ControlAg0x434 - Sniffer ControlCmData accumulator for sniff hardware Write an initial seed \xe2\x80\xa6Ch0x438 - Data accumulator for sniff hardware Write an \xe2\x80\xa6CnReturns the span pointing to the closing delimiter of this \xe2\x80\xa6CjAdd another error message to self such that it will be \xe2\x80\xa6AcSPDIFRX block resetBeSPDIFRX kernel clock source selectionkSPI controlAb0xf4 - SPI controlB`Bit 16 - SPI DDR transfer enable0CnReturns the last key-value pair and the rest of the slice, \xe2\x80\xa6DjReturns the last value and the rest of the slice, or <code>None</code> \xe2\x80\xa6AgSTART byte transmissionClBit 3 - Continuously perform conversions whilst this bit \xe2\x80\xa60CmBit 2 - Start a single conversion. Self-clearing. Ignored \xe2\x80\xa60CjBit 4 - Comparison used for the MOV x, STATUS instruction.0AnBit 4 - Host: Stop transaction0AcFIFO stream controlAj0x18 - FIFO stream controlCjBits 0:21 - Write a nonzero value to start a streaming \xe2\x80\xa60EhModifies this set to contain the difference of <code>self</code> and <code>rhs</code>\xe2\x80\xa6AmSYNC warning interrupt enableCaSYSCFG peripheral clock enable during CSleep mode0ChUse the SysTick Calibration Value Register to enable \xe2\x80\xa6Cj0xe01c - Use the SysTick Calibration Value Register to \xe2\x80\xa6CnDefault header for NFC tag. Software can read these values \xe2\x80\xa6Cn0x00 - Default header for NFC tag. Software can read these \xe2\x80\xa61Cn0x04 - Default header for NFC tag. Software can read these \xe2\x80\xa62Cn0x08 - Default header for NFC tag. Software can read these \xe2\x80\xa63Cn0x0c - Default header for NFC tag. Software can read these \xe2\x80\xa6ClTake elements from this stream until the provided future \xe2\x80\xa60CeTake elements from this stream while the provided \xe2\x80\xa60AgEnable RADIO in RX modeAn0x04 - Enable RADIO in RX modeeBit 0jStop RADIOAa0x0c - Stop RADIO2AdStop SPI transactionAk0x14 - Stop SPI transaction4AdStop TWI transactionAk0x14 - Stop TWI transaction6CmStop TWI transaction. Must be issued while the TWI master \xe2\x80\xa6Cm0x14 - Stop TWI transaction. Must be issued while the TWI \xe2\x80\xa68328CgStops the SAADC and terminates all on-going conversionsCf0x08 - Stops the SAADC and terminates all on-going \xe2\x80\xa6:jStop TimerAa0x04 - Stop Timer<A`Stop RTC COUNTERAg0x04 - Stop RTC COUNTER>AlStop temperature measurementBc0x04 - Stop temperature measurementeBit 0BiTask stopping the random number generatorC`0x04 - Task stopping the random number generator2AhStop resolving addressesAo0x08 - Stop resolving addresses4AjStop encryption/decryptionBa0x08 - Stop encryption/decryption6BdTask stopping the quadrature decoderBk0x04 - Task stopping the quadrature decoder8oStop comparatorAf0x04 - Stop comparator:10:jStop TimerAa0x04 - Stop Timer<ClStops PWM pulse generation on all channels at the end of \xe2\x80\xa6Cl0x04 - Stops PWM pulse generation on all channels at the \xe2\x80\xa6>AbStops PDM transferAi0x04 - Stops PDM transfereBit 0ClStops I2S transfer. Also stops MCK generator. Triggering \xe2\x80\xa6Ch0x04 - Stops I2S transfer. Also stops MCK generator. \xe2\x80\xa62AgEnable RADIO in TX modeAn0x00 - Enable RADIO in TX mode4DcCreates a new <code>Fuse</code>-wrapped future which is already \xe2\x80\xa6AkTimeout at a specific time.00000000CeConvert the Duration to an integer number of minutes.0BcToggle the field bit by passing oneBdToggle the field bit by passing zero10DkIf the cursor is pointing at a <code>TokenTree</code>, returns it along \xe2\x80\xa6AiTrace clock enable enableCbBits 0:1 - Address and instruction transfer format0CnBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[0] \xe2\x80\xa60CkBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[0]0CjBit 0 - Enable or disable interrupt for TRIGGERED[0] event0CnBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[1] \xe2\x80\xa60CkBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[1]0CjBit 1 - Enable or disable interrupt for TRIGGERED[1] event0CnBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[2] \xe2\x80\xa60CkBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[2]0CjBit 2 - Enable or disable interrupt for TRIGGERED[2] event0CnBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[3] \xe2\x80\xa60CkBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[3]0CjBit 3 - Enable or disable interrupt for TRIGGERED[3] event0CnBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[4] \xe2\x80\xa60CkBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[4]0CjBit 4 - Enable or disable interrupt for TRIGGERED[4] event0CnBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[5] \xe2\x80\xa60CkBit 5 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[5]0CjBit 5 - Enable or disable interrupt for TRIGGERED[5] event0CnBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[6] \xe2\x80\xa60CkBit 6 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[6]0CjBit 6 - Enable or disable interrupt for TRIGGERED[6] event0CnBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[7] \xe2\x80\xa60CkBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[7]0CjBit 7 - Enable or disable interrupt for TRIGGERED[7] event0CnBit 8 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[8] \xe2\x80\xa60CkBit 8 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[8]0CjBit 8 - Enable or disable interrupt for TRIGGERED[8] event0CnBit 9 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TRIGGERED[9] \xe2\x80\xa60CkBit 9 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TRIGGERED[9]0CjBit 9 - Enable or disable interrupt for TRIGGERED[9] event0CkNon-blockingly tries to access the underlying value. If \xe2\x80\xa6CnAttempt to concatenate all items of a stream into a single \xe2\x80\xa60ChAttempt to filter the values produced by this stream \xe2\x80\xa60CnTries to insert a key-value pair into the map, and returns \xe2\x80\xa6ClWaits for either one of two differently-typed futures to \xe2\x80\xa6DjCreates a <code>TryStream</code> from a seed and a closure returning a \xe2\x80\xa6AkTimestamp Target Time ErrorClBits 0:2 - Number of bits in the last or first byte read \xe2\x80\xa60CjTx FIFO half empty interrupt enable Set and cleared by \xe2\x80\xa6AfMTL Transmit FIFO SizeClBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TXFRAMEEND \xe2\x80\xa60CmBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TXFRAMEEND \xe2\x80\xa60ChBit 4 - Enable or disable interrupt for TXFRAMEEND event0CbMMC Transmit LPI transition counter interrupt MaskCdMMC Transmit LPI transition counter interrupt statusCcMMC Transmit LPI microsecond counter interrupt MaskCeMMC Transmit LPI microsecond counter interrupt statusCgMMC Transmit Multiple Collision Good Packet Counter \xe2\x80\xa60BbTx Multiple Collision Good PacketsCeMMC Transmit Single Collision Good Packet Counter \xe2\x80\xa60B`Tx Single Collision Good PacketsCnTx FIFO underrun error interrupt enable Set and cleared by \xe2\x80\xa6AhULPI External VBUS DriveAlULPI external VBUS indicatorChTurns a <code>Future&lt;Output = T&gt;</code> into a \xe2\x80\xa60AcUSART10 block resetCbUSART1 Peripheral Clocks Enable During CSleep Mode0CbUSART2 Peripheral Clocks Enable During CSleep Mode0CbUSART3 Peripheral Clocks Enable During CSleep Mode0CbUSART6 Peripheral Clocks Enable During CSleep Mode0ClWhere to connect the USB controller. Should be to_phy by \xe2\x80\xa6Ci0x74 - Where to connect the USB controller. Should be \xe2\x80\xa6ClBit 8 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for USBREMOVED \xe2\x80\xa60CmBit 8 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for USBREMOVED \xe2\x80\xa60CkAn iterator visiting all values mutably in arbitrary order.ClReturn an iterator over mutable references to the values \xe2\x80\xa61CiReturn an iterator over mutable references to the the \xe2\x80\xa61ChBit 0 - VBUS input detection status (USBDETECTED and \xe2\x80\xa6CnBits 0:8 - Active exception number field. Reset clears the \xe2\x80\xa6BoWait for a new value to be written and read it.CgA wait queue implementation using a doubly linked list.CdWait until <code>f</code> returns <code>Some</code>.AbFlash signal delayDcWrites a signed 128 bit integer <code>n</code> to <code>buf</code>.DjWrites bytes to slave with address <code>address</code> and then reads \xe2\x80\xa600DfWrites an unsigned 128 bit integer <code>n</code> to <code>buf</code>.EmWrites an unsigned integer <code>n</code> to <code>buf</code> using only <code>nbytes</code>.BeSelect the XIP Streaming FIFO as TREQ000B`Size of Y buffer in 16-bit wordsCfArgument multiplied by 1/128, result multiplied by 128CgRegister accumulating the number of detected double \xe2\x80\xa6CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ACQUIRED eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ACQUIRED eventn0: Active high00B`1: Led active on output pin highBbBreak input tim_brk is active highBbHigh level is active for SS signalCePSSI_DE active high (1 indicates that data is valid).CjPSSI_RDY active high (1 indicates that the receiver is \xe2\x80\xa6BcData enable polarity is active highCbHorizontal synchronization polarity is active highC`Vertical synchronization polarity is active highAaNWAIT active highClEnable ADC alt_clk, so that ADC alt_clk can be driven be \xe2\x80\xa6Ai1: Slave 10Bit addressingAo1: Master 10Bit addressing modeCjAHB Bus timeout or AHB bus illegal access Flash during \xe2\x80\xa6ClAHB triggered Command Sequences Error Detected interrupt \xe2\x80\xa6CmIndicates the sequence index when an AHB command error is \xe2\x80\xa6DjField <code>AHB_ERROR</code> reader - Logical OR of the READ_ERROR and \xe2\x80\xa6000CjArm alarm 0, and configure the time it will fire. Once \xe2\x80\xa6CjArm alarm 1, and configure the time it will fire. Once \xe2\x80\xa6CjArm alarm 2, and configure the time it will fire. Once \xe2\x80\xa6CjArm alarm 3, and configure the time it will fire. Once \xe2\x80\xa6CmThis bit field contains the temperature count (raw sensor \xe2\x80\xa6000CcNumber of bytes transferred in the last transaction000CdNumber of bytes received in last granted transactionCgNumber of bytes transmitted in last granted transaction22CgNumber of bytes transferred in the last RXD transactionCgNumber of bytes transferred in the last TXD transactionAkSize of last incoming frameAfSize of outgoing frameCiNumber of 16-bit samples written to output RAM buffer \xe2\x80\xa6CnDescription cluster[n]: Number of bytes transferred in the \xe2\x80\xa6808AkAnalog detect configurationDaField <code>ANADETECT</code> reader - Analog detect configurationDaField <code>ANADETECT</code> writer - Analog detect configurationCfTriggered by AHB read command (triggered by AHB read).ChTriggered by AHB write command (triggered by AHB Write).CnTriggered by IP command (triggered by setting register bit \xe2\x80\xa6BiTriggered by suspended command (resumed).lAWRWAIT unitCmType representing the absence of an entry, as returned by \xe2\x80\xa6AnAddress mode (7-bit / 10-bit).0CbFuture for the <code>always_ready</code> function.C`Wrapper type for errors originating from the \xe2\x80\xa6CnWrapper type for errors returned by <code>AtomicDevice</code>.CkAn integer type which can be safely shared between threads.0BlA synchronization primitive for task wakeup.CmThe interface captures 16-bit data on every parallel data \xe2\x80\xa6CiBT_FUSE_SEL (connected to gpio bt_fuse_sel) shows the \xe2\x80\xa6CeBUFF_STATUS (rw) register accessor: Buffer status \xe2\x80\xa6BeField <code>busfabric</code> reader -000BeField <code>busfabric</code> writer -00DbField <code>BUS_RESET</code> reader - Source: SIE_STATUS.BUS_RESET000D`Field <code>BUS_RESET</code> reader - Device: bus reset receivedDbField <code>BUS_RESET</code> writer - Source: SIE_STATUS.BUS_RESET0D`Field <code>BUS_RESET</code> writer - Device: bus reset receivedAlThe <code>|=</code> operatorAjBit-wise write field proxy00000000000AmRCC AHB1 Sleep Clock RegisterAmRCC AHB2 Sleep Clock RegisterAmRCC AHB3 Sleep Clock RegisterAmRCC AHB4 Sleep Clock RegisterAmRCC APB2 Sleep Clock RegisterAmRCC APB3 Sleep Clock RegisterAmRCC APB4 Sleep Clock RegisterCgCacheable attribute is off for read/write transactions.CfCacheable attribute is on for read/write transactions.AkStatus indication of CAMP2.AiDCP capability 0 register0AiDCP capability 1 register0kCC_HOST_RGFAmCRYPTOCELL HOST_RGF interfaceCiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[0].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[0].LIMITH eventCbEnable or disable interrupt for CH[0].LIMITH eventDbField <code>CH0LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH0LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH0LIMITH</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH0LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH0LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH0LIMITH</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[0].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[0].LIMITL eventCbEnable or disable interrupt for CH[0].LIMITL eventDbField <code>CH0LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH0LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH0LIMITL</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH0LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH0LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH0LIMITL</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6AnDCP channel 0 options register00000AmDCP channel 0 status register00000CjCH0_DBG_TCR (r) register accessor: Read to get channel \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[1].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[1].LIMITH eventCbEnable or disable interrupt for CH[1].LIMITH eventDbField <code>CH1LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH1LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH1LIMITH</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH1LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH1LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH1LIMITH</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[1].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[1].LIMITL eventCbEnable or disable interrupt for CH[1].LIMITL eventDbField <code>CH1LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH1LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH1LIMITL</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH1LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH1LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH1LIMITL</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6AnDCP channel 1 options register00000AmDCP channel 1 status register00000CjCH1_DBG_TCR (r) register accessor: Read to get channel \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[2].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[2].LIMITH eventCbEnable or disable interrupt for CH[2].LIMITH eventDbField <code>CH2LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH2LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH2LIMITH</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH2LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH2LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH2LIMITH</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[2].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[2].LIMITL eventCbEnable or disable interrupt for CH[2].LIMITL eventDbField <code>CH2LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH2LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH2LIMITL</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH2LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH2LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH2LIMITL</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6AnDCP channel 2 options register00000AmDCP channel 2 status register00000CjCH2_DBG_TCR (r) register accessor: Read to get channel \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[3].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[3].LIMITH eventCbEnable or disable interrupt for CH[3].LIMITH eventDbField <code>CH3LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH3LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH3LIMITH</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH3LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH3LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH3LIMITH</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[3].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[3].LIMITL eventCbEnable or disable interrupt for CH[3].LIMITL eventDbField <code>CH3LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH3LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH3LIMITL</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH3LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH3LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH3LIMITL</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6AnDCP channel 3 options register00000AmDCP channel 3 status register00000CjCH3_DBG_TCR (r) register accessor: Read to get channel \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[4].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[4].LIMITH eventCbEnable or disable interrupt for CH[4].LIMITH eventDbField <code>CH4LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH4LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH4LIMITH</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH4LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH4LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH4LIMITH</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[4].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[4].LIMITL eventCbEnable or disable interrupt for CH[4].LIMITL eventDbField <code>CH4LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH4LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH4LIMITL</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH4LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH4LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH4LIMITL</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6CjCH4_DBG_TCR (r) register accessor: Read to get channel \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[5].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[5].LIMITH eventCbEnable or disable interrupt for CH[5].LIMITH eventDbField <code>CH5LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH5LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH5LIMITH</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH5LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH5LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH5LIMITH</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[5].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[5].LIMITL eventCbEnable or disable interrupt for CH[5].LIMITL eventDbField <code>CH5LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH5LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH5LIMITL</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH5LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH5LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH5LIMITL</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6CjCH5_DBG_TCR (r) register accessor: Read to get channel \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[6].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[6].LIMITH eventCbEnable or disable interrupt for CH[6].LIMITH eventDbField <code>CH6LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH6LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH6LIMITH</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH6LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH6LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH6LIMITH</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[6].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[6].LIMITL eventCbEnable or disable interrupt for CH[6].LIMITL eventDbField <code>CH6LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH6LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH6LIMITL</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH6LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH6LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH6LIMITL</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6CjCH6_DBG_TCR (r) register accessor: Read to get channel \xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[7].LIMITH eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[7].LIMITH eventCbEnable or disable interrupt for CH[7].LIMITH eventDbField <code>CH7LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH7LIMITH</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH7LIMITH</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH7LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH7LIMITH</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH7LIMITH</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CH[7].LIMITL eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CH[7].LIMITL eventCbEnable or disable interrupt for CH[7].LIMITL eventDbField <code>CH7LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH7LIMITL</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH7LIMITL</code> reader - Enable or disable interrupt for CH\xe2\x80\xa6DbField <code>CH7LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CH7LIMITL</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DkField <code>CH7LIMITL</code> writer - Enable or disable interrupt for CH\xe2\x80\xa6CjCH7_DBG_TCR (r) register accessor: Read to get channel \xe2\x80\xa6CjCH8_DBG_TCR (r) register accessor: Read to get channel \xe2\x80\xa6CjCH9_DBG_TCR (r) register accessor: Read to get channel \xe2\x80\xa6CfCHAINx done interrupt detection bit 0: CHAIN0 done \xe2\x80\xa6000AlDCP channel control register0AdUSB OTG charge VBUS.000AmCheck the contact of USB plug000CmCH_AL1_CTRL (rw) register accessor: DMA Channel 0 Control \xe2\x80\xa6CmCH_AL2_CTRL (rw) register accessor: DMA Channel 0 Control \xe2\x80\xa6CmCH_AL3_CTRL (rw) register accessor: DMA Channel 0 Control \xe2\x80\xa6CcReflects whether the cipher block must load the \xe2\x80\xa6CeCipher mode selection field. Reflects the mode of \xe2\x80\xa6BeField <code>CLKDIV_M1</code> reader -BeField <code>CLKDIV_M1</code> writer -kdivide by 1kdivide by 2kdivide by 3kdivide by 4kdivide by 5kdivide by 6kdivide by 7kdivide by 8Ajpll3_sw_clk (divided by 2)AcPLL2 (divided by 2)AgENET PLL (divided by 2):9876543nlpi2c_clk_rootDfField <code>CLKSOURCE</code> reader - SysTick clock source. Always \xe2\x80\xa6DfField <code>CLKSOURCE</code> writer - SysTick clock source. Always \xe2\x80\xa6CmCLK_ADC_DIV (rw) register accessor: Clock divisor, can be \xe2\x80\xa6CiCCM_CLKO1 output to reflect CCM_CLKO1 or CCM_CLKO2 clocksCmCLK_REF_DIV (rw) register accessor: Clock divisor, can be \xe2\x80\xa6CmCLK_RTC_DIV (rw) register accessor: Clock divisor, can be \xe2\x80\xa6CmCLK_SYS_DIV (rw) register accessor: Clock divisor, can be \xe2\x80\xa6CmCLK_USB_DIV (rw) register accessor: Clock divisor, can be \xe2\x80\xa6Bhck_spre (usually 1 Hz) clock is selectedCiClear the status/pointers of AHB RX Buffer. Auto-cleared.CiClear the status/pointers of AHB TX Buffer. Auto-cleared.CkClear the instruction pointer which is internally saved \xe2\x80\xa6CjPointer to data structure holding AES key and NONCE vectorCfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COLLISION eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COLLISION eventBoEnable or disable interrupt for COLLISION eventDbField <code>COLLISION</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>COLLISION</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>COLLISION</code> reader - Enable or disable interrupt for \xe2\x80\xa6DbField <code>COLLISION</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>COLLISION</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>COLLISION</code> writer - Enable or disable interrupt for \xe2\x80\xa6CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[0] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[0] event10CjWrite \xe2\x80\x981\xe2\x80\x99 to enable event routing for COMPARE[0] eventCkWrite \xe2\x80\x981\xe2\x80\x99 to disable event routing for COMPARE[0] event32CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[1] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[1] event10CjWrite \xe2\x80\x981\xe2\x80\x99 to enable event routing for COMPARE[1] eventCkWrite \xe2\x80\x981\xe2\x80\x99 to disable event routing for COMPARE[1] event32CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[2] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[2] event10CjWrite \xe2\x80\x981\xe2\x80\x99 to enable event routing for COMPARE[2] eventCkWrite \xe2\x80\x981\xe2\x80\x99 to disable event routing for COMPARE[2] event32CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[3] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[3] event10CjWrite \xe2\x80\x981\xe2\x80\x99 to enable event routing for COMPARE[3] eventCkWrite \xe2\x80\x981\xe2\x80\x99 to disable event routing for COMPARE[3] event32CgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[4] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[4] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for COMPARE[5] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for COMPARE[5] eventBgOC1REF signal is used as trigger outputAnOC1REF signal is used as TRGO2BgOC2REF signal is used as trigger outputAnOC2REF signal is used as TRGO2BgOC3REF signal is used as trigger outputAnOC3REF signal is used as TRGO2BgOC4REF signal is used as trigger outputAnOC4REF signal is used as TRGO2AnOC5REF signal is used as TRGO2AnOC6REF signal is used as TRGO2A`19 - COMP_LPCOMPAfConfiguration registerCaConfiguration of parity and hardware flow control1011CfConfiguration register for the address match mechanismCkDescription collection[n]: Configuration for OUT[n], SET[n]CeDescription cluster[n]: Input configuration for CH[n]44CgField <code>CONNECTED</code> reader - Device: connectedCgField <code>CONNECTED</code> writer - Device: connectedAido not assert core0 resetAbassert core0 resetDiField <code>COUNTFLAG</code> reader - Returns 1 if timer counted to 0 \xe2\x80\xa6CkCPU power gate control. Used as software override. Test \xe2\x80\xa6000AaCRC configurationCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CRCERROR eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CRCERROR eventAlCRC mode for incoming framesDbField <code>CRCMODERX</code> reader - CRC mode for incoming framesDbField <code>CRCMODERX</code> writer - CRC mode for incoming framesAlCRC mode for outgoing framesDbField <code>CRCMODETX</code> reader - CRC mode for outgoing framesDbField <code>CRCMODETX</code> writer - CRC mode for outgoing framesAmCRC status of packet receivedDcField <code>CRCSTATUS</code> reader - CRC status of packet receivedDiField <code>CRC_ERROR</code> reader - CRC Error. Raised by the Serial \xe2\x80\xa6DiField <code>CRC_ERROR</code> writer - CRC Error. Raised by the Serial \xe2\x80\xa6ClMinimum duration between edge of CSN and edge of SCK and \xe2\x80\xa6AfPolarity of CSN outputCeIndicates whether the reset was the result of the \xe2\x80\xa6AbControl register 0AiMaster Control register 1CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CTSTARTED eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CTSTARTED eventDbField <code>CTSTARTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CTSTARTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DbField <code>CTSTARTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CTSTARTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CTSTOPPED eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CTSTOPPED eventDbField <code>CTSTOPPED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CTSTOPPED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DbField <code>CTSTOPPED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>CTSTOPPED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6BbCurrent (active) channel (encoded)000Ab387.5 clock cyclesAb810.5 clock cyclesCdDATAWHITEIV (rw) register accessor: an alias for \xe2\x80\xa6CkSet the size of each bus transfer (byte/halfword/word). \xe2\x80\xa6000DkField <code>DATA_SIZE</code> reader - Set the size of each bus transfer \xe2\x80\xa6000DkField <code>DATA_SIZE</code> writer - Set the size of each bus transfer \xe2\x80\xa6000CkDBG_CFGINFO (r) register accessor: The PIO hardware has \xe2\x80\xa6BfEnable DC/DC converter for REG1 stage.ClSelect 128-bit DCP key from 256-bit key from SNVS Master \xe2\x80\xa6AaDCX configurationDaField <code>DESIGNER0</code> reader - These bits read back as 0x10DaField <code>DESIGNER1</code> reader - These bits read back as 0x40CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DEVMATCH eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DEVMATCH eventCjOnly PSSI_DE function enabled, but mapped to PSSI_RDY pin.Aa110 - DFSDM1_FLT0Aa111 - DFSDM1_FLT1Aa112 - DFSDM1_FLT2Aa113 - DFSDM1_FLT3AbDIR clear registerAgData transfer directionCmField <code>DIRECTION</code> reader - Data transfer directionCjField <code>DIRECT_DM</code> reader - Direct control of DMCjField <code>DIRECT_DM</code> writer - Direct control of DMCjField <code>DIRECT_DP</code> reader - Direct control of DPCjField <code>DIRECT_DP</code> writer - Direct control of DPCmField <code>DIRECT_EN</code> reader - Direct bus drive enableCmField <code>DIRECT_EN</code> writer - Direct bus drive enableA`DIR set registerCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DISABLED eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DISABLED eventCb0: Unused bits are discarded at end of frame (EoF)Cldis_ref_osc - in run mode, software can manually control \xe2\x80\xa6kDivider /16kDivider /32kDivider /64Aa102 - DMAMUX1_OVRAa128 - DMAMUX2_OVRBfETC DONE0 and DONE1 IRQ State Register0BiShortcut between DOWN event and STOP task0DiField <code>DOWN_STOP</code> reader - Shortcut between DOWN event and \xe2\x80\xa60DiField <code>DOWN_STOP</code> writer - Shortcut between DOWN event and \xe2\x80\xa60CkSet the duration required to enter/exit deep power-down \xe2\x80\xa6BjEnable deep power-down mode (DPM) feature.DkField <code>DPMENABLE</code> reader - Enable deep power-down mode (DPM) \xe2\x80\xa6DkField <code>DPMENABLE</code> writer - Enable deep power-down mode (DPM) \xe2\x80\xa6AfError decoding UTF-16.CnData structure sent to a <code>proc_macro_derive</code> macro.CgError type for <code>ExclusiveDevice</code> operations.CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for EDSTOPPED eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EDSTOPPED eventDbField <code>EDSTOPPED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>EDSTOPPED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DbField <code>EDSTOPPED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>EDSTOPPED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6Cl3: EEPROM read mode (TX then RX; RX starts after control \xe2\x80\xa6AnAlternate bytes on eight linesCfReflects whether the DCP must perform a blit operationCjReflects whether the selected hashing function must be \xe2\x80\xa6kCOMP enablekEnable UARTjEnable SPI1kEnable SPIMA`Enable SPI slavejEnable TWIkEnable TWIMkEnable TWISAgEnable or disable SAADCjEnable AARfEnableAmEnable the quadrature decodermEnable LPCOMPAjPWM module enable registerAjPDM module enable registerAbEnable I2S module.jEnable USBCkEnable QSPI peripheral and acquire the pins selected in \xe2\x80\xa6AkEnable CRYPTOCELL subsystemCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDCRYPT eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDCRYPT eventCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[0] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[0] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[1] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[1] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[2] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[2] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[3] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[3] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[4] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[4] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[5] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[5] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[6] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[6] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPIN[7] eventCfWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPIN[7] eventChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[0] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[0] eventCaEnable or disable interrupt for ENDEPOUT[0] eventDbField <code>ENDEPOUT0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT0</code> reader - Enable or disable interrupt for \xe2\x80\xa6DbField <code>ENDEPOUT0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT0</code> writer - Enable or disable interrupt for \xe2\x80\xa6ChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[1] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[1] eventCaEnable or disable interrupt for ENDEPOUT[1] eventDbField <code>ENDEPOUT1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT1</code> reader - Enable or disable interrupt for \xe2\x80\xa6DbField <code>ENDEPOUT1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT1</code> writer - Enable or disable interrupt for \xe2\x80\xa6ChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[2] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[2] eventCaEnable or disable interrupt for ENDEPOUT[2] eventDbField <code>ENDEPOUT2</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT2</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT2</code> reader - Enable or disable interrupt for \xe2\x80\xa6DbField <code>ENDEPOUT2</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT2</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT2</code> writer - Enable or disable interrupt for \xe2\x80\xa6ChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[3] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[3] eventCaEnable or disable interrupt for ENDEPOUT[3] eventDbField <code>ENDEPOUT3</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT3</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT3</code> reader - Enable or disable interrupt for \xe2\x80\xa6DbField <code>ENDEPOUT3</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT3</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT3</code> writer - Enable or disable interrupt for \xe2\x80\xa6ChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[4] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[4] eventCaEnable or disable interrupt for ENDEPOUT[4] eventDbField <code>ENDEPOUT4</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT4</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT4</code> reader - Enable or disable interrupt for \xe2\x80\xa6DbField <code>ENDEPOUT4</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT4</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT4</code> writer - Enable or disable interrupt for \xe2\x80\xa6ChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[5] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[5] eventCaEnable or disable interrupt for ENDEPOUT[5] eventDbField <code>ENDEPOUT5</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT5</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT5</code> reader - Enable or disable interrupt for \xe2\x80\xa6DbField <code>ENDEPOUT5</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT5</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT5</code> writer - Enable or disable interrupt for \xe2\x80\xa6ChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[6] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[6] eventCaEnable or disable interrupt for ENDEPOUT[6] eventDbField <code>ENDEPOUT6</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT6</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT6</code> reader - Enable or disable interrupt for \xe2\x80\xa6DbField <code>ENDEPOUT6</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT6</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT6</code> writer - Enable or disable interrupt for \xe2\x80\xa6ChWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDEPOUT[7] eventCgWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDEPOUT[7] eventCaEnable or disable interrupt for ENDEPOUT[7] eventDbField <code>ENDEPOUT7</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT7</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT7</code> reader - Enable or disable interrupt for \xe2\x80\xa6DbField <code>ENDEPOUT7</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDEPOUT7</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDEPOUT7</code> writer - Enable or disable interrupt for \xe2\x80\xa6DjField <code>ENDIANESS</code> reader - Data endianness implemented: 0 = \xe2\x80\xa6CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDISOIN eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDISOIN eventCfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDISOOUT eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDISOOUT eventBoEnable or disable interrupt for ENDISOOUT eventDbField <code>ENDISOOUT</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDISOOUT</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDISOOUT</code> reader - Enable or disable interrupt for \xe2\x80\xa6DbField <code>ENDISOOUT</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>ENDISOOUT</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>ENDISOOUT</code> writer - Enable or disable interrupt for \xe2\x80\xa6CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDKSGEN eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDKSGEN eventBiShortcut between END event and START task0DhField <code>END_START</code> reader - Shortcut between END event and \xe2\x80\xa60DhField <code>END_START</code> writer - Shortcut between END event and \xe2\x80\xa60BhEnables interrupt for the wakeup events.000CiDelay increment of the rise of squelch: 00 = Delay is \xe2\x80\xa6000BbEnables the clk to the UTMI block.000CeEnable the deglitching circuit of the USB PLL output.000BjPowers the 9-phase PLL outputs for USBPHYn000CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for EP0SETUP eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EP0SETUP eventAbEndpoint IN enableCnEPX_CONTROL (rw) register accessor: EPx Control (Host-mode \xe2\x80\xa6DjField <code>ERASEPAGE</code> reader - Register for starting erase of a \xe2\x80\xa6DjField <code>ERASEPAGE</code> writer - Register for starting erase of a \xe2\x80\xa6DjField <code>ERASEPCR0</code> reader - Register for starting erase of a \xe2\x80\xa6DjField <code>ERASEPCR0</code> writer - Register for starting erase of a \xe2\x80\xa6DhField <code>ERASEPCR1</code> reader - Register for erasing a page in \xe2\x80\xa6DhField <code>ERASEPCR1</code> writer - Register for erasing a page in \xe2\x80\xa6CcRegister starting erase of all user information \xe2\x80\xa6DhField <code>ERASEUICR</code> reader - Register starting erase of all \xe2\x80\xa6DhField <code>ERASEUICR</code> writer - Register starting erase of all \xe2\x80\xa6CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ERRORECB eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ERRORECB eventCdERRORSTATUS (rw) register accessor: an alias for \xe2\x80\xa6DbField <code>ERROR_CRC</code> reader - Source: SIE_STATUS.CRC_ERROR000DbField <code>ERROR_CRC</code> writer - Source: SIE_STATUS.CRC_ERROR0ClThis bit indicates that the hardware detected an invalid \xe2\x80\xa6000000000000000BeField <code>EVENTS_BB</code> reader -BeField <code>EVENTS_BB</code> writer -CdEVENTS_CTTO (rw) register accessor: an alias for \xe2\x80\xa6CdEVENTS_DONE (rw) register accessor: an alias for \xe2\x80\xa60CdEVENTS_DOWN (rw) register accessor: an alias for \xe2\x80\xa60BeField <code>EVENTS_IN</code> reader -BeField <code>EVENTS_IN</code> writer -CdEVENTS_NCTS (rw) register accessor: an alias for \xe2\x80\xa60CdEVENTS_PORT (rw) register accessor: an alias for \xe2\x80\xa6CdEVENTS_READ (rw) register accessor: an alias for \xe2\x80\xa6CdEVENTS_RXTO (rw) register accessor: an alias for \xe2\x80\xa60CdEVENTS_TICK (rw) register accessor: an alias for \xe2\x80\xa6BeField <code>EVENTS_UP</code> reader -0BeField <code>EVENTS_UP</code> writer -0B`External analog reference select0DfField <code>EXTREFSEL</code> reader - External analog reference select0DfField <code>EXTREFSEL</code> writer - External analog reference select0BaEthernet: DMA mode register (DMA)BdEthernet: media access control (MAC)BaEthernet: MTL mode register (MTL)C`A closure expression: <code>|a, b| a + b</code>.CaA for loop: <code>for pat in expr { ... }</code>.EkAddress-of operation: <code>&amp;raw const place</code> or <code>&amp;raw mut place</code>.CcAn error to extend <code>CString</code> with bytes.DcAn <code>extern crate</code> item: <code>extern crate serde</code>.DfField <code>FBDIV_INT</code> reader - see ctrl reg description for \xe2\x80\xa6DfField <code>FBDIV_INT</code> writer - see ctrl reg description for \xe2\x80\xa6BeField <code>FC0_DELAY</code> reader -BeField <code>FC0_DELAY</code> writer -CnFC0_MAX_KHZ (rw) register accessor: Maximum pass frequency \xe2\x80\xa6CnFC0_MIN_KHZ (rw) register accessor: Minimum pass frequency \xe2\x80\xa6CgFC0_REF_KHZ (rw) register accessor: Reference clock \xe2\x80\xa6AcFIFO debug registerCfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for FIELDLOST eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for FIELDLOST eventBoEnable or disable interrupt for FIELDLOST eventDbField <code>FIELDLOST</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>FIELDLOST</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>FIELDLOST</code> reader - Enable or disable interrupt for \xe2\x80\xa6DbField <code>FIELDLOST</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>FIELDLOST</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>FIELDLOST</code> writer - Enable or disable interrupt for \xe2\x80\xa6DcField <code>FIFO_FULL</code> reader - When 1, indicates the XIP \xe2\x80\xa6CjFIFO_LEVELS (r) register accessor: Debug RAF, WAF, TDF \xe2\x80\xa6h5 frameskFIFO levelsDjField <code>FORCE_MSB</code> reader - ORed into bits 29:28 of the lane \xe2\x80\xa6000DjField <code>FORCE_MSB</code> writer - ORed into bits 29:28 of the lane \xe2\x80\xa6000CmThe local force signal, CTRL2[FORCE], from this submodule \xe2\x80\xa6CmThe master force signal from submodule 0 is used to force \xe2\x80\xa6CjThe local reload signal from this submodule is used to \xe2\x80\xa6CmThe master reload signal from submodule0 is used to force \xe2\x80\xa6CnThe local sync signal from this submodule is used to force \xe2\x80\xa6CkThe master sync signal from submodule0 is used to force \xe2\x80\xa6CnThe external force signal, EXT_FORCE, from outside the PWM \xe2\x80\xa6ClThe external sync signal, EXT_SYNC, from outside the PWM \xe2\x80\xa6mFrame format.h4 framesBmDisable fractional cycle placement for PWM_A.BlEnable fractional cycle placement for PWM_A.BmDisable fractional cycle placement for PWM_B.BlEnable fractional cycle placement for PWM_B.DjField <code>FRAMECNTR</code> reader - Returns the current value of the \xe2\x80\xa6CdFRAMECONFIG (rw) register accessor: an alias for \xe2\x80\xa60kUnspecifiednRegister blockm5: FrameDelayAdSPI master data rate0AjTWI master clock frequency0CmField <code>FREQUENCY</code> reader - Radio channel frequencyCjField <code>FREQUENCY</code> reader - SPI master data rate0D`Field <code>FREQUENCY</code> reader - TWI master clock frequency0CmField <code>FREQUENCY</code> writer - Radio channel frequencyCjField <code>FREQUENCY</code> writer - SPI master data rate0D`Field <code>FREQUENCY</code> writer - TWI master clock frequency0A`Read from memoryAoRead only: Frequency Count FailBhSame behavior as bit 0 of this register.0kFull duplexmField reader.0BoWrite field Proxy with unsafe <code>bits</code>0CfNamed fields of a struct or struct variant such as \xe2\x80\xa6CcComes from <code>SortedLinkedList::find_mut</code>.CfAn <code>IndexMap</code> using the default FNV hasher.CfAn <code>IndexSet</code> using the default FNV hasher.BlAn item within an <code>extern</code> block.CdReceived data does not conform to the peripheral \xe2\x80\xa60CnA future which tracks whether or not the underlying future \xe2\x80\xa60CnA stream which tracks whether or not the underlying stream \xe2\x80\xa60ClIN endpoint halted status. Can be used as is as response \xe2\x80\xa6CmOUT endpoint halted status. Can be used as is as response \xe2\x80\xa6DkField <code>GETSTATUS</code> reader - IN endpoint halted status. Can be \xe2\x80\xa6DiField <code>GETSTATUS</code> reader - OUT endpoint halted status. Can \xe2\x80\xa6CeGPIO_HI_OUT (rw) register accessor: QSPI output valueCkGPIO_OE_CLR (w) register accessor: GPIO output enable clearCiGPIO_OE_SET (w) register accessor: GPIO output enable setCiGPIO_OE_XOR (w) register accessor: GPIO output enable XORBnGPIO_STATUS (r) register accessor: GPIO status0CnGPU power gate control. Used as software mask. Set to zero \xe2\x80\xa6000BiGPT based <code>TimerQueueBackend</code>.0iNo ActionmClear the HACCmHigh Assurance Counter When the HAC_EN bit is set and the \xe2\x80\xa6kHalf duplexCnWhen the hashing is enabled, this bit controls whether the \xe2\x80\xa6AdHash Selection FieldAmHP Timer calibration disabledAlHP Timer calibration enabledBfUser mode for the corresponding masterBlSupervisor mode for the corresponding master10CmThe hprot1 input signal value is routed to the csu_hprot1 \xe2\x80\xa6CnThe HP register bit is routed to the csu_hprot1 output for \xe2\x80\xa610CbSet bit 3 to 1 to pull down 15-KOhm on USB_DP line000CiIC_CLR_INTR (r) register accessor: Clear Combined and \xe2\x80\xa6CkI2C Control Register. This register can be written only \xe2\x80\xa6CmIC_DATA_CMD (rw) register accessor: I2C Rx/Tx Data Buffer \xe2\x80\xa6CnIC_DMA_RDLR (rw) register accessor: I2C Receive Data Level \xe2\x80\xa6CiIC_DMA_TDLR (rw) register accessor: DMA Transmit Data \xe2\x80\xa6AjI2C Slave Address RegisterCiIC_SDA_HOLD (rw) register accessor: I2C SDA Hold Time \xe2\x80\xa6AkI2C Target Address RegisterDeField <code>IMEM_SIZE</code> reader - The size of the instruction \xe2\x80\xa6CnAudio block output driven immediately after the setting of \xe2\x80\xa6DkField <code>INCR_READ</code> reader - If 1, the read address increments \xe2\x80\xa6000DkField <code>INCR_READ</code> writer - If 1, the read address increments \xe2\x80\xa6000A`Independent modeDgField <code>INFROMPAD</code> reader - input signal from pad, before \xe2\x80\xa60DdField <code>INTEP_DIR</code> reader - Direction of the interrupt \xe2\x80\xa6DdField <code>INTEP_DIR</code> writer - Direction of the interrupt \xe2\x80\xa6CjINT_EP_CTRL (rw) register accessor: interrupt endpoint \xe2\x80\xa6B`Interrupt Status Enable Register0kIOMUXC_SNVSA`14 - IO_IRQ_QSPICeIP triggered Command Sequences Execution finished \xe2\x80\xa6BiTime out wait cycle for IP command grant.CmIndicates whether reset was the result of ipp_reset_b pin \xe2\x80\xa6AmPointer to IRK data structureDhField <code>IRQTOPROC</code> reader - interrupt to processors, after \xe2\x80\xa60BeField <code>IRQ_FORCE</code> writer -DiField <code>IRQ_QUIET</code> reader - In QUIET mode, the channel does \xe2\x80\xa6000DiField <code>IRQ_QUIET</code> writer - In QUIET mode, the channel does \xe2\x80\xa6000CgIRQ_SETUP_0 (rw) register accessor: Interrupt setup \xe2\x80\xa6CgIRQ_SETUP_1 (rw) register accessor: Interrupt setup \xe2\x80\xa6CmThis status bit is set to one when the temperature sensor \xe2\x80\xa60000000Aa1: <code>1</code>0CdISOINCONFIG (rw) register accessor: an alias for \xe2\x80\xa6CiCRC error was detected on isochronous OUT endpoint 8. \xe2\x80\xa6DcField <code>ISOOUTCRC</code> reader - CRC error was detected on \xe2\x80\xa6DcField <code>ISOOUTCRC</code> writer - CRC error was detected on \xe2\x80\xa6CkNumber of bytes received last on this ISO OUT data endpointmSelect ICacheCiAn invalid interior nul byte found in a given byte slice.DhAn iterator producing the <code>usize</code> indices of all occupied \xe2\x80\xa6DhA mutable iterator over the entries of a <code>HashTable</code> that \xe2\x80\xa6AcJTAG software resetAgLED output pin polarityCdTime period the LED is switched ON prior to samplingCf1: Left (or mono) is sampled on rising edge of PDM_CLKBdLess than 32-bit data frame receivedCmDescription cluster[n]: Last result is equal or above CH[n\xe2\x80\xa6CmDescription cluster[n]: Last result is equal or below CH[n\xe2\x80\xa6AmLock DBG_EN field for changesBbCM7_INIT_VTOR field is not locked.CaCM7_INIT_VTOR field is locked (read access only).CkTIM_OCxREFC is the logical AND of TIM_OCxREF and TIM_OC5REFCfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for LOOPSDONE eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for LOOPSDONE eventBoEnable or disable interrupt for LOOPSDONE eventDbField <code>LOOPSDONE</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>LOOPSDONE</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>LOOPSDONE</code> reader - Enable or disable interrupt for \xe2\x80\xa6DbField <code>LOOPSDONE</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>LOOPSDONE</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>LOOPSDONE</code> writer - Enable or disable interrupt for \xe2\x80\xa6AnXTAL OSC (LP) Control Register0BbSRTC Time calibration is disabled.BaSRTC Time calibration is enabled.AhWrite access is allowed.AlWrite access is not allowed.AgWrite access is allowedAkWrite access is not allowedBhSNVS_LP General Purpose Registers 0 .. 3043214321ChAdjust hysteretic value in low power from 12.5mV to 25mVAnMajor Loop Link Channel NumberDfField <code>MATCH_ENA</code> reader - Global match enable. Don\xe2\x80\x99t \xe2\x80\xa6DfField <code>MATCH_ENA</code> writer - Global match enable. Don\xe2\x80\x99t \xe2\x80\xa6BiMaximum number of bytes in receive bufferBjMaximum number of bytes in transmit buffer1BbNumber of bytes in transmit buffer2121BeMaximum number of bytes in RXD bufferBeMaximum number of bytes in TXD bufferClMaximum number of 16-bit samples to be written to output \xe2\x80\xa6ChNumber of samples to allocate memory for in EasyDMA modeAlSize of RXD and TXD buffers.CkDescription cluster[n]: Maximum number of bytes to transferBcMaximum number of bytes to transfer10ChSize of the RAM buffer allocated to TXD and RXD data \xe2\x80\xa6CkMonotonic Counter Era Bits These bits are inputs to the \xe2\x80\xa6AnMedium high driving capabilityBlPGC Mega Pull Down Sequence Control Register0BkPGC Mega Power Up Sequence Control Register0CdMHRMATCHMAS (rw) register accessor: an alias for \xe2\x80\xa6CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for MHRMATCH eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for MHRMATCH eventCmThe result of the MIC check performed during the previous \xe2\x80\xa6DeField <code>MICSTATUS</code> reader - The result of the MIC check \xe2\x80\xa6CmDisplay power gate control. Used as software mask. Set to \xe2\x80\xa6000CkField <code>MONTH_ENA</code> reader - Enable month matchingCkField <code>MONTH_ENA</code> writer - Enable month matchingChMonotonic Counter most-significant 16 Bits The MC is \xe2\x80\xa6CmMonotonic Counter bits The MC is incremented by one when: \xe2\x80\xa6BiDivider ratio control for mclk from hmclkAlMulti-master interrupt clearCjThis bit masks the R_RX_DONE interrupt in IC_INTR_STAT \xe2\x80\xa6DfField <code>M_RX_DONE</code> reader - This bit masks the R_RX_DONE \xe2\x80\xa6DfField <code>M_RX_DONE</code> writer - This bit masks the R_RX_DONE \xe2\x80\xa6CjThis bit masks the R_RX_FULL interrupt in IC_INTR_STAT \xe2\x80\xa6DfField <code>M_RX_FULL</code> reader - This bit masks the R_RX_FULL \xe2\x80\xa6DfField <code>M_RX_FULL</code> writer - This bit masks the R_RX_FULL \xe2\x80\xa6CjThis bit masks the R_RX_OVER interrupt in IC_INTR_STAT \xe2\x80\xa6DfField <code>M_RX_OVER</code> reader - This bit masks the R_RX_OVER \xe2\x80\xa6DfField <code>M_RX_OVER</code> writer - This bit masks the R_RX_OVER \xe2\x80\xa6CjThis bit masks the R_TX_ABRT interrupt in IC_INTR_STAT \xe2\x80\xa6DfField <code>M_TX_ABRT</code> reader - This bit masks the R_TX_ABRT \xe2\x80\xa6DfField <code>M_TX_ABRT</code> writer - This bit masks the R_TX_ABRT \xe2\x80\xa6CjThis bit masks the R_TX_OVER interrupt in IC_INTR_STAT \xe2\x80\xa6DfField <code>M_TX_OVER</code> reader - This bit masks the R_TX_OVER \xe2\x80\xa6DfField <code>M_TX_OVER</code> writer - This bit masks the R_TX_OVER \xe2\x80\xa6CbFuture for the <code>map_ok_or_else</code> method.CdRx queue missed packet and overflow counter registerCdOpt-in mutable access to <code>IndexMap</code> keys.CdNFCID1_LAST (rw) register accessor: an alias for \xe2\x80\xa6CiNFCID1 size. This value is used by the auto collision \xe2\x80\xa6DiField <code>NFCIDSIZE</code> reader - NFCID1 size. This value is used \xe2\x80\xa6DiField <code>NFCIDSIZE</code> writer - NFCID1 size. This value is used \xe2\x80\xa6CcNFCTAGSTATE (r) register accessor: an alias for \xe2\x80\xa6h9 framesAf0: Wake up not allowedBc0: Tx Command execution not blockedAl0: Criteria has not been met0000000000000000000000000000000Aj0: Read: error not present000000000Ak0: Read: no overrun occured11Ad0: HFCLK not runningAd0: LFCLK not runningAg0: Watchdog not runningCa0: No acknowledged data transfer on this endpoint000000CaSecure access for the corresponding type-1 masterCeNon-secure access for the corresponding type-1 master10AlOCRAM TrustZone (TZ) enable.AbOPEN ConfigurationAhMono or stereo operationCnField <code>OPERATION</code> reader - Mono or stereo operationCnField <code>OPERATION</code> writer - Mono or stereo operationBaXTAL OSC Configuration 0 Register0BaXTAL OSC Configuration 1 Register0BaXTAL OSC Configuration 2 Register0A`76 - OTG_HS_WKUPBbClear individual bits in GPIO portnOutput pointerBgUSB supply output settling time elapsedDiField <code>OUTPUTRDY</code> reader - USB supply output settling time \xe2\x80\xa6B`Set individual bits in GPIO portDkField <code>OUT_COUNT</code> reader - The number of pins asserted by an \xe2\x80\xa6DkField <code>OUT_COUNT</code> writer - The number of pins asserted by an \xe2\x80\xa6AhOUT data packet receivedAfOutput Trigger EnablesBjRX buffer overflow detected, and preventedBkTX buffer over-read detected, and preventedCdField <code>PACKETPTR</code> reader - Packet pointerCdField <code>PACKETPTR</code> writer - Packet pointerBeField <code>pads_qspi</code> reader -00BeField <code>pads_qspi</code> writer -0CcWhen set, it indicates the payload contains the keyDiField <code>PENDSTCLR</code> reader - SysTick exception clear-pending \xe2\x80\xa6DiField <code>PENDSTCLR</code> writer - SysTick exception clear-pending \xe2\x80\xa6DhField <code>PENDSTSET</code> reader - SysTick exception set-pending bit.DhField <code>PENDSTSET</code> writer - SysTick exception set-pending bit.DjField <code>PENDSVCLR</code> reader - PendSV clear-pending bit. Write: \xe2\x80\xa6DjField <code>PENDSVCLR</code> writer - PendSV clear-pending bit. Write: \xe2\x80\xa6DjField <code>PENDSVSET</code> reader - PendSV set-pending bit. Write: 0 \xe2\x80\xa6DjField <code>PENDSVSET</code> writer - PendSV set-pending bit. Write: 0 \xe2\x80\xa6AhDivider for perclk podf.CkThis read-only bitfield is for DIAGNOSTIC PURPOSES ONLY \xe2\x80\xa60000000000000000000000000000000Ch480MHz Clock (PLL3) Phase Fractional Divider Control \xe2\x80\xa600000Ch528MHz Clock (PLL2) Phase Fractional Divider Control \xe2\x80\xa600000CmPMIC On Request Override The value written to PK_OVERRIDE \xe2\x80\xa6BbAn unspecified invalid expression.BbAnalog System PLL Control Register0CjNumerator of 528MHz System PLL Fractional Loop Divider \xe2\x80\xa601111BcPower-fail comparator configurationDgField <code>POSTDIVPD</code> reader - PLL post divider powerdown To \xe2\x80\xa6DgField <code>POSTDIVPD</code> writer - PLL post divider powerdown To \xe2\x80\xa6o0 - POWER_CLOCKkDivide by 1kDivide by 2AdPrescaler of PWM_CLKCeField <code>PRESCALER</code> reader - Prescaler value00CjField <code>PRESCALER</code> reader - Prescaler of PWM_CLKCeField <code>PRESCALER</code> writer - Prescaler value00CjField <code>PRESCALER</code> writer - Prescaler of PWM_CLKAjPre-select input channel xCfIndicates whether the SHA1/SHA2 functions are present.000BiPre-divider for trig delay and interval .CiPROC_CONFIG (rw) register accessor: Configuration for \xe2\x80\xa6DeField <code>PULLUP_EN</code> reader - Device: Enable pull up resistorDeField <code>PULLUP_EN</code> writer - Device: Enable pull up resistorCkPower down internal osc. Only set this bit, when 24 MHz \xe2\x80\xa6Ad<code>( ... )</code>BoCursor position within a buffered token stream.AoInput to a Syn parser function.CkA segment of a path together with any path arguments on \xe2\x80\xa6CjStructure wrapping a mutable reference to the greatest \xe2\x80\xa6A`Core peripheralsAcAll the peripheralsAdAll the peripherals.BdRAM block 0 is on or off/powering upDkField <code>RAMBLOCK0</code> reader - RAM block 0 is on or off/powering \xe2\x80\xa6BdRAM block 1 is on or off/powering upDkField <code>RAMBLOCK1</code> reader - RAM block 1 is on or off/powering \xe2\x80\xa6BdRAM block 2 is on or off/powering upDkField <code>RAMBLOCK2</code> reader - RAM block 2 is on or off/powering \xe2\x80\xa6BdRAM block 3 is on or off/powering upDkField <code>RAMBLOCK3</code> reader - RAM block 3 is on or off/powering \xe2\x80\xa6dFast000kMedium Fast000kMedium Slow000dSlow000BeField <code>RANDOMBIT</code> reader -CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RATEBOOST eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RATEBOOST eventDbField <code>RATEBOOST</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>RATEBOOST</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DbField <code>RATEBOOST</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>RATEBOOST</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6BfUse XTAL OSC to source the 24MHz clock000jUse RC OSC000AfRC osc. tuning values.000CnBoth PSSI_RDY and PSSI_DE features enabled - bidirectional \xe2\x80\xa6CmAHB Read Address option bit. This option bit is intend to \xe2\x80\xa6AgAHB Read Size AlignmentBeNVMC can accept a new write operationDeField <code>READYNEXT</code> reader - NVMC can accept a new write \xe2\x80\xa6CnLogs the reason for the last reset. Both bits are zero for \xe2\x80\xa6AbData transfer typeChField <code>RECIPIENT</code> reader - Data transfer typeBe13: VDD * 11/16 selected as referenceBe14: VDD * 13/16 selected as referenceBe15: VDD * 15/16 selected as referenceBmReference source select for single-ended modeA`Reference selectBfSelect the 24MHz oscillator as source.000000000000000e0.75%000e1.00%000e1.25%000e1.50%000e1.75%000e2.00%000oPower gated off000AlTarget core voltage = 0.725V000AlTarget core voltage = 0.750V000AlTarget core voltage = 0.775V00099998888777766665555444433332222111100009999888877776666555544443333222211110000CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[0].RA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[0].RA eventCbEnable or disable interrupt for REGION[0].RA eventCmEnable or disable non-maskable interrupt for REGION[0].RA \xe2\x80\xa6CnWrite \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for REGION[0\xe2\x80\xa6CmWrite \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt for REGION\xe2\x80\xa6DbField <code>REGION0RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION0RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION0RA</code> reader - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION0RA</code> reader - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION0RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64DbField <code>REGION0RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION0RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION0RA</code> writer - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION0RA</code> writer - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION0RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[0].WA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[0].WA eventCbEnable or disable interrupt for REGION[0].WA eventCmEnable or disable non-maskable interrupt for REGION[0].WA \xe2\x80\xa6?>DbField <code>REGION0WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION0WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION0WA</code> reader - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION0WA</code> reader - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION0WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64DbField <code>REGION0WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION0WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION0WA</code> writer - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION0WA</code> writer - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION0WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[1].RA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[1].RA eventCbEnable or disable interrupt for REGION[1].RA eventCmEnable or disable non-maskable interrupt for REGION[1].RA \xe2\x80\xa6CnWrite \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for REGION[1\xe2\x80\xa6CmWrite \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt for REGION\xe2\x80\xa6DbField <code>REGION1RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION1RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION1RA</code> reader - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION1RA</code> reader - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION1RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64DbField <code>REGION1RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION1RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION1RA</code> writer - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION1RA</code> writer - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION1RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[1].WA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[1].WA eventCbEnable or disable interrupt for REGION[1].WA eventCmEnable or disable non-maskable interrupt for REGION[1].WA \xe2\x80\xa6?>DbField <code>REGION1WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION1WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION1WA</code> reader - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION1WA</code> reader - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION1WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64DbField <code>REGION1WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION1WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION1WA</code> writer - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION1WA</code> writer - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION1WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[2].RA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[2].RA eventCbEnable or disable interrupt for REGION[2].RA eventCmEnable or disable non-maskable interrupt for REGION[2].RA \xe2\x80\xa6CnWrite \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for REGION[2\xe2\x80\xa6CmWrite \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt for REGION\xe2\x80\xa6DbField <code>REGION2RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION2RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION2RA</code> reader - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION2RA</code> reader - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION2RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64DbField <code>REGION2RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION2RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION2RA</code> writer - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION2RA</code> writer - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION2RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[2].WA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[2].WA eventCbEnable or disable interrupt for REGION[2].WA eventCmEnable or disable non-maskable interrupt for REGION[2].WA \xe2\x80\xa6?>DbField <code>REGION2WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION2WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION2WA</code> reader - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION2WA</code> reader - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION2WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64DbField <code>REGION2WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION2WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION2WA</code> writer - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION2WA</code> writer - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION2WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[3].RA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[3].RA eventCbEnable or disable interrupt for REGION[3].RA eventCmEnable or disable non-maskable interrupt for REGION[3].RA \xe2\x80\xa6CnWrite \xe2\x80\x981\xe2\x80\x99 to enable non-maskable interrupt for REGION[3\xe2\x80\xa6CmWrite \xe2\x80\x981\xe2\x80\x99 to disable non-maskable interrupt for REGION\xe2\x80\xa6DbField <code>REGION3RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION3RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION3RA</code> reader - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION3RA</code> reader - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION3RA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64DbField <code>REGION3RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION3RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION3RA</code> writer - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION3RA</code> writer - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION3RA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64CiWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REGION[3].WA eventChWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REGION[3].WA eventCbEnable or disable interrupt for REGION[3].WA eventCmEnable or disable non-maskable interrupt for REGION[3].WA \xe2\x80\xa6?>DbField <code>REGION3WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION3WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION3WA</code> reader - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION3WA</code> reader - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION3WA</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64DbField <code>REGION3WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REGION3WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>REGION3WA</code> writer - Enable or disable interrupt for \xe2\x80\xa6DhField <code>REGION3WA</code> writer - Enable or disable non-maskable \xe2\x80\xa6DaField <code>REGION3WA</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable \xe2\x80\xa64CdREGIONENCLR (rw) register accessor: an alias for \xe2\x80\xa6CdREGIONENSET (rw) register accessor: an alias for \xe2\x80\xa6AfRegulator 1P1 Register00000AfRegulator 2P5 Register00000AfRegulator 3P0 Register00000Ccselect the feedback point of the internal regulatorClSpecifies the number of samples to be accumulated in the \xe2\x80\xa6DiField <code>REPORTPER</code> reader - Specifies the number of samples \xe2\x80\xa6DiField <code>REPORTPER</code> writer - Specifies the number of samples \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for REPORTRDY eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for REPORTRDY eventDbField <code>REPORTRDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REPORTRDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DbField <code>REPORTRDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>REPORTRDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6CeField <code>RESET_BUS</code> reader - Host: Reset busCeField <code>RESET_BUS</code> writer - Host: Reset busAlReset value of the register.CeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RESOLVED eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RESOLVED eventnCompare result0BdResult of most recent ADC conversionChResynchronization during received data word is supportedCgResynchronization during received data word is disabledChSize of address wrap region. If 0, don\xe2\x80\x99t wrap. For \xe2\x80\xa6000DiField <code>RING_SIZE</code> reader - Size of address wrap region. If \xe2\x80\xa6000DiField <code>RING_SIZE</code> writer - Size of address wrap region. If \xe2\x80\xa6000BeInterrupt n is rising-edge sensitive.0000000000000000000000000000000Anrising edge is the active edgeBhData strobing edge is rising edge of SCKAoFS is active high (rising edge)kRising edgeBdTrigger detection on the rising edgeClRising edge active for inputs or falling edge active for \xe2\x80\xa6AjPixel clock on rising edgeCkIf TAMPFLT = 00: RTC_TAMPx input rising edge triggers a \xe2\x80\xa6CeRTC_TS input rising edge generates a time-stamp eventAiROMC Enable Register HighAhROMC Enable Register Low0Ac4: <code>100</code>0Ab2: <code>10</code>Ab3: <code>11</code>C`Indicates whether or not the watchdog is runningDfField <code>RUNSTATUS</code> reader - Indicates whether or not the \xe2\x80\xa6CdRXADDRESSES (rw) register accessor: an alias for \xe2\x80\xa6BbProcessor receive SPDIF data rightCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXDREADY eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXDREADY eventnRx FIFO resync0Ahno description availableAgRX FIFO threshold levelB`RX FIFO overflow interrupt clearCeWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXPTRUPD eventCdWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXPTRUPD eventCfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXSTARTED eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXSTARTED eventBoEnable or disable interrupt for RXSTARTED event210210DbField <code>RXSTARTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>RXSTARTED</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>RXSTARTED</code> reader - Enable or disable interrupt for \xe2\x80\xa6210210DbField <code>RXSTARTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>RXSTARTED</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DiField <code>RXSTARTED</code> writer - Enable or disable interrupt for \xe2\x80\xa6210210BaRX FIFO underflow interrupt clearCfSee IC_RAW_INTR_STAT for a detailed description of \xe2\x80\xa6DdField <code>R_RX_DONE</code> reader - See IC_RAW_INTR_STAT for a \xe2\x80\xa61DdField <code>R_RX_FULL</code> reader - See IC_RAW_INTR_STAT for a \xe2\x80\xa62DdField <code>R_RX_OVER</code> reader - See IC_RAW_INTR_STAT for a \xe2\x80\xa63DdField <code>R_TX_ABRT</code> reader - See IC_RAW_INTR_STAT for a \xe2\x80\xa64DdField <code>R_TX_OVER</code> reader - See IC_RAW_INTR_STAT for a \xe2\x80\xa6BoLimit types of a range, inclusive or exclusive.ChRaw entry for an existing key-value pair or a vacant \xe2\x80\xa6BiRTC based <code>TimerQueueBackend</code>.00ChKeep RAM section S10 of RAMn on or off in System ON mode0ChKeep RAM section S11 of RAMn on or off in System ON mode0ChKeep RAM section S12 of RAMn on or off in System ON mode0ChKeep RAM section S13 of RAMn on or off in System ON mode0ChKeep RAM section S14 of RAMn on or off in System ON mode0ChKeep RAM section S15 of RAMn on or off in System ON mode0CjSample period. The SAMPLE register will be updated for \xe2\x80\xa6DcField <code>SAMPLEPER</code> reader - Sample period. The SAMPLE \xe2\x80\xa6DcField <code>SAMPLEPER</code> writer - Sample period. The SAMPLE \xe2\x80\xa6DiField <code>SAMPLEPTR</code> reader - Address to write PDM samples to \xe2\x80\xa6DiField <code>SAMPLEPTR</code> writer - Address to write PDM samples to \xe2\x80\xa6CfWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SAMPLERDY eventCeWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SAMPLERDY eventDbField <code>SAMPLERDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>SAMPLERDY</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6DbField <code>SAMPLERDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable \xe2\x80\xa6DkField <code>SAMPLERDY</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt \xe2\x80\xa6AcMotion sample valueCfuse Von Neumann data into both Entropy shifter and \xe2\x80\xa6Cjuse raw data into both Entropy shifter and Statistical \xe2\x80\xa6Ckuse Von Neumann data into Entropy shifter. Use raw data \xe2\x80\xa6Acundefined/reserved.CnB_SCLK pad can be used as A_SCLK differential clock output \xe2\x80\xa6ClSCLK is stopped during command sequence because Async RX \xe2\x80\xa6")