Classic Timing Analyzer report for 74190Test
Tue Sep 08 00:00:03 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From          ; To            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.468 ns                                       ; DNUP          ; 74190:inst|50 ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.680 ns                                      ; 74190:inst|51 ; MXMN          ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 18.625 ns                                      ; DNUP          ; MXMN          ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.603 ns                                      ; GN            ; 74190:inst|48 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst|50 ; 74190:inst|51 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;               ;               ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------+---------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C12Q240C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                 ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From          ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst|50 ; 74190:inst|51 ; CLK        ; CLK      ; None                        ; None                      ; 2.253 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst|49 ; 74190:inst|50 ; CLK        ; CLK      ; None                        ; None                      ; 2.072 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst|49 ; 74190:inst|51 ; CLK        ; CLK      ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst|49 ; 74190:inst|49 ; CLK        ; CLK      ; None                        ; None                      ; 2.037 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst|51 ; 74190:inst|49 ; CLK        ; CLK      ; None                        ; None                      ; 1.910 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst|51 ; 74190:inst|50 ; CLK        ; CLK      ; None                        ; None                      ; 1.899 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst|48 ; 74190:inst|50 ; CLK        ; CLK      ; None                        ; None                      ; 1.870 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst|48 ; 74190:inst|51 ; CLK        ; CLK      ; None                        ; None                      ; 1.868 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst|48 ; 74190:inst|49 ; CLK        ; CLK      ; None                        ; None                      ; 1.822 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst|50 ; 74190:inst|49 ; CLK        ; CLK      ; None                        ; None                      ; 1.706 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst|50 ; 74190:inst|50 ; CLK        ; CLK      ; None                        ; None                      ; 1.695 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst|48 ; 74190:inst|48 ; CLK        ; CLK      ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; 74190:inst|51 ; 74190:inst|51 ; CLK        ; CLK      ; None                        ; None                      ; 1.357 ns                ;
+-------+------------------------------------------------+---------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+------+---------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To            ; To Clock ;
+-------+--------------+------------+------+---------------+----------+
; N/A   ; None         ; 7.468 ns   ; DNUP ; 74190:inst|50 ; CLK      ;
; N/A   ; None         ; 7.466 ns   ; DNUP ; 74190:inst|51 ; CLK      ;
; N/A   ; None         ; 7.324 ns   ; DNUP ; 74190:inst|49 ; CLK      ;
; N/A   ; None         ; 5.835 ns   ; GN   ; 74190:inst|50 ; CLK      ;
; N/A   ; None         ; 5.833 ns   ; GN   ; 74190:inst|51 ; CLK      ;
; N/A   ; None         ; 5.420 ns   ; GN   ; 74190:inst|49 ; CLK      ;
; N/A   ; None         ; 4.655 ns   ; GN   ; 74190:inst|48 ; CLK      ;
+-------+--------------+------------+------+---------------+----------+


+-----------------------------------------------------------------------+
; tco                                                                   ;
+-------+--------------+------------+---------------+------+------------+
; Slack ; Required tco ; Actual tco ; From          ; To   ; From Clock ;
+-------+--------------+------------+---------------+------+------------+
; N/A   ; None         ; 13.680 ns  ; 74190:inst|51 ; MXMN ; CLK        ;
; N/A   ; None         ; 13.421 ns  ; 74190:inst|49 ; MXMN ; CLK        ;
; N/A   ; None         ; 12.859 ns  ; 74190:inst|50 ; MXMN ; CLK        ;
; N/A   ; None         ; 12.564 ns  ; 74190:inst|48 ; MXMN ; CLK        ;
; N/A   ; None         ; 11.047 ns  ; 74190:inst|51 ; RCON ; CLK        ;
; N/A   ; None         ; 10.788 ns  ; 74190:inst|49 ; RCON ; CLK        ;
; N/A   ; None         ; 10.226 ns  ; 74190:inst|50 ; RCON ; CLK        ;
; N/A   ; None         ; 9.931 ns   ; 74190:inst|48 ; RCON ; CLK        ;
; N/A   ; None         ; 8.078 ns   ; 74190:inst|49 ; QB   ; CLK        ;
; N/A   ; None         ; 7.823 ns   ; 74190:inst|48 ; QA   ; CLK        ;
; N/A   ; None         ; 7.647 ns   ; 74190:inst|51 ; QD   ; CLK        ;
; N/A   ; None         ; 7.398 ns   ; 74190:inst|50 ; QC   ; CLK        ;
+-------+--------------+------------+---------------+------+------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 18.625 ns       ; DNUP ; MXMN ;
; N/A   ; None              ; 15.992 ns       ; DNUP ; RCON ;
; N/A   ; None              ; 11.323 ns       ; GN   ; RCON ;
; N/A   ; None              ; 7.764 ns        ; CLK  ; RCON ;
+-------+-------------------+-----------------+------+------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+------+---------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To            ; To Clock ;
+---------------+-------------+-----------+------+---------------+----------+
; N/A           ; None        ; -4.603 ns ; GN   ; 74190:inst|48 ; CLK      ;
; N/A           ; None        ; -5.079 ns ; GN   ; 74190:inst|50 ; CLK      ;
; N/A           ; None        ; -5.339 ns ; GN   ; 74190:inst|49 ; CLK      ;
; N/A           ; None        ; -5.384 ns ; GN   ; 74190:inst|51 ; CLK      ;
; N/A           ; None        ; -6.722 ns ; DNUP ; 74190:inst|50 ; CLK      ;
; N/A           ; None        ; -6.971 ns ; DNUP ; 74190:inst|49 ; CLK      ;
; N/A           ; None        ; -7.288 ns ; DNUP ; 74190:inst|51 ; CLK      ;
+---------------+-------------+-----------+------+---------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Sep 08 00:00:03 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 74190Test -c 74190Test --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 275.03 MHz between source register "74190:inst|50" and destination register "74190:inst|51"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.253 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y22_N3; Fanout = 6; REG Node = '74190:inst|50'
            Info: 2: + IC(1.172 ns) + CELL(0.590 ns) = 1.762 ns; Loc. = LC_X8_Y22_N8; Fanout = 1; COMB Node = '74190:inst|59~0'
            Info: 3: + IC(0.182 ns) + CELL(0.309 ns) = 2.253 ns; Loc. = LC_X8_Y22_N9; Fanout = 6; REG Node = '74190:inst|51'
            Info: Total cell delay = 0.899 ns ( 39.90 % )
            Info: Total interconnect delay = 1.354 ns ( 60.10 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 3.252 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'
                Info: 2: + IC(1.072 ns) + CELL(0.711 ns) = 3.252 ns; Loc. = LC_X8_Y22_N9; Fanout = 6; REG Node = '74190:inst|51'
                Info: Total cell delay = 2.180 ns ( 67.04 % )
                Info: Total interconnect delay = 1.072 ns ( 32.96 % )
            Info: - Longest clock path from clock "CLK" to source register is 3.252 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'
                Info: 2: + IC(1.072 ns) + CELL(0.711 ns) = 3.252 ns; Loc. = LC_X8_Y22_N3; Fanout = 6; REG Node = '74190:inst|50'
                Info: Total cell delay = 2.180 ns ( 67.04 % )
                Info: Total interconnect delay = 1.072 ns ( 32.96 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "74190:inst|50" (data pin = "DNUP", clock pin = "CLK") is 7.468 ns
    Info: + Longest pin to register delay is 10.683 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_67; Fanout = 6; PIN Node = 'DNUP'
        Info: 2: + IC(7.575 ns) + CELL(0.442 ns) = 9.492 ns; Loc. = LC_X8_Y22_N7; Fanout = 2; COMB Node = '74190:inst|39~0'
        Info: 3: + IC(0.453 ns) + CELL(0.738 ns) = 10.683 ns; Loc. = LC_X8_Y22_N3; Fanout = 6; REG Node = '74190:inst|50'
        Info: Total cell delay = 2.655 ns ( 24.85 % )
        Info: Total interconnect delay = 8.028 ns ( 75.15 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.252 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.072 ns) + CELL(0.711 ns) = 3.252 ns; Loc. = LC_X8_Y22_N3; Fanout = 6; REG Node = '74190:inst|50'
        Info: Total cell delay = 2.180 ns ( 67.04 % )
        Info: Total interconnect delay = 1.072 ns ( 32.96 % )
Info: tco from clock "CLK" to destination pin "MXMN" through register "74190:inst|51" is 13.680 ns
    Info: + Longest clock path from clock "CLK" to source register is 3.252 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.072 ns) + CELL(0.711 ns) = 3.252 ns; Loc. = LC_X8_Y22_N9; Fanout = 6; REG Node = '74190:inst|51'
        Info: Total cell delay = 2.180 ns ( 67.04 % )
        Info: Total interconnect delay = 1.072 ns ( 32.96 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 10.204 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y22_N9; Fanout = 6; REG Node = '74190:inst|51'
        Info: 2: + IC(1.165 ns) + CELL(0.590 ns) = 1.755 ns; Loc. = LC_X4_Y22_N5; Fanout = 1; COMB Node = '74190:inst|41~0'
        Info: 3: + IC(0.400 ns) + CELL(0.442 ns) = 2.597 ns; Loc. = LC_X4_Y22_N4; Fanout = 2; COMB Node = '74190:inst|41~1'
        Info: 4: + IC(5.483 ns) + CELL(2.124 ns) = 10.204 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'MXMN'
        Info: Total cell delay = 3.156 ns ( 30.93 % )
        Info: Total interconnect delay = 7.048 ns ( 69.07 % )
Info: Longest tpd from source pin "DNUP" to destination pin "MXMN" is 18.625 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_67; Fanout = 6; PIN Node = 'DNUP'
    Info: 2: + IC(8.259 ns) + CELL(0.442 ns) = 10.176 ns; Loc. = LC_X4_Y22_N5; Fanout = 1; COMB Node = '74190:inst|41~0'
    Info: 3: + IC(0.400 ns) + CELL(0.442 ns) = 11.018 ns; Loc. = LC_X4_Y22_N4; Fanout = 2; COMB Node = '74190:inst|41~1'
    Info: 4: + IC(5.483 ns) + CELL(2.124 ns) = 18.625 ns; Loc. = PIN_165; Fanout = 0; PIN Node = 'MXMN'
    Info: Total cell delay = 4.483 ns ( 24.07 % )
    Info: Total interconnect delay = 14.142 ns ( 75.93 % )
Info: th for register "74190:inst|48" (data pin = "GN", clock pin = "CLK") is -4.603 ns
    Info: + Longest clock path from clock "CLK" to destination register is 3.252 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 5; CLK Node = 'CLK'
        Info: 2: + IC(1.072 ns) + CELL(0.711 ns) = 3.252 ns; Loc. = LC_X8_Y22_N1; Fanout = 7; REG Node = '74190:inst|48'
        Info: Total cell delay = 2.180 ns ( 67.04 % )
        Info: Total interconnect delay = 1.072 ns ( 32.96 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.870 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_13; Fanout = 6; PIN Node = 'GN'
        Info: 2: + IC(5.794 ns) + CELL(0.607 ns) = 7.870 ns; Loc. = LC_X8_Y22_N1; Fanout = 7; REG Node = '74190:inst|48'
        Info: Total cell delay = 2.076 ns ( 26.38 % )
        Info: Total interconnect delay = 5.794 ns ( 73.62 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Tue Sep 08 00:00:03 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


