// Seed: 1580347023
module module_0 (
    output wire id_0,
    input  tri0 id_1,
    output wor  sample,
    output wire id_3,
    input  wire id_4
);
  assign id_0 = module_0 + 1;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri1 id_2,
    input uwire id_3,
    output wor id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri1 id_8,
    output uwire id_9,
    input tri id_10
);
  wire id_12;
  xnor (id_1, id_0, id_2, id_12, id_5, id_7, id_3, id_10);
  module_0(
      id_8, id_10, id_8, id_8, id_6
  );
endmodule
