

================================================================
== Vitis HLS Report for 'node1'
================================================================
* Date:           Thu Oct  3 12:36:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.689 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  7182018|  7182018|  23.916 ms|  23.916 ms|  7182018|  7182018|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop2_loop3_loop4  |  7182016|  7182016|        18|          1|          1|  7182000|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      326|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |      141|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      144|    -|
|Register             |        -|     -|      597|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      141|     7|     1058|      874|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       10|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        3|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U23  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U24   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_8ns_8ns_8ns_16_4_1_U25  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    |mac_muladd_8ns_8ns_8ns_16_4_1_U26  |mac_muladd_8ns_8ns_8ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v9_U   |node1_v9_RAM_AUTO_1R1W   |       74|  0|   0|    0|  37800|   32|     1|      1209600|
    |v11_U  |node3_v41_RAM_AUTO_1R1W  |       67|  0|   0|    0|  34200|   32|     1|      1094400|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                         |      141|  0|   0|    0|  72000|   64|     2|      2304000|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_191_p2                |         +|   0|  0|  30|          23|           1|
    |add_ln41_fu_320_p2                  |         +|   0|  0|  15|           8|           1|
    |add_ln42_1_fu_254_p2                |         +|   0|  0|  23|          16|           1|
    |add_ln42_fu_293_p2                  |         +|   0|  0|  15|           8|           1|
    |add_ln43_fu_248_p2                  |         +|   0|  0|  15|           8|           1|
    |and_ln41_fu_218_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp0_stage0_iter17  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5    |       and|   0|  0|   2|           1|           1|
    |ap_condition_345                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_361                    |       and|   0|  0|   2|           1|           1|
    |cmp28_fu_340_p2                     |      icmp|   0|  0|  15|           8|           1|
    |cmp43_fu_346_p2                     |      icmp|   0|  0|  15|           8|           8|
    |cmp9_fu_306_p2                      |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln41_fu_185_p2                 |      icmp|   0|  0|  30|          23|          22|
    |icmp_ln42_fu_200_p2                 |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln43_fu_212_p2                 |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln51_fu_242_p2                 |      icmp|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln42_fu_224_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln41_1_fu_326_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln41_fu_286_p3               |    select|   0|  0|   8|           1|           1|
    |select_ln42_1_fu_299_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln42_2_fu_260_p3             |    select|   0|  0|  16|           1|           1|
    |select_ln42_fu_230_p3               |    select|   0|  0|   8|           1|           1|
    |v19_fu_382_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln41_fu_206_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 326|         158|          94|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   23|         46|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   16|         32|
    |ap_sig_allocacmp_v12_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v13_load               |   9|          2|    8|         16|
    |ap_sig_allocacmp_v14_load               |   9|          2|    8|         16|
    |indvar_flatten13_fu_80                  |   9|          2|   23|         46|
    |indvar_flatten_fu_72                    |   9|          2|   16|         32|
    |real_start                              |   9|          2|    1|          2|
    |v12_fu_76                               |   9|          2|    8|         16|
    |v13_fu_68                               |   9|          2|    8|         16|
    |v14_fu_64                               |   9|          2|    8|         16|
    |v56_blk_n                               |   9|          2|    1|          2|
    |v57_blk_n                               |   9|          2|    1|          2|
    |v58_blk_n                               |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 144|         32|  132|        264|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln41_reg_462                   |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg         |   1|   0|    1|          0|
    |cmp28_reg_496                      |   1|   0|    1|          0|
    |cmp43_reg_501                      |   1|   0|    1|          0|
    |cmp9_reg_482                       |   1|   0|    1|          0|
    |cmp9_reg_482_pp0_iter2_reg         |   1|   0|    1|          0|
    |empty_fu_84                        |  32|   0|   32|          0|
    |icmp_ln42_reg_456                  |   1|   0|    1|          0|
    |icmp_ln42_reg_456_pp0_iter1_reg    |   1|   0|    1|          0|
    |icmp_ln51_reg_473                  |   1|   0|    1|          0|
    |indvar_flatten13_fu_80             |  23|   0|   23|          0|
    |indvar_flatten_fu_72               |  16|   0|   16|          0|
    |select_ln42_1_reg_477              |   8|   0|    8|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |v11_addr_reg_516                   |  16|   0|   16|          0|
    |v12_fu_76                          |   8|   0|    8|          0|
    |v13_fu_68                          |   8|   0|    8|          0|
    |v14_fu_64                          |   8|   0|    8|          0|
    |v16_reg_521                        |  32|   0|   32|          0|
    |v19_reg_531                        |  32|   0|   32|          0|
    |v20_reg_536                        |  32|   0|   32|          0|
    |v21_reg_541                        |  32|   0|   32|          0|
    |v58_read_reg_505                   |  32|   0|   32|          0|
    |v9_addr_reg_510                    |  16|   0|   16|          0|
    |cmp28_reg_496                      |  64|  32|    1|          0|
    |cmp43_reg_501                      |  64|  32|    1|          0|
    |icmp_ln51_reg_473                  |  64|  32|    1|          0|
    |v9_addr_reg_510                    |  64|  32|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 597| 128|  360|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node1|  return value|
|start_full_n        |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_out           |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_write         |  out|    1|  ap_ctrl_hs|         node1|  return value|
|v58_dout            |   in|   32|     ap_fifo|           v58|       pointer|
|v58_num_data_valid  |   in|   17|     ap_fifo|           v58|       pointer|
|v58_fifo_cap        |   in|   17|     ap_fifo|           v58|       pointer|
|v58_empty_n         |   in|    1|     ap_fifo|           v58|       pointer|
|v58_read            |  out|    1|     ap_fifo|           v58|       pointer|
|v57_dout            |   in|   32|     ap_fifo|           v57|       pointer|
|v57_num_data_valid  |   in|   17|     ap_fifo|           v57|       pointer|
|v57_fifo_cap        |   in|   17|     ap_fifo|           v57|       pointer|
|v57_empty_n         |   in|    1|     ap_fifo|           v57|       pointer|
|v57_read            |  out|    1|     ap_fifo|           v57|       pointer|
|v56_din             |  out|   32|     ap_fifo|           v56|       pointer|
|v56_num_data_valid  |   in|   17|     ap_fifo|           v56|       pointer|
|v56_fifo_cap        |   in|   17|     ap_fifo|           v56|       pointer|
|v56_full_n          |   in|    1|     ap_fifo|           v56|       pointer|
|v56_write           |  out|    1|     ap_fifo|           v56|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

