# In-network-Aggregation
# ğŸ” ä½¿ç”¨æ–¹æ³•

## æµ‹è¯•é€šç”¨è®¾ç½®

`./utils/config.py`ä¸­ï¼š

```python
# Control plane
READTABLE_TIME = 2
READ_TIME = 60 * 150

# host monitor
AGGRE_MONITOR_TIME = 60 * 150

# PS as receiver
RECEIVER_LOG = 'logs/receiver.log'

```

- `READTABLE_TIME`è¡¨ç¤ºæ§åˆ¶å¹³é¢è¯»å–æ•°æ®å¹³é¢`ingressCounter`å’Œ`egressCounter`çš„é¢‘ç‡ï¼ˆç›‘æµ‹èšåˆæƒ…å†µï¼‰ï¼›

- `READ_TIME`è¡¨ç¤ºè¯»å–æŒç»­æ—¶é•¿ï¼›

- `AGGRE_MONITOR_TIME`è¡¨ç¤ºmininetä¸‹å¤šå°ä¸»æœºå¹¶å‘æ‰§è¡Œé¢„è®¾å‘½ä»¤çš„è¾“å‡ºç›‘æµ‹æŒç»­æ—¶é—´ï¼›ä¸€èˆ¬ä¼šè®¾ç½®ä¸`READ_TIME`ç›¸åŒçš„æ—¶é•¿ã€‚

`_agr_demo/host.py`ä¸­

```python
# Number of packages
PKTNUM = 1000
ALLOW_LOSS_RATE = 1

```

- `PKTNUM`è¡¨ç¤ºæµ‹è¯•çš„æ•°æ®åŒ…é‡ï¼›

- `ALLOW_LOSS_RATE`è¡¨ç¤ºæµ‹è¯•æ—¶å…è®¸ä¸¢åŒ…ç‡ï¼Œ PSæ”¶åˆ°è¿™äº›ä¹‹åå°±ä¼šåœæ­¢é¦–åŒ…ï¼Œè®¡ç®—ååé‡ï¼›



## æµ‹è¯•æ¨¡å¼

åœ¨`./utils/config.py`ä¸­`SEND_MODE`é€‰å®šæµ‹è¯•æ¨¡å¼

- `GENERATOR_AND_SEND`ï¼Œç”±mininetçš„æ¯ä¸ªä¸»æœºè‡ªå·±ç”ŸæˆåŒ…ï¼Œç„¶åå‘åŒ…è¿›è¡Œæµ‹è¯•ã€‚æ­¤æ–¹æ³•ä¼šåœ¨æµ‹è¯•å·¥ç¨‹ä¸­å ç”¨é¢å¤–å¤§é‡çš„CPUå’Œå†…å­˜ï¼ˆå°¤å…¶æ˜¯æ„é€ çš„æ•°æ®åŒ…é‡å¤§çš„æ—¶å€™ï¼‰ï¼›

- `TCPREPLAY`ï¼Œåœ¨å‘åŒ…æµ‹è¯•å‰æ„å»ºå¥½æ•°æ®åŒ…ï¼Œç„¶åç”¨`tcpreplay`è¿›è¡Œé‡æ”¾ï¼Œä¸”é‡æ”¾é€Ÿç‡å¯æ§å¯è°ƒã€‚

### æµ‹è¯•æ¨¡å¼1ï¼š`GENERATOR_AND_SEND`

#### 1. é…ç½®å˜æ›´

**æµ‹è¯•NGAå‰çš„é…ç½®å˜æ›´**

- Makefile

```Verilog
BMV2_SWITCH_EXE = simple_switch_grpc
TOPO = pod-topo/topologyv4.json

include ../utils/Makefile

```

- utils/config.py

```python
TEST_MODE = OUR_SOLUTION
```

- _agr_demo/host/config.py

```PYTHON
PS_RECEIVE_FLOW = OUR_SOLUTION_FLOW
```

- _agr_demo.p4

```C++
action count_aggr_egress() {
    egressCounter.count((bit<32>) hdr.atp.sequenceId); // TODO: æ²¡æœ‰å®Œå…¨æ‡‚ workerMap, sequenceId 0
    // hdr.atp.aggregationDegree = 3;  // NOTE: é€‚é…ATPè·¯ç”±ç­–ç•¥ï¼Œå¯¹äºä»…ä»…èšåˆä¸€æ¬¡çš„è·¯ç”±ç­–ç•¥æ²¡æœ‰å¤ªå¤§å½±å“
    // hdr.atp.switchId = 1;       // NOTE: é˜²æ­¢ATPè·¯ç”±ç­–ç•¥ä¸‹ï¼Œå›å»çš„æ—¶å€™åˆé‡æ–°èšåˆã€‚
    // DEBUG:  NGS å’Œ SwitchML ä¸èƒ½ç”¨ï¼ŒATPç”¨ï¼Œï¼ˆå°¤å…¶æ˜¯ switchIDï¼‰
}
```

**æµ‹è¯•SwitchML****å‰çš„é…ç½®å˜æ›´**

- Makefile

```Verilog
BMV2_SWITCH_EXE = simple_switch_grpc
TOPO = pod-topo/topologyv4-swtichML.json

include ../utils/Makefile

```

- utils/config.py

```python
TEST_MODE = SWTICHML
```

- _agr_demo/host/config.py

```PYTHON
PS_RECEIVE_FLOW = SWITCHML_FLOW
```

- _agr_demo.p4

```C++
action count_aggr_egress() {
    egressCounter.count((bit<32>) hdr.atp.sequenceId); // TODO: æ²¡æœ‰å®Œå…¨æ‡‚ workerMap, sequenceId 0
    // hdr.atp.aggregationDegree = 3;  // NOTE: é€‚é…ATPè·¯ç”±ç­–ç•¥ï¼Œå¯¹äºä»…ä»…èšåˆä¸€æ¬¡çš„è·¯ç”±ç­–ç•¥æ²¡æœ‰å¤ªå¤§å½±å“
    // hdr.atp.switchId = 1;       // NOTE: é˜²æ­¢ATPè·¯ç”±ç­–ç•¥ä¸‹ï¼Œå›å»çš„æ—¶å€™åˆé‡æ–°èšåˆã€‚
    // DEBUG:  NGS å’Œ SwitchML ä¸èƒ½ç”¨ï¼ŒATPç”¨ï¼Œï¼ˆå°¤å…¶æ˜¯ switchIDï¼‰
}
```

**æµ‹è¯•ATP****å‰çš„é…ç½®å˜æ›´**

- Makefile

```Verilog
BMV2_SWITCH_EXE = simple_switch_grpc
TOPO = pod-topo/topologyv4-ATP.json

include ../utils/Makefile

```

- utils/config.py

```python
TEST_MODE = ATP
```

- _agr_demo/host/config.py

```PYTHON
PS_RECEIVE_FLOW = ATP_FLOW
```

- _agr_demo.p4

```C++
action count_aggr_egress() {
    egressCounter.count((bit<32>) hdr.atp.sequenceId); // TODO: æ²¡æœ‰å®Œå…¨æ‡‚ workerMap, sequenceId 0
    hdr.atp.aggregationDegree = 3;  // NOTE: é€‚é…ATPè·¯ç”±ç­–ç•¥ï¼Œå¯¹äºä»…ä»…èšåˆä¸€æ¬¡çš„è·¯ç”±ç­–ç•¥æ²¡æœ‰å¤ªå¤§å½±å“
    hdr.atp.switchId = 1;       // NOTE: é˜²æ­¢ATPè·¯ç”±ç­–ç•¥ä¸‹ï¼Œå›å»çš„æ—¶å€™åˆé‡æ–°èšåˆã€‚
    // DEBUG:  NGS å’Œ SwitchML ä¸èƒ½ç”¨ï¼ŒATPç”¨ï¼Œï¼ˆå°¤å…¶æ˜¯ switchIDï¼‰
}
```

#### 2. æµé‡ç›‘æ§å»ºè®®

å››ä¸ªçª—å£

```bash
make run
multitail -s 2 ./logs/*-inout.log
tail -f ./logs/receiver.log
htop
```



![p4@p4](https://markdown-img-zer0nu1l.oss-cn-beijing.aliyuncs.com/img/20211126082558.png)

### æµ‹è¯•æ¨¡å¼2ï¼š`TCPREPLAY`

#### 1. æ•°æ®åŒ…æ„é€ 

```bash
cd ./_agr_demo
mkdir ./mypcap 
```

åœ¨`_agr_demo/host/config.py`ä¸­

```python
# Number of packages
PKTNUM = 1000
ALLOW_LOSS_RATE = 1

# if(SEND_MODE == TCPREPLAY), configure:
REPLAY_PCAP_LOG = 'logs/write_pcap.log' 
REPLAY_PCAP_DIR = 'mypcap/1000/'
REPLAY_PCAP_PREFIX_NGA = 'param_NGA-'
REPLAY_PCAP_PREFIX_SWITCHML = 'param_switchML-'
REPLAY_PCAP_PREFIX_ATP = 'param_switchML-' # å…±ç”¨
```

è®¾ç½®å¥½åŒ…æ•°é‡ã€é‡æ”¾åŒ…çš„ç›®å½•ã€é‡æ”¾åŒ…çš„å‰ç¼€åç§°ï¼Œå¹¶åˆ›å»ºç›®å½•

```bash
mkdir *REPLAY_PCAP_DIR*
```

> REPLAY_PCAP_DIRæ ¹æ®å®é™…æƒ…å†µè¾“å…¥ã€‚æˆ‘ä¸€ç›´ç”¨çš„æ˜¯`mypcap/PKTNUM/`ï¼Œä¾‹å¦‚`'mypcap/1000/'`, `'mypcap/100000/'`ã€‚

ç„¶åæ‰§è¡Œï¼š

```bash
sudo python host/writepcap.py # sudo ä¸å¯æˆ–ç¼º

```

ç¨‹åºæ‰§è¡Œå®Œï¼Œæ•°æ®åŒ…å°±æ„å»ºå®Œäº†ã€‚

åœ¨`utils/config.py`ä¸­åŒæ­¥åˆšåˆšçš„è®¾ç½®ï¼š

```python
# if(SEND_MODE == TCPREPLAY), configure:
REPLAY_PCAP_DIR = 'mypcap/1000/'
REPLAY_PCAP_PREFIX_NGA = 'param_NGA-'
REPLAY_PCAP_PREFIX_SWITCHML = 'param_switchML-'
REPLAY_PCAP_PREFIX_ATP = 'param_switchML-' # å…±ç”¨
```

#### 2. é…ç½®å˜æ›´

**æµ‹è¯•NGAå‰çš„é…ç½®å˜æ›´**

- Makefile

```Verilog
BMV2_SWITCH_EXE = simple_switch_grpc
TOPO = pod-topo/topologyv4.json

include ../utils/Makefile

```

- utils/config.py

```python
TEST_MODE = OUR_SOLUTION
REPLAY_PCAP_PREFIX = REPLAY_PCAP_PREFIX_NGA
REPLAY_SPEED = 0.01 # M
```

  > è¿™é‡ŒæŒ‡å®šäº†é‡æ”¾åŒ…ä»¥åŠé‡å‘é€Ÿåº¦ã€‚

- _agr_demo/host/condig.py

```PYTHON
PS_RECEIVE_FLOW = OUR_SOLUTION_FLOW
```

- _agr_demo.p4

```C++
action count_aggr_egress() {
    egressCounter.count((bit<32>) hdr.atp.sequenceId); // TODO: æ²¡æœ‰å®Œå…¨æ‡‚ workerMap, sequenceId 0
    // hdr.atp.aggregationDegree = 3;  // NOTE: é€‚é…ATPè·¯ç”±ç­–ç•¥ï¼Œå¯¹äºä»…ä»…èšåˆä¸€æ¬¡çš„è·¯ç”±ç­–ç•¥æ²¡æœ‰å¤ªå¤§å½±å“
    // hdr.atp.switchId = 1;       // NOTE: é˜²æ­¢ATPè·¯ç”±ç­–ç•¥ä¸‹ï¼Œå›å»çš„æ—¶å€™åˆé‡æ–°èšåˆã€‚
    // DEBUG:  NGS å’Œ SwitchML ä¸èƒ½ç”¨ï¼ŒATPç”¨ï¼Œï¼ˆå°¤å…¶æ˜¯ switchIDï¼‰
}
```

**æµ‹è¯•SwitchML****å‰çš„é…ç½®å˜æ›´**

- Makefile

```Verilog
BMV2_SWITCH_EXE = simple_switch_grpc
TOPO = pod-topo/topologyv4-swtichML.json

include ../utils/Makefile

```

- utils/config.py

```python
TEST_MODE = SWTICHML
REPLAY_PCAP_PREFIX = REPLAY_PCAP_PREFIX_SWITCHML
REPLAY_SPEED = 0.01 # M
```

  > è¿™é‡ŒæŒ‡å®šäº†é‡æ”¾åŒ…ä»¥åŠé‡å‘é€Ÿåº¦ã€‚

- _agr_demo/host/condig.py

```PYTHON
PS_RECEIVE_FLOW = SWITCHML_FLOW
```

- _agr_demo.p4

```C++
action count_aggr_egress() {
    egressCounter.count((bit<32>) hdr.atp.sequenceId); // TODO: æ²¡æœ‰å®Œå…¨æ‡‚ workerMap, sequenceId 0
    // hdr.atp.aggregationDegree = 3;  // NOTE: é€‚é…ATPè·¯ç”±ç­–ç•¥ï¼Œå¯¹äºä»…ä»…èšåˆä¸€æ¬¡çš„è·¯ç”±ç­–ç•¥æ²¡æœ‰å¤ªå¤§å½±å“
    // hdr.atp.switchId = 1;       // NOTE: é˜²æ­¢ATPè·¯ç”±ç­–ç•¥ä¸‹ï¼Œå›å»çš„æ—¶å€™åˆé‡æ–°èšåˆã€‚
    // DEBUG:  NGS å’Œ SwitchML ä¸èƒ½ç”¨ï¼ŒATPç”¨ï¼Œï¼ˆå°¤å…¶æ˜¯ switchIDï¼‰
}
```

**æµ‹è¯•ATP****å‰çš„é…ç½®å˜æ›´**

- Makefile

```Verilog
BMV2_SWITCH_EXE = simple_switch_grpc
TOPO = pod-topo/topologyv4-ATP.json

include ../utils/Makefile

```

- utils/config.py

```python
TEST_MODE = ATP
REPLAY_PCAP_PREFIX = REPLAY_PCAP_PREFIX_ATP
REPLAY_SPEED = 0.01 # M
```

  > è¿™é‡ŒæŒ‡å®šäº†é‡æ”¾åŒ…ä»¥åŠé‡å‘é€Ÿåº¦ã€‚

- _agr_demo/host/condig.py

```PYTHON
PS_RECEIVE_FLOW = ATP_FLOW
```

- _agr_demo.p4

```C++
action count_aggr_egress() {
    egressCounter.count((bit<32>) hdr.atp.sequenceId); // TODO: æ²¡æœ‰å®Œå…¨æ‡‚ workerMap, sequenceId 0
    hdr.atp.aggregationDegree = 3;  // NOTE: é€‚é…ATPè·¯ç”±ç­–ç•¥ï¼Œå¯¹äºä»…ä»…èšåˆä¸€æ¬¡çš„è·¯ç”±ç­–ç•¥æ²¡æœ‰å¤ªå¤§å½±å“
    hdr.atp.switchId = 1;       // NOTE: é˜²æ­¢ATPè·¯ç”±ç­–ç•¥ä¸‹ï¼Œå›å»çš„æ—¶å€™åˆé‡æ–°èšåˆã€‚
    // DEBUG:  NGS å’Œ SwitchML ä¸èƒ½ç”¨ï¼ŒATPç”¨ï¼Œï¼ˆå°¤å…¶æ˜¯ switchIDï¼‰
}
```

#### 3. æµé‡ç›‘æ§å»ºè®®

```bash
make run
multitail -s 2 ./logs/*-inout.log
tail -f ./logs/receiver.log
tail -f ./logs/aggregation.log

```

![](https://markdown-img-zer0nu1l.oss-cn-beijing.aliyuncs.com/img/20211202104721.png)