  CREATE_STREAM @0.000 ns {NAME:clk10_rst5_seq T:TVM SCOPE:uvm_test_top.tb_soc.clk_rst_env.agent.sequencer STREAM:1}
BEGIN @0.000 ns {TXH:2 STREAM:1 NAME:clk10_rst5_seq TIME=0.000 ns  TYPE="Begin_No_Parent, Link" LABEL:"" DESC="Object ID: \clock_and_reset_pkg::clk10_rst5_seq @1 (@1336)
Sequencer ID: \clock_and_reset_pkg::clock_and_reset_sequencer @1 (@695)
Phase: run
"}
  CREATE_STREAM @0.000 ns {NAME:C_toggle_seq T:TVM SCOPE:uvm_test_top.tb_soc.mcseqr STREAM:3}
BEGIN @0.000 ns {TXH:4 STREAM:3 NAME:C_toggle_seq TIME=0.000 ns  TYPE="Begin_No_Parent, Link" LABEL:"" DESC="Object ID: \top::C_toggle_seq @1 (@1342)
Sequencer ID: \top::soc_mcsequencer @1 (@548)
Phase: run
"}
BEGIN @0.000 ns {TXH:5 STREAM:1 NAME:cr TIME=0.000 ns  TYPE="Begin_End, Link" LABEL:"" DESC="Object ID: \clock_and_reset_pkg::clock_and_reset_sequence @1 (@1362)
Sequencer ID: \clock_and_reset_pkg::clock_and_reset_sequencer @1 (@695)
Phase: N/A
"}
  LINK @0.000 ns {TXH1:2 TXH2:5 RELATION=child}
BEGIN @0.000 ns {TXH:6 STREAM:1 NAME:req TIME=0.000 ns  TYPE="Begin_End, Link" LABEL:"" DESC="Object ID: \clock_and_reset_pkg::clock_and_reset_sequence_item @1 (@1367)
Sequencer ID: \clock_and_reset_pkg::clock_and_reset_sequencer @1 (@695)
"}
  LINK @0.000 ns {TXH1:5 TXH2:6 RELATION=child}
  SET_ATTR @0.000 ns {TXH:6 NAME:clock_period VALUE:10   RADIX:UVM_HEX BITS=32}
  SET_ATTR @0.000 ns {TXH:6 NAME:reset_delay VALUE:50   RADIX:UVM_HEX BITS=32}
  SET_ATTR @0.000 ns {TXH:6 NAME:clock_cycles_to_count VALUE:0   RADIX:UVM_HEX BITS=32}
  SET_ATTR @0.000 ns {TXH:6 NAME:cycle_count_must_happen VALUE:0   RADIX:UVM_HEX BITS=1}
  SET_ATTR @0.000 ns {TXH:6 NAME:run_clock VALUE:1   RADIX:UVM_HEX BITS=1}
  SET_ATTR @0.000 ns {TXH:6 NAME:transaction_id VALUE:1   RADIX:UVM_DEC BITS=32}
END @0.000 ns {TXH:6 TIME=0.000 ns}
FREE @0.000 ns {TXH:6}
END @0.000 ns {TXH:5 TIME=0.000 ns}
FREE @0.000 ns {TXH:5}
END @300.000 ns {TXH:2 TIME=0.000 ns}
FREE @300.000 ns {TXH:2}
END @10000.000 ns {TXH:4 TIME=0.000 ns}
FREE @10000.000 ns {TXH:4}
