
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.624954                       # Number of seconds simulated
sim_ticks                                1624954065500                       # Number of ticks simulated
final_tick                               1624954065500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  32384                       # Simulator instruction rate (inst/s)
host_op_rate                                    56757                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105245135                       # Simulator tick rate (ticks/s)
host_mem_usage                                 826276                       # Number of bytes of host memory used
host_seconds                                 15439.71                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313791                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       419152256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          419195648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     71414784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        71414784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6549254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6549932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1115856                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1115856                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              26704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          257947141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             257973845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         26704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        43948802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             43948802                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        43948802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             26704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         257947141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            301922647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6549932                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1115856                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6549932                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1115856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              418400768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  794880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                71408448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               419195648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             71414784                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  12420                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    79                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      5416929                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            421219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            402159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            404597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            424863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            397732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            399778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            407080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            397543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            401624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            400352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           401982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           407121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           417944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           421048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           414777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           417693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             71025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             71284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             75523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             66270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             70033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65598                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            66005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            69651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71544                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1624937875500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6549932                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1115856                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6537512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5821068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     84.144218                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.018416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.688636                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5298062     91.02%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       382770      6.58%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32818      0.56%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14195      0.24%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10166      0.17%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10128      0.17%     98.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12769      0.22%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8457      0.15%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        51703      0.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5821068                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.810684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.399358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    146.024087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         57747     88.16%     88.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         6971     10.64%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          416      0.64%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          182      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           77      0.12%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           41      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           18      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           19      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            9      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            8      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65499                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.034718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.005317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.999855                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31170     47.59%     47.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1346      2.05%     49.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            32533     49.67%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              439      0.67%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65499                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 149545157000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            272123507000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32687560000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22874.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41624.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       257.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        43.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    257.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1334371                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  497830                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 20.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.62                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     211972.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    23.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              21931068600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              11966356875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25388773800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3633731280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         106133929200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         844482002040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         234197328000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1247733189795                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            767.858637                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 384495590500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54260700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  1186195413250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              22076205480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              12045548625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25603819800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3596374080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         106133929200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         844438315815                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         234235649250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1248129842250                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            768.102738                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 384208631000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54260700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  1186482372750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       3249908131                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313791                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966650                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882295                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981001                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966650                       # number of integer instructions
system.cpu.num_fp_insts                       2882295                       # number of float instructions
system.cpu.num_int_register_reads          1835046799                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076403                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386181                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464451                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654653                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505530                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763540                       # number of memory refs
system.cpu.num_load_insts                   221284996                       # Number of load instructions
system.cpu.num_store_insts                   72478544                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3249908131                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97900991                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420275     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283432      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221284996     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478544      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313791                       # Class of executed instruction
system.cpu.dcache.tags.replacements          10214979                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.309385                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           283566706                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10217027                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.754327                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1262801500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.309385                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          607                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1247                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         597784493                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        597784493                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    211420403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       211420403                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     72146303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       72146303                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     283566706                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        283566706                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    283566706                       # number of overall hits
system.cpu.dcache.overall_hits::total       283566706                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      9878722                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9878722                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       338305                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338305                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     10217027                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10217027                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10217027                       # number of overall misses
system.cpu.dcache.overall_misses::total      10217027                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 644991268500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 644991268500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  19034373000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19034373000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 664025641500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 664025641500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 664025641500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 664025641500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72484608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293783733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293783733                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.044640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044640                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004667                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004667                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.034777                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034777                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.034777                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034777                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65290.962586                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65290.962586                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56263.942301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56263.942301                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 64992.060949                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64992.060949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 64992.060949                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64992.060949                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2502088                       # number of writebacks
system.cpu.dcache.writebacks::total           2502088                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      9878722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9878722                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       338305                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       338305                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     10217027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10217027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     10217027                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10217027                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 635112546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 635112546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  18696068000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18696068000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 653808614500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 653808614500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 653808614500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 653808614500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.044640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044640                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004667                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034777                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034777                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034777                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034777                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 64290.962586                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64290.962586                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 55263.942301                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55263.942301                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 63992.060949                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63992.060949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 63992.060949                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63992.060949                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           640.172523                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           677317255                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               679                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          997521.730486                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   640.172523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.312584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.312584                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          679                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          679                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.331543                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5418544151                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5418544151                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    677317255                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       677317255                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     677317255                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        677317255                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    677317255                       # number of overall hits
system.cpu.icache.overall_hits::total       677317255                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          679                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           679                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          679                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            679                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          679                       # number of overall misses
system.cpu.icache.overall_misses::total           679                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54571000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54571000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54571000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54571000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54571000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317934                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80369.661267                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80369.661267                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80369.661267                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80369.661267                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80369.661267                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80369.661267                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          679                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          679                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          679                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          679                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          679                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          679                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53892000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53892000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53892000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53892000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53892000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53892000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79369.661267                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79369.661267                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79369.661267                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79369.661267                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79369.661267                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79369.661267                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6714859                       # number of replacements
system.l2.tags.tagsinuse                 15987.375488                       # Cycle average of tags in use
system.l2.tags.total_refs                    12651401                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6731189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.879520                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              330305180500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3316.711614                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.653616                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      12669.010258                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.202436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.773255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975792                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          402                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2955                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996704                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  27502178                       # Number of tag accesses
system.l2.tags.data_accesses                 27502178                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      2502088                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2502088                       # number of WritebackDirty hits
system.l2.ReadExReq_hits::cpu.data             128632                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                128632                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        3539141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3539141                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               3667773                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3667774                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              3667773                       # number of overall hits
system.l2.overall_hits::total                 3667774                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           209673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              209673                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              678                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6339581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6339581                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 678                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6549254                       # number of demand (read+write) misses
system.l2.demand_misses::total                6549932                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                678                       # number of overall misses
system.l2.overall_misses::cpu.data            6549254                       # number of overall misses
system.l2.overall_misses::total               6549932                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  16837974000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   16837974000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     52861500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52861500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 583133483000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 583133483000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52861500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  599971457000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     600024318500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52861500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 599971457000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    600024318500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      2502088                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2502088                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         338305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            338305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      9878722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9878722                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               679                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          10217027                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10217706                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              679                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         10217027                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10217706                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.619775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.619775                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998527                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998527                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.641741                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.641741                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998527                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.641014                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.641037                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998527                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.641014                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.641037                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 80305.876293                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80305.876293                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 77966.814159                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77966.814159                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91982.969064                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91982.969064                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77966.814159                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91609.129376                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91607.717225                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77966.814159                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91609.129376                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91607.717225                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1115856                       # number of writebacks
system.l2.writebacks::total                   1115856                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks       711519                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        711519                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       209673                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         209673                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          678                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          678                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6339581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6339581                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6549254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6549932                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6549254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6549932                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  14741244000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14741244000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     46081500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46081500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 519737673000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 519737673000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     46081500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 534478917000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 534524998500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     46081500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 534478917000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 534524998500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.619775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.619775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998527                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998527                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.641741                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.641741                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.641014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.641037                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.641014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.641037                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 70305.876293                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70305.876293                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67966.814159                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67966.814159                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81982.969064                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81982.969064                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 67966.814159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81609.129376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81607.717225                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 67966.814159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81609.129376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81607.717225                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            6340259                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1115856                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5416929                       # Transaction distribution
system.membus.trans_dist::ReadExReq            209673                       # Transaction distribution
system.membus.trans_dist::ReadExResp           209673                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6340259                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19632649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19632649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19632649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    490610432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    490610432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               490610432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13082717                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13082717    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13082717                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17554836500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36542920000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     20432685                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     10214979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         893593                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       893593                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           9879401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3617944                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13311893                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           338305                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          338305                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           679                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9878722                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     30649032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30650390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    814023360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              814066816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6714859                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16932565                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052774                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.223581                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16038971     94.72%     94.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 893594      5.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16932565                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12718430500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1018500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15325540500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
