digraph "CFG for '_Z3addSt6vectorIiSaIiEE' function" {
	label="CFG for '_Z3addSt6vectorIiSaIiEE' function";

	Node0x5643930aeaf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%1:\l  %2 = alloca i32, align 4\l  %3 = alloca i32, align 4\l  store i32 0, i32* %2, align 4\l  store i32 0, i32* %3, align 4\l  br label %4\l}"];
	Node0x5643930aeaf0 -> Node0x5643930af3f0;
	Node0x5643930af3f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l4:                                                \l  %5 = load i32, i32* %3, align 4\l  %6 = mul nsw i32 %5, 2\l  %7 = add nsw i32 %6, 1\l  %8 = sext i32 %7 to i64\l  %9 = call i64 @_ZNKSt6vectorIiSaIiEE4sizeEv(%\"class.std::vector\"* nonnull\l... align 8 dereferenceable(24) %0) #1\l  %10 = icmp ult i64 %8, %9\l  br i1 %10, label %11, label %33\l|{<s0>T|<s1>F}}"];
	Node0x5643930af3f0:s0 -> Node0x5643930afa90;
	Node0x5643930af3f0:s1 -> Node0x5643930afae0;
	Node0x5643930afa90 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%11:\l11:                                               \l  %12 = load i32, i32* %3, align 4\l  %13 = mul nsw i32 %12, 2\l  %14 = add nsw i32 %13, 1\l  %15 = sext i32 %14 to i64\l  %16 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %15) #1\l  %17 = load i32, i32* %16, align 4\l  %18 = srem i32 %17, 2\l  %19 = icmp eq i32 %18, 0\l  br i1 %19, label %20, label %29\l|{<s0>T|<s1>F}}"];
	Node0x5643930afa90:s0 -> Node0x5643930b0210;
	Node0x5643930afa90:s1 -> Node0x5643930b0260;
	Node0x5643930b0210 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%20:\l20:                                               \l  %21 = load i32, i32* %3, align 4\l  %22 = mul nsw i32 %21, 2\l  %23 = add nsw i32 %22, 1\l  %24 = sext i32 %23 to i64\l  %25 = call nonnull align 4 dereferenceable(4) i32*\l... @_ZNSt6vectorIiSaIiEEixEm(%\"class.std::vector\"* nonnull align 8\l... dereferenceable(24) %0, i64 %24) #1\l  %26 = load i32, i32* %25, align 4\l  %27 = load i32, i32* %2, align 4\l  %28 = add nsw i32 %27, %26\l  store i32 %28, i32* %2, align 4\l  br label %29\l}"];
	Node0x5643930b0210 -> Node0x5643930b0260;
	Node0x5643930b0260 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%29:\l29:                                               \l  br label %30\l}"];
	Node0x5643930b0260 -> Node0x5643930b0970;
	Node0x5643930b0970 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%30:\l30:                                               \l  %31 = load i32, i32* %3, align 4\l  %32 = add nsw i32 %31, 1\l  store i32 %32, i32* %3, align 4\l  br label %4, !llvm.loop !4\l}"];
	Node0x5643930b0970 -> Node0x5643930af3f0;
	Node0x5643930afae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%33:\l33:                                               \l  %34 = load i32, i32* %2, align 4\l  ret i32 %34\l}"];
}
