Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 11 13:46:49 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 59 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.246        0.000                      0                   58        0.381        0.000                      0                   58        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.246        0.000                      0                   58        0.381        0.000                      0                   58        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 Xn_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.779ns  (logic 5.598ns (57.245%)  route 4.181ns (42.755%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 14.020 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  Xn_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     4.787 r  Xn_reg[5][4]/Q
                         net (fo=17, routed)          0.740     5.528    Xn_reg_n_0_[5][4]
    SLICE_X10Y121        LUT6 (Prop_lut6_I5_O)        0.105     5.633 r  Y[15]_i_233/O
                         net (fo=2, routed)           0.355     5.987    Y[15]_i_233_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.105     6.092 r  Y[15]_i_237/O
                         net (fo=1, routed)           0.000     6.092    Y[15]_i_237_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     6.573 r  Y_reg[15]_i_207/O[2]
                         net (fo=2, routed)           0.750     7.323    Y_reg[15]_i_207_n_5
    SLICE_X7Y122         LUT3 (Prop_lut3_I1_O)        0.269     7.592 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.329     7.921    Y[11]_i_146_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I3_O)        0.268     8.189 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.189    Y[11]_i_150_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.521 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     8.521    Y_reg[11]_i_126_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.702 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.240     8.942    Y1[11]
    SLICE_X5Y123         LUT2 (Prop_lut2_I0_O)        0.249     9.191 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000     9.191    Y[11]_i_127_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.397 r  Y_reg[11]_i_118/O[3]
                         net (fo=1, routed)           0.325     9.722    Y_reg[11]_i_118_n_4
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.257     9.979 r  Y[11]_i_91/O
                         net (fo=1, routed)           0.000     9.979    Y[11]_i_91_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.311 r  Y_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.311    Y_reg[11]_i_82_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.491 r  Y_reg[15]_i_103/O[0]
                         net (fo=1, routed)           0.411    10.902    Y_reg[15]_i_103_n_7
    SLICE_X3Y127         LUT2 (Prop_lut2_I1_O)        0.249    11.151 r  Y[15]_i_71/O
                         net (fo=1, routed)           0.000    11.151    Y[15]_i_71_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    11.494 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.697    12.191    Y_reg[15]_i_56_n_6
    SLICE_X3Y122         LUT2 (Prop_lut2_I1_O)        0.250    12.441 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    12.441    Y[15]_i_23_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    12.971 r  Y_reg[15]_i_15/O[3]
                         net (fo=1, routed)           0.334    13.305    Y_reg[15]_i_15_n_4
    SLICE_X2Y122         LUT2 (Prop_lut2_I1_O)        0.257    13.562 r  Y[15]_i_3/O
                         net (fo=1, routed)           0.000    13.562    Y[15]_i_3_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    13.876 r  Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.876    Y_reg[15]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    14.133 r  Y_reg[17]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.133    Y0[17]
    SLICE_X2Y123         FDRE                                         r  Y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.447    14.020    CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  Y_reg[17]/C
                         clock pessimism              0.294    14.313    
                         clock uncertainty           -0.035    14.278    
    SLICE_X2Y123         FDRE (Setup_fdre_C_D)        0.101    14.379    Y_reg[17]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -14.133    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 Xn_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.700ns  (logic 5.519ns (56.897%)  route 4.181ns (43.103%))
  Logic Levels:           19  (CARRY4=10 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 14.020 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  Xn_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     4.787 r  Xn_reg[5][4]/Q
                         net (fo=17, routed)          0.740     5.528    Xn_reg_n_0_[5][4]
    SLICE_X10Y121        LUT6 (Prop_lut6_I5_O)        0.105     5.633 r  Y[15]_i_233/O
                         net (fo=2, routed)           0.355     5.987    Y[15]_i_233_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.105     6.092 r  Y[15]_i_237/O
                         net (fo=1, routed)           0.000     6.092    Y[15]_i_237_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     6.573 r  Y_reg[15]_i_207/O[2]
                         net (fo=2, routed)           0.750     7.323    Y_reg[15]_i_207_n_5
    SLICE_X7Y122         LUT3 (Prop_lut3_I1_O)        0.269     7.592 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.329     7.921    Y[11]_i_146_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I3_O)        0.268     8.189 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.189    Y[11]_i_150_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.521 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     8.521    Y_reg[11]_i_126_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.702 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.240     8.942    Y1[11]
    SLICE_X5Y123         LUT2 (Prop_lut2_I0_O)        0.249     9.191 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000     9.191    Y[11]_i_127_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.397 r  Y_reg[11]_i_118/O[3]
                         net (fo=1, routed)           0.325     9.722    Y_reg[11]_i_118_n_4
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.257     9.979 r  Y[11]_i_91/O
                         net (fo=1, routed)           0.000     9.979    Y[11]_i_91_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.311 r  Y_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.311    Y_reg[11]_i_82_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.491 r  Y_reg[15]_i_103/O[0]
                         net (fo=1, routed)           0.411    10.902    Y_reg[15]_i_103_n_7
    SLICE_X3Y127         LUT2 (Prop_lut2_I1_O)        0.249    11.151 r  Y[15]_i_71/O
                         net (fo=1, routed)           0.000    11.151    Y[15]_i_71_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    11.494 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.697    12.191    Y_reg[15]_i_56_n_6
    SLICE_X3Y122         LUT2 (Prop_lut2_I1_O)        0.250    12.441 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    12.441    Y[15]_i_23_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530    12.971 r  Y_reg[15]_i_15/O[3]
                         net (fo=1, routed)           0.334    13.305    Y_reg[15]_i_15_n_4
    SLICE_X2Y122         LUT2 (Prop_lut2_I1_O)        0.257    13.562 r  Y[15]_i_3/O
                         net (fo=1, routed)           0.000    13.562    Y[15]_i_3_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    13.876 r  Y_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.876    Y_reg[15]_i_1_n_0
    SLICE_X2Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    14.054 r  Y_reg[17]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.054    Y0[16]
    SLICE_X2Y123         FDRE                                         r  Y_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.447    14.020    CLK_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  Y_reg[16]/C
                         clock pessimism              0.294    14.313    
                         clock uncertainty           -0.035    14.278    
    SLICE_X2Y123         FDRE (Setup_fdre_C_D)        0.101    14.379    Y_reg[16]
  -------------------------------------------------------------------
                         required time                         14.379    
                         arrival time                         -14.054    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 Xn_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 5.268ns (55.501%)  route 4.224ns (44.499%))
  Logic Levels:           18  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  Xn_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     4.787 r  Xn_reg[5][4]/Q
                         net (fo=17, routed)          0.740     5.528    Xn_reg_n_0_[5][4]
    SLICE_X10Y121        LUT6 (Prop_lut6_I5_O)        0.105     5.633 r  Y[15]_i_233/O
                         net (fo=2, routed)           0.355     5.987    Y[15]_i_233_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.105     6.092 r  Y[15]_i_237/O
                         net (fo=1, routed)           0.000     6.092    Y[15]_i_237_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     6.573 r  Y_reg[15]_i_207/O[2]
                         net (fo=2, routed)           0.750     7.323    Y_reg[15]_i_207_n_5
    SLICE_X7Y122         LUT3 (Prop_lut3_I1_O)        0.269     7.592 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.329     7.921    Y[11]_i_146_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I3_O)        0.268     8.189 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.189    Y[11]_i_150_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.521 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     8.521    Y_reg[11]_i_126_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.702 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.240     8.942    Y1[11]
    SLICE_X5Y123         LUT2 (Prop_lut2_I0_O)        0.249     9.191 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000     9.191    Y[11]_i_127_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.397 r  Y_reg[11]_i_118/O[3]
                         net (fo=1, routed)           0.325     9.722    Y_reg[11]_i_118_n_4
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.257     9.979 r  Y[11]_i_91/O
                         net (fo=1, routed)           0.000     9.979    Y[11]_i_91_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.311 r  Y_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.311    Y_reg[11]_i_82_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.491 r  Y_reg[15]_i_103/O[0]
                         net (fo=1, routed)           0.411    10.902    Y_reg[15]_i_103_n_7
    SLICE_X3Y127         LUT2 (Prop_lut2_I1_O)        0.249    11.151 r  Y[15]_i_71/O
                         net (fo=1, routed)           0.000    11.151    Y[15]_i_71_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    11.494 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.697    12.191    Y_reg[15]_i_56_n_6
    SLICE_X3Y122         LUT2 (Prop_lut2_I1_O)        0.250    12.441 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    12.441    Y[15]_i_23_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    12.922 r  Y_reg[15]_i_15/O[2]
                         net (fo=1, routed)           0.377    13.299    Y_reg[15]_i_15_n_5
    SLICE_X2Y122         LUT2 (Prop_lut2_I1_O)        0.253    13.552 r  Y[15]_i_4/O
                         net (fo=1, routed)           0.000    13.552    Y[15]_i_4_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    13.846 r  Y_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.846    Y0[15]
    SLICE_X2Y122         FDRE                                         r  Y_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    14.022    CLK_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  Y_reg[15]/C
                         clock pessimism              0.294    14.315    
                         clock uncertainty           -0.035    14.280    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)        0.101    14.381    Y_reg[15]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -13.846    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 Xn_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 5.181ns (55.089%)  route 4.224ns (44.911%))
  Logic Levels:           18  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  Xn_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.433     4.787 r  Xn_reg[5][4]/Q
                         net (fo=17, routed)          0.740     5.528    Xn_reg_n_0_[5][4]
    SLICE_X10Y121        LUT6 (Prop_lut6_I5_O)        0.105     5.633 r  Y[15]_i_233/O
                         net (fo=2, routed)           0.355     5.987    Y[15]_i_233_n_0
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.105     6.092 r  Y[15]_i_237/O
                         net (fo=1, routed)           0.000     6.092    Y[15]_i_237_n_0
    SLICE_X9Y122         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     6.573 r  Y_reg[15]_i_207/O[2]
                         net (fo=2, routed)           0.750     7.323    Y_reg[15]_i_207_n_5
    SLICE_X7Y122         LUT3 (Prop_lut3_I1_O)        0.269     7.592 r  Y[11]_i_146/O
                         net (fo=2, routed)           0.329     7.921    Y[11]_i_146_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I3_O)        0.268     8.189 r  Y[11]_i_150/O
                         net (fo=1, routed)           0.000     8.189    Y[11]_i_150_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.521 r  Y_reg[11]_i_126/CO[3]
                         net (fo=1, routed)           0.000     8.521    Y_reg[11]_i_126_n_0
    SLICE_X7Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.702 r  Y_reg[15]_i_161/O[0]
                         net (fo=2, routed)           0.240     8.942    Y1[11]
    SLICE_X5Y123         LUT2 (Prop_lut2_I0_O)        0.249     9.191 r  Y[11]_i_127/O
                         net (fo=1, routed)           0.000     9.191    Y[11]_i_127_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.397 r  Y_reg[11]_i_118/O[3]
                         net (fo=1, routed)           0.325     9.722    Y_reg[11]_i_118_n_4
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.257     9.979 r  Y[11]_i_91/O
                         net (fo=1, routed)           0.000     9.979    Y[11]_i_91_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.311 r  Y_reg[11]_i_82/CO[3]
                         net (fo=1, routed)           0.000    10.311    Y_reg[11]_i_82_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.491 r  Y_reg[15]_i_103/O[0]
                         net (fo=1, routed)           0.411    10.902    Y_reg[15]_i_103_n_7
    SLICE_X3Y127         LUT2 (Prop_lut2_I1_O)        0.249    11.151 r  Y[15]_i_71/O
                         net (fo=1, routed)           0.000    11.151    Y[15]_i_71_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    11.494 r  Y_reg[15]_i_56/O[1]
                         net (fo=1, routed)           0.697    12.191    Y_reg[15]_i_56_n_6
    SLICE_X3Y122         LUT2 (Prop_lut2_I1_O)        0.250    12.441 r  Y[15]_i_23/O
                         net (fo=1, routed)           0.000    12.441    Y[15]_i_23_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    12.922 r  Y_reg[15]_i_15/O[2]
                         net (fo=1, routed)           0.377    13.299    Y_reg[15]_i_15_n_5
    SLICE_X2Y122         LUT2 (Prop_lut2_I1_O)        0.253    13.552 r  Y[15]_i_4/O
                         net (fo=1, routed)           0.000    13.552    Y[15]_i_4_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    13.759 r  Y_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.759    Y0[14]
    SLICE_X2Y122         FDRE                                         r  Y_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    14.022    CLK_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  Y_reg[14]/C
                         clock pessimism              0.294    14.315    
                         clock uncertainty           -0.035    14.280    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)        0.101    14.381    Y_reg[14]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -13.759    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 Xn_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.165ns  (logic 4.939ns (53.888%)  route 4.226ns (46.112%))
  Logic Levels:           17  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X7Y120         FDRE                                         r  Xn_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][3]/Q
                         net (fo=20, routed)          0.589     5.322    Xn_reg_n_0_[5][3]
    SLICE_X9Y120         LUT6 (Prop_lut6_I5_O)        0.105     5.427 r  Y[11]_i_173/O
                         net (fo=2, routed)           0.478     5.905    Y[11]_i_173_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I0_O)        0.105     6.010 r  Y[11]_i_177/O
                         net (fo=1, routed)           0.000     6.010    Y[11]_i_177_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     6.515 r  Y_reg[11]_i_160/O[3]
                         net (fo=2, routed)           0.459     6.975    Y_reg[11]_i_160_n_4
    SLICE_X6Y122         LUT3 (Prop_lut3_I2_O)        0.250     7.225 r  Y[11]_i_148/O
                         net (fo=2, routed)           0.358     7.582    Y[11]_i_148_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I3_O)        0.105     7.687 r  Y[11]_i_152/O
                         net (fo=1, routed)           0.000     7.687    Y[11]_i_152_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.168 r  Y_reg[11]_i_126/O[2]
                         net (fo=2, routed)           0.380     8.548    Y1[9]
    SLICE_X5Y123         LUT2 (Prop_lut2_I0_O)        0.253     8.801 r  Y[11]_i_129/O
                         net (fo=1, routed)           0.000     8.801    Y[11]_i_129_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.282 r  Y_reg[11]_i_118/O[2]
                         net (fo=1, routed)           0.375     9.657    Y_reg[11]_i_118_n_5
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.253     9.910 r  Y[11]_i_92/O
                         net (fo=1, routed)           0.000     9.910    Y[11]_i_92_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    10.117 r  Y_reg[11]_i_82/O[2]
                         net (fo=1, routed)           0.503    10.620    Y_reg[11]_i_82_n_5
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.253    10.873 r  Y[11]_i_56/O
                         net (fo=1, routed)           0.000    10.873    Y[11]_i_56_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    11.205 r  Y_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    11.205    Y_reg[11]_i_46_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.385 r  Y_reg[15]_i_56/O[0]
                         net (fo=1, routed)           0.751    12.136    Y_reg[15]_i_56_n_7
    SLICE_X3Y122         LUT2 (Prop_lut2_I1_O)        0.249    12.385 r  Y[15]_i_24/O
                         net (fo=1, routed)           0.000    12.385    Y[15]_i_24_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    12.592 r  Y_reg[15]_i_15/O[0]
                         net (fo=1, routed)           0.334    12.926    Y_reg[15]_i_15_n_7
    SLICE_X2Y122         LUT2 (Prop_lut2_I1_O)        0.249    13.175 r  Y[15]_i_6/O
                         net (fo=1, routed)           0.000    13.175    Y[15]_i_6_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.345    13.520 r  Y_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.520    Y0[13]
    SLICE_X2Y122         FDRE                                         r  Y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    14.022    CLK_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  Y_reg[13]/C
                         clock pessimism              0.294    14.315    
                         clock uncertainty           -0.035    14.280    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)        0.101    14.381    Y_reg[13]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -13.520    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 Xn_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 4.804ns (53.199%)  route 4.226ns (46.801%))
  Logic Levels:           17  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     4.354    CLK_IBUF_BUFG
    SLICE_X7Y120         FDRE                                         r  Xn_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.379     4.733 r  Xn_reg[5][3]/Q
                         net (fo=20, routed)          0.589     5.322    Xn_reg_n_0_[5][3]
    SLICE_X9Y120         LUT6 (Prop_lut6_I5_O)        0.105     5.427 r  Y[11]_i_173/O
                         net (fo=2, routed)           0.478     5.905    Y[11]_i_173_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I0_O)        0.105     6.010 r  Y[11]_i_177/O
                         net (fo=1, routed)           0.000     6.010    Y[11]_i_177_n_0
    SLICE_X8Y121         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.505     6.515 r  Y_reg[11]_i_160/O[3]
                         net (fo=2, routed)           0.459     6.975    Y_reg[11]_i_160_n_4
    SLICE_X6Y122         LUT3 (Prop_lut3_I2_O)        0.250     7.225 r  Y[11]_i_148/O
                         net (fo=2, routed)           0.358     7.582    Y[11]_i_148_n_0
    SLICE_X7Y122         LUT4 (Prop_lut4_I3_O)        0.105     7.687 r  Y[11]_i_152/O
                         net (fo=1, routed)           0.000     7.687    Y[11]_i_152_n_0
    SLICE_X7Y122         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     8.168 r  Y_reg[11]_i_126/O[2]
                         net (fo=2, routed)           0.380     8.548    Y1[9]
    SLICE_X5Y123         LUT2 (Prop_lut2_I0_O)        0.253     8.801 r  Y[11]_i_129/O
                         net (fo=1, routed)           0.000     8.801    Y[11]_i_129_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.282 r  Y_reg[11]_i_118/O[2]
                         net (fo=1, routed)           0.375     9.657    Y_reg[11]_i_118_n_5
    SLICE_X4Y123         LUT2 (Prop_lut2_I1_O)        0.253     9.910 r  Y[11]_i_92/O
                         net (fo=1, routed)           0.000     9.910    Y[11]_i_92_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    10.117 r  Y_reg[11]_i_82/O[2]
                         net (fo=1, routed)           0.503    10.620    Y_reg[11]_i_82_n_5
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.253    10.873 r  Y[11]_i_56/O
                         net (fo=1, routed)           0.000    10.873    Y[11]_i_56_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    11.205 r  Y_reg[11]_i_46/CO[3]
                         net (fo=1, routed)           0.000    11.205    Y_reg[11]_i_46_n_0
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    11.385 r  Y_reg[15]_i_56/O[0]
                         net (fo=1, routed)           0.751    12.136    Y_reg[15]_i_56_n_7
    SLICE_X3Y122         LUT2 (Prop_lut2_I1_O)        0.249    12.385 r  Y[15]_i_24/O
                         net (fo=1, routed)           0.000    12.385    Y[15]_i_24_n_0
    SLICE_X3Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    12.592 r  Y_reg[15]_i_15/O[0]
                         net (fo=1, routed)           0.334    12.926    Y_reg[15]_i_15_n_7
    SLICE_X2Y122         LUT2 (Prop_lut2_I1_O)        0.249    13.175 r  Y[15]_i_6/O
                         net (fo=1, routed)           0.000    13.175    Y[15]_i_6_n_0
    SLICE_X2Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210    13.385 r  Y_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.385    Y0[12]
    SLICE_X2Y122         FDRE                                         r  Y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    14.022    CLK_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  Y_reg[12]/C
                         clock pessimism              0.294    14.315    
                         clock uncertainty           -0.035    14.280    
    SLICE_X2Y122         FDRE (Setup_fdre_C_D)        0.101    14.381    Y_reg[12]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -13.385    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 4.632ns (52.565%)  route 4.180ns (47.435%))
  Logic Levels:           15  (CARRY4=9 LUT2=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.549     4.349    CLK_IBUF_BUFG
    SLICE_X7Y126         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.379     4.728 r  Xn_reg[4][1]/Q
                         net (fo=19, routed)          0.610     5.339    Xn_reg[4]__0[1]
    SLICE_X4Y126         LUT6 (Prop_lut6_I3_O)        0.105     5.444 r  Y[3]_i_49/O
                         net (fo=1, routed)           0.380     5.824    Y[3]_i_49_n_0
    SLICE_X5Y127         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.142 r  Y_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.142    Y_reg[3]_i_44_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.407 r  Y_reg[11]_i_124/O[1]
                         net (fo=2, routed)           0.513     6.920    Y_reg[11]_i_124_n_6
    SLICE_X4Y127         LUT2 (Prop_lut2_I1_O)        0.272     7.192 r  Y[7]_i_46/O
                         net (fo=2, routed)           0.568     7.759    Y[7]_i_46_n_0
    SLICE_X4Y127         LUT5 (Prop_lut5_I4_O)        0.268     8.027 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     8.027    Y[7]_i_49_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.359 r  Y_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.359    Y_reg[7]_i_41_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.540 r  Y_reg[11]_i_90/O[0]
                         net (fo=2, routed)           0.770     9.311    Y2[7]
    SLICE_X4Y122         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.462     9.773 r  Y_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.773    Y_reg[7]_i_40_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.953 r  Y_reg[11]_i_82/O[0]
                         net (fo=1, routed)           0.408    10.361    Y_reg[11]_i_82_n_7
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.249    10.610 r  Y[11]_i_58/O
                         net (fo=1, routed)           0.000    10.610    Y[11]_i_58_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    10.953 r  Y_reg[11]_i_46/O[1]
                         net (fo=1, routed)           0.553    11.506    Y_reg[11]_i_46_n_6
    SLICE_X3Y121         LUT2 (Prop_lut2_I1_O)        0.250    11.756 r  Y[11]_i_21/O
                         net (fo=1, routed)           0.000    11.756    Y[11]_i_21_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    12.237 r  Y_reg[11]_i_15/O[2]
                         net (fo=1, routed)           0.377    12.614    Y_reg[11]_i_15_n_5
    SLICE_X2Y121         LUT2 (Prop_lut2_I1_O)        0.253    12.867 r  Y[11]_i_4/O
                         net (fo=1, routed)           0.000    12.867    Y[11]_i_4_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    13.161 r  Y_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.161    Y0[11]
    SLICE_X2Y121         FDRE                                         r  Y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    14.022    CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  Y_reg[11]/C
                         clock pessimism              0.294    14.315    
                         clock uncertainty           -0.035    14.280    
    SLICE_X2Y121         FDRE (Setup_fdre_C_D)        0.101    14.381    Y_reg[11]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -13.161    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.757ns  (logic 4.540ns (51.844%)  route 4.217ns (48.156%))
  Logic Levels:           15  (CARRY4=9 LUT2=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.549     4.349    CLK_IBUF_BUFG
    SLICE_X7Y126         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.379     4.728 r  Xn_reg[4][1]/Q
                         net (fo=19, routed)          0.610     5.339    Xn_reg[4]__0[1]
    SLICE_X4Y126         LUT6 (Prop_lut6_I3_O)        0.105     5.444 r  Y[3]_i_49/O
                         net (fo=1, routed)           0.380     5.824    Y[3]_i_49_n_0
    SLICE_X5Y127         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.142 r  Y_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.142    Y_reg[3]_i_44_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.407 r  Y_reg[11]_i_124/O[1]
                         net (fo=2, routed)           0.513     6.920    Y_reg[11]_i_124_n_6
    SLICE_X4Y127         LUT2 (Prop_lut2_I1_O)        0.272     7.192 r  Y[7]_i_46/O
                         net (fo=2, routed)           0.568     7.759    Y[7]_i_46_n_0
    SLICE_X4Y127         LUT5 (Prop_lut5_I4_O)        0.268     8.027 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     8.027    Y[7]_i_49_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.359 r  Y_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.359    Y_reg[7]_i_41_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.540 r  Y_reg[11]_i_90/O[0]
                         net (fo=2, routed)           0.770     9.311    Y2[7]
    SLICE_X4Y122         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.462     9.773 r  Y_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.773    Y_reg[7]_i_40_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.953 r  Y_reg[11]_i_82/O[0]
                         net (fo=1, routed)           0.408    10.361    Y_reg[11]_i_82_n_7
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.249    10.610 r  Y[11]_i_58/O
                         net (fo=1, routed)           0.000    10.610    Y[11]_i_58_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    10.817 r  Y_reg[11]_i_46/O[0]
                         net (fo=1, routed)           0.700    11.517    Y_reg[11]_i_46_n_7
    SLICE_X3Y121         LUT2 (Prop_lut2_I1_O)        0.249    11.766 r  Y[11]_i_22/O
                         net (fo=1, routed)           0.000    11.766    Y[11]_i_22_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343    12.109 r  Y_reg[11]_i_15/O[1]
                         net (fo=1, routed)           0.267    12.376    Y_reg[11]_i_15_n_6
    SLICE_X2Y121         LUT2 (Prop_lut2_I1_O)        0.250    12.626 r  Y[11]_i_5/O
                         net (fo=1, routed)           0.000    12.626    Y[11]_i_5_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.480    13.106 r  Y_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.106    Y0[10]
    SLICE_X2Y121         FDRE                                         r  Y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    14.022    CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  Y_reg[10]/C
                         clock pessimism              0.294    14.315    
                         clock uncertainty           -0.035    14.280    
    SLICE_X2Y121         FDRE (Setup_fdre_C_D)        0.101    14.381    Y_reg[10]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -13.106    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.552ns  (logic 4.268ns (49.908%)  route 4.284ns (50.092%))
  Logic Levels:           15  (CARRY4=9 LUT2=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.549     4.349    CLK_IBUF_BUFG
    SLICE_X7Y126         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.379     4.728 r  Xn_reg[4][1]/Q
                         net (fo=19, routed)          0.610     5.339    Xn_reg[4]__0[1]
    SLICE_X4Y126         LUT6 (Prop_lut6_I3_O)        0.105     5.444 r  Y[3]_i_49/O
                         net (fo=1, routed)           0.380     5.824    Y[3]_i_49_n_0
    SLICE_X5Y127         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.142 r  Y_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.142    Y_reg[3]_i_44_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.407 r  Y_reg[11]_i_124/O[1]
                         net (fo=2, routed)           0.513     6.920    Y_reg[11]_i_124_n_6
    SLICE_X4Y127         LUT2 (Prop_lut2_I1_O)        0.272     7.192 r  Y[7]_i_46/O
                         net (fo=2, routed)           0.568     7.759    Y[7]_i_46_n_0
    SLICE_X4Y127         LUT5 (Prop_lut5_I4_O)        0.268     8.027 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     8.027    Y[7]_i_49_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.359 r  Y_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.359    Y_reg[7]_i_41_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.540 r  Y_reg[11]_i_90/O[0]
                         net (fo=2, routed)           0.770     9.311    Y2[7]
    SLICE_X4Y122         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.462     9.773 r  Y_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.773    Y_reg[7]_i_40_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.953 r  Y_reg[11]_i_82/O[0]
                         net (fo=1, routed)           0.408    10.361    Y_reg[11]_i_82_n_7
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.249    10.610 r  Y[11]_i_58/O
                         net (fo=1, routed)           0.000    10.610    Y[11]_i_58_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    10.817 r  Y_reg[11]_i_46/O[0]
                         net (fo=1, routed)           0.700    11.517    Y_reg[11]_i_46_n_7
    SLICE_X3Y121         LUT2 (Prop_lut2_I1_O)        0.249    11.766 r  Y[11]_i_22/O
                         net (fo=1, routed)           0.000    11.766    Y[11]_i_22_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    11.973 r  Y_reg[11]_i_15/O[0]
                         net (fo=1, routed)           0.334    12.307    Y_reg[11]_i_15_n_7
    SLICE_X2Y121         LUT2 (Prop_lut2_I1_O)        0.249    12.556 r  Y[11]_i_6/O
                         net (fo=1, routed)           0.000    12.556    Y[11]_i_6_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.345    12.901 r  Y_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.901    Y0[9]
    SLICE_X2Y121         FDRE                                         r  Y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    14.022    CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  Y_reg[9]/C
                         clock pessimism              0.294    14.315    
                         clock uncertainty           -0.035    14.280    
    SLICE_X2Y121         FDRE (Setup_fdre_C_D)        0.101    14.381    Y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -12.901    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 Xn_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 4.133ns (49.104%)  route 4.284ns (50.896%))
  Logic Levels:           15  (CARRY4=9 LUT2=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns = ( 14.022 - 10.000 ) 
    Source Clock Delay      (SCD):    4.349ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.549     4.349    CLK_IBUF_BUFG
    SLICE_X7Y126         FDRE                                         r  Xn_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDRE (Prop_fdre_C_Q)         0.379     4.728 r  Xn_reg[4][1]/Q
                         net (fo=19, routed)          0.610     5.339    Xn_reg[4]__0[1]
    SLICE_X4Y126         LUT6 (Prop_lut6_I3_O)        0.105     5.444 r  Y[3]_i_49/O
                         net (fo=1, routed)           0.380     5.824    Y[3]_i_49_n_0
    SLICE_X5Y127         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     6.142 r  Y_reg[3]_i_44/CO[3]
                         net (fo=1, routed)           0.000     6.142    Y_reg[3]_i_44_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.407 r  Y_reg[11]_i_124/O[1]
                         net (fo=2, routed)           0.513     6.920    Y_reg[11]_i_124_n_6
    SLICE_X4Y127         LUT2 (Prop_lut2_I1_O)        0.272     7.192 r  Y[7]_i_46/O
                         net (fo=2, routed)           0.568     7.759    Y[7]_i_46_n_0
    SLICE_X4Y127         LUT5 (Prop_lut5_I4_O)        0.268     8.027 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     8.027    Y[7]_i_49_n_0
    SLICE_X4Y127         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.359 r  Y_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.359    Y_reg[7]_i_41_n_0
    SLICE_X4Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.540 r  Y_reg[11]_i_90/O[0]
                         net (fo=2, routed)           0.770     9.311    Y2[7]
    SLICE_X4Y122         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.462     9.773 r  Y_reg[7]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.773    Y_reg[7]_i_40_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.953 r  Y_reg[11]_i_82/O[0]
                         net (fo=1, routed)           0.408    10.361    Y_reg[11]_i_82_n_7
    SLICE_X3Y126         LUT2 (Prop_lut2_I1_O)        0.249    10.610 r  Y[11]_i_58/O
                         net (fo=1, routed)           0.000    10.610    Y[11]_i_58_n_0
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    10.817 r  Y_reg[11]_i_46/O[0]
                         net (fo=1, routed)           0.700    11.517    Y_reg[11]_i_46_n_7
    SLICE_X3Y121         LUT2 (Prop_lut2_I1_O)        0.249    11.766 r  Y[11]_i_22/O
                         net (fo=1, routed)           0.000    11.766    Y[11]_i_22_n_0
    SLICE_X3Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207    11.973 r  Y_reg[11]_i_15/O[0]
                         net (fo=1, routed)           0.334    12.307    Y_reg[11]_i_15_n_7
    SLICE_X2Y121         LUT2 (Prop_lut2_I1_O)        0.249    12.556 r  Y[11]_i_6/O
                         net (fo=1, routed)           0.000    12.556    Y[11]_i_6_n_0
    SLICE_X2Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210    12.766 r  Y_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.766    Y0[8]
    SLICE_X2Y121         FDRE                                         r  Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.449    14.022    CLK_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  Y_reg[8]/C
                         clock pessimism              0.294    14.315    
                         clock uncertainty           -0.035    14.280    
    SLICE_X2Y121         FDRE (Setup_fdre_C_D)        0.101    14.381    Y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -12.766    
  -------------------------------------------------------------------
                         slack                                  1.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 Xn_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.582%)  route 0.320ns (69.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[1][7]/Q
                         net (fo=20, routed)          0.320     2.019    Xn_reg[1]__0[7]
    SLICE_X3Y117         FDRE                                         r  Xn_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.921     2.078    CLK_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  Xn_reg[2][7]/C
                         clock pessimism             -0.509     1.568    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.070     1.638    Xn_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 Xn_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.711%)  route 0.350ns (71.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[1][5]/Q
                         net (fo=18, routed)          0.350     2.049    Xn_reg[1]__0[5]
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.920     2.077    CLK_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][5]/C
                         clock pessimism             -0.485     1.591    
    SLICE_X4Y117         FDRE (Hold_fdre_C_D)         0.066     1.657    Xn_reg[2][5]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Xn_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.741%)  route 0.318ns (69.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.649     1.554    CLK_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  Xn_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  Xn_reg[2][9]/Q
                         net (fo=14, routed)          0.318     2.013    Xn_reg[2]__0[9]
    SLICE_X3Y124         FDRE                                         r  Xn_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  Xn_reg[3][9]/C
                         clock pessimism             -0.509     1.560    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.059     1.619    Xn_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 Xn_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.648%)  route 0.335ns (70.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[1][9]/Q
                         net (fo=14, routed)          0.335     2.034    Xn_reg[1]__0[9]
    SLICE_X3Y117         FDRE                                         r  Xn_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.921     2.078    CLK_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  Xn_reg[2][9]/C
                         clock pessimism             -0.509     1.568    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.070     1.638    Xn_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 Xn_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.719%)  route 0.308ns (65.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  Xn_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.164     1.722 r  Xn_reg[1][8]/Q
                         net (fo=20, routed)          0.308     2.031    Xn_reg[1]__0[8]
    SLICE_X3Y117         FDRE                                         r  Xn_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.921     2.078    CLK_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  Xn_reg[2][8]/C
                         clock pessimism             -0.509     1.568    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.066     1.634    Xn_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 Xn_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.576%)  route 0.390ns (73.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.645     1.550    CLK_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  Xn_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  Xn_reg[3][3]/Q
                         net (fo=21, routed)          0.390     2.081    Xn_reg[3]__0[3]
    SLICE_X4Y126         FDRE                                         r  Xn_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.913     2.070    CLK_IBUF_BUFG
    SLICE_X4Y126         FDRE                                         r  Xn_reg[4][3]/C
                         clock pessimism             -0.485     1.584    
    SLICE_X4Y126         FDRE (Hold_fdre_C_D)         0.066     1.650    Xn_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 Xn_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.485%)  route 0.372ns (72.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.649     1.554    CLK_IBUF_BUFG
    SLICE_X3Y117         FDRE                                         r  Xn_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  Xn_reg[2][7]/Q
                         net (fo=20, routed)          0.372     2.067    Xn_reg[2]__0[7]
    SLICE_X3Y120         FDRE                                         r  Xn_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.918     2.075    CLK_IBUF_BUFG
    SLICE_X3Y120         FDRE                                         r  Xn_reg[3][7]/C
                         clock pessimism             -0.509     1.565    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.063     1.628    Xn_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           2.067    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 Xn_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.414%)  route 0.393ns (73.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.648     1.553    CLK_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  Xn_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  Xn_reg[2][5]/Q
                         net (fo=18, routed)          0.393     2.087    Xn_reg[2]__0[5]
    SLICE_X3Y121         FDRE                                         r  Xn_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.917     2.074    CLK_IBUF_BUFG
    SLICE_X3Y121         FDRE                                         r  Xn_reg[3][5]/C
                         clock pessimism             -0.485     1.588    
    SLICE_X3Y121         FDRE (Hold_fdre_C_D)         0.059     1.647    Xn_reg[3][5]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 Xn_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.141ns (25.071%)  route 0.421ns (74.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.651     1.556    CLK_IBUF_BUFG
    SLICE_X3Y115         FDRE                                         r  Xn_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Xn_reg[2][0]/Q
                         net (fo=16, routed)          0.421     2.119    Xn_reg[2]__0[0]
    SLICE_X4Y120         FDRE                                         r  Xn_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.917     2.074    CLK_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  Xn_reg[3][0]/C
                         clock pessimism             -0.485     1.588    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.061     1.649    Xn_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Xn_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.724%)  route 0.429ns (75.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.645     1.550    CLK_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  Xn_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  Xn_reg[3][6]/Q
                         net (fo=18, routed)          0.429     2.121    Xn_reg[3]__0[6]
    SLICE_X5Y130         FDRE                                         r  Xn_reg[4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.918     2.075    CLK_IBUF_BUFG
    SLICE_X5Y130         FDRE                                         r  Xn_reg[4][6]/C
                         clock pessimism             -0.485     1.589    
    SLICE_X5Y130         FDRE (Hold_fdre_C_D)         0.061     1.650    Xn_reg[4][6]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.470    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110   Xn_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111   Xn_reg[1][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111   Xn_reg[1][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y111   Xn_reg[1][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y111   Xn_reg[1][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y111   Xn_reg[1][8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109   Xn_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109   Xn_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109   Xn_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y115   Xn_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   Xn_reg[2][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   Xn_reg[2][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y120   Xn_reg[5][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y120   Xn_reg[5][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109   Xn_reg[1][0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109   Xn_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110   Xn_reg[1][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y110   Xn_reg[1][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   Xn_reg[1][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   Xn_reg[1][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   Xn_reg[1][5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   Xn_reg[1][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111   Xn_reg[1][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y111   Xn_reg[1][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   Xn_reg[1][7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y111   Xn_reg[1][7]/C



