Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Aug  1 15:28:36 2025
| Host         : JOSHUA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file A7_LED_timing_summary_routed.rpt -pb A7_LED_timing_summary_routed.pb -rpx A7_LED_timing_summary_routed.rpx -warn_on_violation
| Design       : A7_LED
| Device       : 7a50t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.145        0.000                      0                   65        0.118        0.000                      0                   65        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK1   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK1                6.145        0.000                      0                   65        0.118        0.000                      0                   65        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK1                        
(none)                      CLK1          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK1
  To Clock:  CLK1

Setup :            0  Failing Endpoints,  Worst Slack        6.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 blink_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK1 rise@10.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.704ns (20.923%)  route 2.661ns (79.077%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.641     5.199    CLK1_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  blink_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.655 r  blink_counter_reg[17]/Q
                         net (fo=3, routed)           0.882     6.537    blink_counter_reg[17]
    SLICE_X1Y47          LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  blink_counter[0]_i_3/O
                         net (fo=2, routed)           0.810     7.471    blink_counter[0]_i_3_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  blink_counter[0]_i_1/O
                         net (fo=26, routed)          0.969     8.564    blink_counter[0]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  blink_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)      10.000    10.000 r  
    H4                                                0.000    10.000 r  CLK1 (IN)
                         net (fo=0)                   0.000    10.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.522    14.900    CLK1_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  blink_counter_reg[0]/C
                         clock pessimism              0.273    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.429    14.709    blink_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 blink_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK1 rise@10.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.704ns (20.923%)  route 2.661ns (79.077%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.641     5.199    CLK1_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  blink_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.655 r  blink_counter_reg[17]/Q
                         net (fo=3, routed)           0.882     6.537    blink_counter_reg[17]
    SLICE_X1Y47          LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  blink_counter[0]_i_3/O
                         net (fo=2, routed)           0.810     7.471    blink_counter[0]_i_3_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  blink_counter[0]_i_1/O
                         net (fo=26, routed)          0.969     8.564    blink_counter[0]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  blink_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)      10.000    10.000 r  
    H4                                                0.000    10.000 r  CLK1 (IN)
                         net (fo=0)                   0.000    10.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.522    14.900    CLK1_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  blink_counter_reg[1]/C
                         clock pessimism              0.273    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.429    14.709    blink_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 blink_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK1 rise@10.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.704ns (20.923%)  route 2.661ns (79.077%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.641     5.199    CLK1_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  blink_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.655 r  blink_counter_reg[17]/Q
                         net (fo=3, routed)           0.882     6.537    blink_counter_reg[17]
    SLICE_X1Y47          LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  blink_counter[0]_i_3/O
                         net (fo=2, routed)           0.810     7.471    blink_counter[0]_i_3_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  blink_counter[0]_i_1/O
                         net (fo=26, routed)          0.969     8.564    blink_counter[0]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  blink_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)      10.000    10.000 r  
    H4                                                0.000    10.000 r  CLK1 (IN)
                         net (fo=0)                   0.000    10.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.522    14.900    CLK1_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  blink_counter_reg[2]/C
                         clock pessimism              0.273    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.429    14.709    blink_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 blink_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK1 rise@10.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.704ns (20.923%)  route 2.661ns (79.077%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.641     5.199    CLK1_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  blink_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.655 r  blink_counter_reg[17]/Q
                         net (fo=3, routed)           0.882     6.537    blink_counter_reg[17]
    SLICE_X1Y47          LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  blink_counter[0]_i_3/O
                         net (fo=2, routed)           0.810     7.471    blink_counter[0]_i_3_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  blink_counter[0]_i_1/O
                         net (fo=26, routed)          0.969     8.564    blink_counter[0]_i_1_n_0
    SLICE_X0Y44          FDRE                                         r  blink_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)      10.000    10.000 r  
    H4                                                0.000    10.000 r  CLK1 (IN)
                         net (fo=0)                   0.000    10.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.522    14.900    CLK1_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  blink_counter_reg[3]/C
                         clock pessimism              0.273    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X0Y44          FDRE (Setup_fdre_C_R)       -0.429    14.709    blink_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 blink_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK1 rise@10.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.704ns (22.422%)  route 2.436ns (77.578%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.641     5.199    CLK1_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  blink_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.655 r  blink_counter_reg[17]/Q
                         net (fo=3, routed)           0.882     6.537    blink_counter_reg[17]
    SLICE_X1Y47          LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  blink_counter[0]_i_3/O
                         net (fo=2, routed)           0.810     7.471    blink_counter[0]_i_3_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  blink_counter[0]_i_1/O
                         net (fo=26, routed)          0.744     8.339    blink_counter[0]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  blink_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)      10.000    10.000 r  
    H4                                                0.000    10.000 r  CLK1 (IN)
                         net (fo=0)                   0.000    10.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.884    CLK1_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  blink_counter_reg[24]/C
                         clock pessimism              0.180    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    14.600    blink_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 blink_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK1 rise@10.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.704ns (22.422%)  route 2.436ns (77.578%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.641     5.199    CLK1_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  blink_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.655 r  blink_counter_reg[17]/Q
                         net (fo=3, routed)           0.882     6.537    blink_counter_reg[17]
    SLICE_X1Y47          LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  blink_counter[0]_i_3/O
                         net (fo=2, routed)           0.810     7.471    blink_counter[0]_i_3_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  blink_counter[0]_i_1/O
                         net (fo=26, routed)          0.744     8.339    blink_counter[0]_i_1_n_0
    SLICE_X0Y50          FDRE                                         r  blink_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)      10.000    10.000 r  
    H4                                                0.000    10.000 r  CLK1 (IN)
                         net (fo=0)                   0.000    10.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.507    14.884    CLK1_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  blink_counter_reg[25]/C
                         clock pessimism              0.180    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X0Y50          FDRE (Setup_fdre_C_R)       -0.429    14.600    blink_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 blink_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK1 rise@10.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.704ns (21.837%)  route 2.520ns (78.163%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.641     5.199    CLK1_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  blink_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.655 r  blink_counter_reg[17]/Q
                         net (fo=3, routed)           0.882     6.537    blink_counter_reg[17]
    SLICE_X1Y47          LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  blink_counter[0]_i_3/O
                         net (fo=2, routed)           0.810     7.471    blink_counter[0]_i_3_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  blink_counter[0]_i_1/O
                         net (fo=26, routed)          0.828     8.423    blink_counter[0]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  blink_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)      10.000    10.000 r  
    H4                                                0.000    10.000 r  CLK1 (IN)
                         net (fo=0)                   0.000    10.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.522    14.900    CLK1_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  blink_counter_reg[4]/C
                         clock pessimism              0.273    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X0Y45          FDRE (Setup_fdre_C_R)       -0.429    14.709    blink_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 blink_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK1 rise@10.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.704ns (21.837%)  route 2.520ns (78.163%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.641     5.199    CLK1_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  blink_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.655 r  blink_counter_reg[17]/Q
                         net (fo=3, routed)           0.882     6.537    blink_counter_reg[17]
    SLICE_X1Y47          LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  blink_counter[0]_i_3/O
                         net (fo=2, routed)           0.810     7.471    blink_counter[0]_i_3_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  blink_counter[0]_i_1/O
                         net (fo=26, routed)          0.828     8.423    blink_counter[0]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  blink_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)      10.000    10.000 r  
    H4                                                0.000    10.000 r  CLK1 (IN)
                         net (fo=0)                   0.000    10.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.522    14.900    CLK1_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  blink_counter_reg[5]/C
                         clock pessimism              0.273    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X0Y45          FDRE (Setup_fdre_C_R)       -0.429    14.709    blink_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 blink_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK1 rise@10.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.704ns (21.837%)  route 2.520ns (78.163%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.641     5.199    CLK1_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  blink_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.655 r  blink_counter_reg[17]/Q
                         net (fo=3, routed)           0.882     6.537    blink_counter_reg[17]
    SLICE_X1Y47          LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  blink_counter[0]_i_3/O
                         net (fo=2, routed)           0.810     7.471    blink_counter[0]_i_3_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  blink_counter[0]_i_1/O
                         net (fo=26, routed)          0.828     8.423    blink_counter[0]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  blink_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)      10.000    10.000 r  
    H4                                                0.000    10.000 r  CLK1 (IN)
                         net (fo=0)                   0.000    10.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.522    14.900    CLK1_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  blink_counter_reg[6]/C
                         clock pessimism              0.273    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X0Y45          FDRE (Setup_fdre_C_R)       -0.429    14.709    blink_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 blink_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK1 rise@10.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.704ns (21.837%)  route 2.520ns (78.163%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.199ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.641     5.199    CLK1_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  blink_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.655 r  blink_counter_reg[17]/Q
                         net (fo=3, routed)           0.882     6.537    blink_counter_reg[17]
    SLICE_X1Y47          LUT3 (Prop_lut3_I1_O)        0.124     6.661 r  blink_counter[0]_i_3/O
                         net (fo=2, routed)           0.810     7.471    blink_counter[0]_i_3_n_0
    SLICE_X1Y49          LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  blink_counter[0]_i_1/O
                         net (fo=26, routed)          0.828     8.423    blink_counter[0]_i_1_n_0
    SLICE_X0Y45          FDRE                                         r  blink_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)      10.000    10.000 r  
    H4                                                0.000    10.000 r  CLK1 (IN)
                         net (fo=0)                   0.000    10.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425    11.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.522    14.900    CLK1_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  blink_counter_reg[7]/C
                         clock pessimism              0.273    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X0Y45          FDRE (Setup_fdre_C_R)       -0.429    14.709    blink_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  6.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 blink_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1 rise@0.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.598     1.518    CLK1_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  blink_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  blink_counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.791    blink_counter_reg[22]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.951 r  blink_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.952    blink_counter_reg[20]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.006 r  blink_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.006    blink_counter_reg[24]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  blink_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     2.027    CLK1_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  blink_counter_reg[24]/C
                         clock pessimism             -0.245     1.783    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.888    blink_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 blink_counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_state_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1 rise@0.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.740%)  route 0.285ns (55.260%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.512    CLK1_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  blink_counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  blink_counter_reg[25]/Q
                         net (fo=4, routed)           0.180     1.833    blink_counter_reg[25]
    SLICE_X1Y49          LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  blink_state_i_2/O
                         net (fo=1, routed)           0.105     1.983    blink_state_i_2_n_0
    SLICE_X1Y48          LUT6 (Prop_lut6_I0_O)        0.045     2.028 r  blink_state_i_1/O
                         net (fo=1, routed)           0.000     2.028    blink_state_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  blink_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.033    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  blink_state_reg/C
                         clock pessimism             -0.245     1.789    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.091     1.880    blink_state_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 blink_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1 rise@0.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.598     1.518    CLK1_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  blink_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  blink_counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.791    blink_counter_reg[22]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.951 r  blink_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.952    blink_counter_reg[20]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.042 r  blink_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.042    blink_counter_reg[24]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  blink_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     2.027    CLK1_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  blink_counter_reg[25]/C
                         clock pessimism             -0.245     1.783    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.888    blink_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 led_enable_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1 rise@0.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.598     1.518    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  led_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  led_enable_reg[2]/Q
                         net (fo=2, routed)           0.123     1.782    p_2_in
    SLICE_X1Y49          FDRE                                         r  LED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.033    CLK1_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  LED_reg[2]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.070     1.604    LED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 led_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1 rise@0.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.598     1.518    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  led_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  led_enable_reg[1]/Q
                         net (fo=2, routed)           0.123     1.782    p_1_in
    SLICE_X1Y49          FDRE                                         r  LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.033    CLK1_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  LED_reg[1]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.066     1.600    LED_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 led_enable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1 rise@0.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.598     1.518    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  led_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  led_enable_reg[0]/Q
                         net (fo=2, routed)           0.127     1.786    led_enable_reg_n_0_[0]
    SLICE_X1Y49          FDRE                                         r  LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.033    CLK1_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  LED_reg[0]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.070     1.604    LED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sw_prev_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_enable_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1 rise@0.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.598     1.518    CLK1_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  sw_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.148     1.666 r  sw_prev_reg[3]/Q
                         net (fo=1, routed)           0.059     1.725    sw_prev[3]
    SLICE_X2Y48          LUT3 (Prop_lut3_I0_O)        0.098     1.823 r  led_enable[3]_i_1/O
                         net (fo=1, routed)           0.000     1.823    led_enable[3]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  led_enable_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.033    CLK1_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  led_enable_reg[3]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X2Y48          FDRE (Hold_fdre_C_D)         0.120     1.638    led_enable_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 led_enable_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_enable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1 rise@0.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.598     1.518    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  led_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  led_enable_reg[0]/Q
                         net (fo=2, routed)           0.169     1.828    led_enable_reg_n_0_[0]
    SLICE_X1Y48          LUT3 (Prop_lut3_I2_O)        0.045     1.873 r  led_enable[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    led_enable[0]_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  led_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.033    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  led_enable_reg[0]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.092     1.610    led_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 blink_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1 rise@0.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.394%)  route 0.340ns (64.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.512    CLK1_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  blink_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  blink_counter_reg[24]/Q
                         net (fo=3, routed)           0.140     1.793    blink_counter_reg[24]
    SLICE_X1Y49          LUT6 (Prop_lut6_I4_O)        0.045     1.838 r  blink_counter[0]_i_1/O
                         net (fo=26, routed)          0.199     2.037    blink_counter[0]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  blink_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.033    CLK1_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  blink_counter_reg[20]/C
                         clock pessimism             -0.245     1.789    
    SLICE_X0Y49          FDRE (Hold_fdre_C_R)        -0.018     1.771    blink_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 blink_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blink_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK1 rise@0.000ns - CLK1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.394%)  route 0.340ns (64.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.512    CLK1_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  blink_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  blink_counter_reg[24]/Q
                         net (fo=3, routed)           0.140     1.793    blink_counter_reg[24]
    SLICE_X1Y49          LUT6 (Prop_lut6_I4_O)        0.045     1.838 r  blink_counter[0]_i_1/O
                         net (fo=26, routed)          0.199     2.037    blink_counter[0]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  blink_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.033    CLK1_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  blink_counter_reg[21]/C
                         clock pessimism             -0.245     1.789    
    SLICE_X0Y49          FDRE (Hold_fdre_C_R)        -0.018     1.771    blink_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK1_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y49     LED_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y49     LED_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y49     LED_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y49     LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     LED_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     LED_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     LED_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     LED_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y44     blink_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     LED_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     LED_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y49     LED_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     LED_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     LED_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.018ns  (logic 3.479ns (57.811%)  route 2.539ns (42.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.610     5.168    CLK1_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  LED_reg[5]/Q
                         net (fo=1, routed)           2.539     8.163    LED_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.023    11.185 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.185    LED[5]
    K16                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.985ns  (logic 3.446ns (57.579%)  route 2.539ns (42.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.606     5.164    CLK1_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.620 r  LED_reg[7]/Q
                         net (fo=1, routed)           2.539     8.159    LED_OBUF[7]
    M16                  OBUF (Prop_obuf_I_O)         2.990    11.149 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.149    LED[7]
    M16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.862ns  (logic 3.480ns (59.372%)  route 2.381ns (40.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.610     5.168    CLK1_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  LED_reg[4]/Q
                         net (fo=1, routed)           2.381     8.005    LED_OBUF[4]
    L16                  OBUF (Prop_obuf_I_O)         3.024    11.029 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.029    LED[4]
    L16                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.444ns (59.121%)  route 2.381ns (40.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.606     5.164    CLK1_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.620 r  LED_reg[6]/Q
                         net (fo=1, routed)           2.381     8.001    LED_OBUF[6]
    M15                  OBUF (Prop_obuf_I_O)         2.988    10.989 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.989    LED[6]
    M15                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.377ns  (logic 3.467ns (64.475%)  route 1.910ns (35.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.641     5.199    CLK1_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.655 r  LED_reg[0]/Q
                         net (fo=1, routed)           1.910     7.565    LED_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         3.011    10.576 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.576    LED[0]
    K17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.353ns  (logic 3.481ns (65.029%)  route 1.872ns (34.971%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.641     5.199    CLK1_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.655 r  LED_reg[2]/Q
                         net (fo=1, routed)           1.872     7.527    LED_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.025    10.552 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.552    LED[2]
    L14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.338ns  (logic 3.469ns (64.977%)  route 1.870ns (35.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.641     5.199    CLK1_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.655 r  LED_reg[3]/Q
                         net (fo=1, routed)           1.870     7.525    LED_OBUF[3]
    L15                  OBUF (Prop_obuf_I_O)         3.013    10.537 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.537    LED[3]
    L15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.331ns  (logic 3.463ns (64.955%)  route 1.868ns (35.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.462    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.558 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.641     5.199    CLK1_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.456     5.655 r  LED_reg[1]/Q
                         net (fo=1, routed)           1.868     7.523    LED_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         3.007    10.530 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.530    LED[1]
    J17                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.309ns (75.775%)  route 0.419ns (24.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.598     1.518    CLK1_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.419     2.077    LED_OBUF[3]
    L15                  OBUF (Prop_obuf_I_O)         1.168     3.246 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.246    LED[3]
    L15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.304ns (75.359%)  route 0.426ns (24.641%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.598     1.518    CLK1_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.426     2.085    LED_OBUF[1]
    J17                  OBUF (Prop_obuf_I_O)         1.163     3.247 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.247    LED[1]
    J17                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.322ns (75.752%)  route 0.423ns (24.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.598     1.518    CLK1_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.423     2.082    LED_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.181     3.262 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.262    LED[2]
    L14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.308ns (74.728%)  route 0.442ns (25.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.598     1.518    CLK1_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.442     2.101    LED_OBUF[0]
    K17                  OBUF (Prop_obuf_I_O)         1.167     3.267 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.267    LED[0]
    K17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.285ns (66.123%)  route 0.658ns (33.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.579     1.499    CLK1_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  LED_reg[6]/Q
                         net (fo=1, routed)           0.658     2.298    LED_OBUF[6]
    M15                  OBUF (Prop_obuf_I_O)         1.144     3.442 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.442    LED[6]
    M15                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 1.321ns (66.733%)  route 0.658ns (33.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.581     1.501    CLK1_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  LED_reg[4]/Q
                         net (fo=1, routed)           0.658     2.300    LED_OBUF[4]
    L16                  OBUF (Prop_obuf_I_O)         1.180     3.480 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.480    LED[4]
    L16                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.004ns  (logic 1.287ns (64.227%)  route 0.717ns (35.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.579     1.499    CLK1_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  LED_reg[7]/Q
                         net (fo=1, routed)           0.717     2.357    LED_OBUF[7]
    M16                  OBUF (Prop_obuf_I_O)         1.146     3.502 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.502    LED[7]
    M16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.319ns (64.799%)  route 0.717ns (35.201%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.894    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.581     1.501    CLK1_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  LED_reg[5]/Q
                         net (fo=1, routed)           0.717     2.359    LED_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         1.178     3.537 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.537    LED[5]
    K16                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK1

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_in[3]
                            (input port)
  Destination:            led_enable_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.005ns  (logic 1.639ns (40.912%)  route 2.367ns (59.088%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  sw_in[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[3]
    N17                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  sw_in_IBUF[3]_inst/O
                         net (fo=2, routed)           2.367     3.881    sw_in_IBUF[3]
    SLICE_X2Y48          LUT3 (Prop_lut3_I1_O)        0.124     4.005 r  led_enable[3]_i_1/O
                         net (fo=1, routed)           0.000     4.005    led_enable[3]_i_1_n_0
    SLICE_X2Y48          FDRE                                         r  led_enable_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.523     4.901    CLK1_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  led_enable_reg[3]/C

Slack:                    inf
  Source:                 sw_in[2]
                            (input port)
  Destination:            led_enable_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.870ns  (logic 1.635ns (42.239%)  route 2.236ns (57.761%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  sw_in[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[2]
    P17                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sw_in_IBUF[2]_inst/O
                         net (fo=2, routed)           2.236     3.746    sw_in_IBUF[2]
    SLICE_X1Y48          LUT3 (Prop_lut3_I1_O)        0.124     3.870 r  led_enable[2]_i_1/O
                         net (fo=1, routed)           0.000     3.870    led_enable[2]_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  led_enable_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.523     4.901    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  led_enable_reg[2]/C

Slack:                    inf
  Source:                 sw_in[3]
                            (input port)
  Destination:            sw_prev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.619ns  (logic 1.515ns (41.849%)  route 2.105ns (58.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  sw_in[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[3]
    N17                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  sw_in_IBUF[3]_inst/O
                         net (fo=2, routed)           2.105     3.619    sw_in_IBUF[3]
    SLICE_X2Y48          FDRE                                         r  sw_prev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.523     4.901    CLK1_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  sw_prev_reg[3]/C

Slack:                    inf
  Source:                 dip_sw[5]
                            (input port)
  Destination:            LED_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.537ns  (logic 1.512ns (42.743%)  route 2.025ns (57.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D21                                               0.000     0.000 r  dip_sw[5] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[5]
    D21                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  dip_sw_IBUF[5]_inst/O
                         net (fo=1, routed)           2.025     3.537    dip_sw_IBUF[5]
    SLICE_X0Y78          FDRE                                         r  LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.494     4.871    CLK1_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  LED_reg[5]/C

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            LED_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.524ns  (logic 1.499ns (42.531%)  route 2.025ns (57.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    G22                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  dip_sw_IBUF[7]_inst/O
                         net (fo=1, routed)           2.025     3.524    dip_sw_IBUF[7]
    SLICE_X0Y76          FDRE                                         r  LED_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.491     4.868    CLK1_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  LED_reg[7]/C

Slack:                    inf
  Source:                 sw_in[2]
                            (input port)
  Destination:            sw_prev_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.436ns  (logic 1.511ns (43.967%)  route 1.925ns (56.033%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  sw_in[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[2]
    P17                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  sw_in_IBUF[2]_inst/O
                         net (fo=2, routed)           1.925     3.436    sw_in_IBUF[2]
    SLICE_X1Y48          FDRE                                         r  sw_prev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.523     4.901    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  sw_prev_reg[2]/C

Slack:                    inf
  Source:                 dip_sw[4]
                            (input port)
  Destination:            LED_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.234ns  (logic 1.509ns (46.647%)  route 1.726ns (53.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E21                                               0.000     0.000 r  dip_sw[4] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[4]
    E21                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  dip_sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.726     3.234    dip_sw_IBUF[4]
    SLICE_X0Y78          FDRE                                         r  LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.494     4.871    CLK1_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  LED_reg[4]/C

Slack:                    inf
  Source:                 dip_sw[6]
                            (input port)
  Destination:            LED_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.221ns  (logic 1.495ns (46.422%)  route 1.726ns (53.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 r  dip_sw[6] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[6]
    G21                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  dip_sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.726     3.221    dip_sw_IBUF[6]
    SLICE_X0Y76          FDRE                                         r  LED_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.491     4.868    CLK1_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  LED_reg[6]/C

Slack:                    inf
  Source:                 sw_in[1]
                            (input port)
  Destination:            sw_prev_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.067ns  (logic 1.484ns (48.401%)  route 1.582ns (51.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  sw_in[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[1]
    P19                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  sw_in_IBUF[1]_inst/O
                         net (fo=2, routed)           1.582     3.067    sw_in_IBUF[1]
    SLICE_X1Y48          FDRE                                         r  sw_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.523     4.901    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  sw_prev_reg[1]/C

Slack:                    inf
  Source:                 sw_in[1]
                            (input port)
  Destination:            led_enable_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.031ns  (logic 1.608ns (53.065%)  route 1.423ns (46.935%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  sw_in[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[1]
    P19                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  sw_in_IBUF[1]_inst/O
                         net (fo=2, routed)           1.423     2.907    sw_in_IBUF[1]
    SLICE_X1Y48          LUT3 (Prop_lut3_I1_O)        0.124     3.031 r  led_enable[1]_i_1/O
                         net (fo=1, routed)           0.000     3.031    led_enable[1]_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  led_enable_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         1.425     1.425 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.287    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.378 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.523     4.901    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  led_enable_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_in[0]
                            (input port)
  Destination:            sw_prev_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.237ns (39.886%)  route 0.357ns (60.114%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  sw_in[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[0]
    P20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_in_IBUF[0]_inst/O
                         net (fo=2, routed)           0.357     0.594    sw_in_IBUF[0]
    SLICE_X1Y48          FDRE                                         r  sw_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.033    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  sw_prev_reg[0]/C

Slack:                    inf
  Source:                 sw_in[0]
                            (input port)
  Destination:            led_enable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.282ns (34.978%)  route 0.524ns (65.022%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  sw_in[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[0]
    P20                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_in_IBUF[0]_inst/O
                         net (fo=2, routed)           0.524     0.761    sw_in_IBUF[0]
    SLICE_X1Y48          LUT3 (Prop_lut3_I1_O)        0.045     0.806 r  led_enable[0]_i_1/O
                         net (fo=1, routed)           0.000     0.806    led_enable[0]_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  led_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.033    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  led_enable_reg[0]/C

Slack:                    inf
  Source:                 sw_in[1]
                            (input port)
  Destination:            led_enable_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.828ns  (logic 0.297ns (35.898%)  route 0.531ns (64.102%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  sw_in[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[1]
    P19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_in_IBUF[1]_inst/O
                         net (fo=2, routed)           0.531     0.783    sw_in_IBUF[1]
    SLICE_X1Y48          LUT3 (Prop_lut3_I1_O)        0.045     0.828 r  led_enable[1]_i_1/O
                         net (fo=1, routed)           0.000     0.828    led_enable[1]_i_1_n_0
    SLICE_X1Y48          FDRE                                         r  led_enable_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.033    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  led_enable_reg[1]/C

Slack:                    inf
  Source:                 sw_in[1]
                            (input port)
  Destination:            sw_prev_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.252ns (26.496%)  route 0.699ns (73.504%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  sw_in[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[1]
    P19                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_in_IBUF[1]_inst/O
                         net (fo=2, routed)           0.699     0.951    sw_in_IBUF[1]
    SLICE_X1Y48          FDRE                                         r  sw_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.033    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  sw_prev_reg[1]/C

Slack:                    inf
  Source:                 dip_sw[6]
                            (input port)
  Destination:            LED_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.263ns (27.139%)  route 0.706ns (72.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 r  dip_sw[6] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[6]
    G21                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  dip_sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.706     0.968    dip_sw_IBUF[6]
    SLICE_X0Y76          FDRE                                         r  LED_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.846     2.011    CLK1_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  LED_reg[6]/C

Slack:                    inf
  Source:                 dip_sw[4]
                            (input port)
  Destination:            LED_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.276ns (28.134%)  route 0.706ns (71.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E21                                               0.000     0.000 r  dip_sw[4] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[4]
    E21                  IBUF (Prop_ibuf_I_O)         0.276     0.276 r  dip_sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.706     0.982    dip_sw_IBUF[4]
    SLICE_X0Y78          FDRE                                         r  LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.850     2.014    CLK1_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  LED_reg[4]/C

Slack:                    inf
  Source:                 sw_in[2]
                            (input port)
  Destination:            sw_prev_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.278ns (26.439%)  route 0.774ns (73.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  sw_in[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[2]
    P17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  sw_in_IBUF[2]_inst/O
                         net (fo=2, routed)           0.774     1.053    sw_in_IBUF[2]
    SLICE_X1Y48          FDRE                                         r  sw_prev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.033    CLK1_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  sw_prev_reg[2]/C

Slack:                    inf
  Source:                 sw_in[3]
                            (input port)
  Destination:            sw_prev_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.282ns (25.513%)  route 0.824ns (74.487%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  sw_in[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_in[3]
    N17                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  sw_in_IBUF[3]_inst/O
                         net (fo=2, routed)           0.824     1.106    sw_in_IBUF[3]
    SLICE_X2Y48          FDRE                                         r  sw_prev_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.869     2.033    CLK1_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  sw_prev_reg[3]/C

Slack:                    inf
  Source:                 dip_sw[7]
                            (input port)
  Destination:            LED_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.267ns (22.906%)  route 0.897ns (77.094%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  dip_sw[7] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[7]
    G22                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  dip_sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.897     1.164    dip_sw_IBUF[7]
    SLICE_X0Y76          FDRE                                         r  LED_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.846     2.011    CLK1_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  LED_reg[7]/C

Slack:                    inf
  Source:                 dip_sw[5]
                            (input port)
  Destination:            LED_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.177ns  (logic 0.280ns (23.750%)  route 0.897ns (76.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D21                                               0.000     0.000 r  dip_sw[5] (IN)
                         net (fo=0)                   0.000     0.000    dip_sw[5]
    D21                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  dip_sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.897     1.177    dip_sw_IBUF[5]
    SLICE_X0Y78          FDRE                                         r  LED_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK1 rise edge)       0.000     0.000 r  
    H4                                                0.000     0.000 r  CLK1 (IN)
                         net (fo=0)                   0.000     0.000    CLK1
    H4                   IBUF (Prop_ibuf_I_O)         0.451     0.451 r  CLK1_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.136    CLK1_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK1_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.850     2.014    CLK1_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  LED_reg[5]/C





