#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016d6f55d710 .scope module, "regbank_v1_tb" "regbank_v1_tb" 2 4;
 .timescale -12 -12;
v0000016d6f5f7df0_0 .var "clk", 0 0;
v0000016d6f5f8390_0 .var "dr", 4 0;
v0000016d6f5f77b0_0 .net "rdData1", 31 0, L_0000016d6f55b2b0;  1 drivers
v0000016d6f5f7850_0 .net "rdData2", 31 0, L_0000016d6f55b320;  1 drivers
v0000016d6f5f7b70_0 .var "rst", 0 0;
v0000016d6f5f7c10_0 .var "sr1", 4 0;
v0000016d6f5f7990_0 .var "sr2", 4 0;
v0000016d6f5f8110_0 .var "wrData", 31 0;
S_0000016d6f55d8a0 .scope module, "regbank_instance1" "regbank_V1" 2 10, 3 3 0, S_0000016d6f55d710;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 32 "rdData1";
    .port_info 1 /OUTPUT 32 "rdData2";
    .port_info 2 /INPUT 32 "wrData";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
L_0000016d6f55b2b0 .functor BUFZ 32, L_0000016d6f5f78f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000016d6f55b320 .functor BUFZ 32, L_0000016d6f5f8570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000016d6f5973d0_0 .net *"_ivl_0", 31 0, L_0000016d6f5f78f0;  1 drivers
v0000016d6f556d70_0 .net *"_ivl_10", 6 0, L_0000016d6f5f7a30;  1 drivers
L_0000016d6f5f8f30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d6f5976c0_0 .net *"_ivl_13", 1 0, L_0000016d6f5f8f30;  1 drivers
v0000016d6f55da30_0 .net *"_ivl_2", 6 0, L_0000016d6f5f7fd0;  1 drivers
L_0000016d6f5f8ee8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000016d6f55dad0_0 .net *"_ivl_5", 1 0, L_0000016d6f5f8ee8;  1 drivers
v0000016d6f5a40a0_0 .net *"_ivl_8", 31 0, L_0000016d6f5f8570;  1 drivers
v0000016d6f5a4140_0 .net "clk", 0 0, v0000016d6f5f7df0_0;  1 drivers
v0000016d6f5a41e0_0 .net "dr", 4 0, v0000016d6f5f8390_0;  1 drivers
v0000016d6f5f7440_0 .var/i "k", 31 0;
v0000016d6f5f74e0_0 .net "rdData1", 31 0, L_0000016d6f55b2b0;  alias, 1 drivers
v0000016d6f5f7580_0 .net "rdData2", 31 0, L_0000016d6f55b320;  alias, 1 drivers
v0000016d6f5f7620 .array "regfile", 0 31, 31 0;
v0000016d6f5f7d50_0 .net "rst", 0 0, v0000016d6f5f7b70_0;  1 drivers
v0000016d6f5f8610_0 .net "sr1", 4 0, v0000016d6f5f7c10_0;  1 drivers
v0000016d6f5f7710_0 .net "sr2", 4 0, v0000016d6f5f7990_0;  1 drivers
v0000016d6f5f7ad0_0 .net "wrData", 31 0, v0000016d6f5f8110_0;  1 drivers
E_0000016d6f598230 .event posedge, v0000016d6f5a4140_0;
L_0000016d6f5f78f0 .array/port v0000016d6f5f7620, L_0000016d6f5f7fd0;
L_0000016d6f5f7fd0 .concat [ 5 2 0 0], v0000016d6f5f7c10_0, L_0000016d6f5f8ee8;
L_0000016d6f5f8570 .array/port v0000016d6f5f7620, L_0000016d6f5f7a30;
L_0000016d6f5f7a30 .concat [ 5 2 0 0], v0000016d6f5f7990_0, L_0000016d6f5f8f30;
    .scope S_0000016d6f55d8a0;
T_0 ;
    %wait E_0000016d6f598230;
    %load/vec4 v0000016d6f5f7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000016d6f5f7440_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000016d6f5f7440_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000016d6f5f7440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d6f5f7620, 0, 4;
    %load/vec4 v0000016d6f5f7440_0;
    %addi 1, 0, 32;
    %store/vec4 v0000016d6f5f7440_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016d6f5f7ad0_0;
    %load/vec4 v0000016d6f5a41e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016d6f5f7620, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000016d6f55d710;
T_1 ;
    %vpi_call 2 15 "$dumpfile", "reg.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000016d6f55d710 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d6f5f7df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000016d6f5f7b70_0, 0;
    %delay 50, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000016d6f55d710;
T_2 ;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000016d6f5f7b70_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0000016d6f5f8110_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000016d6f5f8390_0, 0;
    %delay 2, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000016d6f5f7c10_0, 0;
    %delay 3, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0000016d6f5f8110_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000016d6f5f8390_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000016d6f5f7c10_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000016d6f5f7990_0, 0;
    %delay 3, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0000016d6f5f8110_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000016d6f5f8390_0, 0;
    %delay 5, 0;
    %pushi/vec4 20, 0, 32;
    %assign/vec4 v0000016d6f5f8110_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000016d6f5f8390_0, 0;
    %delay 2, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000016d6f5f7c10_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000016d6f5f7990_0, 0;
    %end;
    .thread T_2;
    .scope S_0000016d6f55d710;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000016d6f5f7df0_0;
    %inv;
    %assign/vec4 v0000016d6f5f7df0_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\1_regbank_tb.v";
    "./1_regbank.v";
