// Seed: 2958530569
module module_0;
  always @(posedge -1 or -1 or posedge 1) $unsigned(4);
  ;
  if (-1) wire id_1, id_2;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd34,
    parameter id_7 = 32'd39,
    parameter id_9 = 32'd34
) (
    input supply0 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wor id_3,
    input supply0 _id_4,
    output tri0 id_5,
    input uwire id_6,
    output wire _id_7,
    input uwire id_8,
    input uwire _id_9,
    output wor id_10
);
  assign #(id_4, 1 == id_9) id_1 = 1;
  logic [7:0][1 : id_9] id_12, id_13;
  assign id_13[-1 :-1] = -1;
  module_0 modCall_1 ();
  wire [id_4  ==  1 'b0 : -1] id_14[id_7 : 1];
endmodule
