Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 24 20:10:57 2018
| Host         : AtahanPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 109 register/latch pins with no clock driven by root clock pin: CLOCK_DIVIDER/D_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CLOCK_DIVIDER/Q_reg/Q (HIGH)

 There are 192 register/latch pins with no clock driven by root clock pin: CLOCK_DIVIDER/S_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 809 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.422        0.000                      0                  137        0.197        0.000                      0                  137        4.500        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.422        0.000                      0                  137        0.197        0.000                      0                  137        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 2.871ns (48.458%)  route 3.054ns (51.542%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.564     5.085    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=2, routed)           0.852     6.394    CLOCK_DIVIDER/count_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.050 r  CLOCK_DIVIDER/i__carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     7.050    CLOCK_DIVIDER/i__carry_i_7__1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  CLOCK_DIVIDER/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.164    CLOCK_DIVIDER/i__carry_i_6__2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  CLOCK_DIVIDER/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.278    CLOCK_DIVIDER/i__carry_i_5__2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  CLOCK_DIVIDER/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.392    CLOCK_DIVIDER/i__carry__0_i_7_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  CLOCK_DIVIDER/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.506    CLOCK_DIVIDER/i__carry__0_i_6_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  CLOCK_DIVIDER/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.620    CLOCK_DIVIDER/i__carry__0_i_5_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.933 f  CLOCK_DIVIDER/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.805     8.738    CLOCK_DIVIDER/i__carry__1_i_5_n_4
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.306     9.044 r  CLOCK_DIVIDER/i__carry__1_i_2__11/O
                         net (fo=1, routed)           0.000     9.044    CLOCK_DIVIDER/i__carry__1_i_2__11_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.614 r  CLOCK_DIVIDER/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          1.396    11.010    CLOCK_DIVIDER/clear
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.444    14.785    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[0]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.618    14.432    CLOCK_DIVIDER/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 2.871ns (48.458%)  route 3.054ns (51.542%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.564     5.085    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=2, routed)           0.852     6.394    CLOCK_DIVIDER/count_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.050 r  CLOCK_DIVIDER/i__carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     7.050    CLOCK_DIVIDER/i__carry_i_7__1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  CLOCK_DIVIDER/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.164    CLOCK_DIVIDER/i__carry_i_6__2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  CLOCK_DIVIDER/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.278    CLOCK_DIVIDER/i__carry_i_5__2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  CLOCK_DIVIDER/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.392    CLOCK_DIVIDER/i__carry__0_i_7_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  CLOCK_DIVIDER/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.506    CLOCK_DIVIDER/i__carry__0_i_6_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  CLOCK_DIVIDER/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.620    CLOCK_DIVIDER/i__carry__0_i_5_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.933 f  CLOCK_DIVIDER/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.805     8.738    CLOCK_DIVIDER/i__carry__1_i_5_n_4
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.306     9.044 r  CLOCK_DIVIDER/i__carry__1_i_2__11/O
                         net (fo=1, routed)           0.000     9.044    CLOCK_DIVIDER/i__carry__1_i_2__11_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.614 r  CLOCK_DIVIDER/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          1.396    11.010    CLOCK_DIVIDER/clear
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.444    14.785    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.618    14.432    CLOCK_DIVIDER/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 2.871ns (48.458%)  route 3.054ns (51.542%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.564     5.085    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=2, routed)           0.852     6.394    CLOCK_DIVIDER/count_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.050 r  CLOCK_DIVIDER/i__carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     7.050    CLOCK_DIVIDER/i__carry_i_7__1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  CLOCK_DIVIDER/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.164    CLOCK_DIVIDER/i__carry_i_6__2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  CLOCK_DIVIDER/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.278    CLOCK_DIVIDER/i__carry_i_5__2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  CLOCK_DIVIDER/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.392    CLOCK_DIVIDER/i__carry__0_i_7_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  CLOCK_DIVIDER/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.506    CLOCK_DIVIDER/i__carry__0_i_6_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  CLOCK_DIVIDER/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.620    CLOCK_DIVIDER/i__carry__0_i_5_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.933 f  CLOCK_DIVIDER/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.805     8.738    CLOCK_DIVIDER/i__carry__1_i_5_n_4
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.306     9.044 r  CLOCK_DIVIDER/i__carry__1_i_2__11/O
                         net (fo=1, routed)           0.000     9.044    CLOCK_DIVIDER/i__carry__1_i_2__11_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.614 r  CLOCK_DIVIDER/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          1.396    11.010    CLOCK_DIVIDER/clear
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.444    14.785    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[2]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.618    14.432    CLOCK_DIVIDER/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 2.871ns (48.458%)  route 3.054ns (51.542%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.564     5.085    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=2, routed)           0.852     6.394    CLOCK_DIVIDER/count_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.050 r  CLOCK_DIVIDER/i__carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     7.050    CLOCK_DIVIDER/i__carry_i_7__1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  CLOCK_DIVIDER/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.164    CLOCK_DIVIDER/i__carry_i_6__2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  CLOCK_DIVIDER/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.278    CLOCK_DIVIDER/i__carry_i_5__2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  CLOCK_DIVIDER/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.392    CLOCK_DIVIDER/i__carry__0_i_7_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  CLOCK_DIVIDER/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.506    CLOCK_DIVIDER/i__carry__0_i_6_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  CLOCK_DIVIDER/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.620    CLOCK_DIVIDER/i__carry__0_i_5_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.933 f  CLOCK_DIVIDER/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.805     8.738    CLOCK_DIVIDER/i__carry__1_i_5_n_4
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.306     9.044 r  CLOCK_DIVIDER/i__carry__1_i_2__11/O
                         net (fo=1, routed)           0.000     9.044    CLOCK_DIVIDER/i__carry__1_i_2__11_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.614 r  CLOCK_DIVIDER/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          1.396    11.010    CLOCK_DIVIDER/clear
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.444    14.785    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[3]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.618    14.432    CLOCK_DIVIDER/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  3.422    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 2.871ns (49.638%)  route 2.913ns (50.362%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.564     5.085    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=2, routed)           0.852     6.394    CLOCK_DIVIDER/count_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.050 r  CLOCK_DIVIDER/i__carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     7.050    CLOCK_DIVIDER/i__carry_i_7__1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  CLOCK_DIVIDER/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.164    CLOCK_DIVIDER/i__carry_i_6__2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  CLOCK_DIVIDER/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.278    CLOCK_DIVIDER/i__carry_i_5__2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  CLOCK_DIVIDER/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.392    CLOCK_DIVIDER/i__carry__0_i_7_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  CLOCK_DIVIDER/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.506    CLOCK_DIVIDER/i__carry__0_i_6_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  CLOCK_DIVIDER/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.620    CLOCK_DIVIDER/i__carry__0_i_5_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.933 f  CLOCK_DIVIDER/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.805     8.738    CLOCK_DIVIDER/i__carry__1_i_5_n_4
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.306     9.044 r  CLOCK_DIVIDER/i__carry__1_i_2__11/O
                         net (fo=1, routed)           0.000     9.044    CLOCK_DIVIDER/i__carry__1_i_2__11_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.614 r  CLOCK_DIVIDER/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          1.255    10.869    CLOCK_DIVIDER/clear
    SLICE_X39Y43         FDRE                                         r  CLOCK_DIVIDER/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.445    14.786    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  CLOCK_DIVIDER/count_reg[4]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_R)       -0.618    14.408    CLOCK_DIVIDER/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 2.871ns (49.638%)  route 2.913ns (50.362%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.564     5.085    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=2, routed)           0.852     6.394    CLOCK_DIVIDER/count_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.050 r  CLOCK_DIVIDER/i__carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     7.050    CLOCK_DIVIDER/i__carry_i_7__1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  CLOCK_DIVIDER/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.164    CLOCK_DIVIDER/i__carry_i_6__2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  CLOCK_DIVIDER/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.278    CLOCK_DIVIDER/i__carry_i_5__2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  CLOCK_DIVIDER/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.392    CLOCK_DIVIDER/i__carry__0_i_7_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  CLOCK_DIVIDER/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.506    CLOCK_DIVIDER/i__carry__0_i_6_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  CLOCK_DIVIDER/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.620    CLOCK_DIVIDER/i__carry__0_i_5_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.933 f  CLOCK_DIVIDER/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.805     8.738    CLOCK_DIVIDER/i__carry__1_i_5_n_4
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.306     9.044 r  CLOCK_DIVIDER/i__carry__1_i_2__11/O
                         net (fo=1, routed)           0.000     9.044    CLOCK_DIVIDER/i__carry__1_i_2__11_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.614 r  CLOCK_DIVIDER/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          1.255    10.869    CLOCK_DIVIDER/clear
    SLICE_X39Y43         FDRE                                         r  CLOCK_DIVIDER/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.445    14.786    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  CLOCK_DIVIDER/count_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_R)       -0.618    14.408    CLOCK_DIVIDER/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 2.871ns (49.638%)  route 2.913ns (50.362%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.564     5.085    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=2, routed)           0.852     6.394    CLOCK_DIVIDER/count_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.050 r  CLOCK_DIVIDER/i__carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     7.050    CLOCK_DIVIDER/i__carry_i_7__1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  CLOCK_DIVIDER/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.164    CLOCK_DIVIDER/i__carry_i_6__2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  CLOCK_DIVIDER/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.278    CLOCK_DIVIDER/i__carry_i_5__2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  CLOCK_DIVIDER/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.392    CLOCK_DIVIDER/i__carry__0_i_7_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  CLOCK_DIVIDER/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.506    CLOCK_DIVIDER/i__carry__0_i_6_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  CLOCK_DIVIDER/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.620    CLOCK_DIVIDER/i__carry__0_i_5_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.933 f  CLOCK_DIVIDER/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.805     8.738    CLOCK_DIVIDER/i__carry__1_i_5_n_4
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.306     9.044 r  CLOCK_DIVIDER/i__carry__1_i_2__11/O
                         net (fo=1, routed)           0.000     9.044    CLOCK_DIVIDER/i__carry__1_i_2__11_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.614 r  CLOCK_DIVIDER/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          1.255    10.869    CLOCK_DIVIDER/clear
    SLICE_X39Y43         FDRE                                         r  CLOCK_DIVIDER/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.445    14.786    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  CLOCK_DIVIDER/count_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_R)       -0.618    14.408    CLOCK_DIVIDER/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.539ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.784ns  (logic 2.871ns (49.638%)  route 2.913ns (50.362%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.564     5.085    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=2, routed)           0.852     6.394    CLOCK_DIVIDER/count_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.050 r  CLOCK_DIVIDER/i__carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     7.050    CLOCK_DIVIDER/i__carry_i_7__1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  CLOCK_DIVIDER/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.164    CLOCK_DIVIDER/i__carry_i_6__2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  CLOCK_DIVIDER/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.278    CLOCK_DIVIDER/i__carry_i_5__2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  CLOCK_DIVIDER/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.392    CLOCK_DIVIDER/i__carry__0_i_7_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  CLOCK_DIVIDER/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.506    CLOCK_DIVIDER/i__carry__0_i_6_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  CLOCK_DIVIDER/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.620    CLOCK_DIVIDER/i__carry__0_i_5_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.933 f  CLOCK_DIVIDER/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.805     8.738    CLOCK_DIVIDER/i__carry__1_i_5_n_4
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.306     9.044 r  CLOCK_DIVIDER/i__carry__1_i_2__11/O
                         net (fo=1, routed)           0.000     9.044    CLOCK_DIVIDER/i__carry__1_i_2__11_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.614 r  CLOCK_DIVIDER/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          1.255    10.869    CLOCK_DIVIDER/clear
    SLICE_X39Y43         FDRE                                         r  CLOCK_DIVIDER/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.445    14.786    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  CLOCK_DIVIDER/count_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X39Y43         FDRE (Setup_fdre_C_R)       -0.618    14.408    CLOCK_DIVIDER/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  3.539    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 2.871ns (49.701%)  route 2.905ns (50.299%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.564     5.085    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=2, routed)           0.852     6.394    CLOCK_DIVIDER/count_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.050 r  CLOCK_DIVIDER/i__carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     7.050    CLOCK_DIVIDER/i__carry_i_7__1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  CLOCK_DIVIDER/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.164    CLOCK_DIVIDER/i__carry_i_6__2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  CLOCK_DIVIDER/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.278    CLOCK_DIVIDER/i__carry_i_5__2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  CLOCK_DIVIDER/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.392    CLOCK_DIVIDER/i__carry__0_i_7_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  CLOCK_DIVIDER/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.506    CLOCK_DIVIDER/i__carry__0_i_6_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  CLOCK_DIVIDER/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.620    CLOCK_DIVIDER/i__carry__0_i_5_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.933 f  CLOCK_DIVIDER/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.805     8.738    CLOCK_DIVIDER/i__carry__1_i_5_n_4
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.306     9.044 r  CLOCK_DIVIDER/i__carry__1_i_2__11/O
                         net (fo=1, routed)           0.000     9.044    CLOCK_DIVIDER/i__carry__1_i_2__11_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.614 r  CLOCK_DIVIDER/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          1.248    10.862    CLOCK_DIVIDER/clear
    SLICE_X39Y49         FDRE                                         r  CLOCK_DIVIDER/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.446    14.787    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  CLOCK_DIVIDER/count_reg[28]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.618    14.409    CLOCK_DIVIDER/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -10.862    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 2.871ns (49.701%)  route 2.905ns (50.299%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.564     5.085    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=2, routed)           0.852     6.394    CLOCK_DIVIDER/count_reg[1]
    SLICE_X28Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.050 r  CLOCK_DIVIDER/i__carry_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     7.050    CLOCK_DIVIDER/i__carry_i_7__1_n_0
    SLICE_X28Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  CLOCK_DIVIDER/i__carry_i_6__2/CO[3]
                         net (fo=1, routed)           0.000     7.164    CLOCK_DIVIDER/i__carry_i_6__2_n_0
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  CLOCK_DIVIDER/i__carry_i_5__2/CO[3]
                         net (fo=1, routed)           0.000     7.278    CLOCK_DIVIDER/i__carry_i_5__2_n_0
    SLICE_X28Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  CLOCK_DIVIDER/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.392    CLOCK_DIVIDER/i__carry__0_i_7_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.506 r  CLOCK_DIVIDER/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.506    CLOCK_DIVIDER/i__carry__0_i_6_n_0
    SLICE_X28Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.620 r  CLOCK_DIVIDER/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.620    CLOCK_DIVIDER/i__carry__0_i_5_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.933 f  CLOCK_DIVIDER/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.805     8.738    CLOCK_DIVIDER/i__carry__1_i_5_n_4
    SLICE_X29Y46         LUT3 (Prop_lut3_I1_O)        0.306     9.044 r  CLOCK_DIVIDER/i__carry__1_i_2__11/O
                         net (fo=1, routed)           0.000     9.044    CLOCK_DIVIDER/i__carry__1_i_2__11_n_0
    SLICE_X29Y46         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.614 r  CLOCK_DIVIDER/count0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          1.248    10.862    CLOCK_DIVIDER/clear
    SLICE_X39Y49         FDRE                                         r  CLOCK_DIVIDER/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          1.446    14.787    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  CLOCK_DIVIDER/count_reg[29]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.618    14.409    CLOCK_DIVIDER/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -10.862    
  -------------------------------------------------------------------
                         slack                                  3.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 SSD_DRIVER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSD_DRIVER/FSM_sequential_TEMP_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.264%)  route 0.145ns (43.736%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.582     1.465    SSD_DRIVER/CLK_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  SSD_DRIVER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  SSD_DRIVER/count_reg[0]/Q
                         net (fo=5, routed)           0.145     1.751    SSD_DRIVER/count[0]
    SLICE_X60Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.796 r  SSD_DRIVER/FSM_sequential_TEMP[1]_i_1/O
                         net (fo=1, routed)           0.000     1.796    SSD_DRIVER/FSM_sequential_TEMP[1]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  SSD_DRIVER/FSM_sequential_TEMP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.849     1.976    SSD_DRIVER/CLK_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  SSD_DRIVER/FSM_sequential_TEMP_reg[1]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.121     1.599    SSD_DRIVER/FSM_sequential_TEMP_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/S_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  CLOCK_DIVIDER/S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CLOCK_DIVIDER/S_reg/Q
                         net (fo=2, routed)           0.168     1.754    CLOCK_DIVIDER/CLK_SLOW
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  CLOCK_DIVIDER/S_i_1/O
                         net (fo=1, routed)           0.000     1.799    CLOCK_DIVIDER/S_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  CLOCK_DIVIDER/S_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.831     1.958    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  CLOCK_DIVIDER/S_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    CLOCK_DIVIDER/S_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.563     1.446    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  CLOCK_DIVIDER/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CLOCK_DIVIDER/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.707    CLOCK_DIVIDER/count_reg[11]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  CLOCK_DIVIDER/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    CLOCK_DIVIDER/count_reg[8]_i_1_n_4
    SLICE_X39Y44         FDRE                                         r  CLOCK_DIVIDER/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.832     1.959    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  CLOCK_DIVIDER/count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    CLOCK_DIVIDER/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.563     1.446    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  CLOCK_DIVIDER/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CLOCK_DIVIDER/count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.707    CLOCK_DIVIDER/count_reg[15]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  CLOCK_DIVIDER/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    CLOCK_DIVIDER/count_reg[12]_i_1_n_4
    SLICE_X39Y45         FDRE                                         r  CLOCK_DIVIDER/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.832     1.959    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  CLOCK_DIVIDER/count_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    CLOCK_DIVIDER/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.563     1.446    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CLOCK_DIVIDER/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.707    CLOCK_DIVIDER/count_reg[19]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  CLOCK_DIVIDER/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    CLOCK_DIVIDER/count_reg[16]_i_1_n_4
    SLICE_X39Y46         FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.832     1.959    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    CLOCK_DIVIDER/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.447    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLOCK_DIVIDER/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.708    CLOCK_DIVIDER/count_reg[23]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    CLOCK_DIVIDER/count_reg[20]_i_1_n_4
    SLICE_X39Y47         FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.833     1.960    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y47         FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    CLOCK_DIVIDER/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.447    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  CLOCK_DIVIDER/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLOCK_DIVIDER/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    CLOCK_DIVIDER/count_reg[27]
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  CLOCK_DIVIDER/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    CLOCK_DIVIDER/count_reg[24]_i_1_n_4
    SLICE_X39Y48         FDRE                                         r  CLOCK_DIVIDER/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.833     1.960    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  CLOCK_DIVIDER/count_reg[27]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    CLOCK_DIVIDER/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.564     1.447    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  CLOCK_DIVIDER/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  CLOCK_DIVIDER/count_reg[31]/Q
                         net (fo=2, routed)           0.120     1.708    CLOCK_DIVIDER/count_reg[31]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  CLOCK_DIVIDER/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    CLOCK_DIVIDER/count_reg[28]_i_1_n_4
    SLICE_X39Y49         FDRE                                         r  CLOCK_DIVIDER/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.833     1.960    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y49         FDRE                                         r  CLOCK_DIVIDER/count_reg[31]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    CLOCK_DIVIDER/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.562     1.445    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CLOCK_DIVIDER/count_reg[3]/Q
                         net (fo=2, routed)           0.122     1.708    CLOCK_DIVIDER/count_reg[3]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  CLOCK_DIVIDER/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    CLOCK_DIVIDER/count_reg[0]_i_1_n_4
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.831     1.958    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  CLOCK_DIVIDER/count_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    CLOCK_DIVIDER/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.563     1.446    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  CLOCK_DIVIDER/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CLOCK_DIVIDER/count_reg[7]/Q
                         net (fo=2, routed)           0.122     1.709    CLOCK_DIVIDER/count_reg[7]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  CLOCK_DIVIDER/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    CLOCK_DIVIDER/count_reg[4]_i_1_n_4
    SLICE_X39Y43         FDRE                                         r  CLOCK_DIVIDER/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=74, routed)          0.832     1.959    CLOCK_DIVIDER/CLK_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  CLOCK_DIVIDER/count_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    CLOCK_DIVIDER/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   CLOCK_DIVIDER/Q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   CLOCK_DIVIDER/S_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   CLOCK_DIVIDER/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   CLOCK_DIVIDER/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   CLOCK_DIVIDER/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   CLOCK_DIVIDER/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   CLOCK_DIVIDER/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   CLOCK_DIVIDER/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y45   CLOCK_DIVIDER/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   CLOCK_DIVIDER/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   CLOCK_DIVIDER/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   CLOCK_DIVIDER/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   CLOCK_DIVIDER/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   CLOCK_DIVIDER/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   CLOCK_DIVIDER/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   CLOCK_DIVIDER/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   CLOCK_DIVIDER/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   CLOCK_DIVIDER/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   CLOCK_DIVIDER/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   SSD_DRIVER/FSM_sequential_TEMP_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   SSD_DRIVER/FSM_sequential_TEMP_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y26   SSD_DRIVER/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   SSD_DRIVER/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   SSD_DRIVER/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   SSD_DRIVER/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   SSD_DRIVER/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   SSD_DRIVER/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   SSD_DRIVER/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y26   SSD_DRIVER/count_reg[13]/C



