Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/Universidad/Semestre 6/Electronica II/Safe Box/SafeBox_v/tb_PTD_isim_beh.exe -prj E:/Universidad/Semestre 6/Electronica II/Safe Box/SafeBox_v/tb_PTD_beh.prj work.tb_PTD work.glbl 
ISim M.81d (signature 0x12940baa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"E:/Universidad/Semestre 6/Electronica II/Safe Box/SafeBox_v/SafeBox.v\" into library work
Analyzing Verilog file \"C:/Xilinx/12.4/ISE_DS/ISE//verilog/src/glbl.v\" into library work
Parsing VHDL file "E:/Universidad/Semestre 6/Electronica II/Safe Box/SafeBox_v/tb_PTD.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package vl_types from library vl
Compiling module glbl
Compiling module PTD
Compiling architecture behavior of entity tb_ptd
Time Resolution for simulation is 1ps.
Compiled 4 VHDL Units
Compiled 2 Verilog Units
Built simulation executable E:/Universidad/Semestre 6/Electronica II/Safe Box/SafeBox_v/tb_PTD_isim_beh.exe
Fuse Memory Usage: 18448 KB
Fuse CPU Usage: 139 ms
