// Seed: 1986377855
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output wand id_2
    , id_43,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    input uwire id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply0 id_9,
    output supply1 id_10,
    output tri id_11,
    output wor id_12,
    input tri1 id_13,
    output tri id_14,
    input wand id_15,
    input supply1 id_16,
    output wand id_17,
    input wor id_18,
    output wor id_19,
    output uwire id_20,
    input uwire id_21,
    input uwire id_22,
    input supply0 id_23,
    output tri id_24,
    input tri module_0,
    input supply1 id_26,
    input wire id_27,
    output wire id_28,
    input tri1 id_29,
    output supply1 id_30,
    input tri1 id_31,
    output tri id_32,
    output wand id_33,
    input supply0 id_34,
    output wand id_35,
    output wor id_36,
    input wor id_37,
    output wire id_38,
    input wire id_39,
    input wire id_40,
    output wand id_41
);
  assign id_35 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output logic id_3,
    output wor id_4,
    input wor id_5,
    input wire id_6,
    output supply0 id_7,
    input supply1 id_8,
    input wire id_9,
    output tri0 id_10,
    output tri0 id_11,
    output tri0 id_12,
    input tri id_13,
    output supply0 id_14,
    input wor id_15,
    output wor id_16,
    input supply1 id_17,
    input tri0 id_18,
    input wire id_19,
    output tri id_20,
    input wire id_21
    , id_45,
    output tri id_22,
    input logic id_23,
    input tri0 id_24,
    output tri id_25,
    input wor id_26,
    output tri1 id_27,
    input tri0 id_28,
    input tri id_29,
    input wand id_30,
    output tri id_31,
    input tri0 id_32,
    input tri id_33
    , id_46,
    output wor id_34,
    input wand id_35,
    output supply1 id_36,
    output supply1 id_37,
    output wire id_38,
    input wor id_39,
    output tri1 id_40,
    output uwire id_41,
    input wor id_42,
    output wor id_43
);
  always @(&id_13 or posedge 1) id_3 = #(id_23  : 1  : 1) 1;
  module_0(
      id_4,
      id_2,
      id_20,
      id_2,
      id_21,
      id_18,
      id_30,
      id_35,
      id_19,
      id_1,
      id_4,
      id_11,
      id_38,
      id_1,
      id_11,
      id_21,
      id_17,
      id_37,
      id_42,
      id_20,
      id_38,
      id_21,
      id_32,
      id_21,
      id_27,
      id_33,
      id_9,
      id_35,
      id_7,
      id_8,
      id_40,
      id_26,
      id_25,
      id_11,
      id_32,
      id_10,
      id_41,
      id_42,
      id_27,
      id_24,
      id_2,
      id_0
  );
endmodule
