

================================================================
== Vivado HLS Report for 'dda'
================================================================
* Date:           Wed Aug 22 22:19:55 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        lineAlgorithms
* Solution:       dda
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         9|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / (!tmp_9)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	20  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y1) nounwind"   --->   Operation 29 'read' 'y1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x1) nounwind"   --->   Operation 30 'read' 'x1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%y0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %y0) nounwind"   --->   Operation 31 'read' 'y0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x0) nounwind"   --->   Operation 32 'read' 'x0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.70ns)   --->   "%dx = sub nsw i32 %x1_read, %x0_read" [../../Cpp/src/lineAlgorithms.cpp:104]   --->   Operation 33 'sub' 'dx' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.70ns)   --->   "%dy = sub nsw i32 %y1_read, %y0_read" [../../Cpp/src/lineAlgorithms.cpp:105]   --->   Operation 34 'sub' 'dy' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.88>
ST_2 : Operation 35 [1/1] (2.43ns)   --->   "%tmp_i = icmp sgt i32 %dx, 0" [../../Cpp/src/lineAlgorithms.cpp:136->../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 35 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.70ns)   --->   "%tmp_i_8 = sub i32 0, %dx" [../../Cpp/src/lineAlgorithms.cpp:136->../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 36 'sub' 'tmp_i_8' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.37ns)   --->   "%n_assign_1 = select i1 %tmp_i, i32 %dx, i32 %tmp_i_8" [../../Cpp/src/lineAlgorithms.cpp:136->../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 37 'select' 'n_assign_1' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.43ns)   --->   "%tmp_i1 = icmp sgt i32 %dy, 0" [../../Cpp/src/lineAlgorithms.cpp:136->../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 38 'icmp' 'tmp_i1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (2.70ns)   --->   "%tmp_i2 = sub i32 0, %dy" [../../Cpp/src/lineAlgorithms.cpp:136->../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 39 'sub' 'tmp_i2' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.37ns)   --->   "%n_assign_3 = select i1 %tmp_i1, i32 %dy, i32 %tmp_i2" [../../Cpp/src/lineAlgorithms.cpp:136->../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 40 'select' 'n_assign_3' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.43ns)   --->   "%tmp_5 = icmp sgt i32 %n_assign_1, %n_assign_3" [../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 41 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.37ns)   --->   "%steps = select i1 %tmp_5, i32 %n_assign_1, i32 %n_assign_3" [../../Cpp/src/lineAlgorithms.cpp:108]   --->   Operation 42 'select' 'steps' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.09>
ST_3 : Operation 43 [5/5] (8.09ns)   --->   "%tmp_6 = sitofp i32 %dx to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 43 'sitofp' 'tmp_6' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 44 [5/5] (8.09ns)   --->   "%tmp_7 = sitofp i32 %steps to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 44 'sitofp' 'tmp_7' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 45 [5/5] (8.09ns)   --->   "%tmp_8 = sitofp i32 %dy to float" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 45 'sitofp' 'tmp_8' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.09>
ST_4 : Operation 46 [4/5] (8.09ns)   --->   "%tmp_6 = sitofp i32 %dx to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 46 'sitofp' 'tmp_6' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 47 [4/5] (8.09ns)   --->   "%tmp_7 = sitofp i32 %steps to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 47 'sitofp' 'tmp_7' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 48 [4/5] (8.09ns)   --->   "%tmp_8 = sitofp i32 %dy to float" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 48 'sitofp' 'tmp_8' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.09>
ST_5 : Operation 49 [3/5] (8.09ns)   --->   "%tmp_6 = sitofp i32 %dx to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 49 'sitofp' 'tmp_6' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 50 [3/5] (8.09ns)   --->   "%tmp_7 = sitofp i32 %steps to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 50 'sitofp' 'tmp_7' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 51 [3/5] (8.09ns)   --->   "%tmp_8 = sitofp i32 %dy to float" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 51 'sitofp' 'tmp_8' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.09>
ST_6 : Operation 52 [2/5] (8.09ns)   --->   "%tmp_6 = sitofp i32 %dx to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 52 'sitofp' 'tmp_6' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 53 [2/5] (8.09ns)   --->   "%tmp_7 = sitofp i32 %steps to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 53 'sitofp' 'tmp_7' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 54 [2/5] (8.09ns)   --->   "%tmp_8 = sitofp i32 %dy to float" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 54 'sitofp' 'tmp_8' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.09>
ST_7 : Operation 55 [1/5] (8.09ns)   --->   "%tmp_6 = sitofp i32 %dx to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 55 'sitofp' 'tmp_6' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 56 [1/5] (8.09ns)   --->   "%tmp_7 = sitofp i32 %steps to float" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 56 'sitofp' 'tmp_7' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 57 [1/5] (8.09ns)   --->   "%tmp_8 = sitofp i32 %dy to float" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 57 'sitofp' 'tmp_8' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.38>
ST_8 : Operation 58 [12/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 58 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [12/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 59 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.38>
ST_9 : Operation 60 [11/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 60 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [11/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 61 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.38>
ST_10 : Operation 62 [10/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 62 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [10/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 63 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.38>
ST_11 : Operation 64 [9/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 64 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 65 [9/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 65 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.38>
ST_12 : Operation 66 [8/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 66 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 67 [8/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 67 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.38>
ST_13 : Operation 68 [7/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 68 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 69 [7/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 69 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.38>
ST_14 : Operation 70 [6/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 70 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 71 [6/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 71 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 72 [5/5] (8.09ns)   --->   "%X = sitofp i32 %x0_read to float" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 72 'sitofp' 'X' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 73 [5/5] (8.09ns)   --->   "%Y = sitofp i32 %y0_read to float" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 73 'sitofp' 'Y' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.38>
ST_15 : Operation 74 [5/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 74 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 75 [5/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 75 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 76 [4/5] (8.09ns)   --->   "%X = sitofp i32 %x0_read to float" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 76 'sitofp' 'X' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 77 [4/5] (8.09ns)   --->   "%Y = sitofp i32 %y0_read to float" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 77 'sitofp' 'Y' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.38>
ST_16 : Operation 78 [4/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 78 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 79 [4/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 79 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 80 [3/5] (8.09ns)   --->   "%X = sitofp i32 %x0_read to float" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 80 'sitofp' 'X' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 81 [3/5] (8.09ns)   --->   "%Y = sitofp i32 %y0_read to float" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 81 'sitofp' 'Y' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.38>
ST_17 : Operation 82 [3/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 82 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 83 [3/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 83 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 84 [2/5] (8.09ns)   --->   "%X = sitofp i32 %x0_read to float" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 84 'sitofp' 'X' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 85 [2/5] (8.09ns)   --->   "%Y = sitofp i32 %y0_read to float" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 85 'sitofp' 'Y' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.38>
ST_18 : Operation 86 [2/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 86 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 87 [2/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 87 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 88 [1/5] (8.09ns)   --->   "%X = sitofp i32 %x0_read to float" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 88 'sitofp' 'X' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 89 [1/5] (8.09ns)   --->   "%Y = sitofp i32 %y0_read to float" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 89 'sitofp' 'Y' <Predicate = true> <Delay = 8.09> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 4> <II = 1> <Delay = 8.09> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.38>
ST_19 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x0) nounwind, !map !30"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %y0) nounwind, !map !36"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x1) nounwind, !map !40"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %y1) nounwind, !map !44"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %xp) nounwind, !map !48"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %yp) nounwind, !map !52"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dda_str) nounwind"   --->   Operation 96 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 97 [1/12] (8.38ns)   --->   "%Xinc = fdiv float %tmp_6, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:111]   --->   Operation 97 'fdiv' 'Xinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 98 [1/12] (8.38ns)   --->   "%Yinc = fdiv float %tmp_8, %tmp_7" [../../Cpp/src/lineAlgorithms.cpp:112]   --->   Operation 98 'fdiv' 'Yinc' <Predicate = true> <Delay = 8.38> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 11> <II = 1> <Delay = 8.38> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 99 [1/1] (1.66ns)   --->   "br label %1" [../../Cpp/src/lineAlgorithms.cpp:119]   --->   Operation 99 'br' <Predicate = true> <Delay = 1.66>

State 20 <SV = 19> <Delay = 7.56>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%x_assign = phi float [ %X, %0 ], [ %X_1, %2 ]"   --->   Operation 100 'phi' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%x_assign_3 = phi float [ %Y, %0 ], [ %Y_1, %2 ]"   --->   Operation 101 'phi' 'x_assign_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%i = phi i32 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 102 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (2.43ns)   --->   "%tmp_9 = icmp sgt i32 %i, %steps" [../../Cpp/src/lineAlgorithms.cpp:119]   --->   Operation 103 'icmp' 'tmp_9' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 104 [1/1] (2.70ns)   --->   "%i_1 = add nsw i32 %i, 1" [../../Cpp/src/lineAlgorithms.cpp:119]   --->   Operation 104 'add' 'i_1' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %3, label %2" [../../Cpp/src/lineAlgorithms.cpp:119]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%X1_to_int = bitcast float %x_assign to i32" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 106 'bitcast' 'X1_to_int' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %X1_to_int, i32 23, i32 30)" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 107 'partselect' 'tmp' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %X1_to_int to i23" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 108 'trunc' 'tmp_1' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (1.47ns)   --->   "%notlhs = icmp ne i8 %tmp, -1" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 109 'icmp' 'notlhs' <Predicate = (!tmp_9)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 110 [1/1] (2.40ns)   --->   "%notrhs = icmp eq i23 %tmp_1, 0" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 110 'icmp' 'notrhs' <Predicate = (!tmp_9)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_4)   --->   "%tmp_2 = or i1 %notrhs, %notlhs" [../../Cpp/src/lineAlgorithms.cpp:115]   --->   Operation 111 'or' 'tmp_2' <Predicate = (!tmp_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 112 [1/1] (6.61ns)   --->   "%tmp_3 = fcmp olt float %x_assign, 0.000000e+00" [../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 112 'fcmp' 'tmp_3' <Predicate = (!tmp_9)> <Delay = 6.61> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 113 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp_4 = and i1 %tmp_2, %tmp_3" [../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 113 'and' 'tmp_4' <Predicate = (!tmp_9)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 114 [1/1] (5.34ns)   --->   "%tmp_1_i = fpext float %x_assign to double" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 114 'fpext' 'tmp_1_i' <Predicate = (!tmp_9)> <Delay = 5.34> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.34> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%Y1_to_int = bitcast float %x_assign_3 to i32" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 115 'bitcast' 'Y1_to_int' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %Y1_to_int, i32 23, i32 30)" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 116 'partselect' 'tmp_s' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i32 %Y1_to_int to i23" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 117 'trunc' 'tmp_27' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (1.47ns)   --->   "%notlhs1 = icmp ne i8 %tmp_s, -1" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 118 'icmp' 'notlhs1' <Predicate = (!tmp_9)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 119 [1/1] (2.40ns)   --->   "%notrhs1 = icmp eq i23 %tmp_27, 0" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 119 'icmp' 'notrhs1' <Predicate = (!tmp_9)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_11 = or i1 %notrhs1, %notlhs1" [../../Cpp/src/lineAlgorithms.cpp:116]   --->   Operation 120 'or' 'tmp_11' <Predicate = (!tmp_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 121 [1/1] (6.61ns)   --->   "%tmp_12 = fcmp olt float %x_assign_3, 0.000000e+00" [../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 121 'fcmp' 'tmp_12' <Predicate = (!tmp_9)> <Delay = 6.61> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 122 [1/1] (0.94ns) (out node of the LUT)   --->   "%tmp_13 = and i1 %tmp_11, %tmp_12" [../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 122 'and' 'tmp_13' <Predicate = (!tmp_9)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 123 [1/1] (5.34ns)   --->   "%tmp_1_i4 = fpext float %x_assign_3 to double" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 123 'fpext' 'tmp_1_i4' <Predicate = (!tmp_9)> <Delay = 5.34> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.34> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 124 [5/5] (7.17ns)   --->   "%X_1 = fadd float %x_assign, %Xinc" [../../Cpp/src/lineAlgorithms.cpp:126]   --->   Operation 124 'fadd' 'X_1' <Predicate = (!tmp_9)> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [5/5] (7.17ns)   --->   "%Y_1 = fadd float %x_assign_3, %Yinc" [../../Cpp/src/lineAlgorithms.cpp:127]   --->   Operation 125 'fadd' 'Y_1' <Predicate = (!tmp_9)> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "ret void" [../../Cpp/src/lineAlgorithms.cpp:131]   --->   Operation 126 'ret' <Predicate = (tmp_9)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 8.37>
ST_21 : Operation 127 [6/6] (8.37ns)   --->   "%x_assign_6 = fadd double %tmp_1_i, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 127 'dadd' 'x_assign_6' <Predicate = (tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [6/6] (8.37ns)   --->   "%x_assign_7 = fadd double %tmp_1_i, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 128 'dadd' 'x_assign_7' <Predicate = (!tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 129 [6/6] (8.37ns)   --->   "%x_assign_8 = fadd double %tmp_1_i4, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 129 'dadd' 'x_assign_8' <Predicate = (tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [6/6] (8.37ns)   --->   "%x_assign_9 = fadd double %tmp_1_i4, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 130 'dadd' 'x_assign_9' <Predicate = (!tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [4/5] (7.17ns)   --->   "%X_1 = fadd float %x_assign, %Xinc" [../../Cpp/src/lineAlgorithms.cpp:126]   --->   Operation 131 'fadd' 'X_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 132 [4/5] (7.17ns)   --->   "%Y_1 = fadd float %x_assign_3, %Yinc" [../../Cpp/src/lineAlgorithms.cpp:127]   --->   Operation 132 'fadd' 'Y_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.37>
ST_22 : Operation 133 [5/6] (8.37ns)   --->   "%x_assign_6 = fadd double %tmp_1_i, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 133 'dadd' 'x_assign_6' <Predicate = (tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 134 [5/6] (8.37ns)   --->   "%x_assign_7 = fadd double %tmp_1_i, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 134 'dadd' 'x_assign_7' <Predicate = (!tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [5/6] (8.37ns)   --->   "%x_assign_8 = fadd double %tmp_1_i4, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 135 'dadd' 'x_assign_8' <Predicate = (tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 136 [5/6] (8.37ns)   --->   "%x_assign_9 = fadd double %tmp_1_i4, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 136 'dadd' 'x_assign_9' <Predicate = (!tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 137 [3/5] (7.17ns)   --->   "%X_1 = fadd float %x_assign, %Xinc" [../../Cpp/src/lineAlgorithms.cpp:126]   --->   Operation 137 'fadd' 'X_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 138 [3/5] (7.17ns)   --->   "%Y_1 = fadd float %x_assign_3, %Yinc" [../../Cpp/src/lineAlgorithms.cpp:127]   --->   Operation 138 'fadd' 'Y_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.37>
ST_23 : Operation 139 [4/6] (8.37ns)   --->   "%x_assign_6 = fadd double %tmp_1_i, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 139 'dadd' 'x_assign_6' <Predicate = (tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 140 [4/6] (8.37ns)   --->   "%x_assign_7 = fadd double %tmp_1_i, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 140 'dadd' 'x_assign_7' <Predicate = (!tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 141 [4/6] (8.37ns)   --->   "%x_assign_8 = fadd double %tmp_1_i4, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 141 'dadd' 'x_assign_8' <Predicate = (tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 142 [4/6] (8.37ns)   --->   "%x_assign_9 = fadd double %tmp_1_i4, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 142 'dadd' 'x_assign_9' <Predicate = (!tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 143 [2/5] (7.17ns)   --->   "%X_1 = fadd float %x_assign, %Xinc" [../../Cpp/src/lineAlgorithms.cpp:126]   --->   Operation 143 'fadd' 'X_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 144 [2/5] (7.17ns)   --->   "%Y_1 = fadd float %x_assign_3, %Yinc" [../../Cpp/src/lineAlgorithms.cpp:127]   --->   Operation 144 'fadd' 'Y_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.37>
ST_24 : Operation 145 [3/6] (8.37ns)   --->   "%x_assign_6 = fadd double %tmp_1_i, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 145 'dadd' 'x_assign_6' <Predicate = (tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 146 [3/6] (8.37ns)   --->   "%x_assign_7 = fadd double %tmp_1_i, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 146 'dadd' 'x_assign_7' <Predicate = (!tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 147 [3/6] (8.37ns)   --->   "%x_assign_8 = fadd double %tmp_1_i4, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 147 'dadd' 'x_assign_8' <Predicate = (tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 148 [3/6] (8.37ns)   --->   "%x_assign_9 = fadd double %tmp_1_i4, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 148 'dadd' 'x_assign_9' <Predicate = (!tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 149 [1/5] (7.17ns)   --->   "%X_1 = fadd float %x_assign, %Xinc" [../../Cpp/src/lineAlgorithms.cpp:126]   --->   Operation 149 'fadd' 'X_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 150 [1/5] (7.17ns)   --->   "%Y_1 = fadd float %x_assign_3, %Yinc" [../../Cpp/src/lineAlgorithms.cpp:127]   --->   Operation 150 'fadd' 'Y_1' <Predicate = true> <Delay = 7.17> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.17> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.37>
ST_25 : Operation 151 [2/6] (8.37ns)   --->   "%x_assign_6 = fadd double %tmp_1_i, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 151 'dadd' 'x_assign_6' <Predicate = (tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 152 [2/6] (8.37ns)   --->   "%x_assign_7 = fadd double %tmp_1_i, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 152 'dadd' 'x_assign_7' <Predicate = (!tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 153 [2/6] (8.37ns)   --->   "%x_assign_8 = fadd double %tmp_1_i4, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 153 'dadd' 'x_assign_8' <Predicate = (tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 154 [2/6] (8.37ns)   --->   "%x_assign_9 = fadd double %tmp_1_i4, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 154 'dadd' 'x_assign_9' <Predicate = (!tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.37>
ST_26 : Operation 155 [1/6] (8.37ns)   --->   "%x_assign_6 = fadd double %tmp_1_i, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 155 'dadd' 'x_assign_6' <Predicate = (tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 156 [1/6] (8.37ns)   --->   "%x_assign_7 = fadd double %tmp_1_i, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 156 'dadd' 'x_assign_7' <Predicate = (!tmp_4)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 157 [1/6] (8.37ns)   --->   "%x_assign_8 = fadd double %tmp_1_i4, -5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 157 'dadd' 'x_assign_8' <Predicate = (tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 158 [1/6] (8.37ns)   --->   "%x_assign_9 = fadd double %tmp_1_i4, 5.000000e-01" [../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 158 'dadd' 'x_assign_9' <Predicate = (!tmp_13)> <Delay = 8.37> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 5> <II = 1> <Delay = 8.37> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.78>
ST_27 : Operation 159 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign_6 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 159 'bitcast' 'p_Val2_s' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 160 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 160 'partselect' 'loc_V' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 161 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i64 %p_Val2_s to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 161 'trunc' 'loc_V_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_7_i_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 162 'bitconcatenate' 'tmp_7_i_i_i_i' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_7_i_i_i_i_cast = zext i54 %tmp_7_i_i_i_i to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 163 'zext' 'tmp_7_i_i_i_i_cast' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_i_cast = zext i11 %loc_V to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 164 'zext' 'tmp_i_i_i_i_i_cast' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (2.12ns)   --->   "%sh_assign = add i12 -1023, %tmp_i_i_i_i_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 165 'add' 'sh_assign' <Predicate = (tmp_4)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 166 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 166 'bitselect' 'isNeg' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 167 [1/1] (2.12ns)   --->   "%tmp_9_i_i_i_i = sub i11 1023, %loc_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 167 'sub' 'tmp_9_i_i_i_i' <Predicate = (tmp_4)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_9_i_i_i_i_cast = sext i11 %tmp_9_i_i_i_i to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 168 'sext' 'tmp_9_i_i_i_i_cast' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 169 [1/1] (1.37ns)   --->   "%sh_assign_1 = select i1 %isNeg, i12 %tmp_9_i_i_i_i_cast, i12 %sh_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 169 'select' 'sh_assign_1' <Predicate = (tmp_4)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "%sh_assign_1_i_cast = sext i12 %sh_assign_1 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 170 'sext' 'sh_assign_1_i_cast' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_i_i_i_i = zext i32 %sh_assign_1_i_cast to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 171 'zext' 'tmp_i_i_i_i' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_i_i_i_i_cast = zext i32 %sh_assign_1_i_cast to i54" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 172 'zext' 'tmp_i_i_i_i_cast' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_1_i_i_i_i = lshr i54 %tmp_7_i_i_i_i, %tmp_i_i_i_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 173 'lshr' 'tmp_1_i_i_i_i' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_3_i_i_i_i = shl i137 %tmp_7_i_i_i_i_cast, %tmp_i_i_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 174 'shl' 'tmp_3_i_i_i_i' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_1_i_i_i_i, i32 53)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 175 'bitselect' 'tmp_18' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_10 = zext i1 %tmp_18 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 176 'zext' 'tmp_10' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_2)   --->   "%tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_3_i_i_i_i, i32 53, i32 84)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 177 'partselect' 'tmp_14' <Predicate = (tmp_4)> <Delay = 0.00>
ST_27 : Operation 178 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_2 = select i1 %isNeg, i32 %tmp_10, i32 %tmp_14" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 178 'select' 'p_Val2_2' <Predicate = (tmp_4)> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 179 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast double %x_assign_7 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 179 'bitcast' 'p_Val2_5' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "%loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 180 'partselect' 'loc_V_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 181 [1/1] (0.00ns)   --->   "%loc_V_3 = trunc i64 %p_Val2_5 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 181 'trunc' 'loc_V_3' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_7_i_i_i7_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_3, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 182 'bitconcatenate' 'tmp_7_i_i_i7_i' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_7_i_i_i7_i_cast = zext i54 %tmp_7_i_i_i7_i to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 183 'zext' 'tmp_7_i_i_i7_i_cast' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i8_i_cast = zext i11 %loc_V_2 to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 184 'zext' 'tmp_i_i_i_i8_i_cast' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 185 [1/1] (2.12ns)   --->   "%sh_assign_2 = add i12 -1023, %tmp_i_i_i_i8_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 185 'add' 'sh_assign_2' <Predicate = (!tmp_4)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 186 [1/1] (0.00ns)   --->   "%isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_2, i32 11)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 186 'bitselect' 'isNeg_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 187 [1/1] (2.12ns)   --->   "%tmp_9_i_i_i1_i = sub i11 1023, %loc_V_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 187 'sub' 'tmp_9_i_i_i1_i' <Predicate = (!tmp_4)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_9_i_i_i1_i_cast = sext i11 %tmp_9_i_i_i1_i to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 188 'sext' 'tmp_9_i_i_i1_i_cast' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 189 [1/1] (1.37ns)   --->   "%sh_assign_3 = select i1 %isNeg_1, i12 %tmp_9_i_i_i1_i_cast, i12 %sh_assign_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 189 'select' 'sh_assign_3' <Predicate = (!tmp_4)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 190 [1/1] (0.00ns)   --->   "%sh_assign_3_i_cast = sext i12 %sh_assign_3 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 190 'sext' 'sh_assign_3_i_cast' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_i_i_i1_i = zext i32 %sh_assign_3_i_cast to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 191 'zext' 'tmp_i_i_i1_i' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_i_i_i1_i_cast = zext i32 %sh_assign_3_i_cast to i54" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 192 'zext' 'tmp_i_i_i1_i_cast' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_1_i_i_i1_i = lshr i54 %tmp_7_i_i_i7_i, %tmp_i_i_i1_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 193 'lshr' 'tmp_1_i_i_i1_i' <Predicate = (!tmp_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_3_i_i_i1_i = shl i137 %tmp_7_i_i_i7_i_cast, %tmp_i_i_i1_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 194 'shl' 'tmp_3_i_i_i1_i' <Predicate = (!tmp_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_1_i_i_i1_i, i32 53)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 195 'bitselect' 'tmp_26' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_15 = zext i1 %tmp_26 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 196 'zext' 'tmp_15' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_7)   --->   "%tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_3_i_i_i1_i, i32 53, i32 84)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 197 'partselect' 'tmp_16' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_27 : Operation 198 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_7 = select i1 %isNeg_1, i32 %tmp_15, i32 %tmp_16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 198 'select' 'p_Val2_7' <Predicate = (!tmp_4)> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 199 [1/1] (0.00ns)   --->   "%p_Val2_10 = bitcast double %x_assign_8 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 199 'bitcast' 'p_Val2_10' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 200 [1/1] (0.00ns)   --->   "%loc_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_10, i32 52, i32 62) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 200 'partselect' 'loc_V_4' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 201 [1/1] (0.00ns)   --->   "%loc_V_5 = trunc i64 %p_Val2_10 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 201 'trunc' 'loc_V_5' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_7_i_i_i_i1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_5, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 202 'bitconcatenate' 'tmp_7_i_i_i_i1' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_7_i_i_i_i12_cast = zext i54 %tmp_7_i_i_i_i1 to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 203 'zext' 'tmp_7_i_i_i_i12_cast' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_i13_cast = zext i11 %loc_V_4 to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 204 'zext' 'tmp_i_i_i_i_i13_cast' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 205 [1/1] (2.12ns)   --->   "%sh_assign_4 = add i12 -1023, %tmp_i_i_i_i_i13_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 205 'add' 'sh_assign_4' <Predicate = (tmp_13)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 206 [1/1] (0.00ns)   --->   "%isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_4, i32 11)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 206 'bitselect' 'isNeg_2' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 207 [1/1] (2.12ns)   --->   "%tmp_9_i_i_i_i1 = sub i11 1023, %loc_V_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 207 'sub' 'tmp_9_i_i_i_i1' <Predicate = (tmp_13)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_9_i_i_i_i16_cast = sext i11 %tmp_9_i_i_i_i1 to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 208 'sext' 'tmp_9_i_i_i_i16_cast' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 209 [1/1] (1.37ns)   --->   "%sh_assign_5 = select i1 %isNeg_2, i12 %tmp_9_i_i_i_i16_cast, i12 %sh_assign_4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 209 'select' 'sh_assign_5' <Predicate = (tmp_13)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "%sh_assign_1_i17_cast = sext i12 %sh_assign_5 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 210 'sext' 'sh_assign_1_i17_cast' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_i_i_i_i1 = zext i32 %sh_assign_1_i17_cast to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 211 'zext' 'tmp_i_i_i_i1' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_i_i_i_i18_cast = zext i32 %sh_assign_1_i17_cast to i54" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 212 'zext' 'tmp_i_i_i_i18_cast' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_1_i_i_i_i1 = lshr i54 %tmp_7_i_i_i_i1, %tmp_i_i_i_i18_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 213 'lshr' 'tmp_1_i_i_i_i1' <Predicate = (tmp_13)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_3_i_i_i_i1 = shl i137 %tmp_7_i_i_i_i12_cast, %tmp_i_i_i_i1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 214 'shl' 'tmp_3_i_i_i_i1' <Predicate = (tmp_13)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_1_i_i_i_i1, i32 53)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 215 'bitselect' 'tmp_33' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_17 = zext i1 %tmp_33 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 216 'zext' 'tmp_17' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_12)   --->   "%tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_3_i_i_i_i1, i32 53, i32 84)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 217 'partselect' 'tmp_19' <Predicate = (tmp_13)> <Delay = 0.00>
ST_27 : Operation 218 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_12 = select i1 %isNeg_2, i32 %tmp_17, i32 %tmp_19" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 218 'select' 'p_Val2_12' <Predicate = (tmp_13)> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 219 [1/1] (0.00ns)   --->   "%p_Val2_15 = bitcast double %x_assign_9 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 219 'bitcast' 'p_Val2_15' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 220 [1/1] (0.00ns)   --->   "%loc_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_15, i32 52, i32 62) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 220 'partselect' 'loc_V_6' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 221 [1/1] (0.00ns)   --->   "%loc_V_7 = trunc i64 %p_Val2_15 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 221 'trunc' 'loc_V_7' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_7_i_i_i7_i1 = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_7, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 222 'bitconcatenate' 'tmp_7_i_i_i7_i1' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_7_i_i_i7_i33_cas = zext i54 %tmp_7_i_i_i7_i1 to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 223 'zext' 'tmp_7_i_i_i7_i33_cas' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i8_i34_cas = zext i11 %loc_V_6 to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 224 'zext' 'tmp_i_i_i_i8_i34_cas' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 225 [1/1] (2.12ns)   --->   "%sh_assign_6 = add i12 -1023, %tmp_i_i_i_i8_i34_cas" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 225 'add' 'sh_assign_6' <Predicate = (!tmp_13)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign_6, i32 11)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 226 'bitselect' 'isNeg_3' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 227 [1/1] (2.12ns)   --->   "%tmp_9_i_i_i1_i1 = sub i11 1023, %loc_V_6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 227 'sub' 'tmp_9_i_i_i1_i1' <Predicate = (!tmp_13)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_9_i_i_i1_i37_cas = sext i11 %tmp_9_i_i_i1_i1 to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 228 'sext' 'tmp_9_i_i_i1_i37_cas' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 229 [1/1] (1.37ns)   --->   "%sh_assign_7 = select i1 %isNeg_3, i12 %tmp_9_i_i_i1_i37_cas, i12 %sh_assign_6" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 229 'select' 'sh_assign_7' <Predicate = (!tmp_13)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 230 [1/1] (0.00ns)   --->   "%sh_assign_3_i38_cast = sext i12 %sh_assign_7 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 230 'sext' 'sh_assign_3_i38_cast' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_i_i_i1_i1 = zext i32 %sh_assign_3_i38_cast to i137" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 231 'zext' 'tmp_i_i_i1_i1' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_i_i_i1_i39_cast = zext i32 %sh_assign_3_i38_cast to i54" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 232 'zext' 'tmp_i_i_i1_i39_cast' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_1_i_i_i1_i1 = lshr i54 %tmp_7_i_i_i7_i1, %tmp_i_i_i1_i39_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 233 'lshr' 'tmp_1_i_i_i1_i1' <Predicate = (!tmp_13)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_3_i_i_i1_i1 = shl i137 %tmp_7_i_i_i7_i33_cas, %tmp_i_i_i1_i1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 234 'shl' 'tmp_3_i_i_i1_i1' <Predicate = (!tmp_13)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_1_i_i_i1_i1, i32 53)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 235 'bitselect' 'tmp_37' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_20 = zext i1 %tmp_37 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 236 'zext' 'tmp_20' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_17)   --->   "%tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp_3_i_i_i1_i1, i32 53, i32 84)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:20->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 237 'partselect' 'tmp_21' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_27 : Operation 238 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_17 = select i1 %isNeg_3, i32 %tmp_20, i32 %tmp_21" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 238 'select' 'p_Val2_17' <Predicate = (!tmp_13)> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.44>
ST_28 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node p_0_i)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:439->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 239 'bitselect' 'p_Result_s' <Predicate = (tmp_4)> <Delay = 0.00>
ST_28 : Operation 240 [1/1] (2.70ns)   --->   "%p_Val2_6_i_i_i_i = sub i32 0, %p_Val2_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 240 'sub' 'p_Val2_6_i_i_i_i' <Predicate = (tmp_4)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node p_0_i)   --->   "%p_Val2_4 = select i1 %p_Result_s, i32 %p_Val2_6_i_i_i_i, i32 %p_Val2_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 241 'select' 'p_Val2_4' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_9)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_5, i32 63)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:439->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 242 'bitselect' 'p_Result_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_28 : Operation 243 [1/1] (2.70ns)   --->   "%p_Val2_6_i_i_i1_i = sub i32 0, %p_Val2_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 243 'sub' 'p_Val2_6_i_i_i1_i' <Predicate = (!tmp_4)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 244 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_9 = select i1 %p_Result_1, i32 %p_Val2_6_i_i_i1_i, i32 %p_Val2_7" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 244 'select' 'p_Val2_9' <Predicate = (!tmp_4)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 245 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_0_i = select i1 %tmp_4, i32 %p_Val2_4, i32 %p_Val2_9" [../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 245 'select' 'p_0_i' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 246 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %xp, i32 %p_0_i) nounwind" [../../Cpp/src/lineAlgorithms.cpp:121]   --->   Operation 246 'write' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node p_0_i1)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_10, i32 63)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:439->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 247 'bitselect' 'p_Result_2' <Predicate = (tmp_13)> <Delay = 0.00>
ST_28 : Operation 248 [1/1] (2.70ns)   --->   "%p_Val2_6_i_i_i_i1 = sub i32 0, %p_Val2_12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 248 'sub' 'p_Val2_6_i_i_i_i1' <Predicate = (tmp_13)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node p_0_i1)   --->   "%p_Val2_14 = select i1 %p_Result_2, i32 %p_Val2_6_i_i_i_i1, i32 %p_Val2_12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 249 'select' 'p_Val2_14' <Predicate = (tmp_13)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_19)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_15, i32 63)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:439->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 250 'bitselect' 'p_Result_3' <Predicate = (!tmp_13)> <Delay = 0.00>
ST_28 : Operation 251 [1/1] (2.70ns)   --->   "%p_Val2_6_i_i_i1_i1 = sub i32 0, %p_Val2_17" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 251 'sub' 'p_Val2_6_i_i_i1_i1' <Predicate = (!tmp_13)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 252 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_Val2_19 = select i1 %p_Result_3, i32 %p_Val2_6_i_i_i1_i1, i32 %p_Val2_17" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 252 'select' 'p_Val2_19' <Predicate = (!tmp_13)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 253 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_0_i1 = select i1 %tmp_13, i32 %p_Val2_14, i32 %p_Val2_19" [../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 253 'select' 'p_0_i1' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 254 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %yp, i32 %p_0_i1) nounwind" [../../Cpp/src/lineAlgorithms.cpp:122]   --->   Operation 254 'write' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 255 [1/1] (0.00ns)   --->   "br label %1" [../../Cpp/src/lineAlgorithms.cpp:119]   --->   Operation 255 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.7ns
The critical path consists of the following:
	wire read on port 'y1' [14]  (0 ns)
	'sub' operation ('dy', ../../Cpp/src/lineAlgorithms.cpp:105) [19]  (2.7 ns)

 <State 2>: 7.88ns
The critical path consists of the following:
	'sub' operation ('tmp_i_8', ../../Cpp/src/lineAlgorithms.cpp:136->../../Cpp/src/lineAlgorithms.cpp:108) [21]  (2.7 ns)
	'select' operation ('n', ../../Cpp/src/lineAlgorithms.cpp:136->../../Cpp/src/lineAlgorithms.cpp:108) [22]  (1.37 ns)
	'icmp' operation ('tmp_5', ../../Cpp/src/lineAlgorithms.cpp:108) [26]  (2.44 ns)
	'select' operation ('n', ../../Cpp/src/lineAlgorithms.cpp:108) [27]  (1.37 ns)

 <State 3>: 8.1ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', ../../Cpp/src/lineAlgorithms.cpp:111) [28]  (8.1 ns)

 <State 4>: 8.1ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', ../../Cpp/src/lineAlgorithms.cpp:111) [28]  (8.1 ns)

 <State 5>: 8.1ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', ../../Cpp/src/lineAlgorithms.cpp:111) [28]  (8.1 ns)

 <State 6>: 8.1ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', ../../Cpp/src/lineAlgorithms.cpp:111) [28]  (8.1 ns)

 <State 7>: 8.1ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', ../../Cpp/src/lineAlgorithms.cpp:111) [28]  (8.1 ns)

 <State 8>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('Xinc', ../../Cpp/src/lineAlgorithms.cpp:111) [30]  (8.38 ns)

 <State 9>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('Xinc', ../../Cpp/src/lineAlgorithms.cpp:111) [30]  (8.38 ns)

 <State 10>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('Xinc', ../../Cpp/src/lineAlgorithms.cpp:111) [30]  (8.38 ns)

 <State 11>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('Xinc', ../../Cpp/src/lineAlgorithms.cpp:111) [30]  (8.38 ns)

 <State 12>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('Xinc', ../../Cpp/src/lineAlgorithms.cpp:111) [30]  (8.38 ns)

 <State 13>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('Xinc', ../../Cpp/src/lineAlgorithms.cpp:111) [30]  (8.38 ns)

 <State 14>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('Xinc', ../../Cpp/src/lineAlgorithms.cpp:111) [30]  (8.38 ns)

 <State 15>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('Xinc', ../../Cpp/src/lineAlgorithms.cpp:111) [30]  (8.38 ns)

 <State 16>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('Xinc', ../../Cpp/src/lineAlgorithms.cpp:111) [30]  (8.38 ns)

 <State 17>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('Xinc', ../../Cpp/src/lineAlgorithms.cpp:111) [30]  (8.38 ns)

 <State 18>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('Xinc', ../../Cpp/src/lineAlgorithms.cpp:111) [30]  (8.38 ns)

 <State 19>: 8.38ns
The critical path consists of the following:
	'fdiv' operation ('Xinc', ../../Cpp/src/lineAlgorithms.cpp:111) [30]  (8.38 ns)

 <State 20>: 7.56ns
The critical path consists of the following:
	'phi' operation ('X') with incoming values : ('X', ../../Cpp/src/lineAlgorithms.cpp:115) ('X', ../../Cpp/src/lineAlgorithms.cpp:126) [37]  (0 ns)
	'fcmp' operation ('tmp_3', ../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:121) [50]  (6.62 ns)
	'and' operation ('tmp_4', ../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:121) [51]  (0.942 ns)

 <State 21>: 8.37ns
The critical path consists of the following:
	'dadd' operation ('x', ../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121) [53]  (8.37 ns)

 <State 22>: 8.37ns
The critical path consists of the following:
	'dadd' operation ('x', ../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121) [53]  (8.37 ns)

 <State 23>: 8.37ns
The critical path consists of the following:
	'dadd' operation ('x', ../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121) [53]  (8.37 ns)

 <State 24>: 8.37ns
The critical path consists of the following:
	'dadd' operation ('x', ../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121) [53]  (8.37 ns)

 <State 25>: 8.37ns
The critical path consists of the following:
	'dadd' operation ('x', ../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121) [53]  (8.37 ns)

 <State 26>: 8.37ns
The critical path consists of the following:
	'dadd' operation ('x', ../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121) [53]  (8.37 ns)

 <State 27>: 7.78ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121) [61]  (2.13 ns)
	'select' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121) [65]  (1.37 ns)
	'lshr' operation ('tmp_1_i_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121) [69]  (0 ns)
	'select' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:150->../../Cpp/src/lineAlgorithms.cpp:121) [74]  (4.29 ns)

 <State 28>: 5.44ns
The critical path consists of the following:
	'sub' operation ('p_Val2_6_i_i_i1_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121) [99]  (2.7 ns)
	'select' operation ('__Val2__', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:49->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54->../../Cpp/src/lineAlgorithms.cpp:152->../../Cpp/src/lineAlgorithms.cpp:121) [100]  (1.37 ns)
	'select' operation ('p_0_i', ../../Cpp/src/lineAlgorithms.cpp:149->../../Cpp/src/lineAlgorithms.cpp:121) [101]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
