Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/ --output-directory=E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/ --report-file=bsf:E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC.qsys
Progress: Loading part01/MSoC.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding cpu1 [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu1
Progress: Adding mem1 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module mem1
Progress: Adding timer1 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer1
Progress: Adding jtag_uart1 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart1
Progress: Adding fifo1to2A [altera_avalon_fifo 13.1]
Progress: Parameterizing module fifo1to2A
Progress: Adding fifo1to2B [altera_avalon_fifo 13.1]
Progress: Parameterizing module fifo1to2B
Progress: Adding fifo1to2C [altera_avalon_fifo 13.1]
Progress: Parameterizing module fifo1to2C
Progress: Adding cpu2 [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu2
Progress: Adding mem2 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module mem2
Progress: Adding timer2 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer2
Progress: Adding jtag_uart2 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/ --output-directory=E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC.html --report-file=sopcinfo:E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC.sopcinfo --report-file=cmp:E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC.cmp --report-file=qip:E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.qip --report-file=svd --report-file=regmap:E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.regmap --report-file=debuginfo:E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/MSoC.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC.qsys --language=VERILOG
Progress: Loading part01/MSoC.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding cpu1 [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu1
Progress: Adding mem1 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module mem1
Progress: Adding timer1 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer1
Progress: Adding jtag_uart1 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart1
Progress: Adding fifo1to2A [altera_avalon_fifo 13.1]
Progress: Parameterizing module fifo1to2A
Progress: Adding fifo1to2B [altera_avalon_fifo 13.1]
Progress: Parameterizing module fifo1to2B
Progress: Adding fifo1to2C [altera_avalon_fifo 13.1]
Progress: Parameterizing module fifo1to2C
Progress: Adding cpu2 [altera_nios2_qsys 13.1]
Progress: Parameterizing module cpu2
Progress: Adding mem2 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module mem2
Progress: Adding timer2 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer2
Progress: Adding jtag_uart2 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart2
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MSoC: Generating MSoC "MSoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 70 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 12 modules, 60 connections
Info: merlin_translator_transform: After transform: 33 modules, 153 connections
Info: merlin_domain_transform: After transform: 72 modules, 447 connections
Info: merlin_router_transform: After transform: 93 modules, 540 connections
Info: merlin_network_to_switch_transform: After transform: 134 modules, 660 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 138 modules, 797 connections
Info: merlin_hierarchy_transform: After transform: 13 modules, 75 connections
Info: merlin_mm_transform: After transform: 13 modules, 75 connections
Info: merlin_interrupt_mapper_transform: After transform: 15 modules, 83 connections
Info: merlin_interrupt_fanout_transform: After transform: 18 modules, 98 connections
Info: reset_adaptation_transform: After transform: 23 modules, 92 connections
Info: cpu1: Starting RTL generation for module 'MSoC_cpu1'
Info: cpu1:   Generation command is [exec F:/altera/quartus/bin/eperlcmd.exe -I F:/altera/quartus/bin/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -- F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MSoC_cpu1 --dir=C:/Users/kanis/AppData/Local/Temp/alt9862_7212170306975876029.dir/0030_cpu1_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/kanis/AppData/Local/Temp/alt9862_7212170306975876029.dir/0030_cpu1_gen//MSoC_cpu1_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu1: # 2024.05.19 23:58:16 (*) Starting Nios II generation
Info: cpu1: # 2024.05.19 23:58:16 (*)   Checking for plaintext license.
Info: cpu1: # 2024.05.19 23:58:18 (*)   Couldn't query license setup in Quartus directory F:/altera/quartus
Info: cpu1: # 2024.05.19 23:58:18 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu1: # 2024.05.19 23:58:18 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu1: # 2024.05.19 23:58:18 (*)   Plaintext license not found.
Info: cpu1: # 2024.05.19 23:58:18 (*)   No license required to generate encrypted Nios II/e.
Info: cpu1: # 2024.05.19 23:58:18 (*)   Elaborating CPU configuration settings
Info: cpu1: # 2024.05.19 23:58:18 (*)   Creating all objects for CPU
Info: cpu1: # 2024.05.19 23:58:20 (*)   Generating RTL from CPU objects
Info: cpu1: # 2024.05.19 23:58:20 (*)   Creating plain-text RTL
Info: cpu1: # 2024.05.19 23:58:21 (*) Done Nios II generation
Info: cpu1: Done RTL generation for module 'MSoC_cpu1'
Info: cpu1: "MSoC" instantiated altera_nios2_qsys "cpu1"
Info: mem1: Starting RTL generation for module 'MSoC_mem1'
Info: mem1:   Generation command is [exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/bin/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MSoC_mem1 --dir=C:/Users/kanis/AppData/Local/Temp/alt9862_7212170306975876029.dir/0031_mem1_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/kanis/AppData/Local/Temp/alt9862_7212170306975876029.dir/0031_mem1_gen//MSoC_mem1_component_configuration.pl  --do_build_sim=0  ]
Info: mem1: Done RTL generation for module 'MSoC_mem1'
Info: mem1: "MSoC" instantiated altera_avalon_onchip_memory2 "mem1"
Info: timer1: Starting RTL generation for module 'MSoC_timer1'
Info: timer1:   Generation command is [exec F:/altera/quartus/bin//perl/bin/perl.exe -I F:/altera/quartus/bin//perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MSoC_timer1 --dir=C:/Users/kanis/AppData/Local/Temp/alt9862_7212170306975876029.dir/0032_timer1_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/kanis/AppData/Local/Temp/alt9862_7212170306975876029.dir/0032_timer1_gen//MSoC_timer1_component_configuration.pl  --do_build_sim=0  ]
Info: timer1: Done RTL generation for module 'MSoC_timer1'
Info: timer1: "MSoC" instantiated altera_avalon_timer "timer1"
Info: jtag_uart1: Starting RTL generation for module 'MSoC_jtag_uart1'
Info: jtag_uart1:   Generation command is [exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/bin/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MSoC_jtag_uart1 --dir=C:/Users/kanis/AppData/Local/Temp/alt9862_7212170306975876029.dir/0033_jtag_uart1_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/kanis/AppData/Local/Temp/alt9862_7212170306975876029.dir/0033_jtag_uart1_gen//MSoC_jtag_uart1_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart1: Done RTL generation for module 'MSoC_jtag_uart1'
Info: jtag_uart1: "MSoC" instantiated altera_avalon_jtag_uart "jtag_uart1"
Info: fifo1to2A: Starting RTL generation for module 'MSoC_fifo1to2A'
Info: fifo1to2A:   Generation command is [exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/bin/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=MSoC_fifo1to2A --dir=C:/Users/kanis/AppData/Local/Temp/alt9862_7212170306975876029.dir/0034_fifo1to2A_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/kanis/AppData/Local/Temp/alt9862_7212170306975876029.dir/0034_fifo1to2A_gen//MSoC_fifo1to2A_component_configuration.pl  --do_build_sim=0  ]
Info: fifo1to2A: Done RTL generation for module 'MSoC_fifo1to2A'
Info: fifo1to2A: "MSoC" instantiated altera_avalon_fifo "fifo1to2A"
Info: cpu2: Starting RTL generation for module 'MSoC_cpu2'
Info: cpu2:   Generation command is [exec F:/altera/quartus/bin/eperlcmd.exe -I F:/altera/quartus/bin/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -- F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MSoC_cpu2 --dir=C:/Users/kanis/AppData/Local/Temp/alt9862_7212170306975876029.dir/0035_cpu2_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/kanis/AppData/Local/Temp/alt9862_7212170306975876029.dir/0035_cpu2_gen//MSoC_cpu2_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu2: # 2024.05.19 23:58:25 (*) Starting Nios II generation
Info: cpu2: # 2024.05.19 23:58:25 (*)   Checking for plaintext license.
Info: cpu2: # 2024.05.19 23:58:26 (*)   Couldn't query license setup in Quartus directory F:/altera/quartus
Info: cpu2: # 2024.05.19 23:58:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu2: # 2024.05.19 23:58:26 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu2: # 2024.05.19 23:58:26 (*)   Plaintext license not found.
Info: cpu2: # 2024.05.19 23:58:26 (*)   No license required to generate encrypted Nios II/e.
Info: cpu2: # 2024.05.19 23:58:26 (*)   Elaborating CPU configuration settings
Info: cpu2: # 2024.05.19 23:58:26 (*)   Creating all objects for CPU
Info: cpu2: # 2024.05.19 23:58:27 (*)   Generating RTL from CPU objects
Info: cpu2: # 2024.05.19 23:58:27 (*)   Creating plain-text RTL
Info: cpu2: # 2024.05.19 23:58:28 (*) Done Nios II generation
Info: cpu2: Done RTL generation for module 'MSoC_cpu2'
Info: cpu2: "MSoC" instantiated altera_nios2_qsys "cpu2"
Info: mem2: Starting RTL generation for module 'MSoC_mem2'
Info: mem2:   Generation command is [exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/bin/perl/lib -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MSoC_mem2 --dir=C:/Users/kanis/AppData/Local/Temp/alt9862_7212170306975876029.dir/0036_mem2_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/kanis/AppData/Local/Temp/alt9862_7212170306975876029.dir/0036_mem2_gen//MSoC_mem2_component_configuration.pl  --do_build_sim=0  ]
Info: mem2: Done RTL generation for module 'MSoC_mem2'
Info: mem2: "MSoC" instantiated altera_avalon_onchip_memory2 "mem2"
Info: pipeline_bridge_swap_transform: After transform: 126 modules, 430 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 126 modules, 430 connections
Info: mm_interconnect_0: "MSoC" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "MSoC" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "MSoC" instantiated altera_reset_controller "rst_controller"
Info: cpu1_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu1_instruction_master_translator"
Info: cpu1_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu1_jtag_debug_module_translator"
Info: cpu1_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu1_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_002: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_002"
Info: addr_router_003: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_003"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: id_router_005: "mm_interconnect_0" instantiated altera_merlin_router "id_router_005"
Info: id_router_010: "mm_interconnect_0" instantiated altera_merlin_router "id_router_010"
Info: id_router_012: "mm_interconnect_0" instantiated altera_merlin_router "id_router_012"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file E:/Education/Academic/workspaces/CO503-Advanced-Embedded-Systems-Labs/lab04/part01/MSoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: MSoC: Done "MSoC" with 32 modules, 56 files, 2673621 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
