# Built-In HLS Design Datasets

HLSFactory provides several built-in datasets of HLS design sources.

## PolyBench

**Number of Designs:** 9

**Sources:**

- [Website + Source](https://web.cs.ucla.edu/~pouchet/software/polybench/)

**Design Type:** Abstract, Concrete

**Supported Vendors:** Xilinx, Intel

## CHStone

**Number of Designs:** 2

**Sources:**

- [Paper](https://ieeexplore.ieee.org/document/4541637)
- [Repository (Mirror)](https://github.com/ferrandi/CHStone)

**Design Type:** Abstract, Concrete

**Supported Vendors:** Xilinx, Intel

## MachSuite

**Number of Designs:** 19

**Sources:**

- [Website](https://breagen.github.io/MachSuite/)
- [Repository](https://github.com/breagen/MachSuite)
- [Paper](https://ieeexplore.ieee.org/document/6983050)

**Design Type:** Abstract, Concrete

**Supported Vendors:** Xilinx, Intel

## Rosetta

**Number of Designs:** 7

**Sources:**

- [Paper](https://dl.acm.org/doi/10.1145/3174243.3174255)
- [Repository](https://github.com/cornell-zhang/rosetta)

**Design Type:** Abstract, Concrete

**Supported Vendors:** Xilinx, Intel

## Vitis Introductory Examples

**Number of Designs:** 28

**Sources:**

- [Repository](https://github.com/Xilinx/Vitis-HLS-Introductory-Examples)

**Design Type:** Concrete

**Supported Vendors:** Xilinx

## Parallel Programming for FPGAs

**Number of Designs:** 5

**Sources:**

- [Book](https://arxiv.org/abs/1805.03648)
- [Repository](https://github.com/KastnerRG/pp4fpgas)
- [Website](http://kastner.ucsd.edu/hlsbook/)

**Design Type:** Concrete

**Supported Vendors:** Xilinx

## FlowGNN

**Number of Designs:** 5

**Sources:**

- [Paper](https://arxiv.org/abs/2204.13103)
- [Repository](https://github.com/sharc-lab/FlowGNN)

**Design Type:** Concrete

**Supported Vendors:** Xilinx

## Sharc Lab Accelerators

**Number of Designs:** 7

**Sources:**

- None specified

**Design Type:** Concrete

**Supported Vendors:** Xilinx

## standard ML matrix techniques from Georgia Tech's ECE 8893 labs 2 and 3

- [lab 2 attention description](https://github.com/sharc-lab/FPGA_ECE8893/tree/main/2025_Spring/lab2)
- [lab 3 sparse matrix multiplication description](https://github.com/sharc-lab/FPGA_ECE8893/tree/main/2025_Spring/lab3)

**Number of Designs:** 2

**Design Type:** Concrete

**Supported Vendors:** Xilinx