#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu May 12 15:42:40 2016
# Process ID: 10076
# Current directory: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9128 C:\Users\Maxim\Documents\GitHub\Digitale-snake\VGA-driver\VGA-driver.xpr
# Log file: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/vivado.log
# Journal file: C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
update_compile_order -fileset sources_1
create_project Score C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
import_files -fileset constrs_1 -force -norecurse {{C:/Users/Maxim/Desktop/School/2de jaar/2de semester/Digitale/Basys3_Master.xdc}}
import_files -norecurse C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.srcs/sources_1/new/score.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sim_1/new/Score_TB.vhd w ]
add_files -fileset sim_1 C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sim_1/new/Score_TB.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Score_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Score_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sources_1/imports/new/score.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity score
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sim_1/new/Score_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Score_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 5b9a8321cdef412dbb57e57c793282cf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Score_TB_behav xil_defaultlib.Score_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.score [score_default]
Compiling architecture behavioral of entity xil_defaultlib.score_tb
Built simulation snapshot Score_TB_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav/xsim.dir/Score_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 16:40:46 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Score_TB_behav -key {Behavioral:sim_1:Functional:Score_TB} -tclbatch {Score_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Score_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Score_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 951.484 ; gain = 0.273
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Score_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Score_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sources_1/imports/new/score.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity score
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sim_1/new/Score_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Score_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 5b9a8321cdef412dbb57e57c793282cf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Score_TB_behav xil_defaultlib.Score_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.score [score_default]
Compiling architecture behavioral of entity xil_defaultlib.score_tb
Built simulation snapshot Score_TB_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav/xsim.dir/Score_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 16:44:14 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Score_TB_behav -key {Behavioral:sim_1:Functional:Score_TB} -tclbatch {Score_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Score_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Score_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 966.066 ; gain = 0.000
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sources_1/imports/new/score.vhd" into library xil_defaultlib [C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sources_1/imports/new/score.vhd:1]
[Thu May 12 16:46:01 2016] Launched synth_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu May 12 16:46:37 2016] Launched impl_1...
Run output will be captured here: C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Score_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Score_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sources_1/imports/new/score.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity score
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sim_1/new/Score_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Score_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 5b9a8321cdef412dbb57e57c793282cf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Score_TB_behav xil_defaultlib.Score_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.score [score_default]
Compiling architecture behavioral of entity xil_defaultlib.score_tb
Built simulation snapshot Score_TB_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav/xsim.dir/Score_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 16:47:38 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Score_TB_behav -key {Behavioral:sim_1:Functional:Score_TB} -tclbatch {Score_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Score_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Score_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 968.410 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'Score_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Score_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sources_1/imports/new/score.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity score
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.srcs/sim_1/new/Score_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Score_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 5b9a8321cdef412dbb57e57c793282cf --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Score_TB_behav xil_defaultlib.Score_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.score [score_default]
Compiling architecture behavioral of entity xil_defaultlib.score_tb
Built simulation snapshot Score_TB_behav

****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav/xsim.dir/Score_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 16:48:52 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Maxim/Documents/GitHub/Digitale-snake/Score/Score.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Score_TB_behav -key {Behavioral:sim_1:Functional:Score_TB} -tclbatch {Score_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source Score_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Score_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 968.410 ; gain = 0.000
current_project VGA-driver
close_project
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Maxim/Documents/GitHub/Digitale-snake/VGA-driver/VGA-driver.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 12 16:49:45 2016...
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 12 16:50:41 2016...
