<stg><name>fifo_dequeue</name>


<trans_list>

<trans id="20" from="1" to="2">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="21" from="2" to="2">
<condition id="7">
<or_exp><and_exp><literal name="fifo_recv_valid_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %fifo_data) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fifo_recv_enable) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fifo_recv_valid) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %fifo_data, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i1* %fifo_recv_enable, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i1* %fifo_recv_valid, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [21 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fifo_recv_enable, i1 true) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:0  %fifo_recv_valid_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %fifo_recv_valid) nounwind

]]></node>
<StgValue><ssdm name="fifo_recv_valid_read"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1  br i1 %fifo_recv_valid_read, label %1, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="fifo_recv_valid_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fifo_recv_enable, i1 false) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="fifo_recv_valid_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %fifo_data_read = call i32 @_ssdm_op_Read.ap_none.volatile.i32P(i32* %fifo_data) nounwind

]]></node>
<StgValue><ssdm name="fifo_data_read"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="fifo_recv_valid_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="32">
<![CDATA[
:2  ret i32 %fifo_data_read

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="22" name="fifo_data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="fifo_data"/></StgValue>
</port>
<port id="23" name="fifo_recv_enable" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="fifo_recv_enable"/></StgValue>
</port>
<port id="24" name="fifo_recv_valid" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="fifo_recv_valid"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="26" from="_ssdm_op_SpecBitsMap" to="stg_3" fromId="25" toId="3">
</dataflow>
<dataflow id="27" from="fifo_data" to="stg_3" fromId="22" toId="3">
</dataflow>
<dataflow id="28" from="_ssdm_op_SpecBitsMap" to="stg_4" fromId="25" toId="4">
</dataflow>
<dataflow id="29" from="fifo_recv_enable" to="stg_4" fromId="23" toId="4">
</dataflow>
<dataflow id="30" from="_ssdm_op_SpecBitsMap" to="stg_5" fromId="25" toId="5">
</dataflow>
<dataflow id="31" from="fifo_recv_valid" to="stg_5" fromId="24" toId="5">
</dataflow>
<dataflow id="32" from="_ssdm_op_SpecBitsMap" to="stg_6" fromId="25" toId="6">
</dataflow>
<dataflow id="34" from="stg_33" to="stg_6" fromId="33" toId="6">
</dataflow>
<dataflow id="36" from="_ssdm_op_SpecTopModule" to="stg_7" fromId="35" toId="7">
</dataflow>
<dataflow id="38" from="str" to="stg_7" fromId="37" toId="7">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecInterface" to="stg_8" fromId="39" toId="8">
</dataflow>
<dataflow id="41" from="fifo_data" to="stg_8" fromId="22" toId="8">
</dataflow>
<dataflow id="43" from="p_str" to="stg_8" fromId="42" toId="8">
</dataflow>
<dataflow id="44" from="stg_33" to="stg_8" fromId="33" toId="8">
</dataflow>
<dataflow id="45" from="stg_33" to="stg_8" fromId="33" toId="8">
</dataflow>
<dataflow id="46" from="stg_33" to="stg_8" fromId="33" toId="8">
</dataflow>
<dataflow id="47" from="stg_33" to="stg_8" fromId="33" toId="8">
</dataflow>
<dataflow id="49" from="p_str1" to="stg_8" fromId="48" toId="8">
</dataflow>
<dataflow id="50" from="p_str1" to="stg_8" fromId="48" toId="8">
</dataflow>
<dataflow id="51" from="p_str1" to="stg_8" fromId="48" toId="8">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecInterface" to="stg_9" fromId="39" toId="9">
</dataflow>
<dataflow id="53" from="fifo_recv_enable" to="stg_9" fromId="23" toId="9">
</dataflow>
<dataflow id="54" from="p_str" to="stg_9" fromId="42" toId="9">
</dataflow>
<dataflow id="55" from="stg_33" to="stg_9" fromId="33" toId="9">
</dataflow>
<dataflow id="56" from="stg_33" to="stg_9" fromId="33" toId="9">
</dataflow>
<dataflow id="57" from="stg_33" to="stg_9" fromId="33" toId="9">
</dataflow>
<dataflow id="58" from="stg_33" to="stg_9" fromId="33" toId="9">
</dataflow>
<dataflow id="59" from="p_str1" to="stg_9" fromId="48" toId="9">
</dataflow>
<dataflow id="60" from="p_str1" to="stg_9" fromId="48" toId="9">
</dataflow>
<dataflow id="61" from="p_str1" to="stg_9" fromId="48" toId="9">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecInterface" to="stg_10" fromId="39" toId="10">
</dataflow>
<dataflow id="63" from="fifo_recv_valid" to="stg_10" fromId="24" toId="10">
</dataflow>
<dataflow id="64" from="p_str" to="stg_10" fromId="42" toId="10">
</dataflow>
<dataflow id="65" from="stg_33" to="stg_10" fromId="33" toId="10">
</dataflow>
<dataflow id="66" from="stg_33" to="stg_10" fromId="33" toId="10">
</dataflow>
<dataflow id="67" from="stg_33" to="stg_10" fromId="33" toId="10">
</dataflow>
<dataflow id="68" from="stg_33" to="stg_10" fromId="33" toId="10">
</dataflow>
<dataflow id="69" from="p_str1" to="stg_10" fromId="48" toId="10">
</dataflow>
<dataflow id="70" from="p_str1" to="stg_10" fromId="48" toId="10">
</dataflow>
<dataflow id="71" from="p_str1" to="stg_10" fromId="48" toId="10">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecInterface" to="stg_11" fromId="39" toId="11">
</dataflow>
<dataflow id="73" from="stg_33" to="stg_11" fromId="33" toId="11">
</dataflow>
<dataflow id="75" from="p_str2" to="stg_11" fromId="74" toId="11">
</dataflow>
<dataflow id="76" from="stg_33" to="stg_11" fromId="33" toId="11">
</dataflow>
<dataflow id="77" from="stg_33" to="stg_11" fromId="33" toId="11">
</dataflow>
<dataflow id="78" from="stg_33" to="stg_11" fromId="33" toId="11">
</dataflow>
<dataflow id="79" from="stg_33" to="stg_11" fromId="33" toId="11">
</dataflow>
<dataflow id="80" from="p_str1" to="stg_11" fromId="48" toId="11">
</dataflow>
<dataflow id="81" from="p_str1" to="stg_11" fromId="48" toId="11">
</dataflow>
<dataflow id="82" from="p_str1" to="stg_11" fromId="48" toId="11">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecIFCore" to="stg_12" fromId="83" toId="12">
</dataflow>
<dataflow id="85" from="stg_33" to="stg_12" fromId="33" toId="12">
</dataflow>
<dataflow id="86" from="p_str1" to="stg_12" fromId="48" toId="12">
</dataflow>
<dataflow id="88" from="p_str3" to="stg_12" fromId="87" toId="12">
</dataflow>
<dataflow id="89" from="p_str1" to="stg_12" fromId="48" toId="12">
</dataflow>
<dataflow id="91" from="stg_90" to="stg_12" fromId="90" toId="12">
</dataflow>
<dataflow id="92" from="p_str1" to="stg_12" fromId="48" toId="12">
</dataflow>
<dataflow id="93" from="p_str1" to="stg_12" fromId="48" toId="12">
</dataflow>
<dataflow id="95" from="p_str4" to="stg_12" fromId="94" toId="12">
</dataflow>
<dataflow id="97" from="_ssdm_op_Write.ap_none.volatile.i1P" to="stg_13" fromId="96" toId="13">
</dataflow>
<dataflow id="98" from="fifo_recv_enable" to="stg_13" fromId="23" toId="13">
</dataflow>
<dataflow id="100" from="stg_99" to="stg_13" fromId="99" toId="13">
</dataflow>
<dataflow id="102" from="_ssdm_op_Read.ap_none.volatile.i1P" to="fifo_recv_valid_read" fromId="101" toId="15">
</dataflow>
<dataflow id="103" from="fifo_recv_valid" to="fifo_recv_valid_read" fromId="24" toId="15">
</dataflow>
<dataflow id="104" from="fifo_recv_valid_read" to="stg_16" fromId="15" toId="16">
</dataflow>
<dataflow id="105" from="_ssdm_op_Write.ap_none.volatile.i1P" to="stg_17" fromId="96" toId="17">
</dataflow>
<dataflow id="106" from="fifo_recv_enable" to="stg_17" fromId="23" toId="17">
</dataflow>
<dataflow id="108" from="stg_107" to="stg_17" fromId="107" toId="17">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_none.volatile.i32P" to="fifo_data_read" fromId="109" toId="18">
</dataflow>
<dataflow id="111" from="fifo_data" to="fifo_data_read" fromId="22" toId="18">
</dataflow>
<dataflow id="112" from="fifo_data_read" to="stg_19" fromId="18" toId="19">
</dataflow>
<dataflow id="113" from="fifo_recv_valid_read" to="stg_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
