{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715605020567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715605020567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 15:57:00 2024 " "Processing started: Mon May 13 15:57:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715605020567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605020567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project_asm_2 -c project_asm_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project_asm_2 -c project_asm_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605020568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715605020945 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715605020945 ""}
{ "Warning" "WSGN_SEARCH_FILE" "project_asm_2.v 1 1 " "Using design file project_asm_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 project_asm_2 " "Found entity 1: project_asm_2" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605028614 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715605028614 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project_asm_2 " "Elaborating entity \"project_asm_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715605028616 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "number project_asm_2.v(74) " "Verilog HDL or VHDL warning at project_asm_2.v(74): object \"number\" assigned a value but never read" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715605028617 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(121) " "Verilog HDL assignment warning at project_asm_2.v(121): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028617 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(123) " "Verilog HDL assignment warning at project_asm_2.v(123): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028618 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(125) " "Verilog HDL assignment warning at project_asm_2.v(125): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028618 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(128) " "Verilog HDL assignment warning at project_asm_2.v(128): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028618 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(130) " "Verilog HDL assignment warning at project_asm_2.v(130): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028618 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(132) " "Verilog HDL assignment warning at project_asm_2.v(132): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028618 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(173) " "Verilog HDL assignment warning at project_asm_2.v(173): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028621 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(176) " "Verilog HDL assignment warning at project_asm_2.v(176): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028622 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(178) " "Verilog HDL assignment warning at project_asm_2.v(178): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028622 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(189) " "Verilog HDL assignment warning at project_asm_2.v(189): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028622 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(191) " "Verilog HDL assignment warning at project_asm_2.v(191): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028622 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(193) " "Verilog HDL assignment warning at project_asm_2.v(193): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028622 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(203) " "Verilog HDL assignment warning at project_asm_2.v(203): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028623 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(205) " "Verilog HDL assignment warning at project_asm_2.v(205): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028623 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(207) " "Verilog HDL assignment warning at project_asm_2.v(207): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028623 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(212) " "Verilog HDL assignment warning at project_asm_2.v(212): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028624 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(214) " "Verilog HDL assignment warning at project_asm_2.v(214): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028624 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 project_asm_2.v(216) " "Verilog HDL assignment warning at project_asm_2.v(216): truncated value with size 32 to match size of target (5)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028624 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "project_asm_2.v(119) " "Verilog HDL Case Statement warning at project_asm_2.v(119): incomplete case statement has no default case item" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 119 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1715605028625 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result1 project_asm_2.v(117) " "Verilog HDL Always Construct warning at project_asm_2.v(117): inferring latch(es) for variable \"result1\", which holds its previous value in one or more paths through the always construct" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715605028626 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result2 project_asm_2.v(117) " "Verilog HDL Always Construct warning at project_asm_2.v(117): inferring latch(es) for variable \"result2\", which holds its previous value in one or more paths through the always construct" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715605028626 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result3 project_asm_2.v(117) " "Verilog HDL Always Construct warning at project_asm_2.v(117): inferring latch(es) for variable \"result3\", which holds its previous value in one or more paths through the always construct" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1715605028626 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 project_asm_2.v(230) " "Verilog HDL assignment warning at project_asm_2.v(230): truncated value with size 32 to match size of target (8)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028627 "|project_asm_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 project_asm_2.v(240) " "Verilog HDL assignment warning at project_asm_2.v(240): truncated value with size 32 to match size of target (20)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715605028627 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result3\[0\] project_asm_2.v(117) " "Inferred latch for \"result3\[0\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result3\[1\] project_asm_2.v(117) " "Inferred latch for \"result3\[1\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result3\[2\] project_asm_2.v(117) " "Inferred latch for \"result3\[2\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result3\[3\] project_asm_2.v(117) " "Inferred latch for \"result3\[3\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result3\[4\] project_asm_2.v(117) " "Inferred latch for \"result3\[4\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[0\] project_asm_2.v(117) " "Inferred latch for \"result2\[0\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[1\] project_asm_2.v(117) " "Inferred latch for \"result2\[1\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[2\] project_asm_2.v(117) " "Inferred latch for \"result2\[2\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[3\] project_asm_2.v(117) " "Inferred latch for \"result2\[3\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result2\[4\] project_asm_2.v(117) " "Inferred latch for \"result2\[4\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[0\] project_asm_2.v(117) " "Inferred latch for \"result1\[0\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[1\] project_asm_2.v(117) " "Inferred latch for \"result1\[1\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[2\] project_asm_2.v(117) " "Inferred latch for \"result1\[2\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[3\] project_asm_2.v(117) " "Inferred latch for \"result1\[3\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result1\[4\] project_asm_2.v(117) " "Inferred latch for \"result1\[4\]\" at project_asm_2.v(117)" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605028632 "|project_asm_2"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "6 " "Ignored 6 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "6 " "Ignored 6 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1715605028779 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1715605028779 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "project_asm_2.v" "Div0" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "project_asm_2.v" "Mult0" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 149 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "project_asm_2.v" "Mult2" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "project_asm_2.v" "Mult3" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult4\"" {  } { { "project_asm_2.v" "Mult4" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult5\"" {  } { { "project_asm_2.v" "Mult5" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult6\"" {  } { { "project_asm_2.v" "Mult6" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult7\"" {  } { { "project_asm_2.v" "Mult7" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult8\"" {  } { { "project_asm_2.v" "Mult8" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult9\"" {  } { { "project_asm_2.v" "Mult9" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "project_asm_2.v" "Div4" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 173 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "project_asm_2.v" "Div8" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "project_asm_2.v" "Mod6" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 191 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "project_asm_2.v" "Div7" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 191 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "project_asm_2.v" "Mod4" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "project_asm_2.v" "Div5" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "project_asm_2.v" "Mod8" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 205 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "project_asm_2.v" "Div9" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 205 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "project_asm_2.v" "Mod0" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "project_asm_2.v" "Div1" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "project_asm_2.v" "Mod7" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "project_asm_2.v" "Mod5" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 178 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod9\"" {  } { { "project_asm_2.v" "Mod9" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 207 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "project_asm_2.v" "Mod1" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605028995 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715605028995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029034 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605029034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 149 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 20 " "Parameter \"LPM_WIDTHB\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029227 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 149 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605029227 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 149 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029265 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 149 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029285 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 149 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/add_sub_ogh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029358 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 149 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2 " "Instantiated megafunction \"lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 9 " "Parameter \"LPM_WIDTHP\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 9 " "Parameter \"LPM_WIDTHR\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029379 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605029379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i1t " "Found entity 1: mult_i1t" {  } { { "db/mult_i1t.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_i1t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult3 " "Instantiated megafunction \"lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029428 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605029428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t2t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t2t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t2t " "Found entity 1: mult_t2t" {  } { { "db/mult_t2t.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_t2t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult4 " "Elaborated megafunction instantiation \"lpm_mult:Mult4\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult4 " "Instantiated megafunction \"lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029477 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605029477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_33t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_33t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_33t " "Found entity 1: mult_33t" {  } { { "db/mult_33t.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_33t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult5\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult5 " "Instantiated megafunction \"lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029528 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605029528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73t " "Found entity 1: mult_73t" {  } { { "db/mult_73t.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_73t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult6 " "Elaborated megafunction instantiation \"lpm_mult:Mult6\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult6 " "Instantiated megafunction \"lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029577 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605029577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j4t " "Found entity 1: mult_j4t" {  } { { "db/mult_j4t.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_j4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult7\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult7 " "Instantiated megafunction \"lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029633 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605029633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_e4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e4t " "Found entity 1: mult_e4t" {  } { { "db/mult_e4t.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_e4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult8 " "Elaborated megafunction instantiation \"lpm_mult:Mult8\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult8 " "Instantiated megafunction \"lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029683 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605029683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_p5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult9 " "Elaborated megafunction instantiation \"lpm_mult:Mult9\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult9 " "Instantiated megafunction \"lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029744 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 159 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605029744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_t5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 173 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029798 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 173 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605029798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_divide_p0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_abs_5v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_f0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_f0a " "Found entity 1: lpm_abs_f0a" {  } { { "db/lpm_abs_f0a.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_abs_f0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div8 " "Elaborated megafunction instantiation \"lpm_divide:Div8\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 203 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605029913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div8 " "Instantiated megafunction \"lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605029913 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 203 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605029913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u0p " "Found entity 1: lpm_divide_u0p" {  } { { "db/lpm_divide_u0p.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_divide_u0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_pbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_pbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_pbg " "Found entity 1: abs_divider_pbg" {  } { { "db/abs_divider_pbg.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/abs_divider_pbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/alt_u_div_g7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605029993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605029993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_k0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_k0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_k0a " "Found entity 1: lpm_abs_k0a" {  } { { "db/lpm_abs_k0a.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_abs_k0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod6 " "Elaborated megafunction instantiation \"lpm_divide:Mod6\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 191 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605030014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod6 " "Instantiated megafunction \"lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030014 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 191 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605030014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fno.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fno.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fno " "Found entity 1: lpm_divide_fno" {  } { { "db/lpm_divide_fno.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_divide_fno.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_aag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_aag " "Found entity 1: abs_divider_aag" {  } { { "db/abs_divider_aag.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/abs_divider_aag.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div7 " "Elaborated megafunction instantiation \"lpm_divide:Div7\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 191 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605030098 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div7 " "Instantiated megafunction \"lpm_divide:Div7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030098 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030098 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 191 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605030098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cvo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cvo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cvo " "Found entity 1: lpm_divide_cvo" {  } { { "db/lpm_divide_cvo.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_divide_cvo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_7ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_7ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_7ag " "Found entity 1: abs_divider_7ag" {  } { { "db/abs_divider_7ag.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/abs_divider_7ag.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/alt_u_div_c4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 176 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605030197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030197 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 176 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605030197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_soo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_soo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_soo " "Found entity 1: lpm_divide_soo" {  } { { "db/lpm_divide_soo.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_divide_soo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod8 " "Elaborated megafunction instantiation \"lpm_divide:Mod8\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 205 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605030253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod8 " "Instantiated megafunction \"lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030253 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 205 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605030253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1po.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1po.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1po " "Found entity 1: lpm_divide_1po" {  } { { "db/lpm_divide_1po.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_divide_1po.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605030312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030312 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605030312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_divide_p9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605030365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030365 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605030365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod7 " "Elaborated megafunction instantiation \"lpm_divide:Mod7\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 193 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605030441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod7 " "Instantiated megafunction \"lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030441 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 193 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605030441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cno.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cno.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cno " "Found entity 1: lpm_divide_cno" {  } { { "db/lpm_divide_cno.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_divide_cno.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4ag " "Found entity 1: abs_divider_4ag" {  } { { "db/abs_divider_4ag.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/abs_divider_4ag.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod5 " "Elaborated megafunction instantiation \"lpm_divide:Mod5\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 178 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605030520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod5 " "Instantiated megafunction \"lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030520 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 178 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605030520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_poo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_poo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_poo " "Found entity 1: lpm_divide_poo" {  } { { "db/lpm_divide_poo.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_divide_poo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_hbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_hbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_hbg " "Found entity 1: abs_divider_hbg" {  } { { "db/abs_divider_hbg.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/abs_divider_hbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod9 " "Elaborated megafunction instantiation \"lpm_divide:Mod9\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 207 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605030600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod9 " "Instantiated megafunction \"lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030600 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 207 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605030600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uoo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uoo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uoo " "Found entity 1: lpm_divide_uoo" {  } { { "db/lpm_divide_uoo.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_divide_uoo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/abs_divider_mbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/alt_u_div_a7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605030684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715605030684 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715605030684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715605030758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605030758 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "49 " "Ignored 49 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "19 " "Ignored 19 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1715605031161 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "30 " "Ignored 30 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1715605031161 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1715605031161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result1\[0\] " "Latch result1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_2 " "Ports D and ENA on the latch are fed by the same signal i_ckey_2" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031167 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result2\[0\] " "Latch result2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_2 " "Ports D and ENA on the latch are fed by the same signal i_ckey_2" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031168 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result3\[0\] " "Latch result3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_2 " "Ports D and ENA on the latch are fed by the same signal i_ckey_2" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031168 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result1\[1\] " "Latch result1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_2 " "Ports D and ENA on the latch are fed by the same signal i_ckey_2" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031168 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result2\[1\] " "Latch result2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_2 " "Ports D and ENA on the latch are fed by the same signal i_ckey_2" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031168 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result3\[1\] " "Latch result3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_2 " "Ports D and ENA on the latch are fed by the same signal i_ckey_2" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031168 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result1\[2\] " "Latch result1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_1 " "Ports D and ENA on the latch are fed by the same signal i_ckey_1" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031168 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result2\[2\] " "Latch result2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_2 " "Ports D and ENA on the latch are fed by the same signal i_ckey_2" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031168 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result3\[2\] " "Latch result3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_2 " "Ports D and ENA on the latch are fed by the same signal i_ckey_2" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031168 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result1\[3\] " "Latch result1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_1 " "Ports D and ENA on the latch are fed by the same signal i_ckey_1" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031168 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result2\[3\] " "Latch result2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_2 " "Ports D and ENA on the latch are fed by the same signal i_ckey_2" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031168 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result3\[3\] " "Latch result3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_2 " "Ports D and ENA on the latch are fed by the same signal i_ckey_2" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031168 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result1\[4\] " "Latch result1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_1 " "Ports D and ENA on the latch are fed by the same signal i_ckey_1" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031169 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result2\[4\] " "Latch result2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_2 " "Ports D and ENA on the latch are fed by the same signal i_ckey_2" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031169 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result3\[4\] " "Latch result3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_ckey_1 " "Ports D and ENA on the latch are fed by the same signal i_ckey_1" {  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1715605031169 ""}  } { { "project_asm_2.v" "" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/project_asm_2.v" 117 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1715605031169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715605033329 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod4\|lpm_divide_soo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_67f:divider\|add_sub_7_result_int\[1\]~14 " "Logic cell \"lpm_divide:Mod4\|lpm_divide_soo:auto_generated\|abs_divider_kbg:divider\|alt_u_div_67f:divider\|add_sub_7_result_int\[1\]~14\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_7_result_int\[1\]~14" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/alt_u_div_67f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod8\|lpm_divide_1po:auto_generated\|abs_divider_pbg:divider\|alt_u_div_g7f:divider\|add_sub_11_result_int\[1\]~16 " "Logic cell \"lpm_divide:Mod8\|lpm_divide_1po:auto_generated\|abs_divider_pbg:divider\|alt_u_div_g7f:divider\|add_sub_11_result_int\[1\]~16\"" {  } { { "db/alt_u_div_g7f.tdf" "add_sub_11_result_int\[1\]~16" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/alt_u_div_g7f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div4\|lpm_divide_p0p:auto_generated\|abs_divider_kbg:divider\|alt_u_div_67f:divider\|add_sub_7_result_int\[1\]~14 " "Logic cell \"lpm_divide:Div4\|lpm_divide_p0p:auto_generated\|abs_divider_kbg:divider\|alt_u_div_67f:divider\|add_sub_7_result_int\[1\]~14\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_7_result_int\[1\]~14" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/alt_u_div_67f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div8\|lpm_divide_u0p:auto_generated\|abs_divider_pbg:divider\|alt_u_div_g7f:divider\|add_sub_11_result_int\[1\]~16 " "Logic cell \"lpm_divide:Div8\|lpm_divide_u0p:auto_generated\|abs_divider_pbg:divider\|alt_u_div_g7f:divider\|add_sub_11_result_int\[1\]~16\"" {  } { { "db/alt_u_div_g7f.tdf" "add_sub_11_result_int\[1\]~16" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/alt_u_div_g7f.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_i1t:auto_generated\|le4a\[4\] " "Logic cell \"lpm_mult:Mult2\|mult_i1t:auto_generated\|le4a\[4\]\"" {  } { { "db/mult_i1t.tdf" "le4a\[4\]" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_i1t.tdf" 41 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_i1t:auto_generated\|le5a\[2\] " "Logic cell \"lpm_mult:Mult2\|mult_i1t:auto_generated\|le5a\[2\]\"" {  } { { "db/mult_i1t.tdf" "le5a\[2\]" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_i1t.tdf" 42 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_i1t:auto_generated\|le4a\[0\] " "Logic cell \"lpm_mult:Mult2\|mult_i1t:auto_generated\|le4a\[0\]\"" {  } { { "db/mult_i1t.tdf" "le4a\[0\]" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_i1t.tdf" 41 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_i1t:auto_generated\|le5a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_i1t:auto_generated\|le5a\[1\]\"" {  } { { "db/mult_i1t.tdf" "le5a\[1\]" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_i1t.tdf" 42 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_i1t:auto_generated\|le4a\[5\] " "Logic cell \"lpm_mult:Mult2\|mult_i1t:auto_generated\|le4a\[5\]\"" {  } { { "db/mult_i1t.tdf" "le4a\[5\]" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_i1t.tdf" 41 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_i1t:auto_generated\|le2a\[4\] " "Logic cell \"lpm_mult:Mult2\|mult_i1t:auto_generated\|le2a\[4\]\"" {  } { { "db/mult_i1t.tdf" "le2a\[4\]" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_i1t.tdf" 40 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_i1t:auto_generated\|le2a\[3\] " "Logic cell \"lpm_mult:Mult2\|mult_i1t:auto_generated\|le2a\[3\]\"" {  } { { "db/mult_i1t.tdf" "le2a\[3\]" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_i1t.tdf" 40 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_i1t:auto_generated\|le2a\[2\] " "Logic cell \"lpm_mult:Mult2\|mult_i1t:auto_generated\|le2a\[2\]\"" {  } { { "db/mult_i1t.tdf" "le2a\[2\]" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_i1t.tdf" 40 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_i1t:auto_generated\|le2a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_i1t:auto_generated\|le2a\[1\]\"" {  } { { "db/mult_i1t.tdf" "le2a\[1\]" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_i1t.tdf" 40 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_i1t:auto_generated\|le2a\[0\] " "Logic cell \"lpm_mult:Mult2\|mult_i1t:auto_generated\|le2a\[0\]\"" {  } { { "db/mult_i1t.tdf" "le2a\[0\]" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_i1t.tdf" 40 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_i1t:auto_generated\|le2a\[5\] " "Logic cell \"lpm_mult:Mult2\|mult_i1t:auto_generated\|le2a\[5\]\"" {  } { { "db/mult_i1t.tdf" "le2a\[5\]" { Text "C:/Users/gavri/Desktop/build_llvm/fpga_project/project_asm_2/db/mult_i1t.tdf" 40 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1715605034851 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1715605034851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715605035061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715605035061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1793 " "Implemented 1793 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715605035174 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715605035174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1760 " "Implemented 1760 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715605035174 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "11 " "Implemented 11 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1715605035174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715605035174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715605035212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 15:57:15 2024 " "Processing ended: Mon May 13 15:57:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715605035212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715605035212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715605035212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715605035212 ""}
