#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7fffebbb1f00 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
L_0x7fffebbcba40 .functor BUFZ 16, L_0x7fffebc008a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_0 .array/port v0x7fffebbf8ba0, 0;
L_0x7fffebc144a0 .functor BUFZ 16, v0x7fffebbf8ba0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_1 .array/port v0x7fffebbf8ba0, 1;
L_0x7fffebc14560 .functor BUFZ 16, v0x7fffebbf8ba0_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_2 .array/port v0x7fffebbf8ba0, 2;
L_0x7fffebc14620 .functor BUFZ 16, v0x7fffebbf8ba0_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_3 .array/port v0x7fffebbf8ba0, 3;
L_0x7fffebc14710 .functor BUFZ 16, v0x7fffebbf8ba0_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_4 .array/port v0x7fffebbf8ba0, 4;
L_0x7fffebc147d0 .functor BUFZ 16, v0x7fffebbf8ba0_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_5 .array/port v0x7fffebbf8ba0, 5;
L_0x7fffebc148d0 .functor BUFZ 16, v0x7fffebbf8ba0_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_6 .array/port v0x7fffebbf8ba0, 6;
L_0x7fffebc14990 .functor BUFZ 16, v0x7fffebbf8ba0_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_7 .array/port v0x7fffebbf8ba0, 7;
L_0x7fffebc14aa0 .functor BUFZ 16, v0x7fffebbf8ba0_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_8 .array/port v0x7fffebbf8ba0, 8;
L_0x7fffebc14b60 .functor BUFZ 16, v0x7fffebbf8ba0_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_9 .array/port v0x7fffebbf8ba0, 9;
L_0x7fffebc14c20 .functor BUFZ 16, v0x7fffebbf8ba0_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_10 .array/port v0x7fffebbf8ba0, 10;
L_0x7fffebc14c90 .functor BUFZ 16, v0x7fffebbf8ba0_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_11 .array/port v0x7fffebbf8ba0, 11;
L_0x7fffebc14dc0 .functor BUFZ 16, v0x7fffebbf8ba0_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_12 .array/port v0x7fffebbf8ba0, 12;
L_0x7fffebc14e80 .functor BUFZ 16, v0x7fffebbf8ba0_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_13 .array/port v0x7fffebbf8ba0, 13;
L_0x7fffebc14d50 .functor BUFZ 16, v0x7fffebbf8ba0_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_14 .array/port v0x7fffebbf8ba0, 14;
L_0x7fffebc15010 .functor BUFZ 16, v0x7fffebbf8ba0_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf8ba0_15 .array/port v0x7fffebbf8ba0, 15;
L_0x7fffebc15160 .functor BUFZ 16, v0x7fffebbf8ba0_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbffde0_0 .net *"_s0", 15 0, L_0x7fffebc008a0;  1 drivers
v0x7fffebbffee0_0 .var "clock", 0 0;
v0x7fffebbfffa0_0 .net "finished", 0 0, v0x7fffebbfcf80_0;  1 drivers
v0x7fffebc00040_0 .var/i "i", 31 0;
v0x7fffebc000e0_0 .net "instruction", 15 0, L_0x7fffebbcba40;  1 drivers
v0x7fffebc001d0 .array "instructions", 256 0, 15 0;
v0x7fffebc00290 .array "register_file", 0 15;
v0x7fffebc00290_0 .net v0x7fffebc00290 0, 15 0, L_0x7fffebc144a0; 1 drivers
v0x7fffebc00290_1 .net v0x7fffebc00290 1, 15 0, L_0x7fffebc14560; 1 drivers
v0x7fffebc00290_2 .net v0x7fffebc00290 2, 15 0, L_0x7fffebc14620; 1 drivers
v0x7fffebc00290_3 .net v0x7fffebc00290 3, 15 0, L_0x7fffebc14710; 1 drivers
v0x7fffebc00290_4 .net v0x7fffebc00290 4, 15 0, L_0x7fffebc147d0; 1 drivers
v0x7fffebc00290_5 .net v0x7fffebc00290 5, 15 0, L_0x7fffebc148d0; 1 drivers
v0x7fffebc00290_6 .net v0x7fffebc00290 6, 15 0, L_0x7fffebc14990; 1 drivers
v0x7fffebc00290_7 .net v0x7fffebc00290 7, 15 0, L_0x7fffebc14aa0; 1 drivers
v0x7fffebc00290_8 .net v0x7fffebc00290 8, 15 0, L_0x7fffebc14b60; 1 drivers
v0x7fffebc00290_9 .net v0x7fffebc00290 9, 15 0, L_0x7fffebc14c20; 1 drivers
v0x7fffebc00290_10 .net v0x7fffebc00290 10, 15 0, L_0x7fffebc14c90; 1 drivers
v0x7fffebc00290_11 .net v0x7fffebc00290 11, 15 0, L_0x7fffebc14dc0; 1 drivers
v0x7fffebc00290_12 .net v0x7fffebc00290 12, 15 0, L_0x7fffebc14e80; 1 drivers
v0x7fffebc00290_13 .net v0x7fffebc00290 13, 15 0, L_0x7fffebc14d50; 1 drivers
v0x7fffebc00290_14 .net v0x7fffebc00290 14, 15 0, L_0x7fffebc15010; 1 drivers
v0x7fffebc00290_15 .net v0x7fffebc00290 15, 15 0, L_0x7fffebc15160; 1 drivers
v0x7fffebc005e0_0 .var "reset_n", 0 0;
v0x7fffebc00680_0 .var "start", 0 0;
v0x7fffebc007b0_0 .var "valid_n", 0 0;
E_0x7fffebb803c0 .event posedge, v0x7fffebbbffd0_0;
L_0x7fffebc008a0 .array/port v0x7fffebc001d0, v0x7fffebc00040_0;
S_0x7fffebbbc4e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 38, 2 38 0, S_0x7fffebbb1f00;
 .timescale 0 0;
v0x7fffebbcbde0_0 .var/2s "i", 31 0;
S_0x7fffebbf3a50 .scope module, "cpu" "router" 2 47, 2 399 0, S_0x7fffebbb1f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 16 "instruction"
    .port_info 3 /INPUT 1 "valid_n"
    .port_info 4 /INPUT 1 "start"
    .port_info 5 /OUTPUT 256 "register_file_out"
    .port_info 6 /OUTPUT 1 "valido_n"
    .port_info 7 /OUTPUT 1 "finished_o2"
    .port_info 8 /OUTPUT 1 "start_o"
L_0x7fffebbcbab0 .functor BUFZ 1, v0x7fffebc007b0_0, C4<0>, C4<0>, C4<0>;
L_0x7fffebc009d0 .functor BUFZ 1, v0x7fffebc00680_0, C4<0>, C4<0>, C4<0>;
v0x7fffebbfa890_0 .net "ALUsrc", 0 0, v0x7fffebbf8850_0;  1 drivers
v0x7fffebbfa980_0 .net "ALUsrc_f_if", 0 0, v0x7fffebbf5390_0;  1 drivers
v0x7fffebbfaa70_0 .net "MemtoReg", 0 0, v0x7fffebbf6940_0;  1 drivers
v0x7fffebbfab40_0 .var "STALL", 0 0;
v0x7fffebbfabe0_0 .var "STALL_FELL", 0 0;
v0x7fffebbfad20_0 .net *"_s11", 0 0, L_0x7fffebc00d20;  1 drivers
v0x7fffebbfadc0_0 .net *"_s15", 0 0, L_0x7fffebc00fa0;  1 drivers
v0x7fffebbfae80_0 .net *"_s17", 0 0, L_0x7fffebc01080;  1 drivers
v0x7fffebbfaf60_0 .net *"_s19", 0 0, L_0x7fffebc01120;  1 drivers
v0x7fffebbfb040_0 .net *"_s21", 0 0, L_0x7fffebc01210;  1 drivers
v0x7fffebbfb120_0 .net *"_s25", 0 0, L_0x7fffebc01540;  1 drivers
v0x7fffebbfb200_0 .net *"_s27", 0 0, L_0x7fffebc015e0;  1 drivers
v0x7fffebbfb2e0_0 .net *"_s29", 0 0, L_0x7fffebc016f0;  1 drivers
v0x7fffebbfb3c0_0 .net *"_s31", 0 0, L_0x7fffebc01790;  1 drivers
v0x7fffebbfb4a0_0 .net *"_s35", 0 0, L_0x7fffebc01a90;  1 drivers
v0x7fffebbfb580_0 .net *"_s37", 0 0, L_0x7fffebc01bc0;  1 drivers
v0x7fffebbfb660_0 .net *"_s39", 0 0, L_0x7fffebc01c60;  1 drivers
v0x7fffebbfb740_0 .net *"_s41", 0 0, L_0x7fffebc01da0;  1 drivers
v0x7fffebbfb820_0 .net *"_s49", 0 0, L_0x7fffebc023c0;  1 drivers
v0x7fffebbfb900_0 .net *"_s5", 0 0, L_0x7fffebc00a60;  1 drivers
v0x7fffebbfb9e0_0 .net *"_s51", 0 0, L_0x7fffebc024b0;  1 drivers
v0x7fffebbfbac0_0 .net *"_s52", 15 0, L_0x7fffebc02620;  1 drivers
v0x7fffebbfbba0_0 .net *"_s59", 0 0, L_0x7fffebc02a70;  1 drivers
v0x7fffebbfbc80_0 .net *"_s61", 0 0, L_0x7fffebc02c50;  1 drivers
v0x7fffebbfbd60_0 .net *"_s63", 0 0, L_0x7fffebc02cf0;  1 drivers
v0x7fffebbfbe40_0 .net *"_s64", 15 0, L_0x7fffebc02e90;  1 drivers
L_0x7fc52d460018 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffebbfbf20_0 .net *"_s67", 11 0, L_0x7fc52d460018;  1 drivers
v0x7fffebbfc000_0 .net *"_s68", 15 0, L_0x7fffebc12f40;  1 drivers
v0x7fffebbfc0e0_0 .net *"_s7", 0 0, L_0x7fffebc00b50;  1 drivers
v0x7fffebbfc1c0_0 .net *"_s70", 15 0, L_0x7fffebc13190;  1 drivers
v0x7fffebbfc2a0_0 .net *"_s9", 0 0, L_0x7fffebc00bf0;  1 drivers
v0x7fffebbfc380_0 .net/s "alu_mux_rs1_input", 15 0, L_0x7fffebc02760;  1 drivers
v0x7fffebbfc440_0 .net "alu_mux_rs1_select", 1 0, L_0x7fffebc02260;  1 drivers
v0x7fffebbfc710_0 .net/s "alu_mux_rs2_input", 15 0, L_0x7fffebc13360;  1 drivers
v0x7fffebbfc7d0_0 .net "alu_mux_rs2_select", 2 0, L_0x7fffebc029d0;  1 drivers
v0x7fffebbfc890_0 .net/s "alu_out", 15 0, v0x7fffebbbff00_0;  1 drivers
v0x7fffebbfc950_0 .net/s "alu_out_f_mem", 15 0, v0x7fffebbf6e80_0;  1 drivers
v0x7fffebbfca40_0 .net "clk", 0 0, v0x7fffebbffee0_0;  1 drivers
v0x7fffebbfcae0_0 .net/s "data_f_alu_rs1", 15 0, v0x7fffebbf4200_0;  1 drivers
v0x7fffebbfcb80_0 .net/s "data_f_mem", 15 0, v0x7fffebbf7110_0;  1 drivers
v0x7fffebbfcc40_0 .net/s "data_f_mem_pc", 0 15, L_0x7fffebc143e0;  1 drivers
v0x7fffebbfcd10_0 .net/s "data_f_rf_rs1", 15 0, v0x7fffebbf9df0_0;  1 drivers
v0x7fffebbfcde0_0 .net/s "data_f_rf_rs2", 15 0, v0x7fffebbf9e90_0;  1 drivers
v0x7fffebbfceb0_0 .net "finished_internal", 0 0, v0x7fffebbf55b0_0;  1 drivers
v0x7fffebbfcf80_0 .var "finished_o2", 0 0;
v0x7fffebbfd020_0 .net "first_bits", 3 0, L_0x7fffebc00dc0;  1 drivers
v0x7fffebbfd0f0_0 .net "forward_disable", 0 0, v0x7fffebbf5740_0;  1 drivers
v0x7fffebbfd1c0_0 .var "forward_enable_rs1_EX_ID", 0 0;
v0x7fffebbfd260_0 .var "forward_enable_rs1_MEM_ID", 0 0;
v0x7fffebbfd300_0 .var "forward_enable_rs2_EX_ID", 0 0;
v0x7fffebbfd3c0_0 .var "forward_enable_rs2_MEM_ID", 0 0;
v0x7fffebbfd480_0 .net "fourth_bits", 3 0, L_0x7fffebc01e40;  1 drivers
v0x7fffebbfd570_0 .net "instruction", 15 0, L_0x7fffebbcba40;  alias, 1 drivers
v0x7fffebbfd640_0 .net "is_immed_f_if", 0 0, v0x7fffebbf58c0_0;  1 drivers
v0x7fffebbfd6e0_0 .net "is_immed_f_rf", 0 0, v0x7fffebbf9110_0;  1 drivers
v0x7fffebbfd780_0 .net "is_jump_f_if", 0 0, v0x7fffebbf5980_0;  1 drivers
v0x7fffebbfd870_0 .net "is_jump_f_rf", 0 0, v0x7fffebbf9280_0;  1 drivers
v0x7fffebbfd960_0 .net "mem_write_enable_f_alu", 0 0, v0x7fffebbf43a0_0;  1 drivers
v0x7fffebbfda50_0 .net "mem_write_enable_f_if", 0 0, v0x7fffebbf5a40_0;  1 drivers
v0x7fffebbfdb40_0 .net "mem_write_enable_f_rf", 0 0, v0x7fffebbf9420_0;  1 drivers
v0x7fffebbfdc30_0 .net "opcode_f_alu", 3 0, v0x7fffebbf4520_0;  1 drivers
v0x7fffebbfdd20_0 .net "opcode_f_if", 3 0, v0x7fffebbf5b00_0;  1 drivers
v0x7fffebbfde10_0 .net "opcode_f_rf", 3 0, v0x7fffebbf95c0_0;  1 drivers
v0x7fffebbfdf20_0 .var "pc", 7 0;
v0x7fffebbfe030_0 .net "pc_f_alu", 7 0, v0x7fffebbf46e0_0;  1 drivers
v0x7fffebbfe530_0 .net "pc_f_if", 7 0, v0x7fffebbf5cc0_0;  1 drivers
v0x7fffebbfe620_0 .net "pc_f_mem", 7 0, v0x7fffebbf7850_0;  1 drivers
v0x7fffebbfe6e0_0 .net "pc_f_rf", 7 0, v0x7fffebbf9870_0;  1 drivers
v0x7fffebbfe7d0_0 .net "rd_f_alu", 3 0, v0x7fffebbf48a0_0;  1 drivers
v0x7fffebbfe8e0_0 .net "rd_f_if", 3 0, v0x7fffebbf5da0_0;  1 drivers
v0x7fffebbfe9f0_0 .net "rd_f_mem", 3 0, v0x7fffebbf7a00_0;  1 drivers
v0x7fffebbfeb00_0 .net "rd_f_rf", 3 0, v0x7fffebbf9a10_0;  1 drivers
v0x7fffebbfec10_0 .net "reg_write_enable_f_alu", 0 0, v0x7fffebbf4a60_0;  1 drivers
v0x7fffebbfed00_0 .net "reg_write_enable_f_if", 0 0, v0x7fffebbf5e80_0;  1 drivers
v0x7fffebbfedf0_0 .net "reg_write_enable_f_mem", 0 0, v0x7fffebbf7b90_0;  1 drivers
v0x7fffebbfeee0_0 .net "reg_write_enable_f_rf", 0 0, v0x7fffebbf9c80_0;  1 drivers
v0x7fffebbfefd0 .array "register_file_out", 0 15;
v0x7fffebbfefd0_0 .net v0x7fffebbfefd0 0, 15 0, v0x7fffebbf8ba0_0; 1 drivers
v0x7fffebbfefd0_1 .net v0x7fffebbfefd0 1, 15 0, v0x7fffebbf8ba0_1; 1 drivers
v0x7fffebbfefd0_2 .net v0x7fffebbfefd0 2, 15 0, v0x7fffebbf8ba0_2; 1 drivers
v0x7fffebbfefd0_3 .net v0x7fffebbfefd0 3, 15 0, v0x7fffebbf8ba0_3; 1 drivers
v0x7fffebbfefd0_4 .net v0x7fffebbfefd0 4, 15 0, v0x7fffebbf8ba0_4; 1 drivers
v0x7fffebbfefd0_5 .net v0x7fffebbfefd0 5, 15 0, v0x7fffebbf8ba0_5; 1 drivers
v0x7fffebbfefd0_6 .net v0x7fffebbfefd0 6, 15 0, v0x7fffebbf8ba0_6; 1 drivers
v0x7fffebbfefd0_7 .net v0x7fffebbfefd0 7, 15 0, v0x7fffebbf8ba0_7; 1 drivers
v0x7fffebbfefd0_8 .net v0x7fffebbfefd0 8, 15 0, v0x7fffebbf8ba0_8; 1 drivers
v0x7fffebbfefd0_9 .net v0x7fffebbfefd0 9, 15 0, v0x7fffebbf8ba0_9; 1 drivers
v0x7fffebbfefd0_10 .net v0x7fffebbfefd0 10, 15 0, v0x7fffebbf8ba0_10; 1 drivers
v0x7fffebbfefd0_11 .net v0x7fffebbfefd0 11, 15 0, v0x7fffebbf8ba0_11; 1 drivers
v0x7fffebbfefd0_12 .net v0x7fffebbfefd0 12, 15 0, v0x7fffebbf8ba0_12; 1 drivers
v0x7fffebbfefd0_13 .net v0x7fffebbfefd0 13, 15 0, v0x7fffebbf8ba0_13; 1 drivers
v0x7fffebbfefd0_14 .net v0x7fffebbfefd0 14, 15 0, v0x7fffebbf8ba0_14; 1 drivers
v0x7fffebbfefd0_15 .net v0x7fffebbfefd0 15, 15 0, v0x7fffebbf8ba0_15; 1 drivers
v0x7fffebbff320_0 .net "reset_n", 0 0, v0x7fffebc005e0_0;  1 drivers
v0x7fffebbff450_0 .net/s "rf_mux_write_input_data", 15 0, L_0x7fffebc01d00;  1 drivers
v0x7fffebbff510_0 .net "rs1_f_if", 3 0, v0x7fffebbf5fe0_0;  1 drivers
v0x7fffebbff5b0_0 .net "rs1_f_rf", 3 0, v0x7fffebbfa070_0;  1 drivers
v0x7fffebbff670_0 .net "rs2_f_if", 3 0, v0x7fffebbf60a0_0;  1 drivers
v0x7fffebbff710_0 .net "rs2_f_rf", 3 0, v0x7fffebbfa240_0;  1 drivers
v0x7fffebbff7d0_0 .net "second_bits", 3 0, L_0x7fffebc012b0;  1 drivers
v0x7fffebbff890_0 .net "start", 0 0, v0x7fffebc00680_0;  1 drivers
v0x7fffebbff930_0 .net "start_o", 0 0, L_0x7fffebc009d0;  1 drivers
v0x7fffebbff9d0_0 .var "terminate_in_5", 15 0;
v0x7fffebbffa90_0 .net "third_bits", 3 0, L_0x7fffebc018b0;  1 drivers
v0x7fffebbffb50_0 .net "valid_n", 0 0, v0x7fffebc007b0_0;  1 drivers
v0x7fffebbffbf0_0 .net "valido_n", 0 0, L_0x7fffebbcbab0;  1 drivers
L_0x7fffebc00a60 .part L_0x7fffebc143e0, 15, 1;
L_0x7fffebc00b50 .part L_0x7fffebc143e0, 14, 1;
L_0x7fffebc00bf0 .part L_0x7fffebc143e0, 13, 1;
L_0x7fffebc00d20 .part L_0x7fffebc143e0, 12, 1;
L_0x7fffebc00dc0 .concat [ 1 1 1 1], L_0x7fffebc00d20, L_0x7fffebc00bf0, L_0x7fffebc00b50, L_0x7fffebc00a60;
L_0x7fffebc00fa0 .part L_0x7fffebc143e0, 11, 1;
L_0x7fffebc01080 .part L_0x7fffebc143e0, 10, 1;
L_0x7fffebc01120 .part L_0x7fffebc143e0, 9, 1;
L_0x7fffebc01210 .part L_0x7fffebc143e0, 8, 1;
L_0x7fffebc012b0 .concat [ 1 1 1 1], L_0x7fffebc01210, L_0x7fffebc01120, L_0x7fffebc01080, L_0x7fffebc00fa0;
L_0x7fffebc01540 .part L_0x7fffebc143e0, 7, 1;
L_0x7fffebc015e0 .part L_0x7fffebc143e0, 6, 1;
L_0x7fffebc016f0 .part L_0x7fffebc143e0, 5, 1;
L_0x7fffebc01790 .part L_0x7fffebc143e0, 4, 1;
L_0x7fffebc018b0 .concat [ 1 1 1 1], L_0x7fffebc01790, L_0x7fffebc016f0, L_0x7fffebc015e0, L_0x7fffebc01540;
L_0x7fffebc01a90 .part L_0x7fffebc143e0, 3, 1;
L_0x7fffebc01bc0 .part L_0x7fffebc143e0, 2, 1;
L_0x7fffebc01c60 .part L_0x7fffebc143e0, 1, 1;
L_0x7fffebc01da0 .part L_0x7fffebc143e0, 0, 1;
L_0x7fffebc01e40 .concat [ 1 1 1 1], L_0x7fffebc01da0, L_0x7fffebc01c60, L_0x7fffebc01bc0, L_0x7fffebc01a90;
L_0x7fffebc01d00 .functor MUXZ 16, v0x7fffebbf6e80_0, v0x7fffebbf7110_0, v0x7fffebbf6940_0, C4<>;
L_0x7fffebc02260 .concat [ 1 1 0 0], v0x7fffebbfd260_0, v0x7fffebbfd1c0_0;
L_0x7fffebc023c0 .part L_0x7fffebc02260, 1, 1;
L_0x7fffebc024b0 .part L_0x7fffebc02260, 0, 1;
L_0x7fffebc02620 .functor MUXZ 16, v0x7fffebbf9df0_0, v0x7fffebbf6e80_0, L_0x7fffebc024b0, C4<>;
L_0x7fffebc02760 .functor MUXZ 16, L_0x7fffebc02620, v0x7fffebbbff00_0, L_0x7fffebc023c0, C4<>;
L_0x7fffebc029d0 .concat [ 1 1 1 0], v0x7fffebbf8850_0, v0x7fffebbfd3c0_0, v0x7fffebbfd300_0;
L_0x7fffebc02a70 .part L_0x7fffebc029d0, 2, 1;
L_0x7fffebc02c50 .part L_0x7fffebc029d0, 1, 1;
L_0x7fffebc02cf0 .part L_0x7fffebc029d0, 0, 1;
L_0x7fffebc02e90 .concat [ 4 12 0 0], v0x7fffebbfa240_0, L_0x7fc52d460018;
L_0x7fffebc12f40 .functor MUXZ 16, v0x7fffebbf9e90_0, L_0x7fffebc02e90, L_0x7fffebc02cf0, C4<>;
L_0x7fffebc13190 .functor MUXZ 16, L_0x7fffebc12f40, v0x7fffebbf6e80_0, L_0x7fffebc02c50, C4<>;
L_0x7fffebc13360 .functor MUXZ 16, L_0x7fffebc13190, v0x7fffebbbff00_0, L_0x7fffebc02a70, C4<>;
S_0x7fffebbf3c90 .scope module, "alu" "ALU" 2 544, 2 242 0, S_0x7fffebbf3a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "reg_write_enable_f_rf"
    .port_info 3 /INPUT 1 "mem_write_enable_f_rf"
    .port_info 4 /INPUT 1 "is_jump_f_rf"
    .port_info 5 /INPUT 8 "pc_f_rf"
    .port_info 6 /OUTPUT 8 "pc_f_alu"
    .port_info 7 /INPUT 4 "opcode_f_rf"
    .port_info 8 /INPUT 4 "rs2_f_rf"
    .port_info 9 /INPUT 4 "rd_f_rf"
    .port_info 10 /OUTPUT 4 "opcode_f_alu"
    .port_info 11 /OUTPUT 4 "rd_f_alu"
    .port_info 12 /OUTPUT 1 "reg_write_enable_f_alu"
    .port_info 13 /OUTPUT 1 "mem_write_enable_f_alu"
    .port_info 14 /INPUT 16 "alu_input_rs1"
    .port_info 15 /INPUT 16 "alu_input_rs2"
    .port_info 16 /OUTPUT 16 "alu_out"
    .port_info 17 /OUTPUT 16 "data_f_alu_rs1"
    .port_info 18 /INPUT 1 "STALL"
    .port_info 19 /INPUT 1 "STALL_FELL"
v0x7fffebbc4790_0 .net "STALL", 0 0, v0x7fffebbfab40_0;  1 drivers
v0x7fffebbc4830_0 .net "STALL_FELL", 0 0, v0x7fffebbfabe0_0;  1 drivers
v0x7fffebbcb1b0_0 .net "alu_input_rs1", 15 0, L_0x7fffebc02760;  alias, 1 drivers
v0x7fffebbcb250_0 .net "alu_input_rs2", 15 0, L_0x7fffebc13360;  alias, 1 drivers
v0x7fffebbbff00_0 .var "alu_out", 15 0;
v0x7fffebbbffd0_0 .net "clk", 0 0, v0x7fffebbffee0_0;  alias, 1 drivers
v0x7fffebbf4200_0 .var "data_f_alu_rs1", 15 0;
v0x7fffebbf42e0_0 .net "is_jump_f_rf", 0 0, v0x7fffebbf9280_0;  alias, 1 drivers
v0x7fffebbf43a0_0 .var "mem_write_enable_f_alu", 0 0;
v0x7fffebbf4460_0 .net "mem_write_enable_f_rf", 0 0, v0x7fffebbf9420_0;  alias, 1 drivers
v0x7fffebbf4520_0 .var "opcode_f_alu", 3 0;
v0x7fffebbf4600_0 .net "opcode_f_rf", 3 0, v0x7fffebbf95c0_0;  alias, 1 drivers
v0x7fffebbf46e0_0 .var "pc_f_alu", 7 0;
v0x7fffebbf47c0_0 .net "pc_f_rf", 7 0, v0x7fffebbf9870_0;  alias, 1 drivers
v0x7fffebbf48a0_0 .var "rd_f_alu", 3 0;
v0x7fffebbf4980_0 .net "rd_f_rf", 3 0, v0x7fffebbf9a10_0;  alias, 1 drivers
v0x7fffebbf4a60_0 .var "reg_write_enable_f_alu", 0 0;
v0x7fffebbf4b20_0 .net "reg_write_enable_f_rf", 0 0, v0x7fffebbf9c80_0;  alias, 1 drivers
v0x7fffebbf4be0_0 .net "reset_n", 0 0, v0x7fffebc005e0_0;  alias, 1 drivers
v0x7fffebbf4ca0_0 .net "rs2_f_rf", 3 0, v0x7fffebbfa240_0;  alias, 1 drivers
E_0x7fffebb7e710/0 .event negedge, v0x7fffebbf4be0_0;
E_0x7fffebb7e710/1 .event posedge, v0x7fffebbbffd0_0;
E_0x7fffebb7e710 .event/or E_0x7fffebb7e710/0, E_0x7fffebb7e710/1;
S_0x7fffebbf5000 .scope module, "instr_fetch" "IF" 2 485, 2 60 0, S_0x7fffebbf3a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 8 "pc"
    .port_info 3 /INPUT 4 "first_bits"
    .port_info 4 /INPUT 4 "second_bits"
    .port_info 5 /INPUT 4 "third_bits"
    .port_info 6 /INPUT 4 "fourth_bits"
    .port_info 7 /OUTPUT 8 "pc_f_if"
    .port_info 8 /OUTPUT 4 "opcode_f_if"
    .port_info 9 /OUTPUT 4 "rs1_f_if"
    .port_info 10 /OUTPUT 4 "rs2_f_if"
    .port_info 11 /OUTPUT 4 "rd_f_if"
    .port_info 12 /OUTPUT 1 "ALUsrc_f_if"
    .port_info 13 /OUTPUT 1 "reg_write_enable_f_if"
    .port_info 14 /OUTPUT 1 "mem_write_enable_f_if"
    .port_info 15 /OUTPUT 1 "is_immed_f_if"
    .port_info 16 /OUTPUT 1 "is_jump_f_if"
    .port_info 17 /INPUT 1 "STALL"
    .port_info 18 /OUTPUT 1 "finished"
    .port_info 19 /OUTPUT 1 "forward_disable"
v0x7fffebbf5390_0 .var "ALUsrc_f_if", 0 0;
v0x7fffebbf5450_0 .net "STALL", 0 0, v0x7fffebbfab40_0;  alias, 1 drivers
v0x7fffebbf5510_0 .net "clk", 0 0, v0x7fffebbffee0_0;  alias, 1 drivers
v0x7fffebbf55b0_0 .var "finished", 0 0;
v0x7fffebbf5650_0 .net "first_bits", 3 0, L_0x7fffebc00dc0;  alias, 1 drivers
v0x7fffebbf5740_0 .var "forward_disable", 0 0;
v0x7fffebbf57e0_0 .net "fourth_bits", 3 0, L_0x7fffebc01e40;  alias, 1 drivers
v0x7fffebbf58c0_0 .var "is_immed_f_if", 0 0;
v0x7fffebbf5980_0 .var "is_jump_f_if", 0 0;
v0x7fffebbf5a40_0 .var "mem_write_enable_f_if", 0 0;
v0x7fffebbf5b00_0 .var "opcode_f_if", 3 0;
v0x7fffebbf5be0_0 .net "pc", 7 0, v0x7fffebbfdf20_0;  1 drivers
v0x7fffebbf5cc0_0 .var "pc_f_if", 7 0;
v0x7fffebbf5da0_0 .var "rd_f_if", 3 0;
v0x7fffebbf5e80_0 .var "reg_write_enable_f_if", 0 0;
v0x7fffebbf5f40_0 .net "reset_n", 0 0, v0x7fffebc005e0_0;  alias, 1 drivers
v0x7fffebbf5fe0_0 .var "rs1_f_if", 3 0;
v0x7fffebbf60a0_0 .var "rs2_f_if", 3 0;
v0x7fffebbf6180_0 .net "second_bits", 3 0, L_0x7fffebc012b0;  alias, 1 drivers
v0x7fffebbf6260_0 .net "third_bits", 3 0, L_0x7fffebc018b0;  alias, 1 drivers
S_0x7fffebbf65c0 .scope module, "memory2" "MEM" 2 570, 2 322 0, S_0x7fffebbf3a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 16 "addr"
    .port_info 3 /INPUT 16 "data_in"
    .port_info 4 /INPUT 1 "write_enable"
    .port_info 5 /INPUT 8 "pc_f_alu"
    .port_info 6 /INPUT 8 "pc"
    .port_info 7 /OUTPUT 8 "pc_f_mem"
    .port_info 8 /OUTPUT 16 "data_out"
    .port_info 9 /OUTPUT 16 "data_out_pc"
    .port_info 10 /INPUT 1 "reg_write_enable_f_alu"
    .port_info 11 /INPUT 4 "rd_f_alu"
    .port_info 12 /OUTPUT 4 "rd_f_mem"
    .port_info 13 /OUTPUT 1 "reg_write_enable_f_mem"
    .port_info 14 /INPUT 16 "alu_out"
    .port_info 15 /OUTPUT 16 "alu_out_f_mem"
    .port_info 16 /INPUT 4 "opcode_f_alu"
    .port_info 17 /OUTPUT 1 "MemtoReg"
    .port_info 18 /INPUT 16 "instruction"
    .port_info 19 /INPUT 1 "valid_n"
    .port_info 20 /INPUT 1 "start"
L_0x7fffebc143e0 .functor BUFZ 16, L_0x7fffebc141f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffebbf6940_0 .var "MemtoReg", 0 0;
v0x7fffebbf6a00_0 .net *"_s0", 15 0, L_0x7fffebc141f0;  1 drivers
v0x7fffebbf6ae0_0 .net *"_s2", 9 0, L_0x7fffebc142f0;  1 drivers
L_0x7fc52d460060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffebbf6ba0_0 .net *"_s5", 1 0, L_0x7fc52d460060;  1 drivers
v0x7fffebbf6c80_0 .net "addr", 15 0, v0x7fffebbbff00_0;  alias, 1 drivers
v0x7fffebbf6d90_0 .net "alu_out", 15 0, v0x7fffebbbff00_0;  alias, 1 drivers
v0x7fffebbf6e80_0 .var "alu_out_f_mem", 15 0;
v0x7fffebbf6f60_0 .net "clk", 0 0, v0x7fffebbffee0_0;  alias, 1 drivers
v0x7fffebbf7050_0 .net "data_in", 15 0, v0x7fffebbf4200_0;  alias, 1 drivers
v0x7fffebbf7110_0 .var "data_out", 15 0;
v0x7fffebbf71d0_0 .net "data_out_pc", 15 0, L_0x7fffebc143e0;  alias, 1 drivers
v0x7fffebbf72b0_0 .net "instruction", 15 0, L_0x7fffebbcba40;  alias, 1 drivers
v0x7fffebbf7390_0 .var "instruction_counter", 7 0;
v0x7fffebbf7470 .array "instructions", 256 0, 15 0;
v0x7fffebbf7530 .array "memory", 256 0, 15 0;
v0x7fffebbf75f0_0 .net "opcode_f_alu", 3 0, v0x7fffebbf4520_0;  alias, 1 drivers
v0x7fffebbf76b0_0 .net "pc", 7 0, v0x7fffebbfdf20_0;  alias, 1 drivers
v0x7fffebbf7780_0 .net "pc_f_alu", 7 0, v0x7fffebbf46e0_0;  alias, 1 drivers
v0x7fffebbf7850_0 .var "pc_f_mem", 7 0;
v0x7fffebbf7910_0 .net "rd_f_alu", 3 0, v0x7fffebbf48a0_0;  alias, 1 drivers
v0x7fffebbf7a00_0 .var "rd_f_mem", 3 0;
v0x7fffebbf7ac0_0 .net "reg_write_enable_f_alu", 0 0, v0x7fffebbf4a60_0;  alias, 1 drivers
v0x7fffebbf7b90_0 .var "reg_write_enable_f_mem", 0 0;
v0x7fffebbf7c30_0 .net "reset_n", 0 0, v0x7fffebc005e0_0;  alias, 1 drivers
v0x7fffebbf7cd0_0 .net "start", 0 0, v0x7fffebc00680_0;  alias, 1 drivers
v0x7fffebbf7d90_0 .net "valid_n", 0 0, v0x7fffebc007b0_0;  alias, 1 drivers
v0x7fffebbf7e50_0 .net "write_enable", 0 0, v0x7fffebbf43a0_0;  alias, 1 drivers
L_0x7fffebc141f0 .array/port v0x7fffebbf7470, L_0x7fffebc142f0;
L_0x7fffebc142f0 .concat [ 8 2 0 0], v0x7fffebbfdf20_0, L_0x7fc52d460060;
S_0x7fffebbf8170 .scope module, "register_file2" "RF2" 2 507, 2 150 0, S_0x7fffebbf3a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 8 "pc_f_if"
    .port_info 3 /OUTPUT 8 "pc_f_rf"
    .port_info 4 /INPUT 1 "reg_write_enable_f_if"
    .port_info 5 /INPUT 1 "mem_write_enable_f_if"
    .port_info 6 /INPUT 1 "is_immed_f_if"
    .port_info 7 /INPUT 1 "ALUsrc_f_if"
    .port_info 8 /INPUT 1 "is_jump_f_if"
    .port_info 9 /INPUT 1 "reg_write_enable_f_mem"
    .port_info 10 /OUTPUT 1 "reg_write_enable_f_rf"
    .port_info 11 /OUTPUT 1 "mem_write_enable_f_rf"
    .port_info 12 /OUTPUT 1 "is_immed_f_rf"
    .port_info 13 /OUTPUT 1 "ALUsrc_f_rf"
    .port_info 14 /OUTPUT 1 "is_jump_f_rf"
    .port_info 15 /INPUT 4 "opcode_f_if"
    .port_info 16 /INPUT 4 "rs1_f_if"
    .port_info 17 /INPUT 4 "rs2_f_if"
    .port_info 18 /INPUT 4 "rd_f_if"
    .port_info 19 /OUTPUT 4 "opcode_f_rf"
    .port_info 20 /OUTPUT 4 "rs1_f_rf"
    .port_info 21 /OUTPUT 4 "rs2_f_rf"
    .port_info 22 /OUTPUT 4 "rd_f_rf"
    .port_info 23 /INPUT 4 "if_request_out_1"
    .port_info 24 /INPUT 4 "if_request_out_2"
    .port_info 25 /INPUT 4 "waddr"
    .port_info 26 /INPUT 16 "rf_write_input_data"
    .port_info 27 /OUTPUT 16 "rf_data_1"
    .port_info 28 /OUTPUT 16 "rf_data_2"
    .port_info 29 /INPUT 1 "STALL"
    .port_info 30 /INPUT 1 "STALL_FELL"
    .port_info 31 /OUTPUT 256 "datastorage"
v0x7fffebbf8760_0 .net "ALUsrc_f_if", 0 0, v0x7fffebbf5390_0;  alias, 1 drivers
v0x7fffebbf8850_0 .var "ALUsrc_f_rf", 0 0;
v0x7fffebbf88f0_0 .net "STALL", 0 0, v0x7fffebbfab40_0;  alias, 1 drivers
v0x7fffebbf8a10_0 .net "STALL_FELL", 0 0, v0x7fffebbfabe0_0;  alias, 1 drivers
v0x7fffebbf8ab0_0 .net "clk", 0 0, v0x7fffebbffee0_0;  alias, 1 drivers
v0x7fffebbf8ba0 .array "datastorage", 0 15, 15 0;
v0x7fffebbf8e20_0 .net "if_request_out_1", 3 0, v0x7fffebbf5fe0_0;  alias, 1 drivers
v0x7fffebbf8ee0_0 .net "if_request_out_2", 3 0, v0x7fffebbf60a0_0;  alias, 1 drivers
v0x7fffebbf8fb0_0 .net "is_immed_f_if", 0 0, v0x7fffebbf58c0_0;  alias, 1 drivers
v0x7fffebbf9110_0 .var "is_immed_f_rf", 0 0;
v0x7fffebbf91b0_0 .net "is_jump_f_if", 0 0, v0x7fffebbf5980_0;  alias, 1 drivers
v0x7fffebbf9280_0 .var "is_jump_f_rf", 0 0;
v0x7fffebbf9350_0 .net "mem_write_enable_f_if", 0 0, v0x7fffebbf5a40_0;  alias, 1 drivers
v0x7fffebbf9420_0 .var "mem_write_enable_f_rf", 0 0;
v0x7fffebbf94f0_0 .net "opcode_f_if", 3 0, v0x7fffebbf5b00_0;  alias, 1 drivers
v0x7fffebbf95c0_0 .var "opcode_f_rf", 3 0;
v0x7fffebbf9690_0 .net "pc_f_if", 7 0, v0x7fffebbf5cc0_0;  alias, 1 drivers
v0x7fffebbf9870_0 .var "pc_f_rf", 7 0;
v0x7fffebbf9940_0 .net "rd_f_if", 3 0, v0x7fffebbf5da0_0;  alias, 1 drivers
v0x7fffebbf9a10_0 .var "rd_f_rf", 3 0;
v0x7fffebbf9ae0_0 .net "reg_write_enable_f_if", 0 0, v0x7fffebbf5e80_0;  alias, 1 drivers
v0x7fffebbf9bb0_0 .net "reg_write_enable_f_mem", 0 0, v0x7fffebbf7b90_0;  alias, 1 drivers
v0x7fffebbf9c80_0 .var "reg_write_enable_f_rf", 0 0;
v0x7fffebbf9d50_0 .net "reset_n", 0 0, v0x7fffebc005e0_0;  alias, 1 drivers
v0x7fffebbf9df0_0 .var "rf_data_1", 15 0;
v0x7fffebbf9e90_0 .var "rf_data_2", 15 0;
v0x7fffebbf9f30_0 .net "rf_write_input_data", 15 0, L_0x7fffebc01d00;  alias, 1 drivers
v0x7fffebbf9fd0_0 .net "rs1_f_if", 3 0, v0x7fffebbf5fe0_0;  alias, 1 drivers
v0x7fffebbfa070_0 .var "rs1_f_rf", 3 0;
v0x7fffebbfa130_0 .net "rs2_f_if", 3 0, v0x7fffebbf60a0_0;  alias, 1 drivers
v0x7fffebbfa240_0 .var "rs2_f_rf", 3 0;
v0x7fffebbfa300_0 .net "waddr", 3 0, v0x7fffebbf7a00_0;  alias, 1 drivers
    .scope S_0x7fffebbf5000;
T_0 ;
    %wait E_0x7fffebb7e710;
    %load/vec4 v0x7fffebbf5f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffebbf5cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf5390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf55b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffebbf5650_0;
    %assign/vec4 v0x7fffebbf5b00_0, 0;
    %load/vec4 v0x7fffebbf6180_0;
    %assign/vec4 v0x7fffebbf5fe0_0, 0;
    %load/vec4 v0x7fffebbf6260_0;
    %assign/vec4 v0x7fffebbf60a0_0, 0;
    %load/vec4 v0x7fffebbf57e0_0;
    %assign/vec4 v0x7fffebbf5da0_0, 0;
    %load/vec4 v0x7fffebbf5be0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffebbf5cc0_0, 0;
    %load/vec4 v0x7fffebbf5450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf5e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf5a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf5390_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fffebbf5650_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbf58c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbf5390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbf5e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf5a40_0, 0;
T_0.4 ;
    %load/vec4 v0x7fffebbf5650_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbf58c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbf5390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf5a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbf5e80_0, 0;
T_0.6 ;
    %load/vec4 v0x7fffebbf5650_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf5a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbf5e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf5390_0, 0;
T_0.8 ;
    %load/vec4 v0x7fffebbf5650_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf58c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf5a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbf5e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf5390_0, 0;
T_0.10 ;
    %load/vec4 v0x7fffebbf5650_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbf58c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbf5a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf5e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbf5390_0, 0;
T_0.12 ;
    %load/vec4 v0x7fffebbf5650_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbf55b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf5a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf5e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf5390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbf5740_0, 0;
T_0.14 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffebbf8170;
T_1 ;
    %wait E_0x7fffebb7e710;
    %load/vec4 v0x7fffebbf9d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 50, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 200, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 300, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 400, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 500, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 600, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 700, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 800, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 900, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 950, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 960, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 970, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 980, 0, 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 990, 0, 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 991, 0, 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %pushi/vec4 992, 0, 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffebbf94f0_0;
    %assign/vec4 v0x7fffebbf95c0_0, 0;
    %load/vec4 v0x7fffebbf9fd0_0;
    %assign/vec4 v0x7fffebbfa070_0, 0;
    %load/vec4 v0x7fffebbfa130_0;
    %assign/vec4 v0x7fffebbfa240_0, 0;
    %load/vec4 v0x7fffebbf9940_0;
    %assign/vec4 v0x7fffebbf9a10_0, 0;
    %load/vec4 v0x7fffebbf8760_0;
    %assign/vec4 v0x7fffebbf8850_0, 0;
    %load/vec4 v0x7fffebbf9690_0;
    %assign/vec4 v0x7fffebbf9870_0, 0;
    %load/vec4 v0x7fffebbf8e20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffebbf8ba0, 4;
    %assign/vec4 v0x7fffebbf9df0_0, 0;
    %load/vec4 v0x7fffebbf8ee0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fffebbf8ba0, 4;
    %assign/vec4 v0x7fffebbf9e90_0, 0;
    %load/vec4 v0x7fffebbf88f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf9c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf9420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf9110_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fffebbf9ae0_0;
    %assign/vec4 v0x7fffebbf9c80_0, 0;
    %load/vec4 v0x7fffebbf9350_0;
    %assign/vec4 v0x7fffebbf9420_0, 0;
    %load/vec4 v0x7fffebbf8fb0_0;
    %assign/vec4 v0x7fffebbf9110_0, 0;
    %load/vec4 v0x7fffebbf9bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fffebbf9f30_0;
    %load/vec4 v0x7fffebbfa300_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf8ba0, 0, 4;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffebbf3c90;
T_2 ;
    %wait E_0x7fffebb7e710;
    %load/vec4 v0x7fffebbf4be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffebbf46e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffebbf4b20_0;
    %assign/vec4 v0x7fffebbf4a60_0, 0;
    %load/vec4 v0x7fffebbf4460_0;
    %assign/vec4 v0x7fffebbf43a0_0, 0;
    %load/vec4 v0x7fffebbf4600_0;
    %assign/vec4 v0x7fffebbf4520_0, 0;
    %load/vec4 v0x7fffebbf4980_0;
    %assign/vec4 v0x7fffebbf48a0_0, 0;
    %load/vec4 v0x7fffebbcb1b0_0;
    %assign/vec4 v0x7fffebbf4200_0, 0;
    %load/vec4 v0x7fffebbf4600_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7fffebbcb1b0_0;
    %load/vec4 v0x7fffebbcb250_0;
    %add;
    %assign/vec4 v0x7fffebbbff00_0, 0;
    %load/vec4 v0x7fffebbf47c0_0;
    %assign/vec4 v0x7fffebbf46e0_0, 0;
T_2.2 ;
    %load/vec4 v0x7fffebbf4600_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fffebbcb1b0_0;
    %load/vec4 v0x7fffebbcb250_0;
    %add;
    %assign/vec4 v0x7fffebbbff00_0, 0;
    %load/vec4 v0x7fffebbf47c0_0;
    %assign/vec4 v0x7fffebbf46e0_0, 0;
T_2.4 ;
    %load/vec4 v0x7fffebbf4600_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7fffebbcb1b0_0;
    %load/vec4 v0x7fffebbcb250_0;
    %add;
    %assign/vec4 v0x7fffebbbff00_0, 0;
    %load/vec4 v0x7fffebbf47c0_0;
    %assign/vec4 v0x7fffebbf46e0_0, 0;
T_2.6 ;
    %load/vec4 v0x7fffebbf4600_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x7fffebbcb1b0_0;
    %load/vec4 v0x7fffebbcb250_0;
    %add;
    %assign/vec4 v0x7fffebbbff00_0, 0;
    %load/vec4 v0x7fffebbf47c0_0;
    %assign/vec4 v0x7fffebbf46e0_0, 0;
T_2.8 ;
    %load/vec4 v0x7fffebbf4600_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7fffebbcb1b0_0;
    %load/vec4 v0x7fffebbcb250_0;
    %sub;
    %assign/vec4 v0x7fffebbbff00_0, 0;
    %load/vec4 v0x7fffebbf47c0_0;
    %assign/vec4 v0x7fffebbf46e0_0, 0;
T_2.10 ;
    %load/vec4 v0x7fffebbf4600_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x7fffebbcb1b0_0;
    %load/vec4 v0x7fffebbcb250_0;
    %add;
    %assign/vec4 v0x7fffebbbff00_0, 0;
    %load/vec4 v0x7fffebbf47c0_0;
    %assign/vec4 v0x7fffebbf46e0_0, 0;
T_2.12 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffebbf65c0;
T_3 ;
    %wait E_0x7fffebb7e710;
    %load/vec4 v0x7fffebbf7c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffebbf7390_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffebbf7d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fffebbf72b0_0;
    %load/vec4 v0x7fffebbf7390_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf7470, 0, 4;
    %load/vec4 v0x7fffebbf7390_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffebbf7390_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fffebbf7cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x7fffebbf7ac0_0;
    %assign/vec4 v0x7fffebbf7b90_0, 0;
    %ix/getv 4, v0x7fffebbf6c80_0;
    %load/vec4a v0x7fffebbf7530, 4;
    %assign/vec4 v0x7fffebbf7110_0, 0;
    %load/vec4 v0x7fffebbf7780_0;
    %assign/vec4 v0x7fffebbf7850_0, 0;
    %load/vec4 v0x7fffebbf7910_0;
    %assign/vec4 v0x7fffebbf7a00_0, 0;
    %load/vec4 v0x7fffebbf6d90_0;
    %assign/vec4 v0x7fffebbf6e80_0, 0;
    %load/vec4 v0x7fffebbf7e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x7fffebbf7050_0;
    %ix/getv 3, v0x7fffebbf6c80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffebbf7530, 0, 4;
T_3.6 ;
    %load/vec4 v0x7fffebbf75f0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbf6940_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbf6940_0, 0;
T_3.9 ;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffebbf3a50;
T_4 ;
    %vpi_call/w 2 481 "$monitor", "PC: %d, Instruction from memory: %b, alu out is: %d, data at reg_write port: %d, instruction in is %b, valid_n is %d, start is %d", v0x7fffebbfdf20_0, v0x7fffebbfcc40_0, v0x7fffebbfc890_0, v0x7fffebbff450_0, v0x7fffebbfd570_0, v0x7fffebbffb50_0, v0x7fffebbff890_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7fffebbf3a50;
T_5 ;
    %wait E_0x7fffebb7e710;
    %load/vec4 v0x7fffebbff320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fffebbfdf20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfd1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfd300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfd260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfd3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfab40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfcf80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffebbff9d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 2 617 "$display", "Instruction is %b", v0x7fffebbfd570_0 {0 0 0};
    %load/vec4 v0x7fffebbff890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fffebbfab40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbfabe0_0, 0;
T_5.4 ;
    %load/vec4 v0x7fffebbfab40_0;
    %nor/r;
    %load/vec4 v0x7fffebbfceb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0x7fffebbfdf20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fffebbfdf20_0, 0;
T_5.6 ;
    %load/vec4 v0x7fffebbfabe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfabe0_0, 0;
T_5.8 ;
    %load/vec4 v0x7fffebbfd260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfd260_0, 0;
T_5.10 ;
    %load/vec4 v0x7fffebbfd3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfd3c0_0, 0;
T_5.12 ;
    %load/vec4 v0x7fffebbfdc30_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffebbfdc30_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffebbfdc30_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffebbfdc30_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffebbfdc30_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffebbfdd20_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffebbfdd20_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffebbfdd20_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffebbfdd20_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffebbfdd20_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %load/vec4 v0x7fffebbfe7d0_0;
    %load/vec4 v0x7fffebbff510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffebbfeb00_0;
    %load/vec4 v0x7fffebbff510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbfd260_0, 0;
    %vpi_call/w 2 667 "$display", "forward_enable_rs1_MEM_ID triggered\012" {0 0 0};
T_5.16 ;
    %load/vec4 v0x7fffebbfe7d0_0;
    %load/vec4 v0x7fffebbff670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffebbfeb00_0;
    %load/vec4 v0x7fffebbff670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbfd3c0_0, 0;
    %vpi_call/w 2 672 "$display", "forward_enable_rs2_MEM_ID triggered\012" {0 0 0};
T_5.18 ;
T_5.14 ;
    %load/vec4 v0x7fffebbfde10_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffebbfde10_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffebbfde10_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffebbfde10_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffebbfde10_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffebbfdd20_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffebbfdd20_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffebbfdd20_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffebbfdd20_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x7fffebbfdd20_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v0x7fffebbfde10_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffebbfeb00_0;
    %load/vec4 v0x7fffebbff510_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fffebbfeb00_0;
    %load/vec4 v0x7fffebbff670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.22, 8;
    %vpi_call/w 2 692 "$display", "\012STALL ACTIVE\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbfab40_0, 0;
T_5.22 ;
    %load/vec4 v0x7fffebbfd0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %load/vec4 v0x7fffebbfeb00_0;
    %load/vec4 v0x7fffebbff510_0;
    %cmp/e;
    %jmp/0xz  T_5.26, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbfd1c0_0, 0;
    %vpi_call/w 2 698 "$display", "forward_enable_rs1_EX_ID triggered\012" {0 0 0};
    %jmp T_5.27;
T_5.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfd1c0_0, 0;
T_5.27 ;
    %load/vec4 v0x7fffebbfeb00_0;
    %load/vec4 v0x7fffebbff670_0;
    %cmp/e;
    %jmp/0xz  T_5.28, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbfd300_0, 0;
    %vpi_call/w 2 706 "$display", "forward_enable_rs2_EX_ID triggered\012" {0 0 0};
    %jmp T_5.29;
T_5.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfd300_0, 0;
T_5.29 ;
T_5.24 ;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfd1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfd300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfd260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebbfd3c0_0, 0;
T_5.21 ;
    %load/vec4 v0x7fffebbfd020_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_5.30, 4;
    %jmp T_5.31;
T_5.30 ;
    %load/vec4 v0x7fffebbfd020_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_5.32, 4;
    %jmp T_5.33;
T_5.32 ;
    %load/vec4 v0x7fffebbfd020_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_5.34, 4;
T_5.34 ;
T_5.33 ;
T_5.31 ;
    %load/vec4 v0x7fffebbfceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.36, 8;
    %pushi/vec4 7, 0, 16;
    %assign/vec4 v0x7fffebbff9d0_0, 0;
T_5.36 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fffebbff9d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_5.38, 5;
    %load/vec4 v0x7fffebbff9d0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7fffebbff9d0_0, 0;
T_5.38 ;
    %load/vec4 v0x7fffebbff9d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.40, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebbfcf80_0, 0;
T_5.40 ;
    %load/vec4 v0x7fffebbfdf20_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_5.42, 4;
T_5.42 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffebbb1f00;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffebc00040_0, 0, 32;
    %end;
    .thread T_6, $init;
    .scope S_0x7fffebbb1f00;
T_7 ;
    %vpi_call/w 2 7 "$readmemb", "instructions2.mem", v0x7fffebc001d0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fffebbb1f00;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffebbffee0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7fffebbb1f00;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffebc005e0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x7fffebbb1f00;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffebc007b0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7fffebbb1f00;
T_11 ;
    %delay 5, 0;
    %load/vec4 v0x7fffebbffee0_0;
    %nor/r;
    %store/vec4 v0x7fffebbffee0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fffebbb1f00;
T_12 ;
    %wait E_0x7fffebb7e710;
    %load/vec4 v0x7fffebc005e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffebc00040_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fffebc007b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fffebc00040_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz  T_12.4, 5;
    %load/vec4 v0x7fffebc00040_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffebc00040_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffebc007b0_0, 0;
    %wait E_0x7fffebb803c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffebc00680_0, 0;
T_12.5 ;
T_12.2 ;
    %load/vec4 v0x7fffebbfffa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %fork t_1, S_0x7fffebbbc4e0;
    %jmp t_0;
    .scope S_0x7fffebbbc4e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffebbcbde0_0, 0, 32;
T_12.8 ;
    %load/vec4 v0x7fffebbcbde0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_12.9, 5;
    %vpi_call/w 2 39 "$display", "%d", &A<v0x7fffebc00290, v0x7fffebbcbde0_0 > {0 0 0};
    %load/vec4 v0x7fffebbcbde0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x7fffebbcbde0_0, 0, 32;
    %jmp T_12.8;
T_12.9 ;
    %end;
    .scope S_0x7fffebbb1f00;
t_0 %join;
    %vpi_call/w 2 41 "$finish" {0 0 0};
T_12.6 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fffebbb1f00;
T_13 ;
    %pushi/vec4 2, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fffebb803c0;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %wait E_0x7fffebb803c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffebc005e0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_13.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.3, 5;
    %jmp/1 T_13.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fffebb803c0;
    %wait E_0x7fffebb803c0;
    %jmp T_13.2;
T_13.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffebc005e0_0, 0, 1;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cpu-9.sv";
