#-----------------------------------------------------------
# xsim v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Dec  3 19:25:28 2020
# Process ID: 2916
# Current directory: C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Project/Convolution_IP.prj/solution2/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/conv_3x3_strm/xsim_script.tcl}
# Log file: C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Project/Convolution_IP.prj/solution2/sim/verilog/xsim.log
# Journal file: C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Project/Convolution_IP.prj/solution2/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/conv_3x3_strm/xsim_script.tcl
# xsim {conv_3x3_strm} -autoloadwcfg -tclbatch {conv_3x3_strm.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source conv_3x3_strm.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "116000"
// RTL Simulation : 1 / 1 [100.00%] @ "526564000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 526596 ns : File "C:/Users/Kristoffer/Documents/Embedded_Real_Time_Exercises/Project/Convolution_IP.prj/solution2/sim/verilog/conv_3x3_strm.autotb.v" Line 274
## quit
INFO: [Common 17-206] Exiting xsim at Thu Dec  3 19:25:34 2020...
