TimeQuest Timing Analyzer report for arch
Tue Mar 25 20:13:57 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Hold: 'CLK'
 13. Slow Model Minimum Pulse Width: 'CLK'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Fast Model Setup Summary
 17. Fast Model Hold Summary
 18. Fast Model Recovery Summary
 19. Fast Model Removal Summary
 20. Fast Model Minimum Pulse Width Summary
 21. Fast Model Setup: 'CLK'
 22. Fast Model Hold: 'CLK'
 23. Fast Model Minimum Pulse Width: 'CLK'
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Multicorner Timing Analysis Summary
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Setup Transfers
 30. Hold Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths
 34. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; arch                                                              ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C8Q208C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 20     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 70.27 MHz ; 70.27 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -6.615 ; -306.677      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -2.567 ; -255.119              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.615 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 7.077      ;
; -6.615 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 7.077      ;
; -6.615 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 7.077      ;
; -6.615 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 7.077      ;
; -6.615 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 7.077      ;
; -6.615 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 7.077      ;
; -6.615 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 7.077      ;
; -6.615 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 7.077      ;
; -6.568 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 7.073      ;
; -6.568 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 7.073      ;
; -6.568 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 7.073      ;
; -6.568 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 7.073      ;
; -6.568 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 7.073      ;
; -6.568 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 7.073      ;
; -6.568 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 7.073      ;
; -6.568 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 7.073      ;
; -6.261 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.723      ;
; -6.261 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.723      ;
; -6.261 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.723      ;
; -6.261 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.723      ;
; -6.261 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.723      ;
; -6.261 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.723      ;
; -6.261 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.723      ;
; -6.261 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.723      ;
; -6.258 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.720      ;
; -6.258 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.720      ;
; -6.258 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.720      ;
; -6.258 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.720      ;
; -6.258 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.720      ;
; -6.258 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.720      ;
; -6.258 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.720      ;
; -6.258 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.720      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.242 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.704      ;
; -6.224 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.686      ;
; -6.224 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.686      ;
; -6.224 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.686      ;
; -6.224 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.686      ;
; -6.224 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.686      ;
; -6.224 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.686      ;
; -6.224 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.686      ;
; -6.224 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.686      ;
; -6.218 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.723      ;
; -6.218 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.723      ;
; -6.218 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.723      ;
; -6.218 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.723      ;
; -6.218 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.723      ;
; -6.218 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.723      ;
; -6.218 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.723      ;
; -6.218 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.723      ;
; -6.215 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.720      ;
; -6.215 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.720      ;
; -6.215 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.720      ;
; -6.215 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.720      ;
; -6.215 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.720      ;
; -6.215 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.720      ;
; -6.215 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.720      ;
; -6.215 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.720      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.199 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.704      ;
; -6.181 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.686      ;
; -6.181 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.686      ;
; -6.181 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.686      ;
; -6.181 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.686      ;
; -6.181 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.686      ;
; -6.181 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.686      ;
; -6.181 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.686      ;
; -6.181 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.051      ; 6.686      ;
; -6.174 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.636      ;
; -6.174 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.636      ;
; -6.174 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.636      ;
; -6.174 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK          ; CLK         ; 0.500        ; 0.008      ; 6.636      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                       ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.762 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.068      ;
; 0.776 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.082      ;
; 0.777 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.083      ;
; 0.780 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.086      ;
; 1.190 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.496      ;
; 1.197 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.503      ;
; 1.200 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.506      ;
; 1.202 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.508      ;
; 1.203 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.509      ;
; 1.221 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7                       ; CLK          ; CLK         ; -0.500       ; 1.488      ; 2.476      ;
; 1.225 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2                       ; CLK          ; CLK         ; -0.500       ; 1.488      ; 2.480      ;
; 1.226 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0                       ; CLK          ; CLK         ; -0.500       ; 1.488      ; 2.481      ;
; 1.237 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6                       ; CLK          ; CLK         ; -0.500       ; 1.488      ; 2.492      ;
; 1.242 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3                       ; CLK          ; CLK         ; -0.500       ; 1.488      ; 2.497      ;
; 1.243 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.549      ;
; 1.244 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1                       ; CLK          ; CLK         ; -0.500       ; 1.488      ; 2.499      ;
; 1.244 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.550      ;
; 1.247 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4                       ; CLK          ; CLK         ; -0.500       ; 1.488      ; 2.502      ;
; 1.248 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.554      ;
; 1.249 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5                       ; CLK          ; CLK         ; -0.500       ; 1.488      ; 2.504      ;
; 1.249 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.555      ;
; 1.265 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.571      ;
; 1.266 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.572      ;
; 1.266 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.572      ;
; 1.363 ; regg:inst3|lpm_ff:inst|dffs[5]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg5  ; CLK          ; CLK         ; 0.000        ; 0.083      ; 1.713      ;
; 1.531 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.837      ;
; 1.740 ; regg:inst3|lpm_ff:inst|dffs[2]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg2  ; CLK          ; CLK         ; 0.000        ; 0.083      ; 2.090      ;
; 1.743 ; regg:inst3|lpm_ff:inst|dffs[4]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg4  ; CLK          ; CLK         ; 0.000        ; 0.083      ; 2.093      ;
; 1.745 ; regg:inst3|lpm_ff:inst|dffs[1]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg1  ; CLK          ; CLK         ; 0.000        ; 0.083      ; 2.095      ;
; 1.749 ; regg:inst3|lpm_ff:inst|dffs[6]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg6  ; CLK          ; CLK         ; 0.000        ; 0.083      ; 2.099      ;
; 1.750 ; regg:inst3|lpm_ff:inst|dffs[3]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg3  ; CLK          ; CLK         ; 0.000        ; 0.083      ; 2.100      ;
; 1.754 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.060      ;
; 1.754 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.060      ;
; 1.756 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.062      ;
; 1.759 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.065      ;
; 1.760 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.066      ;
; 1.764 ; regg:inst3|lpm_ff:inst|dffs[0]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.083      ; 2.114      ;
; 1.766 ; regg:inst3|lpm_ff:inst|dffs[7]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg7  ; CLK          ; CLK         ; 0.000        ; 0.083      ; 2.116      ;
; 1.766 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.072      ;
; 1.769 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.075      ;
; 1.771 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.077      ;
; 1.772 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.078      ;
; 1.778 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.084      ;
; 1.787 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.093      ;
; 1.801 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.107      ;
; 1.822 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.128      ;
; 1.822 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.128      ;
; 1.824 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.130      ;
; 1.827 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.133      ;
; 1.828 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.134      ;
; 1.874 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.180      ;
; 1.943 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.249      ;
; 1.955 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.261      ;
; 1.958 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.264      ;
; 1.960 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.266      ;
; 1.961 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.267      ;
; 2.175 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.481      ;
; 2.175 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.481      ;
; 2.175 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.481      ;
; 2.177 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.483      ;
; 2.178 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.484      ;
; 2.180 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.486      ;
; 2.180 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.486      ;
; 2.181 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.487      ;
; 2.181 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.487      ;
; 2.201 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.507      ;
; 2.211 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.517      ;
; 2.214 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.520      ;
; 2.216 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.522      ;
; 2.217 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.523      ;
; 2.241 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.547      ;
; 2.270 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 2.576      ;
; 2.365 ; regg:inst2|lpm_ff:inst|dffs[4]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg4 ; CLK          ; CLK         ; 0.000        ; 0.108      ; 2.740      ;
; 2.408 ; regg:inst2|lpm_ff:inst|dffs[4]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK          ; CLK         ; 0.000        ; 0.065      ; 2.740      ;
; 2.409 ; regg:inst2|lpm_ff:inst|dffs[2]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.104      ; 2.780      ;
; 2.412 ; regg:inst2|lpm_ff:inst|dffs[7]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.000        ; 0.108      ; 2.787      ;
; 2.417 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.107      ; 2.791      ;
; 2.424 ; regg:inst2|lpm_ff:inst|dffs[5]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.000        ; 0.108      ; 2.799      ;
; 2.452 ; regg:inst2|lpm_ff:inst|dffs[2]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 2.780      ;
; 2.455 ; regg:inst2|lpm_ff:inst|dffs[7]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.000        ; 0.065      ; 2.787      ;
; 2.460 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 2.791      ;
; 2.461 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.000        ; 0.107      ; 2.835      ;
; 2.467 ; regg:inst2|lpm_ff:inst|dffs[5]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.000        ; 0.065      ; 2.799      ;
; 2.476 ; regg:inst2|lpm_ff:inst|dffs[1]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.108      ; 2.851      ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0                       ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1                       ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2                       ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3                       ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4                       ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5                       ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6                       ;
; -2.277 ; 0.500        ; 2.777          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7                       ;
; -2.277 ; 0.500        ; 2.777          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7                       ;
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                                 ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; uIR[*]    ; CLK        ; 13.983 ; 13.983 ; Rise       ; CLK             ;
;  uIR[0]   ; CLK        ; 13.271 ; 13.271 ; Rise       ; CLK             ;
;  uIR[1]   ; CLK        ; 13.264 ; 13.264 ; Rise       ; CLK             ;
;  uIR[2]   ; CLK        ; 13.689 ; 13.689 ; Rise       ; CLK             ;
;  uIR[3]   ; CLK        ; 13.805 ; 13.805 ; Rise       ; CLK             ;
;  uIR[4]   ; CLK        ; 12.688 ; 12.688 ; Rise       ; CLK             ;
;  uIR[5]   ; CLK        ; 13.726 ; 13.726 ; Rise       ; CLK             ;
;  uIR[6]   ; CLK        ; 13.983 ; 13.983 ; Rise       ; CLK             ;
;  uIR[7]   ; CLK        ; 13.759 ; 13.759 ; Rise       ; CLK             ;
; MAR[*]    ; CLK        ; 10.435 ; 10.435 ; Fall       ; CLK             ;
;  MAR[0]   ; CLK        ; 9.346  ; 9.346  ; Fall       ; CLK             ;
;  MAR[1]   ; CLK        ; 10.435 ; 10.435 ; Fall       ; CLK             ;
;  MAR[2]   ; CLK        ; 10.001 ; 10.001 ; Fall       ; CLK             ;
;  MAR[3]   ; CLK        ; 9.014  ; 9.014  ; Fall       ; CLK             ;
;  MAR[4]   ; CLK        ; 10.356 ; 10.356 ; Fall       ; CLK             ;
;  MAR[5]   ; CLK        ; 9.726  ; 9.726  ; Fall       ; CLK             ;
;  MAR[6]   ; CLK        ; 9.987  ; 9.987  ; Fall       ; CLK             ;
;  MAR[7]   ; CLK        ; 10.306 ; 10.306 ; Fall       ; CLK             ;
; MBR[*]    ; CLK        ; 10.075 ; 10.075 ; Fall       ; CLK             ;
;  MBR[0]   ; CLK        ; 9.826  ; 9.826  ; Fall       ; CLK             ;
;  MBR[1]   ; CLK        ; 9.688  ; 9.688  ; Fall       ; CLK             ;
;  MBR[2]   ; CLK        ; 9.695  ; 9.695  ; Fall       ; CLK             ;
;  MBR[3]   ; CLK        ; 9.680  ; 9.680  ; Fall       ; CLK             ;
;  MBR[4]   ; CLK        ; 10.075 ; 10.075 ; Fall       ; CLK             ;
;  MBR[5]   ; CLK        ; 9.709  ; 9.709  ; Fall       ; CLK             ;
;  MBR[6]   ; CLK        ; 9.675  ; 9.675  ; Fall       ; CLK             ;
;  MBR[7]   ; CLK        ; 9.710  ; 9.710  ; Fall       ; CLK             ;
; PC[*]     ; CLK        ; 10.531 ; 10.531 ; Fall       ; CLK             ;
;  PC[0]    ; CLK        ; 9.010  ; 9.010  ; Fall       ; CLK             ;
;  PC[1]    ; CLK        ; 10.094 ; 10.094 ; Fall       ; CLK             ;
;  PC[2]    ; CLK        ; 10.531 ; 10.531 ; Fall       ; CLK             ;
;  PC[3]    ; CLK        ; 10.323 ; 10.323 ; Fall       ; CLK             ;
;  PC[4]    ; CLK        ; 10.407 ; 10.407 ; Fall       ; CLK             ;
;  PC[5]    ; CLK        ; 10.398 ; 10.398 ; Fall       ; CLK             ;
;  PC[6]    ; CLK        ; 9.478  ; 9.478  ; Fall       ; CLK             ;
;  PC[7]    ; CLK        ; 10.457 ; 10.457 ; Fall       ; CLK             ;
; Q[*]      ; CLK        ; 13.463 ; 13.463 ; Fall       ; CLK             ;
;  Q[0]     ; CLK        ; 13.394 ; 13.394 ; Fall       ; CLK             ;
;  Q[1]     ; CLK        ; 13.371 ; 13.371 ; Fall       ; CLK             ;
;  Q[2]     ; CLK        ; 13.375 ; 13.375 ; Fall       ; CLK             ;
;  Q[3]     ; CLK        ; 13.360 ; 13.360 ; Fall       ; CLK             ;
;  Q[4]     ; CLK        ; 13.365 ; 13.365 ; Fall       ; CLK             ;
;  Q[5]     ; CLK        ; 13.261 ; 13.261 ; Fall       ; CLK             ;
;  Q[6]     ; CLK        ; 13.463 ; 13.463 ; Fall       ; CLK             ;
;  Q[7]     ; CLK        ; 13.365 ; 13.365 ; Fall       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; uIR[*]    ; CLK        ; 12.688 ; 12.688 ; Rise       ; CLK             ;
;  uIR[0]   ; CLK        ; 13.271 ; 13.271 ; Rise       ; CLK             ;
;  uIR[1]   ; CLK        ; 13.264 ; 13.264 ; Rise       ; CLK             ;
;  uIR[2]   ; CLK        ; 13.689 ; 13.689 ; Rise       ; CLK             ;
;  uIR[3]   ; CLK        ; 13.805 ; 13.805 ; Rise       ; CLK             ;
;  uIR[4]   ; CLK        ; 12.688 ; 12.688 ; Rise       ; CLK             ;
;  uIR[5]   ; CLK        ; 13.726 ; 13.726 ; Rise       ; CLK             ;
;  uIR[6]   ; CLK        ; 13.983 ; 13.983 ; Rise       ; CLK             ;
;  uIR[7]   ; CLK        ; 13.759 ; 13.759 ; Rise       ; CLK             ;
; MAR[*]    ; CLK        ; 9.014  ; 9.014  ; Fall       ; CLK             ;
;  MAR[0]   ; CLK        ; 9.346  ; 9.346  ; Fall       ; CLK             ;
;  MAR[1]   ; CLK        ; 10.435 ; 10.435 ; Fall       ; CLK             ;
;  MAR[2]   ; CLK        ; 10.001 ; 10.001 ; Fall       ; CLK             ;
;  MAR[3]   ; CLK        ; 9.014  ; 9.014  ; Fall       ; CLK             ;
;  MAR[4]   ; CLK        ; 10.356 ; 10.356 ; Fall       ; CLK             ;
;  MAR[5]   ; CLK        ; 9.726  ; 9.726  ; Fall       ; CLK             ;
;  MAR[6]   ; CLK        ; 9.987  ; 9.987  ; Fall       ; CLK             ;
;  MAR[7]   ; CLK        ; 10.306 ; 10.306 ; Fall       ; CLK             ;
; MBR[*]    ; CLK        ; 9.675  ; 9.675  ; Fall       ; CLK             ;
;  MBR[0]   ; CLK        ; 9.826  ; 9.826  ; Fall       ; CLK             ;
;  MBR[1]   ; CLK        ; 9.688  ; 9.688  ; Fall       ; CLK             ;
;  MBR[2]   ; CLK        ; 9.695  ; 9.695  ; Fall       ; CLK             ;
;  MBR[3]   ; CLK        ; 9.680  ; 9.680  ; Fall       ; CLK             ;
;  MBR[4]   ; CLK        ; 10.075 ; 10.075 ; Fall       ; CLK             ;
;  MBR[5]   ; CLK        ; 9.709  ; 9.709  ; Fall       ; CLK             ;
;  MBR[6]   ; CLK        ; 9.675  ; 9.675  ; Fall       ; CLK             ;
;  MBR[7]   ; CLK        ; 9.710  ; 9.710  ; Fall       ; CLK             ;
; PC[*]     ; CLK        ; 9.010  ; 9.010  ; Fall       ; CLK             ;
;  PC[0]    ; CLK        ; 9.010  ; 9.010  ; Fall       ; CLK             ;
;  PC[1]    ; CLK        ; 10.094 ; 10.094 ; Fall       ; CLK             ;
;  PC[2]    ; CLK        ; 10.531 ; 10.531 ; Fall       ; CLK             ;
;  PC[3]    ; CLK        ; 10.323 ; 10.323 ; Fall       ; CLK             ;
;  PC[4]    ; CLK        ; 10.407 ; 10.407 ; Fall       ; CLK             ;
;  PC[5]    ; CLK        ; 10.398 ; 10.398 ; Fall       ; CLK             ;
;  PC[6]    ; CLK        ; 9.478  ; 9.478  ; Fall       ; CLK             ;
;  PC[7]    ; CLK        ; 10.457 ; 10.457 ; Fall       ; CLK             ;
; Q[*]      ; CLK        ; 13.261 ; 13.261 ; Fall       ; CLK             ;
;  Q[0]     ; CLK        ; 13.394 ; 13.394 ; Fall       ; CLK             ;
;  Q[1]     ; CLK        ; 13.371 ; 13.371 ; Fall       ; CLK             ;
;  Q[2]     ; CLK        ; 13.375 ; 13.375 ; Fall       ; CLK             ;
;  Q[3]     ; CLK        ; 13.360 ; 13.360 ; Fall       ; CLK             ;
;  Q[4]     ; CLK        ; 13.365 ; 13.365 ; Fall       ; CLK             ;
;  Q[5]     ; CLK        ; 13.261 ; 13.261 ; Fall       ; CLK             ;
;  Q[6]     ; CLK        ; 13.463 ; 13.463 ; Fall       ; CLK             ;
;  Q[7]     ; CLK        ; 13.365 ; 13.365 ; Fall       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -2.477 ; -122.134      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.880 ; -180.070              ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.477 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.973      ;
; -2.477 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.973      ;
; -2.477 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.973      ;
; -2.477 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.973      ;
; -2.477 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.973      ;
; -2.477 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.973      ;
; -2.477 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.973      ;
; -2.477 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.973      ;
; -2.469 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.969      ;
; -2.469 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.969      ;
; -2.469 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.969      ;
; -2.469 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.969      ;
; -2.469 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.969      ;
; -2.469 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.969      ;
; -2.469 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.969      ;
; -2.469 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.969      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.370 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.366 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.866      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.363 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.359 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.859      ;
; -2.351 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.847      ;
; -2.351 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.847      ;
; -2.351 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.847      ;
; -2.351 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.847      ;
; -2.351 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.847      ;
; -2.351 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.847      ;
; -2.351 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.847      ;
; -2.351 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.847      ;
; -2.347 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.847      ;
; -2.347 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.847      ;
; -2.347 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.847      ;
; -2.347 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.847      ;
; -2.347 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.847      ;
; -2.347 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.847      ;
; -2.347 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.847      ;
; -2.347 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ; CLK          ; CLK         ; 0.500        ; 0.001      ; 2.847      ;
; -2.329 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.825      ;
; -2.329 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.825      ;
; -2.329 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.825      ;
; -2.329 ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3 ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK          ; CLK         ; 0.500        ; -0.003     ; 2.825      ;
+--------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                       ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.248 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.400      ;
; 0.254 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.257 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.409      ;
; 0.367 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.519      ;
; 0.371 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.525      ;
; 0.376 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.528      ;
; 0.381 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.533      ;
; 0.382 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.537      ;
; 0.390 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.542      ;
; 0.392 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.544      ;
; 0.392 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.544      ;
; 0.394 ; regg:inst3|lpm_ff:inst|dffs[5]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg5  ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.577      ;
; 0.456 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.608      ;
; 0.507 ; regg:inst3|lpm_ff:inst|dffs[4]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg4  ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.690      ;
; 0.507 ; regg:inst3|lpm_ff:inst|dffs[2]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg2  ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.690      ;
; 0.510 ; regg:inst3|lpm_ff:inst|dffs[1]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg1  ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.693      ;
; 0.511 ; regg:inst3|lpm_ff:inst|dffs[3]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg3  ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.694      ;
; 0.513 ; regg:inst3|lpm_ff:inst|dffs[6]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg6  ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.696      ;
; 0.519 ; regg:inst3|lpm_ff:inst|dffs[0]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg0  ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.702      ;
; 0.520 ; regg:inst3|lpm_ff:inst|dffs[7]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg7  ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.703      ;
; 0.535 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.687      ;
; 0.540 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.693      ;
; 0.541 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.693      ;
; 0.551 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.703      ;
; 0.551 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.703      ;
; 0.554 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.706      ;
; 0.557 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.709      ;
; 0.557 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.709      ;
; 0.560 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.712      ;
; 0.561 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.713      ;
; 0.568 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.720      ;
; 0.572 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.724      ;
; 0.572 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.724      ;
; 0.575 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.727      ;
; 0.578 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.730      ;
; 0.578 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.730      ;
; 0.586 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.738      ;
; 0.620 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.772      ;
; 0.625 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.777      ;
; 0.626 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.778      ;
; 0.626 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.778      ;
; 0.660 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.812      ;
; 0.664 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.816      ;
; 0.668 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.820      ;
; 0.670 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.822      ;
; 0.673 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.825      ;
; 0.674 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.826      ;
; 0.674 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.826      ;
; 0.678 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.830      ;
; 0.679 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.831      ;
; 0.679 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.831      ;
; 0.705 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[2]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2                       ; CLK          ; CLK         ; -0.500       ; 0.477      ; 0.820      ;
; 0.705 ; regg:inst2|lpm_ff:inst|dffs[4]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg4 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.900      ;
; 0.707 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0                       ; CLK          ; CLK         ; -0.500       ; 0.477      ; 0.822      ;
; 0.707 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.859      ;
; 0.707 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.859      ;
; 0.708 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[7]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7                       ; CLK          ; CLK         ; -0.500       ; 0.477      ; 0.823      ;
; 0.708 ; regg:inst2|lpm_ff:inst|dffs[7]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.903      ;
; 0.708 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.903      ;
; 0.709 ; regg:inst2|lpm_ff:inst|dffs[4]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 0.900      ;
; 0.710 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.862      ;
; 0.712 ; regg:inst2|lpm_ff:inst|dffs[7]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 0.903      ;
; 0.712 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 0.903      ;
; 0.713 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.865      ;
; 0.713 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2] ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.865      ;
; 0.713 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.908      ;
; 0.714 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[6]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6                       ; CLK          ; CLK         ; -0.500       ; 0.477      ; 0.829      ;
; 0.714 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[3]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3                       ; CLK          ; CLK         ; -0.500       ; 0.477      ; 0.829      ;
; 0.714 ; regg:inst2|lpm_ff:inst|dffs[5]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.909      ;
; 0.715 ; regg:inst2|lpm_ff:inst|dffs[2]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.048      ; 0.901      ;
; 0.716 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[1]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1                       ; CLK          ; CLK         ; -0.500       ; 0.477      ; 0.831      ;
; 0.717 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[4]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4                       ; CLK          ; CLK         ; -0.500       ; 0.477      ; 0.832      ;
; 0.717 ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7] ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 0.908      ;
; 0.718 ; regg:inst2|lpm_ff:inst|dffs[5]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 0.909      ;
; 0.719 ; regg:inst2|lpm_ff:inst|dffs[2]           ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.901      ;
; 0.721 ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[5]  ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5                       ; CLK          ; CLK         ; -0.500       ; 0.477      ; 0.836      ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; CLK   ; Fall       ; ram_rw_dq:inst6|altsyncram:content_rtl_0|altsyncram_13g1:auto_generated|altsyncram_3mj1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg0                       ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg1                       ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg2                       ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg3                       ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg4                       ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg5                       ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg6                       ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7                       ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; lpm_rom:inst1|altrom:srom|altsyncram:rom_block|altsyncram_0t01:auto_generated|ram_block1a0~porta_address_reg7                       ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[0]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[1]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[2]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[3]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[4]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[5]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[6]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Fall       ; cnt8:inst4|reg:inst1|lpm_ff:inst|dffs[7]                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Fall       ; cnt8:inst|reg:inst1|lpm_ff:inst|dffs[0]                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; uIR[*]    ; CLK        ; 6.205 ; 6.205 ; Rise       ; CLK             ;
;  uIR[0]   ; CLK        ; 5.843 ; 5.843 ; Rise       ; CLK             ;
;  uIR[1]   ; CLK        ; 5.841 ; 5.841 ; Rise       ; CLK             ;
;  uIR[2]   ; CLK        ; 5.975 ; 5.975 ; Rise       ; CLK             ;
;  uIR[3]   ; CLK        ; 6.065 ; 6.065 ; Rise       ; CLK             ;
;  uIR[4]   ; CLK        ; 5.749 ; 5.749 ; Rise       ; CLK             ;
;  uIR[5]   ; CLK        ; 6.041 ; 6.041 ; Rise       ; CLK             ;
;  uIR[6]   ; CLK        ; 6.205 ; 6.205 ; Rise       ; CLK             ;
;  uIR[7]   ; CLK        ; 6.060 ; 6.060 ; Rise       ; CLK             ;
; MAR[*]    ; CLK        ; 4.291 ; 4.291 ; Fall       ; CLK             ;
;  MAR[0]   ; CLK        ; 3.919 ; 3.919 ; Fall       ; CLK             ;
;  MAR[1]   ; CLK        ; 4.250 ; 4.250 ; Fall       ; CLK             ;
;  MAR[2]   ; CLK        ; 4.072 ; 4.072 ; Fall       ; CLK             ;
;  MAR[3]   ; CLK        ; 3.841 ; 3.841 ; Fall       ; CLK             ;
;  MAR[4]   ; CLK        ; 4.202 ; 4.202 ; Fall       ; CLK             ;
;  MAR[5]   ; CLK        ; 4.042 ; 4.042 ; Fall       ; CLK             ;
;  MAR[6]   ; CLK        ; 4.067 ; 4.067 ; Fall       ; CLK             ;
;  MAR[7]   ; CLK        ; 4.291 ; 4.291 ; Fall       ; CLK             ;
; MBR[*]    ; CLK        ; 4.110 ; 4.110 ; Fall       ; CLK             ;
;  MBR[0]   ; CLK        ; 4.090 ; 4.090 ; Fall       ; CLK             ;
;  MBR[1]   ; CLK        ; 4.032 ; 4.032 ; Fall       ; CLK             ;
;  MBR[2]   ; CLK        ; 3.980 ; 3.980 ; Fall       ; CLK             ;
;  MBR[3]   ; CLK        ; 3.982 ; 3.982 ; Fall       ; CLK             ;
;  MBR[4]   ; CLK        ; 4.110 ; 4.110 ; Fall       ; CLK             ;
;  MBR[5]   ; CLK        ; 4.053 ; 4.053 ; Fall       ; CLK             ;
;  MBR[6]   ; CLK        ; 3.975 ; 3.975 ; Fall       ; CLK             ;
;  MBR[7]   ; CLK        ; 4.050 ; 4.050 ; Fall       ; CLK             ;
; PC[*]     ; CLK        ; 4.270 ; 4.270 ; Fall       ; CLK             ;
;  PC[0]    ; CLK        ; 3.836 ; 3.836 ; Fall       ; CLK             ;
;  PC[1]    ; CLK        ; 4.158 ; 4.158 ; Fall       ; CLK             ;
;  PC[2]    ; CLK        ; 4.270 ; 4.270 ; Fall       ; CLK             ;
;  PC[3]    ; CLK        ; 4.255 ; 4.255 ; Fall       ; CLK             ;
;  PC[4]    ; CLK        ; 4.229 ; 4.229 ; Fall       ; CLK             ;
;  PC[5]    ; CLK        ; 4.231 ; 4.231 ; Fall       ; CLK             ;
;  PC[6]    ; CLK        ; 3.941 ; 3.941 ; Fall       ; CLK             ;
;  PC[7]    ; CLK        ; 4.269 ; 4.269 ; Fall       ; CLK             ;
; Q[*]      ; CLK        ; 5.989 ; 5.989 ; Fall       ; CLK             ;
;  Q[0]     ; CLK        ; 5.939 ; 5.939 ; Fall       ; CLK             ;
;  Q[1]     ; CLK        ; 5.937 ; 5.937 ; Fall       ; CLK             ;
;  Q[2]     ; CLK        ; 5.942 ; 5.942 ; Fall       ; CLK             ;
;  Q[3]     ; CLK        ; 5.933 ; 5.933 ; Fall       ; CLK             ;
;  Q[4]     ; CLK        ; 5.935 ; 5.935 ; Fall       ; CLK             ;
;  Q[5]     ; CLK        ; 5.832 ; 5.832 ; Fall       ; CLK             ;
;  Q[6]     ; CLK        ; 5.989 ; 5.989 ; Fall       ; CLK             ;
;  Q[7]     ; CLK        ; 5.918 ; 5.918 ; Fall       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; uIR[*]    ; CLK        ; 5.749 ; 5.749 ; Rise       ; CLK             ;
;  uIR[0]   ; CLK        ; 5.843 ; 5.843 ; Rise       ; CLK             ;
;  uIR[1]   ; CLK        ; 5.841 ; 5.841 ; Rise       ; CLK             ;
;  uIR[2]   ; CLK        ; 5.975 ; 5.975 ; Rise       ; CLK             ;
;  uIR[3]   ; CLK        ; 6.065 ; 6.065 ; Rise       ; CLK             ;
;  uIR[4]   ; CLK        ; 5.749 ; 5.749 ; Rise       ; CLK             ;
;  uIR[5]   ; CLK        ; 6.041 ; 6.041 ; Rise       ; CLK             ;
;  uIR[6]   ; CLK        ; 6.205 ; 6.205 ; Rise       ; CLK             ;
;  uIR[7]   ; CLK        ; 6.060 ; 6.060 ; Rise       ; CLK             ;
; MAR[*]    ; CLK        ; 3.841 ; 3.841 ; Fall       ; CLK             ;
;  MAR[0]   ; CLK        ; 3.919 ; 3.919 ; Fall       ; CLK             ;
;  MAR[1]   ; CLK        ; 4.250 ; 4.250 ; Fall       ; CLK             ;
;  MAR[2]   ; CLK        ; 4.072 ; 4.072 ; Fall       ; CLK             ;
;  MAR[3]   ; CLK        ; 3.841 ; 3.841 ; Fall       ; CLK             ;
;  MAR[4]   ; CLK        ; 4.202 ; 4.202 ; Fall       ; CLK             ;
;  MAR[5]   ; CLK        ; 4.042 ; 4.042 ; Fall       ; CLK             ;
;  MAR[6]   ; CLK        ; 4.067 ; 4.067 ; Fall       ; CLK             ;
;  MAR[7]   ; CLK        ; 4.291 ; 4.291 ; Fall       ; CLK             ;
; MBR[*]    ; CLK        ; 3.975 ; 3.975 ; Fall       ; CLK             ;
;  MBR[0]   ; CLK        ; 4.090 ; 4.090 ; Fall       ; CLK             ;
;  MBR[1]   ; CLK        ; 4.032 ; 4.032 ; Fall       ; CLK             ;
;  MBR[2]   ; CLK        ; 3.980 ; 3.980 ; Fall       ; CLK             ;
;  MBR[3]   ; CLK        ; 3.982 ; 3.982 ; Fall       ; CLK             ;
;  MBR[4]   ; CLK        ; 4.110 ; 4.110 ; Fall       ; CLK             ;
;  MBR[5]   ; CLK        ; 4.053 ; 4.053 ; Fall       ; CLK             ;
;  MBR[6]   ; CLK        ; 3.975 ; 3.975 ; Fall       ; CLK             ;
;  MBR[7]   ; CLK        ; 4.050 ; 4.050 ; Fall       ; CLK             ;
; PC[*]     ; CLK        ; 3.836 ; 3.836 ; Fall       ; CLK             ;
;  PC[0]    ; CLK        ; 3.836 ; 3.836 ; Fall       ; CLK             ;
;  PC[1]    ; CLK        ; 4.158 ; 4.158 ; Fall       ; CLK             ;
;  PC[2]    ; CLK        ; 4.270 ; 4.270 ; Fall       ; CLK             ;
;  PC[3]    ; CLK        ; 4.255 ; 4.255 ; Fall       ; CLK             ;
;  PC[4]    ; CLK        ; 4.229 ; 4.229 ; Fall       ; CLK             ;
;  PC[5]    ; CLK        ; 4.231 ; 4.231 ; Fall       ; CLK             ;
;  PC[6]    ; CLK        ; 3.941 ; 3.941 ; Fall       ; CLK             ;
;  PC[7]    ; CLK        ; 4.269 ; 4.269 ; Fall       ; CLK             ;
; Q[*]      ; CLK        ; 5.832 ; 5.832 ; Fall       ; CLK             ;
;  Q[0]     ; CLK        ; 5.939 ; 5.939 ; Fall       ; CLK             ;
;  Q[1]     ; CLK        ; 5.937 ; 5.937 ; Fall       ; CLK             ;
;  Q[2]     ; CLK        ; 5.942 ; 5.942 ; Fall       ; CLK             ;
;  Q[3]     ; CLK        ; 5.933 ; 5.933 ; Fall       ; CLK             ;
;  Q[4]     ; CLK        ; 5.935 ; 5.935 ; Fall       ; CLK             ;
;  Q[5]     ; CLK        ; 5.832 ; 5.832 ; Fall       ; CLK             ;
;  Q[6]     ; CLK        ; 5.989 ; 5.989 ; Fall       ; CLK             ;
;  Q[7]     ; CLK        ; 5.918 ; 5.918 ; Fall       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.615   ; 0.215 ; N/A      ; N/A     ; -2.567              ;
;  CLK             ; -6.615   ; 0.215 ; N/A      ; N/A     ; -2.567              ;
; Design-wide TNS  ; -306.677 ; 0.0   ; 0.0      ; 0.0     ; -255.119            ;
;  CLK             ; -306.677 ; 0.000 ; N/A      ; N/A     ; -255.119            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; uIR[*]    ; CLK        ; 13.983 ; 13.983 ; Rise       ; CLK             ;
;  uIR[0]   ; CLK        ; 13.271 ; 13.271 ; Rise       ; CLK             ;
;  uIR[1]   ; CLK        ; 13.264 ; 13.264 ; Rise       ; CLK             ;
;  uIR[2]   ; CLK        ; 13.689 ; 13.689 ; Rise       ; CLK             ;
;  uIR[3]   ; CLK        ; 13.805 ; 13.805 ; Rise       ; CLK             ;
;  uIR[4]   ; CLK        ; 12.688 ; 12.688 ; Rise       ; CLK             ;
;  uIR[5]   ; CLK        ; 13.726 ; 13.726 ; Rise       ; CLK             ;
;  uIR[6]   ; CLK        ; 13.983 ; 13.983 ; Rise       ; CLK             ;
;  uIR[7]   ; CLK        ; 13.759 ; 13.759 ; Rise       ; CLK             ;
; MAR[*]    ; CLK        ; 10.435 ; 10.435 ; Fall       ; CLK             ;
;  MAR[0]   ; CLK        ; 9.346  ; 9.346  ; Fall       ; CLK             ;
;  MAR[1]   ; CLK        ; 10.435 ; 10.435 ; Fall       ; CLK             ;
;  MAR[2]   ; CLK        ; 10.001 ; 10.001 ; Fall       ; CLK             ;
;  MAR[3]   ; CLK        ; 9.014  ; 9.014  ; Fall       ; CLK             ;
;  MAR[4]   ; CLK        ; 10.356 ; 10.356 ; Fall       ; CLK             ;
;  MAR[5]   ; CLK        ; 9.726  ; 9.726  ; Fall       ; CLK             ;
;  MAR[6]   ; CLK        ; 9.987  ; 9.987  ; Fall       ; CLK             ;
;  MAR[7]   ; CLK        ; 10.306 ; 10.306 ; Fall       ; CLK             ;
; MBR[*]    ; CLK        ; 10.075 ; 10.075 ; Fall       ; CLK             ;
;  MBR[0]   ; CLK        ; 9.826  ; 9.826  ; Fall       ; CLK             ;
;  MBR[1]   ; CLK        ; 9.688  ; 9.688  ; Fall       ; CLK             ;
;  MBR[2]   ; CLK        ; 9.695  ; 9.695  ; Fall       ; CLK             ;
;  MBR[3]   ; CLK        ; 9.680  ; 9.680  ; Fall       ; CLK             ;
;  MBR[4]   ; CLK        ; 10.075 ; 10.075 ; Fall       ; CLK             ;
;  MBR[5]   ; CLK        ; 9.709  ; 9.709  ; Fall       ; CLK             ;
;  MBR[6]   ; CLK        ; 9.675  ; 9.675  ; Fall       ; CLK             ;
;  MBR[7]   ; CLK        ; 9.710  ; 9.710  ; Fall       ; CLK             ;
; PC[*]     ; CLK        ; 10.531 ; 10.531 ; Fall       ; CLK             ;
;  PC[0]    ; CLK        ; 9.010  ; 9.010  ; Fall       ; CLK             ;
;  PC[1]    ; CLK        ; 10.094 ; 10.094 ; Fall       ; CLK             ;
;  PC[2]    ; CLK        ; 10.531 ; 10.531 ; Fall       ; CLK             ;
;  PC[3]    ; CLK        ; 10.323 ; 10.323 ; Fall       ; CLK             ;
;  PC[4]    ; CLK        ; 10.407 ; 10.407 ; Fall       ; CLK             ;
;  PC[5]    ; CLK        ; 10.398 ; 10.398 ; Fall       ; CLK             ;
;  PC[6]    ; CLK        ; 9.478  ; 9.478  ; Fall       ; CLK             ;
;  PC[7]    ; CLK        ; 10.457 ; 10.457 ; Fall       ; CLK             ;
; Q[*]      ; CLK        ; 13.463 ; 13.463 ; Fall       ; CLK             ;
;  Q[0]     ; CLK        ; 13.394 ; 13.394 ; Fall       ; CLK             ;
;  Q[1]     ; CLK        ; 13.371 ; 13.371 ; Fall       ; CLK             ;
;  Q[2]     ; CLK        ; 13.375 ; 13.375 ; Fall       ; CLK             ;
;  Q[3]     ; CLK        ; 13.360 ; 13.360 ; Fall       ; CLK             ;
;  Q[4]     ; CLK        ; 13.365 ; 13.365 ; Fall       ; CLK             ;
;  Q[5]     ; CLK        ; 13.261 ; 13.261 ; Fall       ; CLK             ;
;  Q[6]     ; CLK        ; 13.463 ; 13.463 ; Fall       ; CLK             ;
;  Q[7]     ; CLK        ; 13.365 ; 13.365 ; Fall       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; uIR[*]    ; CLK        ; 5.749 ; 5.749 ; Rise       ; CLK             ;
;  uIR[0]   ; CLK        ; 5.843 ; 5.843 ; Rise       ; CLK             ;
;  uIR[1]   ; CLK        ; 5.841 ; 5.841 ; Rise       ; CLK             ;
;  uIR[2]   ; CLK        ; 5.975 ; 5.975 ; Rise       ; CLK             ;
;  uIR[3]   ; CLK        ; 6.065 ; 6.065 ; Rise       ; CLK             ;
;  uIR[4]   ; CLK        ; 5.749 ; 5.749 ; Rise       ; CLK             ;
;  uIR[5]   ; CLK        ; 6.041 ; 6.041 ; Rise       ; CLK             ;
;  uIR[6]   ; CLK        ; 6.205 ; 6.205 ; Rise       ; CLK             ;
;  uIR[7]   ; CLK        ; 6.060 ; 6.060 ; Rise       ; CLK             ;
; MAR[*]    ; CLK        ; 3.841 ; 3.841 ; Fall       ; CLK             ;
;  MAR[0]   ; CLK        ; 3.919 ; 3.919 ; Fall       ; CLK             ;
;  MAR[1]   ; CLK        ; 4.250 ; 4.250 ; Fall       ; CLK             ;
;  MAR[2]   ; CLK        ; 4.072 ; 4.072 ; Fall       ; CLK             ;
;  MAR[3]   ; CLK        ; 3.841 ; 3.841 ; Fall       ; CLK             ;
;  MAR[4]   ; CLK        ; 4.202 ; 4.202 ; Fall       ; CLK             ;
;  MAR[5]   ; CLK        ; 4.042 ; 4.042 ; Fall       ; CLK             ;
;  MAR[6]   ; CLK        ; 4.067 ; 4.067 ; Fall       ; CLK             ;
;  MAR[7]   ; CLK        ; 4.291 ; 4.291 ; Fall       ; CLK             ;
; MBR[*]    ; CLK        ; 3.975 ; 3.975 ; Fall       ; CLK             ;
;  MBR[0]   ; CLK        ; 4.090 ; 4.090 ; Fall       ; CLK             ;
;  MBR[1]   ; CLK        ; 4.032 ; 4.032 ; Fall       ; CLK             ;
;  MBR[2]   ; CLK        ; 3.980 ; 3.980 ; Fall       ; CLK             ;
;  MBR[3]   ; CLK        ; 3.982 ; 3.982 ; Fall       ; CLK             ;
;  MBR[4]   ; CLK        ; 4.110 ; 4.110 ; Fall       ; CLK             ;
;  MBR[5]   ; CLK        ; 4.053 ; 4.053 ; Fall       ; CLK             ;
;  MBR[6]   ; CLK        ; 3.975 ; 3.975 ; Fall       ; CLK             ;
;  MBR[7]   ; CLK        ; 4.050 ; 4.050 ; Fall       ; CLK             ;
; PC[*]     ; CLK        ; 3.836 ; 3.836 ; Fall       ; CLK             ;
;  PC[0]    ; CLK        ; 3.836 ; 3.836 ; Fall       ; CLK             ;
;  PC[1]    ; CLK        ; 4.158 ; 4.158 ; Fall       ; CLK             ;
;  PC[2]    ; CLK        ; 4.270 ; 4.270 ; Fall       ; CLK             ;
;  PC[3]    ; CLK        ; 4.255 ; 4.255 ; Fall       ; CLK             ;
;  PC[4]    ; CLK        ; 4.229 ; 4.229 ; Fall       ; CLK             ;
;  PC[5]    ; CLK        ; 4.231 ; 4.231 ; Fall       ; CLK             ;
;  PC[6]    ; CLK        ; 3.941 ; 3.941 ; Fall       ; CLK             ;
;  PC[7]    ; CLK        ; 4.269 ; 4.269 ; Fall       ; CLK             ;
; Q[*]      ; CLK        ; 5.832 ; 5.832 ; Fall       ; CLK             ;
;  Q[0]     ; CLK        ; 5.939 ; 5.939 ; Fall       ; CLK             ;
;  Q[1]     ; CLK        ; 5.937 ; 5.937 ; Fall       ; CLK             ;
;  Q[2]     ; CLK        ; 5.942 ; 5.942 ; Fall       ; CLK             ;
;  Q[3]     ; CLK        ; 5.933 ; 5.933 ; Fall       ; CLK             ;
;  Q[4]     ; CLK        ; 5.935 ; 5.935 ; Fall       ; CLK             ;
;  Q[5]     ; CLK        ; 5.832 ; 5.832 ; Fall       ; CLK             ;
;  Q[6]     ; CLK        ; 5.989 ; 5.989 ; Fall       ; CLK             ;
;  Q[7]     ; CLK        ; 5.918 ; 5.918 ; Fall       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 0        ; 8        ; 528      ; 248      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 0        ; 8        ; 528      ; 248      ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 40    ; 40   ;
; Unconstrained Output Port Paths ; 152   ; 152  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 25 20:13:57 2025
Info: Command: quartus_sta arch -c arch
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'arch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.615
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.615      -306.677 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567      -255.119 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.477
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.477      -122.134 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -180.070 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4556 megabytes
    Info: Processing ended: Tue Mar 25 20:13:57 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


