
final_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038d0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000004c  080039dc  080039dc  000139dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a28  08003a28  0002003c  2**0
                  CONTENTS
  4 .ARM          00000000  08003a28  08003a28  0002003c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003a28  08003a28  0002003c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a28  08003a28  00013a28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a2c  08003a2c  00013a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000003c  20000000  08003a30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005bc  2000003c  08003a6c  0002003c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005f8  08003a6c  000205f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d600  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002031  00000000  00000000  0002d665  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d78  00000000  00000000  0002f698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c60  00000000  00000000  00030410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000177fa  00000000  00000000  00031070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000105a9  00000000  00000000  0004886a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086fed  00000000  00000000  00058e13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dfe00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036f0  00000000  00000000  000dfe54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000003c 	.word	0x2000003c
 8000128:	00000000 	.word	0x00000000
 800012c:	080039c4 	.word	0x080039c4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000040 	.word	0x20000040
 8000148:	080039c4 	.word	0x080039c4

0800014c <subKeyProcess>:

GPIO_TypeDef* BUTTON_PORT[MAX_BUTTON] = {BUTTON1_GPIO_Port, BUTTON2_GPIO_Port, BUTTON3_GPIO_Port};
uint16_t BUTTON_PIN[MAX_BUTTON] = {BUTTON1_Pin, BUTTON2_Pin, BUTTON3_Pin};


void subKeyProcess(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	button_flag[index] = 1;
 8000154:	4a04      	ldr	r2, [pc, #16]	; (8000168 <subKeyProcess+0x1c>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	2101      	movs	r1, #1
 800015a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800015e:	bf00      	nop
 8000160:	370c      	adds	r7, #12
 8000162:	46bd      	mov	sp, r7
 8000164:	bc80      	pop	{r7}
 8000166:	4770      	bx	lr
 8000168:	200000a8 	.word	0x200000a8

0800016c <isButtonPressed>:

int isButtonPressed(int index){
 800016c:	b480      	push	{r7}
 800016e:	b083      	sub	sp, #12
 8000170:	af00      	add	r7, sp, #0
 8000172:	6078      	str	r0, [r7, #4]
	if (button_flag[index] == 1){
 8000174:	4a09      	ldr	r2, [pc, #36]	; (800019c <isButtonPressed+0x30>)
 8000176:	687b      	ldr	r3, [r7, #4]
 8000178:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800017c:	2b01      	cmp	r3, #1
 800017e:	d106      	bne.n	800018e <isButtonPressed+0x22>
		button_flag[index] = 0;
 8000180:	4a06      	ldr	r2, [pc, #24]	; (800019c <isButtonPressed+0x30>)
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	2100      	movs	r1, #0
 8000186:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800018a:	2301      	movs	r3, #1
 800018c:	e000      	b.n	8000190 <isButtonPressed+0x24>
	}else{
		return 0;
 800018e:	2300      	movs	r3, #0
	}
}
 8000190:	4618      	mov	r0, r3
 8000192:	370c      	adds	r7, #12
 8000194:	46bd      	mov	sp, r7
 8000196:	bc80      	pop	{r7}
 8000198:	4770      	bx	lr
 800019a:	bf00      	nop
 800019c:	200000a8 	.word	0x200000a8

080001a0 <getKeyInput>:
	}else{
		return 0;
	}
}

void getKeyInput(){
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_BUTTON; i++){
 80001a6:	2300      	movs	r3, #0
 80001a8:	607b      	str	r3, [r7, #4]
 80001aa:	e07e      	b.n	80002aa <getKeyInput+0x10a>
		keyReg2[i] = keyReg1[i];
 80001ac:	4a43      	ldr	r2, [pc, #268]	; (80002bc <getKeyInput+0x11c>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b4:	4942      	ldr	r1, [pc, #264]	; (80002c0 <getKeyInput+0x120>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		keyReg1[i] = keyReg0[i];
 80001bc:	4a41      	ldr	r2, [pc, #260]	; (80002c4 <getKeyInput+0x124>)
 80001be:	687b      	ldr	r3, [r7, #4]
 80001c0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c4:	493d      	ldr	r1, [pc, #244]	; (80002bc <getKeyInput+0x11c>)
 80001c6:	687b      	ldr	r3, [r7, #4]
 80001c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		keyReg0[i] = HAL_GPIO_ReadPin(BUTTON_PORT[i], BUTTON_PIN[i]);
 80001cc:	4a3e      	ldr	r2, [pc, #248]	; (80002c8 <getKeyInput+0x128>)
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d4:	493d      	ldr	r1, [pc, #244]	; (80002cc <getKeyInput+0x12c>)
 80001d6:	687b      	ldr	r3, [r7, #4]
 80001d8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80001dc:	4619      	mov	r1, r3
 80001de:	4610      	mov	r0, r2
 80001e0:	f001 fef4 	bl	8001fcc <HAL_GPIO_ReadPin>
 80001e4:	4603      	mov	r3, r0
 80001e6:	4619      	mov	r1, r3
 80001e8:	4a36      	ldr	r2, [pc, #216]	; (80002c4 <getKeyInput+0x124>)
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if ((keyReg0[i] == keyReg1[i]) && (keyReg1[i] == keyReg2[i])){
 80001f0:	4a34      	ldr	r2, [pc, #208]	; (80002c4 <getKeyInput+0x124>)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f8:	4930      	ldr	r1, [pc, #192]	; (80002bc <getKeyInput+0x11c>)
 80001fa:	687b      	ldr	r3, [r7, #4]
 80001fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000200:	429a      	cmp	r2, r3
 8000202:	d14f      	bne.n	80002a4 <getKeyInput+0x104>
 8000204:	4a2d      	ldr	r2, [pc, #180]	; (80002bc <getKeyInput+0x11c>)
 8000206:	687b      	ldr	r3, [r7, #4]
 8000208:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800020c:	492c      	ldr	r1, [pc, #176]	; (80002c0 <getKeyInput+0x120>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000214:	429a      	cmp	r2, r3
 8000216:	d145      	bne.n	80002a4 <getKeyInput+0x104>
			if (keyReg3[i] != keyReg2[i]){
 8000218:	4a2d      	ldr	r2, [pc, #180]	; (80002d0 <getKeyInput+0x130>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000220:	4927      	ldr	r1, [pc, #156]	; (80002c0 <getKeyInput+0x120>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000228:	429a      	cmp	r2, r3
 800022a:	d016      	beq.n	800025a <getKeyInput+0xba>
				keyReg3[i] = keyReg2[i];
 800022c:	4a24      	ldr	r2, [pc, #144]	; (80002c0 <getKeyInput+0x120>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000234:	4926      	ldr	r1, [pc, #152]	; (80002d0 <getKeyInput+0x130>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(keyReg3[i] == PRESSED_STATE){
 800023c:	4a24      	ldr	r2, [pc, #144]	; (80002d0 <getKeyInput+0x130>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000244:	2b00      	cmp	r3, #0
 8000246:	d12d      	bne.n	80002a4 <getKeyInput+0x104>
					subKeyProcess(i);
 8000248:	6878      	ldr	r0, [r7, #4]
 800024a:	f7ff ff7f 	bl	800014c <subKeyProcess>
					longPressedTime[i] = LONG_PRESSED_TIME; //(ms)
 800024e:	4a21      	ldr	r2, [pc, #132]	; (80002d4 <getKeyInput+0x134>)
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	21c8      	movs	r1, #200	; 0xc8
 8000254:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000258:	e024      	b.n	80002a4 <getKeyInput+0x104>
				}
			}else{
				if(keyReg3[i] == PRESSED_STATE){
 800025a:	4a1d      	ldr	r2, [pc, #116]	; (80002d0 <getKeyInput+0x130>)
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000262:	2b00      	cmp	r3, #0
 8000264:	d11e      	bne.n	80002a4 <getKeyInput+0x104>
					if (longPressedTime[i] > 0){
 8000266:	4a1b      	ldr	r2, [pc, #108]	; (80002d4 <getKeyInput+0x134>)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800026e:	2b00      	cmp	r3, #0
 8000270:	dd18      	ble.n	80002a4 <getKeyInput+0x104>
						longPressedTime[i]--;
 8000272:	4a18      	ldr	r2, [pc, #96]	; (80002d4 <getKeyInput+0x134>)
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800027a:	1e5a      	subs	r2, r3, #1
 800027c:	4915      	ldr	r1, [pc, #84]	; (80002d4 <getKeyInput+0x134>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
						if(longPressedTime[i] == 0){
 8000284:	4a13      	ldr	r2, [pc, #76]	; (80002d4 <getKeyInput+0x134>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800028c:	2b00      	cmp	r3, #0
 800028e:	d109      	bne.n	80002a4 <getKeyInput+0x104>
							longPressedTime[i] = LONG_PRESSED_TIME;
 8000290:	4a10      	ldr	r2, [pc, #64]	; (80002d4 <getKeyInput+0x134>)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	21c8      	movs	r1, #200	; 0xc8
 8000296:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
							button_long_flag[i] = 1;
 800029a:	4a0f      	ldr	r2, [pc, #60]	; (80002d8 <getKeyInput+0x138>)
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	2101      	movs	r1, #1
 80002a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < MAX_BUTTON; i++){
 80002a4:	687b      	ldr	r3, [r7, #4]
 80002a6:	3301      	adds	r3, #1
 80002a8:	607b      	str	r3, [r7, #4]
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	2b02      	cmp	r3, #2
 80002ae:	f77f af7d 	ble.w	80001ac <getKeyInput+0xc>
					}
				}
			}
		}
	}
}
 80002b2:	bf00      	nop
 80002b4:	bf00      	nop
 80002b6:	3708      	adds	r7, #8
 80002b8:	46bd      	mov	sp, r7
 80002ba:	bd80      	pop	{r7, pc}
 80002bc:	2000008c 	.word	0x2000008c
 80002c0:	200000dc 	.word	0x200000dc
 80002c4:	200000c0 	.word	0x200000c0
 80002c8:	20000000 	.word	0x20000000
 80002cc:	2000000c 	.word	0x2000000c
 80002d0:	200000b4 	.word	0x200000b4
 80002d4:	2000009c 	.word	0x2000009c
 80002d8:	200000cc 	.word	0x200000cc

080002dc <lcd_send_cmd>:
 * @param  lcd: Pointer to the LCD handle
 * @param  cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 80002dc:	b580      	push	{r7, lr}
 80002de:	b086      	sub	sp, #24
 80002e0:	af02      	add	r7, sp, #8
 80002e2:	6078      	str	r0, [r7, #4]
 80002e4:	460b      	mov	r3, r1
 80002e6:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (cmd & 0xF0);            // Extract upper nibble
 80002e8:	78fb      	ldrb	r3, [r7, #3]
 80002ea:	f023 030f 	bic.w	r3, r3, #15
 80002ee:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((cmd << 4) & 0xF0);     // Extract lower nibble
 80002f0:	78fb      	ldrb	r3, [r7, #3]
 80002f2:	011b      	lsls	r3, r3, #4
 80002f4:	73bb      	strb	r3, [r7, #14]

    data_t[0] = upper_nibble | 0x0C;  // en=1, rs=0
 80002f6:	7bfb      	ldrb	r3, [r7, #15]
 80002f8:	f043 030c 	orr.w	r3, r3, #12
 80002fc:	b2db      	uxtb	r3, r3
 80002fe:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x08;  // en=0, rs=0
 8000300:	7bfb      	ldrb	r3, [r7, #15]
 8000302:	f043 0308 	orr.w	r3, r3, #8
 8000306:	b2db      	uxtb	r3, r3
 8000308:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0C;  // en=1, rs=0
 800030a:	7bbb      	ldrb	r3, [r7, #14]
 800030c:	f043 030c 	orr.w	r3, r3, #12
 8000310:	b2db      	uxtb	r3, r3
 8000312:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x08;  // en=0, rs=0
 8000314:	7bbb      	ldrb	r3, [r7, #14]
 8000316:	f043 0308 	orr.w	r3, r3, #8
 800031a:	b2db      	uxtb	r3, r3
 800031c:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	6818      	ldr	r0, [r3, #0]
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	791b      	ldrb	r3, [r3, #4]
 8000326:	b299      	uxth	r1, r3
 8000328:	f107 0208 	add.w	r2, r7, #8
 800032c:	2364      	movs	r3, #100	; 0x64
 800032e:	9300      	str	r3, [sp, #0]
 8000330:	2304      	movs	r3, #4
 8000332:	f001 ffd7 	bl	80022e4 <HAL_I2C_Master_Transmit>
}
 8000336:	bf00      	nop
 8000338:	3710      	adds	r7, #16
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}

0800033e <lcd_send_data>:
 * @param  lcd: Pointer to the LCD handle
 * @param  data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 800033e:	b580      	push	{r7, lr}
 8000340:	b086      	sub	sp, #24
 8000342:	af02      	add	r7, sp, #8
 8000344:	6078      	str	r0, [r7, #4]
 8000346:	460b      	mov	r3, r1
 8000348:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (data & 0xF0);            // Extract upper nibble
 800034a:	78fb      	ldrb	r3, [r7, #3]
 800034c:	f023 030f 	bic.w	r3, r3, #15
 8000350:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((data << 4) & 0xF0);     // Extract lower nibble
 8000352:	78fb      	ldrb	r3, [r7, #3]
 8000354:	011b      	lsls	r3, r3, #4
 8000356:	73bb      	strb	r3, [r7, #14]

    data_t[0] = upper_nibble | 0x0D;  // en=1, rs=1
 8000358:	7bfb      	ldrb	r3, [r7, #15]
 800035a:	f043 030d 	orr.w	r3, r3, #13
 800035e:	b2db      	uxtb	r3, r3
 8000360:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x09;  // en=0, rs=1
 8000362:	7bfb      	ldrb	r3, [r7, #15]
 8000364:	f043 0309 	orr.w	r3, r3, #9
 8000368:	b2db      	uxtb	r3, r3
 800036a:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0D;  // en=1, rs=1
 800036c:	7bbb      	ldrb	r3, [r7, #14]
 800036e:	f043 030d 	orr.w	r3, r3, #13
 8000372:	b2db      	uxtb	r3, r3
 8000374:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x09;  // en=0, rs=1
 8000376:	7bbb      	ldrb	r3, [r7, #14]
 8000378:	f043 0309 	orr.w	r3, r3, #9
 800037c:	b2db      	uxtb	r3, r3
 800037e:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	6818      	ldr	r0, [r3, #0]
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	791b      	ldrb	r3, [r3, #4]
 8000388:	b299      	uxth	r1, r3
 800038a:	f107 0208 	add.w	r2, r7, #8
 800038e:	2364      	movs	r3, #100	; 0x64
 8000390:	9300      	str	r3, [sp, #0]
 8000392:	2304      	movs	r3, #4
 8000394:	f001 ffa6 	bl	80022e4 <HAL_I2C_Master_Transmit>
}
 8000398:	bf00      	nop
 800039a:	3710      	adds	r7, #16
 800039c:	46bd      	mov	sp, r7
 800039e:	bd80      	pop	{r7, pc}

080003a0 <lcd_clear>:
 * @brief  Clears the LCD display.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b084      	sub	sp, #16
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(lcd, 0x80);  // Move cursor to the home position
 80003a8:	2180      	movs	r1, #128	; 0x80
 80003aa:	6878      	ldr	r0, [r7, #4]
 80003ac:	f7ff ff96 	bl	80002dc <lcd_send_cmd>
    // Clear all characters
    // 16x4 = 64 characters
    // 20x4 = 80 characters
    // So 80 character clearing is enough for both 16x2, 16x4, 20x2 and 20x5 displays
    for (int i = 0; i < 80; i++)
 80003b0:	2300      	movs	r3, #0
 80003b2:	60fb      	str	r3, [r7, #12]
 80003b4:	e006      	b.n	80003c4 <lcd_clear+0x24>
    {
        lcd_send_data(lcd, ' ');  // Write a space on each position
 80003b6:	2120      	movs	r1, #32
 80003b8:	6878      	ldr	r0, [r7, #4]
 80003ba:	f7ff ffc0 	bl	800033e <lcd_send_data>
    for (int i = 0; i < 80; i++)
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	3301      	adds	r3, #1
 80003c2:	60fb      	str	r3, [r7, #12]
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	2b4f      	cmp	r3, #79	; 0x4f
 80003c8:	ddf5      	ble.n	80003b6 <lcd_clear+0x16>
    }
}
 80003ca:	bf00      	nop
 80003cc:	bf00      	nop
 80003ce:	3710      	adds	r7, #16
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bd80      	pop	{r7, pc}

080003d4 <lcd_gotoxy>:
 * @param  col: Column number (0-15)
 * @param  row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 80003d4:	b580      	push	{r7, lr}
 80003d6:	b086      	sub	sp, #24
 80003d8:	af00      	add	r7, sp, #0
 80003da:	60f8      	str	r0, [r7, #12]
 80003dc:	60b9      	str	r1, [r7, #8]
 80003de:	607a      	str	r2, [r7, #4]
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	2b03      	cmp	r3, #3
 80003e4:	d824      	bhi.n	8000430 <lcd_gotoxy+0x5c>
 80003e6:	a201      	add	r2, pc, #4	; (adr r2, 80003ec <lcd_gotoxy+0x18>)
 80003e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003ec:	080003fd 	.word	0x080003fd
 80003f0:	08000407 	.word	0x08000407
 80003f4:	08000411 	.word	0x08000411
 80003f8:	0800041b 	.word	0x0800041b
    uint8_t address;

    switch (row)
    {
        case 0: address = 0x80 + col; break;  // First row
 80003fc:	68bb      	ldr	r3, [r7, #8]
 80003fe:	b2db      	uxtb	r3, r3
 8000400:	3b80      	subs	r3, #128	; 0x80
 8000402:	75fb      	strb	r3, [r7, #23]
 8000404:	e00e      	b.n	8000424 <lcd_gotoxy+0x50>
        case 1: address = 0xC0 + col; break;  // Second row
 8000406:	68bb      	ldr	r3, [r7, #8]
 8000408:	b2db      	uxtb	r3, r3
 800040a:	3b40      	subs	r3, #64	; 0x40
 800040c:	75fb      	strb	r3, [r7, #23]
 800040e:	e009      	b.n	8000424 <lcd_gotoxy+0x50>
        case 2: address = 0x94 + col; break;  // Third row
 8000410:	68bb      	ldr	r3, [r7, #8]
 8000412:	b2db      	uxtb	r3, r3
 8000414:	3b6c      	subs	r3, #108	; 0x6c
 8000416:	75fb      	strb	r3, [r7, #23]
 8000418:	e004      	b.n	8000424 <lcd_gotoxy+0x50>
        case 3: address = 0xD4 + col; break;  // Fourth row
 800041a:	68bb      	ldr	r3, [r7, #8]
 800041c:	b2db      	uxtb	r3, r3
 800041e:	3b2c      	subs	r3, #44	; 0x2c
 8000420:	75fb      	strb	r3, [r7, #23]
 8000422:	bf00      	nop
        default: return;  // Ignore invalid row numbers
    }

    lcd_send_cmd(lcd, address);  // Send command to move the cursor
 8000424:	7dfb      	ldrb	r3, [r7, #23]
 8000426:	4619      	mov	r1, r3
 8000428:	68f8      	ldr	r0, [r7, #12]
 800042a:	f7ff ff57 	bl	80002dc <lcd_send_cmd>
 800042e:	e000      	b.n	8000432 <lcd_gotoxy+0x5e>
        default: return;  // Ignore invalid row numbers
 8000430:	bf00      	nop
}
 8000432:	3718      	adds	r7, #24
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}

08000438 <lcd_init>:
 * @brief  Initializes the LCD in 4-bit mode.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);  // Wait for LCD power-up
 8000440:	2032      	movs	r0, #50	; 0x32
 8000442:	f001 fb0d 	bl	8001a60 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000446:	2130      	movs	r1, #48	; 0x30
 8000448:	6878      	ldr	r0, [r7, #4]
 800044a:	f7ff ff47 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(5);
 800044e:	2005      	movs	r0, #5
 8000450:	f001 fb06 	bl	8001a60 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000454:	2130      	movs	r1, #48	; 0x30
 8000456:	6878      	ldr	r0, [r7, #4]
 8000458:	f7ff ff40 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(1);
 800045c:	2001      	movs	r0, #1
 800045e:	f001 faff 	bl	8001a60 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000462:	2130      	movs	r1, #48	; 0x30
 8000464:	6878      	ldr	r0, [r7, #4]
 8000466:	f7ff ff39 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(10);
 800046a:	200a      	movs	r0, #10
 800046c:	f001 faf8 	bl	8001a60 <HAL_Delay>
    lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 8000470:	2120      	movs	r1, #32
 8000472:	6878      	ldr	r0, [r7, #4]
 8000474:	f7ff ff32 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(10);
 8000478:	200a      	movs	r0, #10
 800047a:	f001 faf1 	bl	8001a60 <HAL_Delay>

    // LCD configuration commands
    lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 800047e:	2128      	movs	r1, #40	; 0x28
 8000480:	6878      	ldr	r0, [r7, #4]
 8000482:	f7ff ff2b 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(1);
 8000486:	2001      	movs	r0, #1
 8000488:	f001 faea 	bl	8001a60 <HAL_Delay>
    lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 800048c:	2108      	movs	r1, #8
 800048e:	6878      	ldr	r0, [r7, #4]
 8000490:	f7ff ff24 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(1);
 8000494:	2001      	movs	r0, #1
 8000496:	f001 fae3 	bl	8001a60 <HAL_Delay>
    lcd_send_cmd(lcd, 0x01);  // Clear display
 800049a:	2101      	movs	r1, #1
 800049c:	6878      	ldr	r0, [r7, #4]
 800049e:	f7ff ff1d 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(2);
 80004a2:	2002      	movs	r0, #2
 80004a4:	f001 fadc 	bl	8001a60 <HAL_Delay>
    lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 80004a8:	2106      	movs	r1, #6
 80004aa:	6878      	ldr	r0, [r7, #4]
 80004ac:	f7ff ff16 	bl	80002dc <lcd_send_cmd>
    HAL_Delay(1);
 80004b0:	2001      	movs	r0, #1
 80004b2:	f001 fad5 	bl	8001a60 <HAL_Delay>
    lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 80004b6:	210c      	movs	r1, #12
 80004b8:	6878      	ldr	r0, [r7, #4]
 80004ba:	f7ff ff0f 	bl	80002dc <lcd_send_cmd>
}
 80004be:	bf00      	nop
 80004c0:	3708      	adds	r7, #8
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}

080004c6 <lcd_puts>:
 * @param  lcd: Pointer to the LCD handle
 * @param  str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 80004c6:	b580      	push	{r7, lr}
 80004c8:	b082      	sub	sp, #8
 80004ca:	af00      	add	r7, sp, #0
 80004cc:	6078      	str	r0, [r7, #4]
 80004ce:	6039      	str	r1, [r7, #0]
    while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 80004d0:	e007      	b.n	80004e2 <lcd_puts+0x1c>
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	1c5a      	adds	r2, r3, #1
 80004d6:	603a      	str	r2, [r7, #0]
 80004d8:	781b      	ldrb	r3, [r3, #0]
 80004da:	4619      	mov	r1, r3
 80004dc:	6878      	ldr	r0, [r7, #4]
 80004de:	f7ff ff2e 	bl	800033e <lcd_send_data>
 80004e2:	683b      	ldr	r3, [r7, #0]
 80004e4:	781b      	ldrb	r3, [r3, #0]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d1f3      	bne.n	80004d2 <lcd_puts+0xc>
}
 80004ea:	bf00      	nop
 80004ec:	bf00      	nop
 80004ee:	3708      	adds	r7, #8
 80004f0:	46bd      	mov	sp, r7
 80004f2:	bd80      	pop	{r7, pc}

080004f4 <updateTrafficLight>:
#include "global.h"
int one_sec_tick = 0;
int is_yellow = 0;
int is_green = 0;
int is_red = 0;
void updateTrafficLight(int state) {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b082      	sub	sp, #8
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
	if (mode == AUTO_STATE){
 80004fc:	4bc2      	ldr	r3, [pc, #776]	; (8000808 <updateTrafficLight+0x314>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	2b01      	cmp	r3, #1
 8000502:	d15f      	bne.n	80005c4 <updateTrafficLight+0xd0>
		HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_RESET);
 8000504:	2200      	movs	r2, #0
 8000506:	f44f 7180 	mov.w	r1, #256	; 0x100
 800050a:	48c0      	ldr	r0, [pc, #768]	; (800080c <updateTrafficLight+0x318>)
 800050c:	f001 fd75 	bl	8001ffa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_RESET);
 8000510:	2200      	movs	r2, #0
 8000512:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000516:	48bd      	ldr	r0, [pc, #756]	; (800080c <updateTrafficLight+0x318>)
 8000518:	f001 fd6f 	bl	8001ffa <HAL_GPIO_WritePin>
		switch (road1_state){
 800051c:	4bbc      	ldr	r3, [pc, #752]	; (8000810 <updateTrafficLight+0x31c>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2b0d      	cmp	r3, #13
 8000522:	d013      	beq.n	800054c <updateTrafficLight+0x58>
 8000524:	2b0d      	cmp	r3, #13
 8000526:	dc1f      	bgt.n	8000568 <updateTrafficLight+0x74>
 8000528:	2b0b      	cmp	r3, #11
 800052a:	d002      	beq.n	8000532 <updateTrafficLight+0x3e>
 800052c:	2b0c      	cmp	r3, #12
 800052e:	d014      	beq.n	800055a <updateTrafficLight+0x66>
			case NORMAL_YELLOW:
//				HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_RESET);
				HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
				break;
			default:
				break;
 8000530:	e01a      	b.n	8000568 <updateTrafficLight+0x74>
				HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_SET);
 8000532:	2201      	movs	r2, #1
 8000534:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000538:	48b4      	ldr	r0, [pc, #720]	; (800080c <updateTrafficLight+0x318>)
 800053a:	f001 fd5e 	bl	8001ffa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
 800053e:	2201      	movs	r2, #1
 8000540:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000544:	48b1      	ldr	r0, [pc, #708]	; (800080c <updateTrafficLight+0x318>)
 8000546:	f001 fd58 	bl	8001ffa <HAL_GPIO_WritePin>
				break;
 800054a:	e00e      	b.n	800056a <updateTrafficLight+0x76>
				HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_SET);
 800054c:	2201      	movs	r2, #1
 800054e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000552:	48ae      	ldr	r0, [pc, #696]	; (800080c <updateTrafficLight+0x318>)
 8000554:	f001 fd51 	bl	8001ffa <HAL_GPIO_WritePin>
				break;
 8000558:	e007      	b.n	800056a <updateTrafficLight+0x76>
				HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
 800055a:	2201      	movs	r2, #1
 800055c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000560:	48aa      	ldr	r0, [pc, #680]	; (800080c <updateTrafficLight+0x318>)
 8000562:	f001 fd4a 	bl	8001ffa <HAL_GPIO_WritePin>
				break;
 8000566:	e000      	b.n	800056a <updateTrafficLight+0x76>
				break;
 8000568:	bf00      	nop
		}

		HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_RESET);
 800056a:	2200      	movs	r2, #0
 800056c:	2180      	movs	r1, #128	; 0x80
 800056e:	48a9      	ldr	r0, [pc, #676]	; (8000814 <updateTrafficLight+0x320>)
 8000570:	f001 fd43 	bl	8001ffa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_RESET);
 8000574:	2200      	movs	r2, #0
 8000576:	2140      	movs	r1, #64	; 0x40
 8000578:	48a7      	ldr	r0, [pc, #668]	; (8000818 <updateTrafficLight+0x324>)
 800057a:	f001 fd3e 	bl	8001ffa <HAL_GPIO_WritePin>
		switch (road2_state){
 800057e:	4ba7      	ldr	r3, [pc, #668]	; (800081c <updateTrafficLight+0x328>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	2b0d      	cmp	r3, #13
 8000584:	d012      	beq.n	80005ac <updateTrafficLight+0xb8>
 8000586:	2b0d      	cmp	r3, #13
 8000588:	f300 8134 	bgt.w	80007f4 <updateTrafficLight+0x300>
 800058c:	2b0b      	cmp	r3, #11
 800058e:	d002      	beq.n	8000596 <updateTrafficLight+0xa2>
 8000590:	2b0c      	cmp	r3, #12
 8000592:	d011      	beq.n	80005b8 <updateTrafficLight+0xc4>
			case NORMAL_YELLOW:
//				HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_RESET);
				HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
				break;
			default:
				break;
 8000594:	e12e      	b.n	80007f4 <updateTrafficLight+0x300>
				HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_SET);
 8000596:	2201      	movs	r2, #1
 8000598:	2180      	movs	r1, #128	; 0x80
 800059a:	489e      	ldr	r0, [pc, #632]	; (8000814 <updateTrafficLight+0x320>)
 800059c:	f001 fd2d 	bl	8001ffa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
 80005a0:	2201      	movs	r2, #1
 80005a2:	2140      	movs	r1, #64	; 0x40
 80005a4:	489c      	ldr	r0, [pc, #624]	; (8000818 <updateTrafficLight+0x324>)
 80005a6:	f001 fd28 	bl	8001ffa <HAL_GPIO_WritePin>
				break;
 80005aa:	e128      	b.n	80007fe <updateTrafficLight+0x30a>
				HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_SET);
 80005ac:	2201      	movs	r2, #1
 80005ae:	2180      	movs	r1, #128	; 0x80
 80005b0:	4898      	ldr	r0, [pc, #608]	; (8000814 <updateTrafficLight+0x320>)
 80005b2:	f001 fd22 	bl	8001ffa <HAL_GPIO_WritePin>
				break;
 80005b6:	e122      	b.n	80007fe <updateTrafficLight+0x30a>
				HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
 80005b8:	2201      	movs	r2, #1
 80005ba:	2140      	movs	r1, #64	; 0x40
 80005bc:	4896      	ldr	r0, [pc, #600]	; (8000818 <updateTrafficLight+0x324>)
 80005be:	f001 fd1c 	bl	8001ffa <HAL_GPIO_WritePin>
				break;
 80005c2:	e11c      	b.n	80007fe <updateTrafficLight+0x30a>
		}
	}else if (mode == MANUAL_STATE || (mode == CONFIG_STATE)){
 80005c4:	4b90      	ldr	r3, [pc, #576]	; (8000808 <updateTrafficLight+0x314>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	2b02      	cmp	r3, #2
 80005ca:	d004      	beq.n	80005d6 <updateTrafficLight+0xe2>
 80005cc:	4b8e      	ldr	r3, [pc, #568]	; (8000808 <updateTrafficLight+0x314>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	2b03      	cmp	r3, #3
 80005d2:	f040 8111 	bne.w	80007f8 <updateTrafficLight+0x304>
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	2b1b      	cmp	r3, #27
 80005da:	f200 810f 	bhi.w	80007fc <updateTrafficLight+0x308>
 80005de:	a201      	add	r2, pc, #4	; (adr r2, 80005e4 <updateTrafficLight+0xf0>)
 80005e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005e4:	080007fd 	.word	0x080007fd
 80005e8:	080007fd 	.word	0x080007fd
 80005ec:	080007fd 	.word	0x080007fd
 80005f0:	080007fd 	.word	0x080007fd
 80005f4:	080007fd 	.word	0x080007fd
 80005f8:	080007fd 	.word	0x080007fd
 80005fc:	080007fd 	.word	0x080007fd
 8000600:	080007fd 	.word	0x080007fd
 8000604:	080007fd 	.word	0x080007fd
 8000608:	080007fd 	.word	0x080007fd
 800060c:	080007fd 	.word	0x080007fd
 8000610:	080007fd 	.word	0x080007fd
 8000614:	080007fd 	.word	0x080007fd
 8000618:	080007fd 	.word	0x080007fd
 800061c:	080007fd 	.word	0x080007fd
 8000620:	080007fd 	.word	0x080007fd
 8000624:	080007fd 	.word	0x080007fd
 8000628:	080007fd 	.word	0x080007fd
 800062c:	080007fd 	.word	0x080007fd
 8000630:	080007fd 	.word	0x080007fd
 8000634:	080007fd 	.word	0x080007fd
 8000638:	0800071d 	.word	0x0800071d
 800063c:	08000765 	.word	0x08000765
 8000640:	080007ad 	.word	0x080007ad
 8000644:	08000655 	.word	0x08000655
 8000648:	08000687 	.word	0x08000687
 800064c:	080006eb 	.word	0x080006eb
 8000650:	080006b9 	.word	0x080006b9
//				HAL_GPIO_TogglePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin);
//				HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
//				HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
				break;
			case BLINK_RED_GREEN:
				clearLED();
 8000654:	f000 f9e2 	bl	8000a1c <clearLED>
				HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_SET);
 8000658:	2201      	movs	r2, #1
 800065a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800065e:	486b      	ldr	r0, [pc, #428]	; (800080c <updateTrafficLight+0x318>)
 8000660:	f001 fccb 	bl	8001ffa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
 8000664:	2201      	movs	r2, #1
 8000666:	f44f 7100 	mov.w	r1, #512	; 0x200
 800066a:	4868      	ldr	r0, [pc, #416]	; (800080c <updateTrafficLight+0x318>)
 800066c:	f001 fcc5 	bl	8001ffa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_SET);
 8000670:	2201      	movs	r2, #1
 8000672:	2180      	movs	r1, #128	; 0x80
 8000674:	4867      	ldr	r0, [pc, #412]	; (8000814 <updateTrafficLight+0x320>)
 8000676:	f001 fcc0 	bl	8001ffa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_RESET);
 800067a:	2200      	movs	r2, #0
 800067c:	2140      	movs	r1, #64	; 0x40
 800067e:	4866      	ldr	r0, [pc, #408]	; (8000818 <updateTrafficLight+0x324>)
 8000680:	f001 fcbb 	bl	8001ffa <HAL_GPIO_WritePin>
				break;
 8000684:	e0bb      	b.n	80007fe <updateTrafficLight+0x30a>
			case BLINK_RED_YELLOW:
				clearLED();
 8000686:	f000 f9c9 	bl	8000a1c <clearLED>
				HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_SET);
 800068a:	2201      	movs	r2, #1
 800068c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000690:	485e      	ldr	r0, [pc, #376]	; (800080c <updateTrafficLight+0x318>)
 8000692:	f001 fcb2 	bl	8001ffa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
 8000696:	2201      	movs	r2, #1
 8000698:	f44f 7100 	mov.w	r1, #512	; 0x200
 800069c:	485b      	ldr	r0, [pc, #364]	; (800080c <updateTrafficLight+0x318>)
 800069e:	f001 fcac 	bl	8001ffa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_RESET);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2180      	movs	r1, #128	; 0x80
 80006a6:	485b      	ldr	r0, [pc, #364]	; (8000814 <updateTrafficLight+0x320>)
 80006a8:	f001 fca7 	bl	8001ffa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
 80006ac:	2201      	movs	r2, #1
 80006ae:	2140      	movs	r1, #64	; 0x40
 80006b0:	4859      	ldr	r0, [pc, #356]	; (8000818 <updateTrafficLight+0x324>)
 80006b2:	f001 fca2 	bl	8001ffa <HAL_GPIO_WritePin>
				break;
 80006b6:	e0a2      	b.n	80007fe <updateTrafficLight+0x30a>
			case BLINK_YELLOW_RED:
				clearLED();
 80006b8:	f000 f9b0 	bl	8000a1c <clearLED>
				HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_SET);
 80006bc:	2201      	movs	r2, #1
 80006be:	2180      	movs	r1, #128	; 0x80
 80006c0:	4854      	ldr	r0, [pc, #336]	; (8000814 <updateTrafficLight+0x320>)
 80006c2:	f001 fc9a 	bl	8001ffa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
 80006c6:	2201      	movs	r2, #1
 80006c8:	2140      	movs	r1, #64	; 0x40
 80006ca:	4853      	ldr	r0, [pc, #332]	; (8000818 <updateTrafficLight+0x324>)
 80006cc:	f001 fc95 	bl	8001ffa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_RESET);
 80006d0:	2200      	movs	r2, #0
 80006d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006d6:	484d      	ldr	r0, [pc, #308]	; (800080c <updateTrafficLight+0x318>)
 80006d8:	f001 fc8f 	bl	8001ffa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
 80006dc:	2201      	movs	r2, #1
 80006de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006e2:	484a      	ldr	r0, [pc, #296]	; (800080c <updateTrafficLight+0x318>)
 80006e4:	f001 fc89 	bl	8001ffa <HAL_GPIO_WritePin>
				break;
 80006e8:	e089      	b.n	80007fe <updateTrafficLight+0x30a>
			case BLINK_GREEN_RED:
				clearLED();
 80006ea:	f000 f997 	bl	8000a1c <clearLED>
				HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_SET);
 80006ee:	2201      	movs	r2, #1
 80006f0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006f4:	4845      	ldr	r0, [pc, #276]	; (800080c <updateTrafficLight+0x318>)
 80006f6:	f001 fc80 	bl	8001ffa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_RESET);
 80006fa:	2200      	movs	r2, #0
 80006fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000700:	4842      	ldr	r0, [pc, #264]	; (800080c <updateTrafficLight+0x318>)
 8000702:	f001 fc7a 	bl	8001ffa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_SET);
 8000706:	2201      	movs	r2, #1
 8000708:	2180      	movs	r1, #128	; 0x80
 800070a:	4842      	ldr	r0, [pc, #264]	; (8000814 <updateTrafficLight+0x320>)
 800070c:	f001 fc75 	bl	8001ffa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
 8000710:	2201      	movs	r2, #1
 8000712:	2140      	movs	r1, #64	; 0x40
 8000714:	4840      	ldr	r0, [pc, #256]	; (8000818 <updateTrafficLight+0x324>)
 8000716:	f001 fc70 	bl	8001ffa <HAL_GPIO_WritePin>
				break;
 800071a:	e070      	b.n	80007fe <updateTrafficLight+0x30a>
			case BLINK_RED:
				if (is_red == 0){
 800071c:	4b40      	ldr	r3, [pc, #256]	; (8000820 <updateTrafficLight+0x32c>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d119      	bne.n	8000758 <updateTrafficLight+0x264>
					HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_SET);
 8000724:	2201      	movs	r2, #1
 8000726:	2180      	movs	r1, #128	; 0x80
 8000728:	483a      	ldr	r0, [pc, #232]	; (8000814 <updateTrafficLight+0x320>)
 800072a:	f001 fc66 	bl	8001ffa <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
 800072e:	2201      	movs	r2, #1
 8000730:	2140      	movs	r1, #64	; 0x40
 8000732:	4839      	ldr	r0, [pc, #228]	; (8000818 <updateTrafficLight+0x324>)
 8000734:	f001 fc61 	bl	8001ffa <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_SET);
 8000738:	2201      	movs	r2, #1
 800073a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800073e:	4833      	ldr	r0, [pc, #204]	; (800080c <updateTrafficLight+0x318>)
 8000740:	f001 fc5b 	bl	8001ffa <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
 8000744:	2201      	movs	r2, #1
 8000746:	f44f 7100 	mov.w	r1, #512	; 0x200
 800074a:	4830      	ldr	r0, [pc, #192]	; (800080c <updateTrafficLight+0x318>)
 800074c:	f001 fc55 	bl	8001ffa <HAL_GPIO_WritePin>
					is_red = 1;
 8000750:	4b33      	ldr	r3, [pc, #204]	; (8000820 <updateTrafficLight+0x32c>)
 8000752:	2201      	movs	r2, #1
 8000754:	601a      	str	r2, [r3, #0]
				}else{
					clearLED();
					is_red = 0;
				}
				break;
 8000756:	e052      	b.n	80007fe <updateTrafficLight+0x30a>
					clearLED();
 8000758:	f000 f960 	bl	8000a1c <clearLED>
					is_red = 0;
 800075c:	4b30      	ldr	r3, [pc, #192]	; (8000820 <updateTrafficLight+0x32c>)
 800075e:	2200      	movs	r2, #0
 8000760:	601a      	str	r2, [r3, #0]
				break;
 8000762:	e04c      	b.n	80007fe <updateTrafficLight+0x30a>
			case BLINK_YELLOW:
				if (is_yellow == 0){
 8000764:	4b2f      	ldr	r3, [pc, #188]	; (8000824 <updateTrafficLight+0x330>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d119      	bne.n	80007a0 <updateTrafficLight+0x2ac>
					HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_RESET);
 800076c:	2200      	movs	r2, #0
 800076e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000772:	4826      	ldr	r0, [pc, #152]	; (800080c <updateTrafficLight+0x318>)
 8000774:	f001 fc41 	bl	8001ffa <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_SET);
 8000778:	2201      	movs	r2, #1
 800077a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800077e:	4823      	ldr	r0, [pc, #140]	; (800080c <updateTrafficLight+0x318>)
 8000780:	f001 fc3b 	bl	8001ffa <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_RESET);
 8000784:	2200      	movs	r2, #0
 8000786:	2180      	movs	r1, #128	; 0x80
 8000788:	4822      	ldr	r0, [pc, #136]	; (8000814 <updateTrafficLight+0x320>)
 800078a:	f001 fc36 	bl	8001ffa <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_SET);
 800078e:	2201      	movs	r2, #1
 8000790:	2140      	movs	r1, #64	; 0x40
 8000792:	4821      	ldr	r0, [pc, #132]	; (8000818 <updateTrafficLight+0x324>)
 8000794:	f001 fc31 	bl	8001ffa <HAL_GPIO_WritePin>
					is_yellow = 1;
 8000798:	4b22      	ldr	r3, [pc, #136]	; (8000824 <updateTrafficLight+0x330>)
 800079a:	2201      	movs	r2, #1
 800079c:	601a      	str	r2, [r3, #0]
				}else{
					clearLED();
					is_yellow = 0;
				}
				break;
 800079e:	e02e      	b.n	80007fe <updateTrafficLight+0x30a>
					clearLED();
 80007a0:	f000 f93c 	bl	8000a1c <clearLED>
					is_yellow = 0;
 80007a4:	4b1f      	ldr	r3, [pc, #124]	; (8000824 <updateTrafficLight+0x330>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
				break;
 80007aa:	e028      	b.n	80007fe <updateTrafficLight+0x30a>
			case BLINK_GREEN:
				if (is_green == 0){
 80007ac:	4b1e      	ldr	r3, [pc, #120]	; (8000828 <updateTrafficLight+0x334>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d119      	bne.n	80007e8 <updateTrafficLight+0x2f4>
					HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_SET);
 80007b4:	2201      	movs	r2, #1
 80007b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007ba:	4814      	ldr	r0, [pc, #80]	; (800080c <updateTrafficLight+0x318>)
 80007bc:	f001 fc1d 	bl	8001ffa <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_RESET);
 80007c0:	2200      	movs	r2, #0
 80007c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007c6:	4811      	ldr	r0, [pc, #68]	; (800080c <updateTrafficLight+0x318>)
 80007c8:	f001 fc17 	bl	8001ffa <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_SET);
 80007cc:	2201      	movs	r2, #1
 80007ce:	2180      	movs	r1, #128	; 0x80
 80007d0:	4810      	ldr	r0, [pc, #64]	; (8000814 <updateTrafficLight+0x320>)
 80007d2:	f001 fc12 	bl	8001ffa <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2140      	movs	r1, #64	; 0x40
 80007da:	480f      	ldr	r0, [pc, #60]	; (8000818 <updateTrafficLight+0x324>)
 80007dc:	f001 fc0d 	bl	8001ffa <HAL_GPIO_WritePin>
					is_green = 1;
 80007e0:	4b11      	ldr	r3, [pc, #68]	; (8000828 <updateTrafficLight+0x334>)
 80007e2:	2201      	movs	r2, #1
 80007e4:	601a      	str	r2, [r3, #0]
				}else{
					clearLED();
					is_green = 0;
				}

				break;
 80007e6:	e00a      	b.n	80007fe <updateTrafficLight+0x30a>
					clearLED();
 80007e8:	f000 f918 	bl	8000a1c <clearLED>
					is_green = 0;
 80007ec:	4b0e      	ldr	r3, [pc, #56]	; (8000828 <updateTrafficLight+0x334>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
				break;
 80007f2:	e004      	b.n	80007fe <updateTrafficLight+0x30a>
				break;
 80007f4:	bf00      	nop
 80007f6:	e002      	b.n	80007fe <updateTrafficLight+0x30a>
			default:
				break;
		}
	}
 80007f8:	bf00      	nop
 80007fa:	e000      	b.n	80007fe <updateTrafficLight+0x30a>
				break;
 80007fc:	bf00      	nop
}
 80007fe:	bf00      	nop
 8000800:	3708      	adds	r7, #8
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	20000058 	.word	0x20000058
 800080c:	40010800 	.word	0x40010800
 8000810:	20000020 	.word	0x20000020
 8000814:	40011000 	.word	0x40011000
 8000818:	40010c00 	.word	0x40010c00
 800081c:	20000024 	.word	0x20000024
 8000820:	20000080 	.word	0x20000080
 8000824:	20000078 	.word	0x20000078
 8000828:	2000007c 	.word	0x2000007c

0800082c <displayAutoTrafficLight>:
void displayAutoTrafficLight(){
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
	updateTrafficLight(0);
 8000830:	2000      	movs	r0, #0
 8000832:	f7ff fe5f 	bl	80004f4 <updateTrafficLight>
	switch (road1_state){
 8000836:	4b4c      	ldr	r3, [pc, #304]	; (8000968 <displayAutoTrafficLight+0x13c>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	2b0d      	cmp	r3, #13
 800083c:	d019      	beq.n	8000872 <displayAutoTrafficLight+0x46>
 800083e:	2b0d      	cmp	r3, #13
 8000840:	dc3d      	bgt.n	80008be <displayAutoTrafficLight+0x92>
 8000842:	2b0b      	cmp	r3, #11
 8000844:	d002      	beq.n	800084c <displayAutoTrafficLight+0x20>
 8000846:	2b0c      	cmp	r3, #12
 8000848:	d026      	beq.n	8000898 <displayAutoTrafficLight+0x6c>
				road1_counter = red_time;
//				updateLEDBuffer(1, road1_counter);
			}
			break;
		default:
			break;
 800084a:	e038      	b.n	80008be <displayAutoTrafficLight+0x92>
			if (t_road1 == 0){
 800084c:	4b47      	ldr	r3, [pc, #284]	; (800096c <displayAutoTrafficLight+0x140>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d136      	bne.n	80008c2 <displayAutoTrafficLight+0x96>
				road1_state = NORMAL_GREEN;
 8000854:	4b44      	ldr	r3, [pc, #272]	; (8000968 <displayAutoTrafficLight+0x13c>)
 8000856:	220d      	movs	r2, #13
 8000858:	601a      	str	r2, [r3, #0]
				t_road1 = green_time * 100;
 800085a:	4b45      	ldr	r3, [pc, #276]	; (8000970 <displayAutoTrafficLight+0x144>)
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	2264      	movs	r2, #100	; 0x64
 8000860:	fb02 f303 	mul.w	r3, r2, r3
 8000864:	4a41      	ldr	r2, [pc, #260]	; (800096c <displayAutoTrafficLight+0x140>)
 8000866:	6013      	str	r3, [r2, #0]
				road1_counter = green_time;
 8000868:	4b41      	ldr	r3, [pc, #260]	; (8000970 <displayAutoTrafficLight+0x144>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a41      	ldr	r2, [pc, #260]	; (8000974 <displayAutoTrafficLight+0x148>)
 800086e:	6013      	str	r3, [r2, #0]
			break;
 8000870:	e027      	b.n	80008c2 <displayAutoTrafficLight+0x96>
			if (t_road1 == 0){
 8000872:	4b3e      	ldr	r3, [pc, #248]	; (800096c <displayAutoTrafficLight+0x140>)
 8000874:	681b      	ldr	r3, [r3, #0]
 8000876:	2b00      	cmp	r3, #0
 8000878:	d125      	bne.n	80008c6 <displayAutoTrafficLight+0x9a>
				road1_state = NORMAL_YELLOW;
 800087a:	4b3b      	ldr	r3, [pc, #236]	; (8000968 <displayAutoTrafficLight+0x13c>)
 800087c:	220c      	movs	r2, #12
 800087e:	601a      	str	r2, [r3, #0]
				t_road1 = yellow_time * 100;
 8000880:	4b3d      	ldr	r3, [pc, #244]	; (8000978 <displayAutoTrafficLight+0x14c>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2264      	movs	r2, #100	; 0x64
 8000886:	fb02 f303 	mul.w	r3, r2, r3
 800088a:	4a38      	ldr	r2, [pc, #224]	; (800096c <displayAutoTrafficLight+0x140>)
 800088c:	6013      	str	r3, [r2, #0]
				road1_counter = yellow_time;
 800088e:	4b3a      	ldr	r3, [pc, #232]	; (8000978 <displayAutoTrafficLight+0x14c>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4a38      	ldr	r2, [pc, #224]	; (8000974 <displayAutoTrafficLight+0x148>)
 8000894:	6013      	str	r3, [r2, #0]
			break;
 8000896:	e016      	b.n	80008c6 <displayAutoTrafficLight+0x9a>
			if (t_road1 == 0){
 8000898:	4b34      	ldr	r3, [pc, #208]	; (800096c <displayAutoTrafficLight+0x140>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2b00      	cmp	r3, #0
 800089e:	d114      	bne.n	80008ca <displayAutoTrafficLight+0x9e>
				road1_state = NORMAL_RED;
 80008a0:	4b31      	ldr	r3, [pc, #196]	; (8000968 <displayAutoTrafficLight+0x13c>)
 80008a2:	220b      	movs	r2, #11
 80008a4:	601a      	str	r2, [r3, #0]
				t_road1 = red_time * 100;
 80008a6:	4b35      	ldr	r3, [pc, #212]	; (800097c <displayAutoTrafficLight+0x150>)
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	2264      	movs	r2, #100	; 0x64
 80008ac:	fb02 f303 	mul.w	r3, r2, r3
 80008b0:	4a2e      	ldr	r2, [pc, #184]	; (800096c <displayAutoTrafficLight+0x140>)
 80008b2:	6013      	str	r3, [r2, #0]
				road1_counter = red_time;
 80008b4:	4b31      	ldr	r3, [pc, #196]	; (800097c <displayAutoTrafficLight+0x150>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	4a2e      	ldr	r2, [pc, #184]	; (8000974 <displayAutoTrafficLight+0x148>)
 80008ba:	6013      	str	r3, [r2, #0]
			break;
 80008bc:	e005      	b.n	80008ca <displayAutoTrafficLight+0x9e>
			break;
 80008be:	bf00      	nop
 80008c0:	e004      	b.n	80008cc <displayAutoTrafficLight+0xa0>
			break;
 80008c2:	bf00      	nop
 80008c4:	e002      	b.n	80008cc <displayAutoTrafficLight+0xa0>
			break;
 80008c6:	bf00      	nop
 80008c8:	e000      	b.n	80008cc <displayAutoTrafficLight+0xa0>
			break;
 80008ca:	bf00      	nop
	}
	switch (road2_state){
 80008cc:	4b2c      	ldr	r3, [pc, #176]	; (8000980 <displayAutoTrafficLight+0x154>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	2b0d      	cmp	r3, #13
 80008d2:	d019      	beq.n	8000908 <displayAutoTrafficLight+0xdc>
 80008d4:	2b0d      	cmp	r3, #13
 80008d6:	dc3d      	bgt.n	8000954 <displayAutoTrafficLight+0x128>
 80008d8:	2b0b      	cmp	r3, #11
 80008da:	d002      	beq.n	80008e2 <displayAutoTrafficLight+0xb6>
 80008dc:	2b0c      	cmp	r3, #12
 80008de:	d026      	beq.n	800092e <displayAutoTrafficLight+0x102>
				road2_counter = red_time;
//				updateLEDBuffer(2, road2_counter);
			}
			break;
		default:
			break;
 80008e0:	e038      	b.n	8000954 <displayAutoTrafficLight+0x128>
			if (t_road2 == 0){
 80008e2:	4b28      	ldr	r3, [pc, #160]	; (8000984 <displayAutoTrafficLight+0x158>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d136      	bne.n	8000958 <displayAutoTrafficLight+0x12c>
				road2_state = NORMAL_GREEN;
 80008ea:	4b25      	ldr	r3, [pc, #148]	; (8000980 <displayAutoTrafficLight+0x154>)
 80008ec:	220d      	movs	r2, #13
 80008ee:	601a      	str	r2, [r3, #0]
				t_road2 = green_time * 100;
 80008f0:	4b1f      	ldr	r3, [pc, #124]	; (8000970 <displayAutoTrafficLight+0x144>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	2264      	movs	r2, #100	; 0x64
 80008f6:	fb02 f303 	mul.w	r3, r2, r3
 80008fa:	4a22      	ldr	r2, [pc, #136]	; (8000984 <displayAutoTrafficLight+0x158>)
 80008fc:	6013      	str	r3, [r2, #0]
				road2_counter = green_time;
 80008fe:	4b1c      	ldr	r3, [pc, #112]	; (8000970 <displayAutoTrafficLight+0x144>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a21      	ldr	r2, [pc, #132]	; (8000988 <displayAutoTrafficLight+0x15c>)
 8000904:	6013      	str	r3, [r2, #0]
			break;
 8000906:	e027      	b.n	8000958 <displayAutoTrafficLight+0x12c>
			if (t_road2 == 0){
 8000908:	4b1e      	ldr	r3, [pc, #120]	; (8000984 <displayAutoTrafficLight+0x158>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d125      	bne.n	800095c <displayAutoTrafficLight+0x130>
				road2_state = NORMAL_YELLOW;
 8000910:	4b1b      	ldr	r3, [pc, #108]	; (8000980 <displayAutoTrafficLight+0x154>)
 8000912:	220c      	movs	r2, #12
 8000914:	601a      	str	r2, [r3, #0]
				t_road2 = yellow_time * 100;
 8000916:	4b18      	ldr	r3, [pc, #96]	; (8000978 <displayAutoTrafficLight+0x14c>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	2264      	movs	r2, #100	; 0x64
 800091c:	fb02 f303 	mul.w	r3, r2, r3
 8000920:	4a18      	ldr	r2, [pc, #96]	; (8000984 <displayAutoTrafficLight+0x158>)
 8000922:	6013      	str	r3, [r2, #0]
				road2_counter = yellow_time;
 8000924:	4b14      	ldr	r3, [pc, #80]	; (8000978 <displayAutoTrafficLight+0x14c>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a17      	ldr	r2, [pc, #92]	; (8000988 <displayAutoTrafficLight+0x15c>)
 800092a:	6013      	str	r3, [r2, #0]
			break;
 800092c:	e016      	b.n	800095c <displayAutoTrafficLight+0x130>
			if (t_road2 == 0){
 800092e:	4b15      	ldr	r3, [pc, #84]	; (8000984 <displayAutoTrafficLight+0x158>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d114      	bne.n	8000960 <displayAutoTrafficLight+0x134>
				road2_state = NORMAL_RED;
 8000936:	4b12      	ldr	r3, [pc, #72]	; (8000980 <displayAutoTrafficLight+0x154>)
 8000938:	220b      	movs	r2, #11
 800093a:	601a      	str	r2, [r3, #0]
				t_road2 = red_time * 100;
 800093c:	4b0f      	ldr	r3, [pc, #60]	; (800097c <displayAutoTrafficLight+0x150>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	2264      	movs	r2, #100	; 0x64
 8000942:	fb02 f303 	mul.w	r3, r2, r3
 8000946:	4a0f      	ldr	r2, [pc, #60]	; (8000984 <displayAutoTrafficLight+0x158>)
 8000948:	6013      	str	r3, [r2, #0]
				road2_counter = red_time;
 800094a:	4b0c      	ldr	r3, [pc, #48]	; (800097c <displayAutoTrafficLight+0x150>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	4a0e      	ldr	r2, [pc, #56]	; (8000988 <displayAutoTrafficLight+0x15c>)
 8000950:	6013      	str	r3, [r2, #0]
			break;
 8000952:	e005      	b.n	8000960 <displayAutoTrafficLight+0x134>
			break;
 8000954:	bf00      	nop
 8000956:	e004      	b.n	8000962 <displayAutoTrafficLight+0x136>
			break;
 8000958:	bf00      	nop
 800095a:	e002      	b.n	8000962 <displayAutoTrafficLight+0x136>
			break;
 800095c:	bf00      	nop
 800095e:	e000      	b.n	8000962 <displayAutoTrafficLight+0x136>
			break;
 8000960:	bf00      	nop
	}
}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	20000020 	.word	0x20000020
 800096c:	20000064 	.word	0x20000064
 8000970:	20000018 	.word	0x20000018
 8000974:	20000098 	.word	0x20000098
 8000978:	2000001c 	.word	0x2000001c
 800097c:	20000014 	.word	0x20000014
 8000980:	20000024 	.word	0x20000024
 8000984:	20000068 	.word	0x20000068
 8000988:	200000d8 	.word	0x200000d8

0800098c <updateCounter>:

void updateCounter(){
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
	if (t_1s == 0){ // Timer 3 l timer 1 giy
 8000990:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <updateCounter+0x44>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d10f      	bne.n	80009b8 <updateCounter+0x2c>
		t_1s = 100;
 8000998:	4b0d      	ldr	r3, [pc, #52]	; (80009d0 <updateCounter+0x44>)
 800099a:	2264      	movs	r2, #100	; 0x64
 800099c:	601a      	str	r2, [r3, #0]
		road1_counter--;
 800099e:	4b0d      	ldr	r3, [pc, #52]	; (80009d4 <updateCounter+0x48>)
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	3b01      	subs	r3, #1
 80009a4:	4a0b      	ldr	r2, [pc, #44]	; (80009d4 <updateCounter+0x48>)
 80009a6:	6013      	str	r3, [r2, #0]
		road2_counter--;
 80009a8:	4b0b      	ldr	r3, [pc, #44]	; (80009d8 <updateCounter+0x4c>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	3b01      	subs	r3, #1
 80009ae:	4a0a      	ldr	r2, [pc, #40]	; (80009d8 <updateCounter+0x4c>)
 80009b0:	6013      	str	r3, [r2, #0]

		one_sec_tick = 1;
 80009b2:	4b0a      	ldr	r3, [pc, #40]	; (80009dc <updateCounter+0x50>)
 80009b4:	2201      	movs	r2, #1
 80009b6:	601a      	str	r2, [r3, #0]
	}
	if(one_sec_tick == 1){
 80009b8:	4b08      	ldr	r3, [pc, #32]	; (80009dc <updateCounter+0x50>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b01      	cmp	r3, #1
 80009be:	d102      	bne.n	80009c6 <updateCounter+0x3a>
		one_sec_tick = 0;
 80009c0:	4b06      	ldr	r3, [pc, #24]	; (80009dc <updateCounter+0x50>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	601a      	str	r2, [r3, #0]
//		updateLEDBuffer(1, road1_counter);
//		updateLEDBuffer(2, road2_counter);
	}
}
 80009c6:	bf00      	nop
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bc80      	pop	{r7}
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	2000002c 	.word	0x2000002c
 80009d4:	20000098 	.word	0x20000098
 80009d8:	200000d8 	.word	0x200000d8
 80009dc:	20000074 	.word	0x20000074

080009e0 <displayTime>:
void displayTime(){
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
	updateCounter();
 80009e4:	f7ff ffd2 	bl	800098c <updateCounter>
	if (t_scan_led == 0){
 80009e8:	4b0a      	ldr	r3, [pc, #40]	; (8000a14 <displayTime+0x34>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d10e      	bne.n	8000a0e <displayTime+0x2e>
//		setTimer(2, 10);
		t_scan_led = 10;
 80009f0:	4b08      	ldr	r3, [pc, #32]	; (8000a14 <displayTime+0x34>)
 80009f2:	220a      	movs	r2, #10
 80009f4:	601a      	str	r2, [r3, #0]
//		update7SEG(led_index);
		led_index = led_index + 1;
 80009f6:	4b08      	ldr	r3, [pc, #32]	; (8000a18 <displayTime+0x38>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	3301      	adds	r3, #1
 80009fc:	4a06      	ldr	r2, [pc, #24]	; (8000a18 <displayTime+0x38>)
 80009fe:	6013      	str	r3, [r2, #0]
		if (led_index > 3){
 8000a00:	4b05      	ldr	r3, [pc, #20]	; (8000a18 <displayTime+0x38>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2b03      	cmp	r3, #3
 8000a06:	dd02      	ble.n	8000a0e <displayTime+0x2e>
			led_index = 0;
 8000a08:	4b03      	ldr	r3, [pc, #12]	; (8000a18 <displayTime+0x38>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}
 8000a12:	bf00      	nop
 8000a14:	2000006c 	.word	0x2000006c
 8000a18:	20000060 	.word	0x20000060

08000a1c <clearLED>:
void clearLED(){
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED1_A_GPIO_Port, LED1_A_Pin, GPIO_PIN_RESET);
 8000a20:	2200      	movs	r2, #0
 8000a22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a26:	480a      	ldr	r0, [pc, #40]	; (8000a50 <clearLED+0x34>)
 8000a28:	f001 fae7 	bl	8001ffa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED1_B_GPIO_Port, LED1_B_Pin, GPIO_PIN_RESET);
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a32:	4807      	ldr	r0, [pc, #28]	; (8000a50 <clearLED+0x34>)
 8000a34:	f001 fae1 	bl	8001ffa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_RESET);
 8000a38:	2200      	movs	r2, #0
 8000a3a:	2180      	movs	r1, #128	; 0x80
 8000a3c:	4805      	ldr	r0, [pc, #20]	; (8000a54 <clearLED+0x38>)
 8000a3e:	f001 fadc 	bl	8001ffa <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_RESET);
 8000a42:	2200      	movs	r2, #0
 8000a44:	2140      	movs	r1, #64	; 0x40
 8000a46:	4804      	ldr	r0, [pc, #16]	; (8000a58 <clearLED+0x3c>)
 8000a48:	f001 fad7 	bl	8001ffa <HAL_GPIO_WritePin>
}
 8000a4c:	bf00      	nop
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	40010800 	.word	0x40010800
 8000a54:	40011000 	.word	0x40011000
 8000a58:	40010c00 	.word	0x40010c00

08000a5c <displayBlinkTrafficLight>:

void displayBlinkTrafficLight(int state){
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2b1b      	cmp	r3, #27
 8000a68:	d876      	bhi.n	8000b58 <displayBlinkTrafficLight+0xfc>
 8000a6a:	a201      	add	r2, pc, #4	; (adr r2, 8000a70 <displayBlinkTrafficLight+0x14>)
 8000a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a70:	08000af9 	.word	0x08000af9
 8000a74:	08000b59 	.word	0x08000b59
 8000a78:	08000b59 	.word	0x08000b59
 8000a7c:	08000b59 	.word	0x08000b59
 8000a80:	08000b59 	.word	0x08000b59
 8000a84:	08000b59 	.word	0x08000b59
 8000a88:	08000b59 	.word	0x08000b59
 8000a8c:	08000b59 	.word	0x08000b59
 8000a90:	08000b59 	.word	0x08000b59
 8000a94:	08000b59 	.word	0x08000b59
 8000a98:	08000b59 	.word	0x08000b59
 8000a9c:	08000b59 	.word	0x08000b59
 8000aa0:	08000b59 	.word	0x08000b59
 8000aa4:	08000b59 	.word	0x08000b59
 8000aa8:	08000b59 	.word	0x08000b59
 8000aac:	08000b59 	.word	0x08000b59
 8000ab0:	08000b59 	.word	0x08000b59
 8000ab4:	08000b59 	.word	0x08000b59
 8000ab8:	08000b59 	.word	0x08000b59
 8000abc:	08000b59 	.word	0x08000b59
 8000ac0:	08000b59 	.word	0x08000b59
 8000ac4:	08000b17 	.word	0x08000b17
 8000ac8:	08000b43 	.word	0x08000b43
 8000acc:	08000b2d 	.word	0x08000b2d
 8000ad0:	08000ae1 	.word	0x08000ae1
 8000ad4:	08000ae9 	.word	0x08000ae9
 8000ad8:	08000b0f 	.word	0x08000b0f
 8000adc:	08000af1 	.word	0x08000af1
	switch (state){
		case BLINK_RED_GREEN:
//			if (t_blink <= 0){
////				setTimer(5,500);
//				t_blink = 500;
				updateTrafficLight(BLINK_RED_GREEN);
 8000ae0:	2018      	movs	r0, #24
 8000ae2:	f7ff fd07 	bl	80004f4 <updateTrafficLight>
//			}
			break;
 8000ae6:	e040      	b.n	8000b6a <displayBlinkTrafficLight+0x10e>
		case BLINK_RED_YELLOW:
//			if (t_blink <= 0){
//				t_blink = 200;
				updateTrafficLight(BLINK_RED_YELLOW);
 8000ae8:	2019      	movs	r0, #25
 8000aea:	f7ff fd03 	bl	80004f4 <updateTrafficLight>
//			}
			break;
 8000aee:	e03c      	b.n	8000b6a <displayBlinkTrafficLight+0x10e>
		case BLINK_YELLOW_RED:
//			if (t_blink <= 0){
//				t_blink = 200;
				updateTrafficLight(BLINK_YELLOW_RED);
 8000af0:	201b      	movs	r0, #27
 8000af2:	f7ff fcff 	bl	80004f4 <updateTrafficLight>
//			}
			break;
 8000af6:	e038      	b.n	8000b6a <displayBlinkTrafficLight+0x10e>
		case INIT:
			if (t_blink <= 0){
 8000af8:	4b1e      	ldr	r3, [pc, #120]	; (8000b74 <displayBlinkTrafficLight+0x118>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	dc2d      	bgt.n	8000b5c <displayBlinkTrafficLight+0x100>
//				setTimer(5,25);
				t_blink = 25;
 8000b00:	4b1c      	ldr	r3, [pc, #112]	; (8000b74 <displayBlinkTrafficLight+0x118>)
 8000b02:	2219      	movs	r2, #25
 8000b04:	601a      	str	r2, [r3, #0]
				updateTrafficLight(INIT);
 8000b06:	2000      	movs	r0, #0
 8000b08:	f7ff fcf4 	bl	80004f4 <updateTrafficLight>
			}
			break;
 8000b0c:	e026      	b.n	8000b5c <displayBlinkTrafficLight+0x100>
		case BLINK_GREEN_RED:
//			if (t_blink <= 0){
//				t_blink = 500;
				updateTrafficLight(BLINK_GREEN_RED);
 8000b0e:	201a      	movs	r0, #26
 8000b10:	f7ff fcf0 	bl	80004f4 <updateTrafficLight>
//			}
			break;
 8000b14:	e029      	b.n	8000b6a <displayBlinkTrafficLight+0x10e>
		case BLINK_RED:
			if (t_blink <= 0){
 8000b16:	4b17      	ldr	r3, [pc, #92]	; (8000b74 <displayBlinkTrafficLight+0x118>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	dc20      	bgt.n	8000b60 <displayBlinkTrafficLight+0x104>
//				setTimer(5,50);
				t_blink = 50;
 8000b1e:	4b15      	ldr	r3, [pc, #84]	; (8000b74 <displayBlinkTrafficLight+0x118>)
 8000b20:	2232      	movs	r2, #50	; 0x32
 8000b22:	601a      	str	r2, [r3, #0]
				updateTrafficLight(BLINK_RED);
 8000b24:	2015      	movs	r0, #21
 8000b26:	f7ff fce5 	bl	80004f4 <updateTrafficLight>
			}
			break;
 8000b2a:	e019      	b.n	8000b60 <displayBlinkTrafficLight+0x104>
		case BLINK_GREEN:
			if (t_blink <= 0){
 8000b2c:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <displayBlinkTrafficLight+0x118>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	dc17      	bgt.n	8000b64 <displayBlinkTrafficLight+0x108>
//				setTimer(5,50);
				t_blink = 50;
 8000b34:	4b0f      	ldr	r3, [pc, #60]	; (8000b74 <displayBlinkTrafficLight+0x118>)
 8000b36:	2232      	movs	r2, #50	; 0x32
 8000b38:	601a      	str	r2, [r3, #0]
				updateTrafficLight(BLINK_GREEN);
 8000b3a:	2017      	movs	r0, #23
 8000b3c:	f7ff fcda 	bl	80004f4 <updateTrafficLight>
			}
			break;
 8000b40:	e010      	b.n	8000b64 <displayBlinkTrafficLight+0x108>
		case BLINK_YELLOW:
			if (t_blink <= 0){
 8000b42:	4b0c      	ldr	r3, [pc, #48]	; (8000b74 <displayBlinkTrafficLight+0x118>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	dc0e      	bgt.n	8000b68 <displayBlinkTrafficLight+0x10c>
//				setTimer(5,50;
				t_blink = 50;
 8000b4a:	4b0a      	ldr	r3, [pc, #40]	; (8000b74 <displayBlinkTrafficLight+0x118>)
 8000b4c:	2232      	movs	r2, #50	; 0x32
 8000b4e:	601a      	str	r2, [r3, #0]
				updateTrafficLight(BLINK_YELLOW);
 8000b50:	2016      	movs	r0, #22
 8000b52:	f7ff fccf 	bl	80004f4 <updateTrafficLight>
			}
			break;
 8000b56:	e007      	b.n	8000b68 <displayBlinkTrafficLight+0x10c>
		default:
			break;
 8000b58:	bf00      	nop
 8000b5a:	e006      	b.n	8000b6a <displayBlinkTrafficLight+0x10e>
			break;
 8000b5c:	bf00      	nop
 8000b5e:	e004      	b.n	8000b6a <displayBlinkTrafficLight+0x10e>
			break;
 8000b60:	bf00      	nop
 8000b62:	e002      	b.n	8000b6a <displayBlinkTrafficLight+0x10e>
			break;
 8000b64:	bf00      	nop
 8000b66:	e000      	b.n	8000b6a <displayBlinkTrafficLight+0x10e>
			break;
 8000b68:	bf00      	nop
	}

}
 8000b6a:	bf00      	nop
 8000b6c:	3708      	adds	r7, #8
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	20000070 	.word	0x20000070

08000b78 <blinkLED>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_TIM2_Init(void);
static void MX_I2C1_Init(void);
void blinkLED(){
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_RED_PIN_GPIO_Port, LED_RED_PIN_Pin);
 8000b7c:	2120      	movs	r1, #32
 8000b7e:	4802      	ldr	r0, [pc, #8]	; (8000b88 <blinkLED+0x10>)
 8000b80:	f001 fa53 	bl	800202a <HAL_GPIO_TogglePin>
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	40010800 	.word	0x40010800

08000b8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b90:	f000 ff04 	bl	800199c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b94:	f000 f852 	bl	8000c3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b98:	f000 f90a 	bl	8000db0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000b9c:	f000 f8bc 	bl	8000d18 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000ba0:	f000 f88c 	bl	8000cbc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000ba4:	481c      	ldr	r0, [pc, #112]	; (8000c18 <main+0x8c>)
 8000ba6:	f002 fb3f 	bl	8003228 <HAL_TIM_Base_Start_IT>
  SCH_Init();
 8000baa:	f000 fa17 	bl	8000fdc <SCH_Init>
  lcd1.hi2c = &hi2c1;
 8000bae:	4b1b      	ldr	r3, [pc, #108]	; (8000c1c <main+0x90>)
 8000bb0:	4a1b      	ldr	r2, [pc, #108]	; (8000c20 <main+0x94>)
 8000bb2:	601a      	str	r2, [r3, #0]
  lcd1.address = 0x21<<1;
 8000bb4:	4b19      	ldr	r3, [pc, #100]	; (8000c1c <main+0x90>)
 8000bb6:	2242      	movs	r2, #66	; 0x42
 8000bb8:	711a      	strb	r2, [r3, #4]
  lcd_init(&lcd1);
 8000bba:	4818      	ldr	r0, [pc, #96]	; (8000c1c <main+0x90>)
 8000bbc:	f7ff fc3c 	bl	8000438 <lcd_init>
  lcd_clear(&lcd1);
 8000bc0:	4816      	ldr	r0, [pc, #88]	; (8000c1c <main+0x90>)
 8000bc2:	f7ff fbed 	bl	80003a0 <lcd_clear>
  lcd_gotoxy(&lcd1, 0, 0);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2100      	movs	r1, #0
 8000bca:	4814      	ldr	r0, [pc, #80]	; (8000c1c <main+0x90>)
 8000bcc:	f7ff fc02 	bl	80003d4 <lcd_gotoxy>
  lcd_puts(&lcd1, "STM32 I2C LCD");
 8000bd0:	4914      	ldr	r1, [pc, #80]	; (8000c24 <main+0x98>)
 8000bd2:	4812      	ldr	r0, [pc, #72]	; (8000c1c <main+0x90>)
 8000bd4:	f7ff fc77 	bl	80004c6 <lcd_puts>
  lcd_gotoxy(&lcd1, 0, 1);
 8000bd8:	2201      	movs	r2, #1
 8000bda:	2100      	movs	r1, #0
 8000bdc:	480f      	ldr	r0, [pc, #60]	; (8000c1c <main+0x90>)
 8000bde:	f7ff fbf9 	bl	80003d4 <lcd_gotoxy>
  lcd_puts(&lcd1, "FIXED BY VIET");
 8000be2:	4911      	ldr	r1, [pc, #68]	; (8000c28 <main+0x9c>)
 8000be4:	480d      	ldr	r0, [pc, #52]	; (8000c1c <main+0x90>)
 8000be6:	f7ff fc6e 	bl	80004c6 <lcd_puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Add_Task(timeCounter, 0, 1);
 8000bea:	2201      	movs	r2, #1
 8000bec:	2100      	movs	r1, #0
 8000bee:	480f      	ldr	r0, [pc, #60]	; (8000c2c <main+0xa0>)
 8000bf0:	f000 fa58 	bl	80010a4 <SCH_Add_Task>
  SCH_Add_Task(getKeyInput, 0, 1);
 8000bf4:	2201      	movs	r2, #1
 8000bf6:	2100      	movs	r1, #0
 8000bf8:	480d      	ldr	r0, [pc, #52]	; (8000c30 <main+0xa4>)
 8000bfa:	f000 fa53 	bl	80010a4 <SCH_Add_Task>
  SCH_Add_Task(blinkLED, 0 ,25);
 8000bfe:	2219      	movs	r2, #25
 8000c00:	2100      	movs	r1, #0
 8000c02:	480c      	ldr	r0, [pc, #48]	; (8000c34 <main+0xa8>)
 8000c04:	f000 fa4e 	bl	80010a4 <SCH_Add_Task>
  SCH_Add_Task(fsm_run, 0, 1);
 8000c08:	2201      	movs	r2, #1
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	480a      	ldr	r0, [pc, #40]	; (8000c38 <main+0xac>)
 8000c0e:	f000 fa49 	bl	80010a4 <SCH_Add_Task>

  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000c12:	f000 fa9b 	bl	800114c <SCH_Dispatch_Tasks>
 8000c16:	e7fc      	b.n	8000c12 <main+0x86>
 8000c18:	20000148 	.word	0x20000148
 8000c1c:	200000e8 	.word	0x200000e8
 8000c20:	200000f0 	.word	0x200000f0
 8000c24:	080039dc 	.word	0x080039dc
 8000c28:	080039ec 	.word	0x080039ec
 8000c2c:	08001219 	.word	0x08001219
 8000c30:	080001a1 	.word	0x080001a1
 8000c34:	08000b79 	.word	0x08000b79
 8000c38:	08001295 	.word	0x08001295

08000c3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b090      	sub	sp, #64	; 0x40
 8000c40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c42:	f107 0318 	add.w	r3, r7, #24
 8000c46:	2228      	movs	r2, #40	; 0x28
 8000c48:	2100      	movs	r1, #0
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f002 feb2 	bl	80039b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
 8000c56:	605a      	str	r2, [r3, #4]
 8000c58:	609a      	str	r2, [r3, #8]
 8000c5a:	60da      	str	r2, [r3, #12]
 8000c5c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c5e:	2302      	movs	r3, #2
 8000c60:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c62:	2301      	movs	r3, #1
 8000c64:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c66:	2310      	movs	r3, #16
 8000c68:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000c72:	2300      	movs	r3, #0
 8000c74:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c76:	f107 0318 	add.w	r3, r7, #24
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f001 fe8a 	bl	8002994 <HAL_RCC_OscConfig>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000c86:	f000 f91f 	bl	8000ec8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c8a:	230f      	movs	r3, #15
 8000c8c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c8e:	2302      	movs	r3, #2
 8000c90:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c92:	2300      	movs	r3, #0
 8000c94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c96:	2300      	movs	r3, #0
 8000c98:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c9e:	1d3b      	adds	r3, r7, #4
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f002 f8f6 	bl	8002e94 <HAL_RCC_ClockConfig>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d001      	beq.n	8000cb2 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8000cae:	f000 f90b 	bl	8000ec8 <Error_Handler>
  }
}
 8000cb2:	bf00      	nop
 8000cb4:	3740      	adds	r7, #64	; 0x40
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
	...

08000cbc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000cc0:	4b12      	ldr	r3, [pc, #72]	; (8000d0c <MX_I2C1_Init+0x50>)
 8000cc2:	4a13      	ldr	r2, [pc, #76]	; (8000d10 <MX_I2C1_Init+0x54>)
 8000cc4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000cc6:	4b11      	ldr	r3, [pc, #68]	; (8000d0c <MX_I2C1_Init+0x50>)
 8000cc8:	4a12      	ldr	r2, [pc, #72]	; (8000d14 <MX_I2C1_Init+0x58>)
 8000cca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ccc:	4b0f      	ldr	r3, [pc, #60]	; (8000d0c <MX_I2C1_Init+0x50>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000cd2:	4b0e      	ldr	r3, [pc, #56]	; (8000d0c <MX_I2C1_Init+0x50>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000cd8:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <MX_I2C1_Init+0x50>)
 8000cda:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000cde:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ce0:	4b0a      	ldr	r3, [pc, #40]	; (8000d0c <MX_I2C1_Init+0x50>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ce6:	4b09      	ldr	r3, [pc, #36]	; (8000d0c <MX_I2C1_Init+0x50>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000cec:	4b07      	ldr	r3, [pc, #28]	; (8000d0c <MX_I2C1_Init+0x50>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000cf2:	4b06      	ldr	r3, [pc, #24]	; (8000d0c <MX_I2C1_Init+0x50>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000cf8:	4804      	ldr	r0, [pc, #16]	; (8000d0c <MX_I2C1_Init+0x50>)
 8000cfa:	f001 f9af 	bl	800205c <HAL_I2C_Init>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000d04:	f000 f8e0 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000d08:	bf00      	nop
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	200000f0 	.word	0x200000f0
 8000d10:	40005400 	.word	0x40005400
 8000d14:	000186a0 	.word	0x000186a0

08000d18 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b086      	sub	sp, #24
 8000d1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d1e:	f107 0308 	add.w	r3, r7, #8
 8000d22:	2200      	movs	r2, #0
 8000d24:	601a      	str	r2, [r3, #0]
 8000d26:	605a      	str	r2, [r3, #4]
 8000d28:	609a      	str	r2, [r3, #8]
 8000d2a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d2c:	463b      	mov	r3, r7
 8000d2e:	2200      	movs	r2, #0
 8000d30:	601a      	str	r2, [r3, #0]
 8000d32:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d34:	4b1d      	ldr	r3, [pc, #116]	; (8000dac <MX_TIM2_Init+0x94>)
 8000d36:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d3a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000d3c:	4b1b      	ldr	r3, [pc, #108]	; (8000dac <MX_TIM2_Init+0x94>)
 8000d3e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000d42:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d44:	4b19      	ldr	r3, [pc, #100]	; (8000dac <MX_TIM2_Init+0x94>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000d4a:	4b18      	ldr	r3, [pc, #96]	; (8000dac <MX_TIM2_Init+0x94>)
 8000d4c:	2209      	movs	r2, #9
 8000d4e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d50:	4b16      	ldr	r3, [pc, #88]	; (8000dac <MX_TIM2_Init+0x94>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d56:	4b15      	ldr	r3, [pc, #84]	; (8000dac <MX_TIM2_Init+0x94>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d5c:	4813      	ldr	r0, [pc, #76]	; (8000dac <MX_TIM2_Init+0x94>)
 8000d5e:	f002 fa13 	bl	8003188 <HAL_TIM_Base_Init>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d68:	f000 f8ae 	bl	8000ec8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d70:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d72:	f107 0308 	add.w	r3, r7, #8
 8000d76:	4619      	mov	r1, r3
 8000d78:	480c      	ldr	r0, [pc, #48]	; (8000dac <MX_TIM2_Init+0x94>)
 8000d7a:	f002 fb97 	bl	80034ac <HAL_TIM_ConfigClockSource>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d84:	f000 f8a0 	bl	8000ec8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d90:	463b      	mov	r3, r7
 8000d92:	4619      	mov	r1, r3
 8000d94:	4805      	ldr	r0, [pc, #20]	; (8000dac <MX_TIM2_Init+0x94>)
 8000d96:	f002 fd79 	bl	800388c <HAL_TIMEx_MasterConfigSynchronization>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000da0:	f000 f892 	bl	8000ec8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000da4:	bf00      	nop
 8000da6:	3718      	adds	r7, #24
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20000148 	.word	0x20000148

08000db0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b088      	sub	sp, #32
 8000db4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db6:	f107 0310 	add.w	r3, r7, #16
 8000dba:	2200      	movs	r2, #0
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	605a      	str	r2, [r3, #4]
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dc4:	4b37      	ldr	r3, [pc, #220]	; (8000ea4 <MX_GPIO_Init+0xf4>)
 8000dc6:	699b      	ldr	r3, [r3, #24]
 8000dc8:	4a36      	ldr	r2, [pc, #216]	; (8000ea4 <MX_GPIO_Init+0xf4>)
 8000dca:	f043 0304 	orr.w	r3, r3, #4
 8000dce:	6193      	str	r3, [r2, #24]
 8000dd0:	4b34      	ldr	r3, [pc, #208]	; (8000ea4 <MX_GPIO_Init+0xf4>)
 8000dd2:	699b      	ldr	r3, [r3, #24]
 8000dd4:	f003 0304 	and.w	r3, r3, #4
 8000dd8:	60fb      	str	r3, [r7, #12]
 8000dda:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ddc:	4b31      	ldr	r3, [pc, #196]	; (8000ea4 <MX_GPIO_Init+0xf4>)
 8000dde:	699b      	ldr	r3, [r3, #24]
 8000de0:	4a30      	ldr	r2, [pc, #192]	; (8000ea4 <MX_GPIO_Init+0xf4>)
 8000de2:	f043 0308 	orr.w	r3, r3, #8
 8000de6:	6193      	str	r3, [r2, #24]
 8000de8:	4b2e      	ldr	r3, [pc, #184]	; (8000ea4 <MX_GPIO_Init+0xf4>)
 8000dea:	699b      	ldr	r3, [r3, #24]
 8000dec:	f003 0308 	and.w	r3, r3, #8
 8000df0:	60bb      	str	r3, [r7, #8]
 8000df2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df4:	4b2b      	ldr	r3, [pc, #172]	; (8000ea4 <MX_GPIO_Init+0xf4>)
 8000df6:	699b      	ldr	r3, [r3, #24]
 8000df8:	4a2a      	ldr	r2, [pc, #168]	; (8000ea4 <MX_GPIO_Init+0xf4>)
 8000dfa:	f043 0310 	orr.w	r3, r3, #16
 8000dfe:	6193      	str	r3, [r2, #24]
 8000e00:	4b28      	ldr	r3, [pc, #160]	; (8000ea4 <MX_GPIO_Init+0xf4>)
 8000e02:	699b      	ldr	r3, [r3, #24]
 8000e04:	f003 0310 	and.w	r3, r3, #16
 8000e08:	607b      	str	r3, [r7, #4]
 8000e0a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_PIN_Pin|LED1_A_Pin|LED1_B_Pin, GPIO_PIN_RESET);
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000e12:	4825      	ldr	r0, [pc, #148]	; (8000ea8 <MX_GPIO_Init+0xf8>)
 8000e14:	f001 f8f1 	bl	8001ffa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_A_GPIO_Port, LED2_A_Pin, GPIO_PIN_RESET);
 8000e18:	2200      	movs	r2, #0
 8000e1a:	2180      	movs	r1, #128	; 0x80
 8000e1c:	4823      	ldr	r0, [pc, #140]	; (8000eac <MX_GPIO_Init+0xfc>)
 8000e1e:	f001 f8ec 	bl	8001ffa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_B_GPIO_Port, LED2_B_Pin, GPIO_PIN_RESET);
 8000e22:	2200      	movs	r2, #0
 8000e24:	2140      	movs	r1, #64	; 0x40
 8000e26:	4822      	ldr	r0, [pc, #136]	; (8000eb0 <MX_GPIO_Init+0x100>)
 8000e28:	f001 f8e7 	bl	8001ffa <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_RED_PIN_Pin LED1_A_Pin LED1_B_Pin */
  GPIO_InitStruct.Pin = LED_RED_PIN_Pin|LED1_A_Pin|LED1_B_Pin;
 8000e2c:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000e30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e32:	2301      	movs	r3, #1
 8000e34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e3e:	f107 0310 	add.w	r3, r7, #16
 8000e42:	4619      	mov	r1, r3
 8000e44:	4818      	ldr	r0, [pc, #96]	; (8000ea8 <MX_GPIO_Init+0xf8>)
 8000e46:	f000 ff3d 	bl	8001cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON4_Pin BUTTON1_Pin BUTTON3_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON4_Pin|BUTTON1_Pin|BUTTON3_Pin|BUTTON2_Pin;
 8000e4a:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8000e4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e58:	f107 0310 	add.w	r3, r7, #16
 8000e5c:	4619      	mov	r1, r3
 8000e5e:	4814      	ldr	r0, [pc, #80]	; (8000eb0 <MX_GPIO_Init+0x100>)
 8000e60:	f000 ff30 	bl	8001cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_A_Pin */
  GPIO_InitStruct.Pin = LED2_A_Pin;
 8000e64:	2380      	movs	r3, #128	; 0x80
 8000e66:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e68:	2301      	movs	r3, #1
 8000e6a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e70:	2302      	movs	r3, #2
 8000e72:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED2_A_GPIO_Port, &GPIO_InitStruct);
 8000e74:	f107 0310 	add.w	r3, r7, #16
 8000e78:	4619      	mov	r1, r3
 8000e7a:	480c      	ldr	r0, [pc, #48]	; (8000eac <MX_GPIO_Init+0xfc>)
 8000e7c:	f000 ff22 	bl	8001cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_B_Pin */
  GPIO_InitStruct.Pin = LED2_B_Pin;
 8000e80:	2340      	movs	r3, #64	; 0x40
 8000e82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e84:	2301      	movs	r3, #1
 8000e86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED2_B_GPIO_Port, &GPIO_InitStruct);
 8000e90:	f107 0310 	add.w	r3, r7, #16
 8000e94:	4619      	mov	r1, r3
 8000e96:	4806      	ldr	r0, [pc, #24]	; (8000eb0 <MX_GPIO_Init+0x100>)
 8000e98:	f000 ff14 	bl	8001cc4 <HAL_GPIO_Init>

}
 8000e9c:	bf00      	nop
 8000e9e:	3720      	adds	r7, #32
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	40010800 	.word	0x40010800
 8000eac:	40011000 	.word	0x40011000
 8000eb0:	40010c00 	.word	0x40010c00

08000eb4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8000ebc:	f000 f92e 	bl	800111c <SCH_Update>
}
 8000ec0:	bf00      	nop
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}

08000ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ecc:	b672      	cpsid	i
}
 8000ece:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ed0:	e7fe      	b.n	8000ed0 <Error_Handler+0x8>
	...

08000ed4 <delayInsert>:
	ready_head = (ready_head + 1) % SCH_MAX_TASKS;
	ready_count--;
	return 1;
}

static void delayInsert(sTasks *new_task, uint32_t DELAY){
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
 8000edc:	6039      	str	r1, [r7, #0]
    new_task->next = NULL;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	615a      	str	r2, [r3, #20]
    new_task->prev = NULL;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	619a      	str	r2, [r3, #24]


    if (head_waiting_list == NULL){
 8000eea:	4b3b      	ldr	r3, [pc, #236]	; (8000fd8 <delayInsert+0x104>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d106      	bne.n	8000f00 <delayInsert+0x2c>
        new_task->Delay = DELAY;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	683a      	ldr	r2, [r7, #0]
 8000ef6:	605a      	str	r2, [r3, #4]
        head_waiting_list = new_task;
 8000ef8:	4a37      	ldr	r2, [pc, #220]	; (8000fd8 <delayInsert+0x104>)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6013      	str	r3, [r2, #0]
        return;
 8000efe:	e066      	b.n	8000fce <delayInsert+0xfa>
    }


    if (DELAY < head_waiting_list->Delay){
 8000f00:	4b35      	ldr	r3, [pc, #212]	; (8000fd8 <delayInsert+0x104>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	683a      	ldr	r2, [r7, #0]
 8000f08:	429a      	cmp	r2, r3
 8000f0a:	d216      	bcs.n	8000f3a <delayInsert+0x66>
        head_waiting_list->Delay -= DELAY;
 8000f0c:	4b32      	ldr	r3, [pc, #200]	; (8000fd8 <delayInsert+0x104>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	6859      	ldr	r1, [r3, #4]
 8000f12:	4b31      	ldr	r3, [pc, #196]	; (8000fd8 <delayInsert+0x104>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	683a      	ldr	r2, [r7, #0]
 8000f18:	1a8a      	subs	r2, r1, r2
 8000f1a:	605a      	str	r2, [r3, #4]
        new_task->next = head_waiting_list;
 8000f1c:	4b2e      	ldr	r3, [pc, #184]	; (8000fd8 <delayInsert+0x104>)
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	615a      	str	r2, [r3, #20]
        head_waiting_list->prev = new_task;
 8000f24:	4b2c      	ldr	r3, [pc, #176]	; (8000fd8 <delayInsert+0x104>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	687a      	ldr	r2, [r7, #4]
 8000f2a:	619a      	str	r2, [r3, #24]
        new_task->Delay = DELAY;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	683a      	ldr	r2, [r7, #0]
 8000f30:	605a      	str	r2, [r3, #4]
        head_waiting_list = new_task;
 8000f32:	4a29      	ldr	r2, [pc, #164]	; (8000fd8 <delayInsert+0x104>)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	6013      	str	r3, [r2, #0]
        return;
 8000f38:	e049      	b.n	8000fce <delayInsert+0xfa>
    }


    sTasks *current_task = head_waiting_list;
 8000f3a:	4b27      	ldr	r3, [pc, #156]	; (8000fd8 <delayInsert+0x104>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	60fb      	str	r3, [r7, #12]
    uint32_t temp_delay = DELAY;
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	60bb      	str	r3, [r7, #8]

    while (current_task->next != NULL && temp_delay >= current_task->Delay){
 8000f44:	e007      	b.n	8000f56 <delayInsert+0x82>
        temp_delay -= current_task->Delay;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	68ba      	ldr	r2, [r7, #8]
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	60bb      	str	r3, [r7, #8]
        current_task = current_task->next;
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	695b      	ldr	r3, [r3, #20]
 8000f54:	60fb      	str	r3, [r7, #12]
    while (current_task->next != NULL && temp_delay >= current_task->Delay){
 8000f56:	68fb      	ldr	r3, [r7, #12]
 8000f58:	695b      	ldr	r3, [r3, #20]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d004      	beq.n	8000f68 <delayInsert+0x94>
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	68ba      	ldr	r2, [r7, #8]
 8000f64:	429a      	cmp	r2, r3
 8000f66:	d2ee      	bcs.n	8000f46 <delayInsert+0x72>
    }

    if (temp_delay >= current_task->Delay && current_task->next == NULL){
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	68ba      	ldr	r2, [r7, #8]
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	d312      	bcc.n	8000f98 <delayInsert+0xc4>
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	695b      	ldr	r3, [r3, #20]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d10e      	bne.n	8000f98 <delayInsert+0xc4>

        temp_delay -= current_task->Delay;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	68ba      	ldr	r2, [r7, #8]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	60bb      	str	r3, [r7, #8]
        current_task->next = new_task;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	687a      	ldr	r2, [r7, #4]
 8000f88:	615a      	str	r2, [r3, #20]
        new_task->prev = current_task;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	68fa      	ldr	r2, [r7, #12]
 8000f8e:	619a      	str	r2, [r3, #24]
        new_task->Delay = temp_delay;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	e01a      	b.n	8000fce <delayInsert+0xfa>
    } else {

        new_task->Delay = temp_delay;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	68ba      	ldr	r2, [r7, #8]
 8000f9c:	605a      	str	r2, [r3, #4]
        current_task->Delay -= temp_delay;
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	685a      	ldr	r2, [r3, #4]
 8000fa2:	68bb      	ldr	r3, [r7, #8]
 8000fa4:	1ad2      	subs	r2, r2, r3
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	605a      	str	r2, [r3, #4]

        new_task->next = current_task;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	68fa      	ldr	r2, [r7, #12]
 8000fae:	615a      	str	r2, [r3, #20]
        new_task->prev = current_task->prev;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	699a      	ldr	r2, [r3, #24]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	619a      	str	r2, [r3, #24]
        if (current_task->prev != NULL){
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	699b      	ldr	r3, [r3, #24]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d003      	beq.n	8000fc8 <delayInsert+0xf4>
            current_task->prev->next = new_task;
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	687a      	ldr	r2, [r7, #4]
 8000fc6:	615a      	str	r2, [r3, #20]
        }
        current_task->prev = new_task;
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	687a      	ldr	r2, [r7, #4]
 8000fcc:	619a      	str	r2, [r3, #24]
    }
}
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bc80      	pop	{r7}
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	20000084 	.word	0x20000084

08000fdc <SCH_Init>:
void SCH_Init(void) {
 8000fdc:	b480      	push	{r7}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
    // cha c task no
    head_waiting_list = NULL;
 8000fe2:	4b2b      	ldr	r3, [pc, #172]	; (8001090 <SCH_Init+0xb4>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]

    // queue rng
    ready_head  = 0;
 8000fe8:	4b2a      	ldr	r3, [pc, #168]	; (8001094 <SCH_Init+0xb8>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	701a      	strb	r2, [r3, #0]
    ready_tail  = 0;
 8000fee:	4b2a      	ldr	r3, [pc, #168]	; (8001098 <SCH_Init+0xbc>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	701a      	strb	r2, [r3, #0]
    ready_count = 0;
 8000ff4:	4b29      	ldr	r3, [pc, #164]	; (800109c <SCH_Init+0xc0>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	701a      	strb	r2, [r3, #0]

    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	607b      	str	r3, [r7, #4]
 8000ffe:	e03d      	b.n	800107c <SCH_Init+0xa0>
        SCH_tasks_G[i].pTask  = 0;
 8001000:	4927      	ldr	r1, [pc, #156]	; (80010a0 <SCH_Init+0xc4>)
 8001002:	687a      	ldr	r2, [r7, #4]
 8001004:	4613      	mov	r3, r2
 8001006:	00db      	lsls	r3, r3, #3
 8001008:	1a9b      	subs	r3, r3, r2
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	440b      	add	r3, r1
 800100e:	2200      	movs	r2, #0
 8001010:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].Period = 0;
 8001012:	4923      	ldr	r1, [pc, #140]	; (80010a0 <SCH_Init+0xc4>)
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	4613      	mov	r3, r2
 8001018:	00db      	lsls	r3, r3, #3
 800101a:	1a9b      	subs	r3, r3, r2
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	440b      	add	r3, r1
 8001020:	3308      	adds	r3, #8
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].RunMe  = 0;
 8001026:	491e      	ldr	r1, [pc, #120]	; (80010a0 <SCH_Init+0xc4>)
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	4613      	mov	r3, r2
 800102c:	00db      	lsls	r3, r3, #3
 800102e:	1a9b      	subs	r3, r3, r2
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	440b      	add	r3, r1
 8001034:	330c      	adds	r3, #12
 8001036:	2200      	movs	r2, #0
 8001038:	701a      	strb	r2, [r3, #0]
        SCH_tasks_G[i].next = 0;
 800103a:	4919      	ldr	r1, [pc, #100]	; (80010a0 <SCH_Init+0xc4>)
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	4613      	mov	r3, r2
 8001040:	00db      	lsls	r3, r3, #3
 8001042:	1a9b      	subs	r3, r3, r2
 8001044:	009b      	lsls	r3, r3, #2
 8001046:	440b      	add	r3, r1
 8001048:	3314      	adds	r3, #20
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].prev = 0;
 800104e:	4914      	ldr	r1, [pc, #80]	; (80010a0 <SCH_Init+0xc4>)
 8001050:	687a      	ldr	r2, [r7, #4]
 8001052:	4613      	mov	r3, r2
 8001054:	00db      	lsls	r3, r3, #3
 8001056:	1a9b      	subs	r3, r3, r2
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	440b      	add	r3, r1
 800105c:	3318      	adds	r3, #24
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
        SCH_tasks_G[i].TaskID = i;
 8001062:	6879      	ldr	r1, [r7, #4]
 8001064:	480e      	ldr	r0, [pc, #56]	; (80010a0 <SCH_Init+0xc4>)
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	4613      	mov	r3, r2
 800106a:	00db      	lsls	r3, r3, #3
 800106c:	1a9b      	subs	r3, r3, r2
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	4403      	add	r3, r0
 8001072:	3310      	adds	r3, #16
 8001074:	6019      	str	r1, [r3, #0]
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	3301      	adds	r3, #1
 800107a:	607b      	str	r3, [r7, #4]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b27      	cmp	r3, #39	; 0x27
 8001080:	ddbe      	ble.n	8001000 <SCH_Init+0x24>

    }
}
 8001082:	bf00      	nop
 8001084:	bf00      	nop
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	bc80      	pop	{r7}
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	20000084 	.word	0x20000084
 8001094:	20000088 	.word	0x20000088
 8001098:	20000089 	.word	0x20000089
 800109c:	2000008a 	.word	0x2000008a
 80010a0:	20000190 	.word	0x20000190

080010a4 <SCH_Add_Task>:

void SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	60f8      	str	r0, [r7, #12]
 80010ac:	60b9      	str	r1, [r7, #8]
 80010ae:	607a      	str	r2, [r7, #4]
    int index = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]
    // Tm slot trng (sa th t iu kin!)
    while ((index < SCH_MAX_TASKS) && (SCH_tasks_G[index].pTask != NULL)){
 80010b4:	e002      	b.n	80010bc <SCH_Add_Task+0x18>
        index++;
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	3301      	adds	r3, #1
 80010ba:	617b      	str	r3, [r7, #20]
    while ((index < SCH_MAX_TASKS) && (SCH_tasks_G[index].pTask != NULL)){
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	2b27      	cmp	r3, #39	; 0x27
 80010c0:	dc09      	bgt.n	80010d6 <SCH_Add_Task+0x32>
 80010c2:	4915      	ldr	r1, [pc, #84]	; (8001118 <SCH_Add_Task+0x74>)
 80010c4:	697a      	ldr	r2, [r7, #20]
 80010c6:	4613      	mov	r3, r2
 80010c8:	00db      	lsls	r3, r3, #3
 80010ca:	1a9b      	subs	r3, r3, r2
 80010cc:	009b      	lsls	r3, r3, #2
 80010ce:	440b      	add	r3, r1
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1ef      	bne.n	80010b6 <SCH_Add_Task+0x12>
    }
    if (index == SCH_MAX_TASKS) return;
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	2b28      	cmp	r3, #40	; 0x28
 80010da:	d018      	beq.n	800110e <SCH_Add_Task+0x6a>

    sTasks *new_task = &SCH_tasks_G[index];
 80010dc:	697a      	ldr	r2, [r7, #20]
 80010de:	4613      	mov	r3, r2
 80010e0:	00db      	lsls	r3, r3, #3
 80010e2:	1a9b      	subs	r3, r3, r2
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	4a0c      	ldr	r2, [pc, #48]	; (8001118 <SCH_Add_Task+0x74>)
 80010e8:	4413      	add	r3, r2
 80010ea:	613b      	str	r3, [r7, #16]
    new_task->pTask  = pFunction;
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	68fa      	ldr	r2, [r7, #12]
 80010f0:	601a      	str	r2, [r3, #0]
    new_task->Period = PERIOD;
 80010f2:	693b      	ldr	r3, [r7, #16]
 80010f4:	687a      	ldr	r2, [r7, #4]
 80010f6:	609a      	str	r2, [r3, #8]
    new_task->TaskID = index;
 80010f8:	697a      	ldr	r2, [r7, #20]
 80010fa:	693b      	ldr	r3, [r7, #16]
 80010fc:	611a      	str	r2, [r3, #16]
    new_task->RunMe  = 0;
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	2200      	movs	r2, #0
 8001102:	731a      	strb	r2, [r3, #12]

    delayInsert(new_task, DELAY);
 8001104:	68b9      	ldr	r1, [r7, #8]
 8001106:	6938      	ldr	r0, [r7, #16]
 8001108:	f7ff fee4 	bl	8000ed4 <delayInsert>
 800110c:	e000      	b.n	8001110 <SCH_Add_Task+0x6c>
    if (index == SCH_MAX_TASKS) return;
 800110e:	bf00      	nop
}
 8001110:	3718      	adds	r7, #24
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000190 	.word	0x20000190

0800111c <SCH_Update>:

void SCH_Update(void){
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
    if (head_waiting_list == NULL) return;
 8001120:	4b09      	ldr	r3, [pc, #36]	; (8001148 <SCH_Update+0x2c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d00a      	beq.n	800113e <SCH_Update+0x22>

    // Gim delay node u
    if (head_waiting_list->Delay > 0) {
 8001128:	4b07      	ldr	r3, [pc, #28]	; (8001148 <SCH_Update+0x2c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d006      	beq.n	8001140 <SCH_Update+0x24>
        head_waiting_list->Delay--;
 8001132:	4b05      	ldr	r3, [pc, #20]	; (8001148 <SCH_Update+0x2c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	685a      	ldr	r2, [r3, #4]
 8001138:	3a01      	subs	r2, #1
 800113a:	605a      	str	r2, [r3, #4]
 800113c:	e000      	b.n	8001140 <SCH_Update+0x24>
    if (head_waiting_list == NULL) return;
 800113e:	bf00      	nop
//       task->next = NULL;
//       task->prev = NULL;
//
//       task->RunMe++;
//       pushQueue(task->TaskID);
}
 8001140:	46bd      	mov	sp, r7
 8001142:	bc80      	pop	{r7}
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	20000084 	.word	0x20000084

0800114c <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void){
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
	uint32_t id;
    while (head_waiting_list != NULL && head_waiting_list->Delay == 0) {
 8001152:	e04f      	b.n	80011f4 <SCH_Dispatch_Tasks+0xa8>
        sTasks *task = head_waiting_list;      // lu li task c
 8001154:	4b2e      	ldr	r3, [pc, #184]	; (8001210 <SCH_Dispatch_Tasks+0xc4>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	607b      	str	r3, [r7, #4]

        // b khi list
        head_waiting_list = head_waiting_list->next;
 800115a:	4b2d      	ldr	r3, [pc, #180]	; (8001210 <SCH_Dispatch_Tasks+0xc4>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	695b      	ldr	r3, [r3, #20]
 8001160:	4a2b      	ldr	r2, [pc, #172]	; (8001210 <SCH_Dispatch_Tasks+0xc4>)
 8001162:	6013      	str	r3, [r2, #0]
        if (head_waiting_list != NULL) {
 8001164:	4b2a      	ldr	r3, [pc, #168]	; (8001210 <SCH_Dispatch_Tasks+0xc4>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d003      	beq.n	8001174 <SCH_Dispatch_Tasks+0x28>
            head_waiting_list->prev = NULL;
 800116c:	4b28      	ldr	r3, [pc, #160]	; (8001210 <SCH_Dispatch_Tasks+0xc4>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2200      	movs	r2, #0
 8001172:	619a      	str	r2, [r3, #24]
        }

        task->next = NULL;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2200      	movs	r2, #0
 8001178:	615a      	str	r2, [r3, #20]
        task->prev = NULL;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2200      	movs	r2, #0
 800117e:	619a      	str	r2, [r3, #24]

        // nh du ready
        task->RunMe++;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	7b1b      	ldrb	r3, [r3, #12]
 8001184:	3301      	adds	r3, #1
 8001186:	b2da      	uxtb	r2, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	731a      	strb	r2, [r3, #12]
//        pushQueue(task->TaskID);
        id = task->TaskID;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	691b      	ldr	r3, [r3, #16]
 8001190:	603b      	str	r3, [r7, #0]
        SCH_tasks_G[id].RunMe--;
 8001192:	4920      	ldr	r1, [pc, #128]	; (8001214 <SCH_Dispatch_Tasks+0xc8>)
 8001194:	683a      	ldr	r2, [r7, #0]
 8001196:	4613      	mov	r3, r2
 8001198:	00db      	lsls	r3, r3, #3
 800119a:	1a9b      	subs	r3, r3, r2
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	440b      	add	r3, r1
 80011a0:	330c      	adds	r3, #12
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	3b01      	subs	r3, #1
 80011a6:	b2d8      	uxtb	r0, r3
 80011a8:	491a      	ldr	r1, [pc, #104]	; (8001214 <SCH_Dispatch_Tasks+0xc8>)
 80011aa:	683a      	ldr	r2, [r7, #0]
 80011ac:	4613      	mov	r3, r2
 80011ae:	00db      	lsls	r3, r3, #3
 80011b0:	1a9b      	subs	r3, r3, r2
 80011b2:	009b      	lsls	r3, r3, #2
 80011b4:	440b      	add	r3, r1
 80011b6:	330c      	adds	r3, #12
 80011b8:	4602      	mov	r2, r0
 80011ba:	701a      	strb	r2, [r3, #0]
        (*SCH_tasks_G[id].pTask)();
 80011bc:	4915      	ldr	r1, [pc, #84]	; (8001214 <SCH_Dispatch_Tasks+0xc8>)
 80011be:	683a      	ldr	r2, [r7, #0]
 80011c0:	4613      	mov	r3, r2
 80011c2:	00db      	lsls	r3, r3, #3
 80011c4:	1a9b      	subs	r3, r3, r2
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	440b      	add	r3, r1
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4798      	blx	r3
        delayInsert(&SCH_tasks_G[id], SCH_tasks_G[id].Period);
 80011ce:	683a      	ldr	r2, [r7, #0]
 80011d0:	4613      	mov	r3, r2
 80011d2:	00db      	lsls	r3, r3, #3
 80011d4:	1a9b      	subs	r3, r3, r2
 80011d6:	009b      	lsls	r3, r3, #2
 80011d8:	4a0e      	ldr	r2, [pc, #56]	; (8001214 <SCH_Dispatch_Tasks+0xc8>)
 80011da:	1898      	adds	r0, r3, r2
 80011dc:	490d      	ldr	r1, [pc, #52]	; (8001214 <SCH_Dispatch_Tasks+0xc8>)
 80011de:	683a      	ldr	r2, [r7, #0]
 80011e0:	4613      	mov	r3, r2
 80011e2:	00db      	lsls	r3, r3, #3
 80011e4:	1a9b      	subs	r3, r3, r2
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	440b      	add	r3, r1
 80011ea:	3308      	adds	r3, #8
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4619      	mov	r1, r3
 80011f0:	f7ff fe70 	bl	8000ed4 <delayInsert>
    while (head_waiting_list != NULL && head_waiting_list->Delay == 0) {
 80011f4:	4b06      	ldr	r3, [pc, #24]	; (8001210 <SCH_Dispatch_Tasks+0xc4>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d004      	beq.n	8001206 <SCH_Dispatch_Tasks+0xba>
 80011fc:	4b04      	ldr	r3, [pc, #16]	; (8001210 <SCH_Dispatch_Tasks+0xc4>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d0a6      	beq.n	8001154 <SCH_Dispatch_Tasks+0x8>
    }
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	20000084 	.word	0x20000084
 8001214:	20000190 	.word	0x20000190

08001218 <timeCounter>:
//		if (timer_counter[i] == 0){
//			timer_flag[i] = 1;
//		}
//	}
//}
void timeCounter(){
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
	if (t_road1 > 0){
 800121c:	4b18      	ldr	r3, [pc, #96]	; (8001280 <timeCounter+0x68>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	dd04      	ble.n	800122e <timeCounter+0x16>
		t_road1--;
 8001224:	4b16      	ldr	r3, [pc, #88]	; (8001280 <timeCounter+0x68>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	3b01      	subs	r3, #1
 800122a:	4a15      	ldr	r2, [pc, #84]	; (8001280 <timeCounter+0x68>)
 800122c:	6013      	str	r3, [r2, #0]
	}
	if (t_road2 > 0){
 800122e:	4b15      	ldr	r3, [pc, #84]	; (8001284 <timeCounter+0x6c>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	dd04      	ble.n	8001240 <timeCounter+0x28>
		t_road2--;
 8001236:	4b13      	ldr	r3, [pc, #76]	; (8001284 <timeCounter+0x6c>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	3b01      	subs	r3, #1
 800123c:	4a11      	ldr	r2, [pc, #68]	; (8001284 <timeCounter+0x6c>)
 800123e:	6013      	str	r3, [r2, #0]
	}
	if (t_scan_led > 0){
 8001240:	4b11      	ldr	r3, [pc, #68]	; (8001288 <timeCounter+0x70>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2b00      	cmp	r3, #0
 8001246:	dd04      	ble.n	8001252 <timeCounter+0x3a>
		t_scan_led--;
 8001248:	4b0f      	ldr	r3, [pc, #60]	; (8001288 <timeCounter+0x70>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	3b01      	subs	r3, #1
 800124e:	4a0e      	ldr	r2, [pc, #56]	; (8001288 <timeCounter+0x70>)
 8001250:	6013      	str	r3, [r2, #0]
	}
	if (t_1s > 0){
 8001252:	4b0e      	ldr	r3, [pc, #56]	; (800128c <timeCounter+0x74>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	2b00      	cmp	r3, #0
 8001258:	dd04      	ble.n	8001264 <timeCounter+0x4c>
		t_1s--;
 800125a:	4b0c      	ldr	r3, [pc, #48]	; (800128c <timeCounter+0x74>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	3b01      	subs	r3, #1
 8001260:	4a0a      	ldr	r2, [pc, #40]	; (800128c <timeCounter+0x74>)
 8001262:	6013      	str	r3, [r2, #0]
	}
	if (t_blink > 0){
 8001264:	4b0a      	ldr	r3, [pc, #40]	; (8001290 <timeCounter+0x78>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	dd04      	ble.n	8001276 <timeCounter+0x5e>
		t_blink--;
 800126c:	4b08      	ldr	r3, [pc, #32]	; (8001290 <timeCounter+0x78>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	3b01      	subs	r3, #1
 8001272:	4a07      	ldr	r2, [pc, #28]	; (8001290 <timeCounter+0x78>)
 8001274:	6013      	str	r3, [r2, #0]
	}
}
 8001276:	bf00      	nop
 8001278:	46bd      	mov	sp, r7
 800127a:	bc80      	pop	{r7}
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	20000064 	.word	0x20000064
 8001284:	20000068 	.word	0x20000068
 8001288:	2000006c 	.word	0x2000006c
 800128c:	2000002c 	.word	0x2000002c
 8001290:	20000070 	.word	0x20000070

08001294 <fsm_run>:
 *      Author: Admin
 */

#include "global.h"
int temp_duration;
void fsm_run(){
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
//	updateCounter();
	switch (mode){
 8001298:	4b95      	ldr	r3, [pc, #596]	; (80014f0 <fsm_run+0x25c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2b03      	cmp	r3, #3
 800129e:	f200 8252 	bhi.w	8001746 <fsm_run+0x4b2>
 80012a2:	a201      	add	r2, pc, #4	; (adr r2, 80012a8 <fsm_run+0x14>)
 80012a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012a8:	080012b9 	.word	0x080012b9
 80012ac:	08001303 	.word	0x08001303
 80012b0:	08001341 	.word	0x08001341
 80012b4:	080014d7 	.word	0x080014d7
		case INIT:
			clearLED();
 80012b8:	f7ff fbb0 	bl	8000a1c <clearLED>
			mode = AUTO_STATE;
 80012bc:	4b8c      	ldr	r3, [pc, #560]	; (80014f0 <fsm_run+0x25c>)
 80012be:	2201      	movs	r2, #1
 80012c0:	601a      	str	r2, [r3, #0]
//			setTimer(0, red_time * 100);
			t_road1 = red_time * 100;
 80012c2:	4b8c      	ldr	r3, [pc, #560]	; (80014f4 <fsm_run+0x260>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	2264      	movs	r2, #100	; 0x64
 80012c8:	fb02 f303 	mul.w	r3, r2, r3
 80012cc:	4a8a      	ldr	r2, [pc, #552]	; (80014f8 <fsm_run+0x264>)
 80012ce:	6013      	str	r3, [r2, #0]
//			setTimer(1, green_time * 100);
			t_road2 = green_time * 100;
 80012d0:	4b8a      	ldr	r3, [pc, #552]	; (80014fc <fsm_run+0x268>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2264      	movs	r2, #100	; 0x64
 80012d6:	fb02 f303 	mul.w	r3, r2, r3
 80012da:	4a89      	ldr	r2, [pc, #548]	; (8001500 <fsm_run+0x26c>)
 80012dc:	6013      	str	r3, [r2, #0]
//			setTimer(2, 10);
			t_scan_led = 10;
 80012de:	4b89      	ldr	r3, [pc, #548]	; (8001504 <fsm_run+0x270>)
 80012e0:	220a      	movs	r2, #10
 80012e2:	601a      	str	r2, [r3, #0]
//			setTimer(3, 100);
			t_1s = 100;
 80012e4:	4b88      	ldr	r3, [pc, #544]	; (8001508 <fsm_run+0x274>)
 80012e6:	2264      	movs	r2, #100	; 0x64
 80012e8:	601a      	str	r2, [r3, #0]
//			setTimer(5,50);
			t_blink = 50;
 80012ea:	4b88      	ldr	r3, [pc, #544]	; (800150c <fsm_run+0x278>)
 80012ec:	2232      	movs	r2, #50	; 0x32
 80012ee:	601a      	str	r2, [r3, #0]
			road1_counter = red_time;
 80012f0:	4b80      	ldr	r3, [pc, #512]	; (80014f4 <fsm_run+0x260>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a86      	ldr	r2, [pc, #536]	; (8001510 <fsm_run+0x27c>)
 80012f6:	6013      	str	r3, [r2, #0]
			road2_counter = green_time;
 80012f8:	4b80      	ldr	r3, [pc, #512]	; (80014fc <fsm_run+0x268>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a85      	ldr	r2, [pc, #532]	; (8001514 <fsm_run+0x280>)
 80012fe:	6013      	str	r3, [r2, #0]
			break;
 8001300:	e226      	b.n	8001750 <fsm_run+0x4bc>
		case AUTO_STATE:
			displayAutoTrafficLight(0);
 8001302:	2000      	movs	r0, #0
 8001304:	f7ff fa92 	bl	800082c <displayAutoTrafficLight>
			displayTime();
 8001308:	f7ff fb6a 	bl	80009e0 <displayTime>
			if(isButtonPressed(0)){
 800130c:	2000      	movs	r0, #0
 800130e:	f7fe ff2d 	bl	800016c <isButtonPressed>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	f000 8218 	beq.w	800174a <fsm_run+0x4b6>
				mode = MANUAL_STATE;
 800131a:	4b75      	ldr	r3, [pc, #468]	; (80014f0 <fsm_run+0x25c>)
 800131c:	2202      	movs	r2, #2
 800131e:	601a      	str	r2, [r3, #0]
				manual_blink_mode = BLINK_RED_GREEN;
 8001320:	4b7d      	ldr	r3, [pc, #500]	; (8001518 <fsm_run+0x284>)
 8001322:	2218      	movs	r2, #24
 8001324:	601a      	str	r2, [r3, #0]
				t_blink = 500;
 8001326:	4b79      	ldr	r3, [pc, #484]	; (800150c <fsm_run+0x278>)
 8001328:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800132c:	601a      	str	r2, [r3, #0]
//				setTimer(2, 25);
				t_scan_led = 25;
 800132e:	4b75      	ldr	r3, [pc, #468]	; (8001504 <fsm_run+0x270>)
 8001330:	2219      	movs	r2, #25
 8001332:	601a      	str	r2, [r3, #0]
//				setTimer(5, 50);
				t_blink = 5;
 8001334:	4b75      	ldr	r3, [pc, #468]	; (800150c <fsm_run+0x278>)
 8001336:	2205      	movs	r2, #5
 8001338:	601a      	str	r2, [r3, #0]
//				clear7SEG();
				clearLED();
 800133a:	f7ff fb6f 	bl	8000a1c <clearLED>
//				updateLEDBuffer(2, 2);
				break;
 800133e:	e207      	b.n	8001750 <fsm_run+0x4bc>
			}
			break;
		case MANUAL_STATE:
			switch (manual_blink_mode){
 8001340:	4b75      	ldr	r3, [pc, #468]	; (8001518 <fsm_run+0x284>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	3b18      	subs	r3, #24
 8001346:	2b03      	cmp	r3, #3
 8001348:	f200 808a 	bhi.w	8001460 <fsm_run+0x1cc>
 800134c:	a201      	add	r2, pc, #4	; (adr r2, 8001354 <fsm_run+0xc0>)
 800134e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001352:	bf00      	nop
 8001354:	08001365 	.word	0x08001365
 8001358:	080013ad 	.word	0x080013ad
 800135c:	080013e3 	.word	0x080013e3
 8001360:	0800142b 	.word	0x0800142b
				case BLINK_RED_GREEN:
					if (manual_blink_mode != BLINK_RED_GREEN){
 8001364:	4b6c      	ldr	r3, [pc, #432]	; (8001518 <fsm_run+0x284>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2b18      	cmp	r3, #24
 800136a:	d002      	beq.n	8001372 <fsm_run+0xde>
						manual_blink_mode = BLINK_RED_GREEN;
 800136c:	4b6a      	ldr	r3, [pc, #424]	; (8001518 <fsm_run+0x284>)
 800136e:	2218      	movs	r2, #24
 8001370:	601a      	str	r2, [r3, #0]
					}
//					displayBlinkTrafficLight(manual_blink_mode);
					if(isButtonPressed(1)){
 8001372:	2001      	movs	r0, #1
 8001374:	f7fe fefa 	bl	800016c <isButtonPressed>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d007      	beq.n	800138e <fsm_run+0xfa>
						manual_blink_mode = BLINK_RED_YELLOW;
 800137e:	4b66      	ldr	r3, [pc, #408]	; (8001518 <fsm_run+0x284>)
 8001380:	2219      	movs	r2, #25
 8001382:	601a      	str	r2, [r3, #0]
//						updateLEDBuffer(1,1);
						t_blink = 300;
 8001384:	4b61      	ldr	r3, [pc, #388]	; (800150c <fsm_run+0x278>)
 8001386:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800138a:	601a      	str	r2, [r3, #0]
						break;
 800138c:	e071      	b.n	8001472 <fsm_run+0x1de>
					}
					if(t_scan_led == 0){
 800138e:	4b5d      	ldr	r3, [pc, #372]	; (8001504 <fsm_run+0x270>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d166      	bne.n	8001464 <fsm_run+0x1d0>
						t_scan_led = 10;
 8001396:	4b5b      	ldr	r3, [pc, #364]	; (8001504 <fsm_run+0x270>)
 8001398:	220a      	movs	r2, #10
 800139a:	601a      	str	r2, [r3, #0]
//						update7SEG(led_index++);
						if (led_index > 3){
 800139c:	4b5f      	ldr	r3, [pc, #380]	; (800151c <fsm_run+0x288>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2b03      	cmp	r3, #3
 80013a2:	dd5f      	ble.n	8001464 <fsm_run+0x1d0>
							led_index = 0;
 80013a4:	4b5d      	ldr	r3, [pc, #372]	; (800151c <fsm_run+0x288>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	601a      	str	r2, [r3, #0]
						}
					}
					break;
 80013aa:	e05b      	b.n	8001464 <fsm_run+0x1d0>
				case BLINK_RED_YELLOW:
					if(t_blink <= 0){
 80013ac:	4b57      	ldr	r3, [pc, #348]	; (800150c <fsm_run+0x278>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	dc07      	bgt.n	80013c4 <fsm_run+0x130>
						manual_blink_mode = BLINK_GREEN_RED;
 80013b4:	4b58      	ldr	r3, [pc, #352]	; (8001518 <fsm_run+0x284>)
 80013b6:	221a      	movs	r2, #26
 80013b8:	601a      	str	r2, [r3, #0]
						t_blink  = 500;
 80013ba:	4b54      	ldr	r3, [pc, #336]	; (800150c <fsm_run+0x278>)
 80013bc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80013c0:	601a      	str	r2, [r3, #0]
//						updateLEDBuffer(1,2);
						break;
 80013c2:	e056      	b.n	8001472 <fsm_run+0x1de>
					}
//					displayBlinkTrafficLight(manual_blink_mode);
					if(t_scan_led == 0){
 80013c4:	4b4f      	ldr	r3, [pc, #316]	; (8001504 <fsm_run+0x270>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d14d      	bne.n	8001468 <fsm_run+0x1d4>
						t_scan_led = 10;
 80013cc:	4b4d      	ldr	r3, [pc, #308]	; (8001504 <fsm_run+0x270>)
 80013ce:	220a      	movs	r2, #10
 80013d0:	601a      	str	r2, [r3, #0]
//						update7SEG(led_index++);
						if (led_index > 3){
 80013d2:	4b52      	ldr	r3, [pc, #328]	; (800151c <fsm_run+0x288>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2b03      	cmp	r3, #3
 80013d8:	dd46      	ble.n	8001468 <fsm_run+0x1d4>
							led_index = 0;
 80013da:	4b50      	ldr	r3, [pc, #320]	; (800151c <fsm_run+0x288>)
 80013dc:	2200      	movs	r2, #0
 80013de:	601a      	str	r2, [r3, #0]
						}
					}
					break;
 80013e0:	e042      	b.n	8001468 <fsm_run+0x1d4>
				case BLINK_GREEN_RED:
					if (manual_blink_mode != BLINK_GREEN_RED){
 80013e2:	4b4d      	ldr	r3, [pc, #308]	; (8001518 <fsm_run+0x284>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2b1a      	cmp	r3, #26
 80013e8:	d002      	beq.n	80013f0 <fsm_run+0x15c>
						manual_blink_mode = BLINK_GREEN_RED;
 80013ea:	4b4b      	ldr	r3, [pc, #300]	; (8001518 <fsm_run+0x284>)
 80013ec:	221a      	movs	r2, #26
 80013ee:	601a      	str	r2, [r3, #0]
					}
//					displayBlinkTrafficLight(manual_blink_mode);
					if(isButtonPressed(1)){
 80013f0:	2001      	movs	r0, #1
 80013f2:	f7fe febb 	bl	800016c <isButtonPressed>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d007      	beq.n	800140c <fsm_run+0x178>
						manual_blink_mode = BLINK_YELLOW_RED;
 80013fc:	4b46      	ldr	r3, [pc, #280]	; (8001518 <fsm_run+0x284>)
 80013fe:	221b      	movs	r2, #27
 8001400:	601a      	str	r2, [r3, #0]
						t_blink = 300;
 8001402:	4b42      	ldr	r3, [pc, #264]	; (800150c <fsm_run+0x278>)
 8001404:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001408:	601a      	str	r2, [r3, #0]
//						updateLEDBuffer(1,3);

						break;
 800140a:	e032      	b.n	8001472 <fsm_run+0x1de>
					}
					if(t_scan_led == 0){
 800140c:	4b3d      	ldr	r3, [pc, #244]	; (8001504 <fsm_run+0x270>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d12b      	bne.n	800146c <fsm_run+0x1d8>
						t_scan_led = 10;
 8001414:	4b3b      	ldr	r3, [pc, #236]	; (8001504 <fsm_run+0x270>)
 8001416:	220a      	movs	r2, #10
 8001418:	601a      	str	r2, [r3, #0]
//						update7SEG(led_index++);
						if (led_index > 3){
 800141a:	4b40      	ldr	r3, [pc, #256]	; (800151c <fsm_run+0x288>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2b03      	cmp	r3, #3
 8001420:	dd24      	ble.n	800146c <fsm_run+0x1d8>
							led_index = 0;
 8001422:	4b3e      	ldr	r3, [pc, #248]	; (800151c <fsm_run+0x288>)
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
						}
					}
					break;
 8001428:	e020      	b.n	800146c <fsm_run+0x1d8>
				case BLINK_YELLOW_RED:
					if(t_blink <= 0){
 800142a:	4b38      	ldr	r3, [pc, #224]	; (800150c <fsm_run+0x278>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	2b00      	cmp	r3, #0
 8001430:	dc07      	bgt.n	8001442 <fsm_run+0x1ae>
						manual_blink_mode = BLINK_RED_GREEN;
 8001432:	4b39      	ldr	r3, [pc, #228]	; (8001518 <fsm_run+0x284>)
 8001434:	2218      	movs	r2, #24
 8001436:	601a      	str	r2, [r3, #0]
						t_blink  = 500;
 8001438:	4b34      	ldr	r3, [pc, #208]	; (800150c <fsm_run+0x278>)
 800143a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800143e:	601a      	str	r2, [r3, #0]
//						updateLEDBuffer(1,2);
						break;
 8001440:	e017      	b.n	8001472 <fsm_run+0x1de>
					}
//					displayBlinkTrafficLight(manual_blink_mode);
					if(t_scan_led == 0){
 8001442:	4b30      	ldr	r3, [pc, #192]	; (8001504 <fsm_run+0x270>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d112      	bne.n	8001470 <fsm_run+0x1dc>
						t_scan_led = 10;
 800144a:	4b2e      	ldr	r3, [pc, #184]	; (8001504 <fsm_run+0x270>)
 800144c:	220a      	movs	r2, #10
 800144e:	601a      	str	r2, [r3, #0]
//						update7SEG(led_index++);
						if (led_index > 3){
 8001450:	4b32      	ldr	r3, [pc, #200]	; (800151c <fsm_run+0x288>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	2b03      	cmp	r3, #3
 8001456:	dd0b      	ble.n	8001470 <fsm_run+0x1dc>
							led_index = 0;
 8001458:	4b30      	ldr	r3, [pc, #192]	; (800151c <fsm_run+0x288>)
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
						}
					}
					break;
 800145e:	e007      	b.n	8001470 <fsm_run+0x1dc>
				default:
					break;
 8001460:	bf00      	nop
 8001462:	e006      	b.n	8001472 <fsm_run+0x1de>
					break;
 8001464:	bf00      	nop
 8001466:	e004      	b.n	8001472 <fsm_run+0x1de>
					break;
 8001468:	bf00      	nop
 800146a:	e002      	b.n	8001472 <fsm_run+0x1de>
					break;
 800146c:	bf00      	nop
 800146e:	e000      	b.n	8001472 <fsm_run+0x1de>
					break;
 8001470:	bf00      	nop

			}
			displayBlinkTrafficLight(manual_blink_mode);
 8001472:	4b29      	ldr	r3, [pc, #164]	; (8001518 <fsm_run+0x284>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff faf0 	bl	8000a5c <displayBlinkTrafficLight>
			if (isButtonPressed(0)){
 800147c:	2000      	movs	r0, #0
 800147e:	f7fe fe75 	bl	800016c <isButtonPressed>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d015      	beq.n	80014b4 <fsm_run+0x220>
				mode = CONFIG_STATE;
 8001488:	4b19      	ldr	r3, [pc, #100]	; (80014f0 <fsm_run+0x25c>)
 800148a:	2203      	movs	r2, #3
 800148c:	601a      	str	r2, [r3, #0]
				config_mode = CONFIG_RED;
 800148e:	4b24      	ldr	r3, [pc, #144]	; (8001520 <fsm_run+0x28c>)
 8001490:	221f      	movs	r2, #31
 8001492:	601a      	str	r2, [r3, #0]
				manual_blink_mode = BLINK_RED;
 8001494:	4b20      	ldr	r3, [pc, #128]	; (8001518 <fsm_run+0x284>)
 8001496:	2215      	movs	r2, #21
 8001498:	601a      	str	r2, [r3, #0]
//				setTimer(2, 10);
				t_scan_led = 10;
 800149a:	4b1a      	ldr	r3, [pc, #104]	; (8001504 <fsm_run+0x270>)
 800149c:	220a      	movs	r2, #10
 800149e:	601a      	str	r2, [r3, #0]
//				setTimer(5, 50);
				t_blink = 50;
 80014a0:	4b1a      	ldr	r3, [pc, #104]	; (800150c <fsm_run+0x278>)
 80014a2:	2232      	movs	r2, #50	; 0x32
 80014a4:	601a      	str	r2, [r3, #0]
				clearLED();
 80014a6:	f7ff fab9 	bl	8000a1c <clearLED>
				temp_duration = red_time;
 80014aa:	4b12      	ldr	r3, [pc, #72]	; (80014f4 <fsm_run+0x260>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	4a1d      	ldr	r2, [pc, #116]	; (8001524 <fsm_run+0x290>)
 80014b0:	6013      	str	r3, [r2, #0]
//				updateLEDBuffer(1, temp_duration);
//				updateLEDBuffer(2, 3);
				break;
 80014b2:	e14d      	b.n	8001750 <fsm_run+0x4bc>
			}


			if(t_scan_led == 0){
 80014b4:	4b13      	ldr	r3, [pc, #76]	; (8001504 <fsm_run+0x270>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	f040 8148 	bne.w	800174e <fsm_run+0x4ba>
				t_scan_led = 10;
 80014be:	4b11      	ldr	r3, [pc, #68]	; (8001504 <fsm_run+0x270>)
 80014c0:	220a      	movs	r2, #10
 80014c2:	601a      	str	r2, [r3, #0]
//				update7SEG(led_index++);
				if (led_index > 3){
 80014c4:	4b15      	ldr	r3, [pc, #84]	; (800151c <fsm_run+0x288>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2b03      	cmp	r3, #3
 80014ca:	f340 8140 	ble.w	800174e <fsm_run+0x4ba>
					led_index = 0;
 80014ce:	4b13      	ldr	r3, [pc, #76]	; (800151c <fsm_run+0x288>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
				}
			}
			break;
 80014d4:	e13b      	b.n	800174e <fsm_run+0x4ba>
		case CONFIG_STATE:{
			switch (config_mode){
 80014d6:	4b12      	ldr	r3, [pc, #72]	; (8001520 <fsm_run+0x28c>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2b21      	cmp	r3, #33	; 0x21
 80014dc:	f000 80c9 	beq.w	8001672 <fsm_run+0x3de>
 80014e0:	2b21      	cmp	r3, #33	; 0x21
 80014e2:	f300 8128 	bgt.w	8001736 <fsm_run+0x4a2>
 80014e6:	2b1f      	cmp	r3, #31
 80014e8:	d01e      	beq.n	8001528 <fsm_run+0x294>
 80014ea:	2b20      	cmp	r3, #32
 80014ec:	d06f      	beq.n	80015ce <fsm_run+0x33a>
						break;
//						updateLEDBuffer(1, temp_duration);
					}
					break;
				default:
					break;
 80014ee:	e122      	b.n	8001736 <fsm_run+0x4a2>
 80014f0:	20000058 	.word	0x20000058
 80014f4:	20000014 	.word	0x20000014
 80014f8:	20000064 	.word	0x20000064
 80014fc:	20000018 	.word	0x20000018
 8001500:	20000068 	.word	0x20000068
 8001504:	2000006c 	.word	0x2000006c
 8001508:	2000002c 	.word	0x2000002c
 800150c:	20000070 	.word	0x20000070
 8001510:	20000098 	.word	0x20000098
 8001514:	200000d8 	.word	0x200000d8
 8001518:	2000005c 	.word	0x2000005c
 800151c:	20000060 	.word	0x20000060
 8001520:	20000028 	.word	0x20000028
 8001524:	200005f0 	.word	0x200005f0
					if (manual_blink_mode != BLINK_RED){
 8001528:	4b8a      	ldr	r3, [pc, #552]	; (8001754 <fsm_run+0x4c0>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2b15      	cmp	r3, #21
 800152e:	d004      	beq.n	800153a <fsm_run+0x2a6>
						manual_blink_mode = BLINK_RED;
 8001530:	4b88      	ldr	r3, [pc, #544]	; (8001754 <fsm_run+0x4c0>)
 8001532:	2215      	movs	r2, #21
 8001534:	601a      	str	r2, [r3, #0]
						clearLED();
 8001536:	f7ff fa71 	bl	8000a1c <clearLED>
					displayBlinkTrafficLight(manual_blink_mode);
 800153a:	4b86      	ldr	r3, [pc, #536]	; (8001754 <fsm_run+0x4c0>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fa8c 	bl	8000a5c <displayBlinkTrafficLight>
					if (isButtonPressed(1)){
 8001544:	2001      	movs	r0, #1
 8001546:	f7fe fe11 	bl	800016c <isButtonPressed>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d00b      	beq.n	8001568 <fsm_run+0x2d4>
						temp_duration++;
 8001550:	4b81      	ldr	r3, [pc, #516]	; (8001758 <fsm_run+0x4c4>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	3301      	adds	r3, #1
 8001556:	4a80      	ldr	r2, [pc, #512]	; (8001758 <fsm_run+0x4c4>)
 8001558:	6013      	str	r3, [r2, #0]
						if (temp_duration > 99){
 800155a:	4b7f      	ldr	r3, [pc, #508]	; (8001758 <fsm_run+0x4c4>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2b63      	cmp	r3, #99	; 0x63
 8001560:	dd02      	ble.n	8001568 <fsm_run+0x2d4>
							temp_duration = 0;
 8001562:	4b7d      	ldr	r3, [pc, #500]	; (8001758 <fsm_run+0x4c4>)
 8001564:	2200      	movs	r2, #0
 8001566:	601a      	str	r2, [r3, #0]
					if (t_scan_led == 0){
 8001568:	4b7c      	ldr	r3, [pc, #496]	; (800175c <fsm_run+0x4c8>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d109      	bne.n	8001584 <fsm_run+0x2f0>
						t_scan_led = 10;
 8001570:	4b7a      	ldr	r3, [pc, #488]	; (800175c <fsm_run+0x4c8>)
 8001572:	220a      	movs	r2, #10
 8001574:	601a      	str	r2, [r3, #0]
						if (led_index > 3){
 8001576:	4b7a      	ldr	r3, [pc, #488]	; (8001760 <fsm_run+0x4cc>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2b03      	cmp	r3, #3
 800157c:	dd02      	ble.n	8001584 <fsm_run+0x2f0>
							led_index = 0;
 800157e:	4b78      	ldr	r3, [pc, #480]	; (8001760 <fsm_run+0x4cc>)
 8001580:	2200      	movs	r2, #0
 8001582:	601a      	str	r2, [r3, #0]
					if (isButtonPressed(2)){
 8001584:	2002      	movs	r0, #2
 8001586:	f7fe fdf1 	bl	800016c <isButtonPressed>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d004      	beq.n	800159a <fsm_run+0x306>
						red_time = temp_duration;
 8001590:	4b71      	ldr	r3, [pc, #452]	; (8001758 <fsm_run+0x4c4>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a73      	ldr	r2, [pc, #460]	; (8001764 <fsm_run+0x4d0>)
 8001596:	6013      	str	r3, [r2, #0]
						break;
 8001598:	e0d4      	b.n	8001744 <fsm_run+0x4b0>
					if (isButtonPressed(0)){
 800159a:	2000      	movs	r0, #0
 800159c:	f7fe fde6 	bl	800016c <isButtonPressed>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	f000 80c9 	beq.w	800173a <fsm_run+0x4a6>
						config_mode = CONFIG_GREEN;
 80015a8:	4b6f      	ldr	r3, [pc, #444]	; (8001768 <fsm_run+0x4d4>)
 80015aa:	2220      	movs	r2, #32
 80015ac:	601a      	str	r2, [r3, #0]
						manual_blink_mode = BLINK_GREEN;
 80015ae:	4b69      	ldr	r3, [pc, #420]	; (8001754 <fsm_run+0x4c0>)
 80015b0:	2217      	movs	r2, #23
 80015b2:	601a      	str	r2, [r3, #0]
						temp_duration = green_time;
 80015b4:	4b6d      	ldr	r3, [pc, #436]	; (800176c <fsm_run+0x4d8>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a67      	ldr	r2, [pc, #412]	; (8001758 <fsm_run+0x4c4>)
 80015ba:	6013      	str	r3, [r2, #0]
						t_scan_led = 10;
 80015bc:	4b67      	ldr	r3, [pc, #412]	; (800175c <fsm_run+0x4c8>)
 80015be:	220a      	movs	r2, #10
 80015c0:	601a      	str	r2, [r3, #0]
						t_blink = 50;
 80015c2:	4b6b      	ldr	r3, [pc, #428]	; (8001770 <fsm_run+0x4dc>)
 80015c4:	2232      	movs	r2, #50	; 0x32
 80015c6:	601a      	str	r2, [r3, #0]
						clearLED();
 80015c8:	f7ff fa28 	bl	8000a1c <clearLED>
						break;
 80015cc:	e0ba      	b.n	8001744 <fsm_run+0x4b0>
					if (manual_blink_mode != BLINK_GREEN){
 80015ce:	4b61      	ldr	r3, [pc, #388]	; (8001754 <fsm_run+0x4c0>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	2b17      	cmp	r3, #23
 80015d4:	d004      	beq.n	80015e0 <fsm_run+0x34c>
						manual_blink_mode = BLINK_GREEN;
 80015d6:	4b5f      	ldr	r3, [pc, #380]	; (8001754 <fsm_run+0x4c0>)
 80015d8:	2217      	movs	r2, #23
 80015da:	601a      	str	r2, [r3, #0]
						clearLED();
 80015dc:	f7ff fa1e 	bl	8000a1c <clearLED>
					displayBlinkTrafficLight(manual_blink_mode);
 80015e0:	4b5c      	ldr	r3, [pc, #368]	; (8001754 <fsm_run+0x4c0>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff fa39 	bl	8000a5c <displayBlinkTrafficLight>
					if (isButtonPressed(1)){
 80015ea:	2001      	movs	r0, #1
 80015ec:	f7fe fdbe 	bl	800016c <isButtonPressed>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d00b      	beq.n	800160e <fsm_run+0x37a>
						temp_duration++;
 80015f6:	4b58      	ldr	r3, [pc, #352]	; (8001758 <fsm_run+0x4c4>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	3301      	adds	r3, #1
 80015fc:	4a56      	ldr	r2, [pc, #344]	; (8001758 <fsm_run+0x4c4>)
 80015fe:	6013      	str	r3, [r2, #0]
						if (temp_duration > 99){
 8001600:	4b55      	ldr	r3, [pc, #340]	; (8001758 <fsm_run+0x4c4>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b63      	cmp	r3, #99	; 0x63
 8001606:	dd02      	ble.n	800160e <fsm_run+0x37a>
							temp_duration = 0;
 8001608:	4b53      	ldr	r3, [pc, #332]	; (8001758 <fsm_run+0x4c4>)
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
					if (t_scan_led == 0){
 800160e:	4b53      	ldr	r3, [pc, #332]	; (800175c <fsm_run+0x4c8>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d109      	bne.n	800162a <fsm_run+0x396>
						t_scan_led = 10;
 8001616:	4b51      	ldr	r3, [pc, #324]	; (800175c <fsm_run+0x4c8>)
 8001618:	220a      	movs	r2, #10
 800161a:	601a      	str	r2, [r3, #0]
						if (led_index > 3){
 800161c:	4b50      	ldr	r3, [pc, #320]	; (8001760 <fsm_run+0x4cc>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2b03      	cmp	r3, #3
 8001622:	dd02      	ble.n	800162a <fsm_run+0x396>
							led_index = 0;
 8001624:	4b4e      	ldr	r3, [pc, #312]	; (8001760 <fsm_run+0x4cc>)
 8001626:	2200      	movs	r2, #0
 8001628:	601a      	str	r2, [r3, #0]
					if (isButtonPressed(2)){
 800162a:	2002      	movs	r0, #2
 800162c:	f7fe fd9e 	bl	800016c <isButtonPressed>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d004      	beq.n	8001640 <fsm_run+0x3ac>
						green_time = temp_duration;
 8001636:	4b48      	ldr	r3, [pc, #288]	; (8001758 <fsm_run+0x4c4>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a4c      	ldr	r2, [pc, #304]	; (800176c <fsm_run+0x4d8>)
 800163c:	6013      	str	r3, [r2, #0]
						break;
 800163e:	e081      	b.n	8001744 <fsm_run+0x4b0>
					if (isButtonPressed(0)){
 8001640:	2000      	movs	r0, #0
 8001642:	f7fe fd93 	bl	800016c <isButtonPressed>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d078      	beq.n	800173e <fsm_run+0x4aa>
						config_mode = CONFIG_YELLOW;
 800164c:	4b46      	ldr	r3, [pc, #280]	; (8001768 <fsm_run+0x4d4>)
 800164e:	2221      	movs	r2, #33	; 0x21
 8001650:	601a      	str	r2, [r3, #0]
						temp_duration = yellow_time;
 8001652:	4b48      	ldr	r3, [pc, #288]	; (8001774 <fsm_run+0x4e0>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a40      	ldr	r2, [pc, #256]	; (8001758 <fsm_run+0x4c4>)
 8001658:	6013      	str	r3, [r2, #0]
						manual_blink_mode = BLINK_YELLOW;
 800165a:	4b3e      	ldr	r3, [pc, #248]	; (8001754 <fsm_run+0x4c0>)
 800165c:	2216      	movs	r2, #22
 800165e:	601a      	str	r2, [r3, #0]
						t_scan_led = 10;
 8001660:	4b3e      	ldr	r3, [pc, #248]	; (800175c <fsm_run+0x4c8>)
 8001662:	220a      	movs	r2, #10
 8001664:	601a      	str	r2, [r3, #0]
						t_blink = 50;
 8001666:	4b42      	ldr	r3, [pc, #264]	; (8001770 <fsm_run+0x4dc>)
 8001668:	2232      	movs	r2, #50	; 0x32
 800166a:	601a      	str	r2, [r3, #0]
						clearLED();
 800166c:	f7ff f9d6 	bl	8000a1c <clearLED>
						break;
 8001670:	e068      	b.n	8001744 <fsm_run+0x4b0>
					if (manual_blink_mode != BLINK_YELLOW){
 8001672:	4b38      	ldr	r3, [pc, #224]	; (8001754 <fsm_run+0x4c0>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2b16      	cmp	r3, #22
 8001678:	d004      	beq.n	8001684 <fsm_run+0x3f0>
						manual_blink_mode = BLINK_YELLOW;
 800167a:	4b36      	ldr	r3, [pc, #216]	; (8001754 <fsm_run+0x4c0>)
 800167c:	2216      	movs	r2, #22
 800167e:	601a      	str	r2, [r3, #0]
						clearLED();
 8001680:	f7ff f9cc 	bl	8000a1c <clearLED>
					displayBlinkTrafficLight(manual_blink_mode);
 8001684:	4b33      	ldr	r3, [pc, #204]	; (8001754 <fsm_run+0x4c0>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff f9e7 	bl	8000a5c <displayBlinkTrafficLight>
					if (isButtonPressed(1)){
 800168e:	2001      	movs	r0, #1
 8001690:	f7fe fd6c 	bl	800016c <isButtonPressed>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d00b      	beq.n	80016b2 <fsm_run+0x41e>
						temp_duration++;
 800169a:	4b2f      	ldr	r3, [pc, #188]	; (8001758 <fsm_run+0x4c4>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	3301      	adds	r3, #1
 80016a0:	4a2d      	ldr	r2, [pc, #180]	; (8001758 <fsm_run+0x4c4>)
 80016a2:	6013      	str	r3, [r2, #0]
						if (temp_duration > 99){
 80016a4:	4b2c      	ldr	r3, [pc, #176]	; (8001758 <fsm_run+0x4c4>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2b63      	cmp	r3, #99	; 0x63
 80016aa:	dd02      	ble.n	80016b2 <fsm_run+0x41e>
							temp_duration = 0;
 80016ac:	4b2a      	ldr	r3, [pc, #168]	; (8001758 <fsm_run+0x4c4>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
					if (t_scan_led == 0){
 80016b2:	4b2a      	ldr	r3, [pc, #168]	; (800175c <fsm_run+0x4c8>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d109      	bne.n	80016ce <fsm_run+0x43a>
						t_scan_led = 10;
 80016ba:	4b28      	ldr	r3, [pc, #160]	; (800175c <fsm_run+0x4c8>)
 80016bc:	220a      	movs	r2, #10
 80016be:	601a      	str	r2, [r3, #0]
						if (led_index > 3){
 80016c0:	4b27      	ldr	r3, [pc, #156]	; (8001760 <fsm_run+0x4cc>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	2b03      	cmp	r3, #3
 80016c6:	dd02      	ble.n	80016ce <fsm_run+0x43a>
							led_index = 0;
 80016c8:	4b25      	ldr	r3, [pc, #148]	; (8001760 <fsm_run+0x4cc>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
					if (isButtonPressed(2)){
 80016ce:	2002      	movs	r0, #2
 80016d0:	f7fe fd4c 	bl	800016c <isButtonPressed>
 80016d4:	4603      	mov	r3, r0
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d004      	beq.n	80016e4 <fsm_run+0x450>
						yellow_time = temp_duration;
 80016da:	4b1f      	ldr	r3, [pc, #124]	; (8001758 <fsm_run+0x4c4>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a25      	ldr	r2, [pc, #148]	; (8001774 <fsm_run+0x4e0>)
 80016e0:	6013      	str	r3, [r2, #0]
						break;
 80016e2:	e02f      	b.n	8001744 <fsm_run+0x4b0>
					if (isButtonPressed(0)){
 80016e4:	2000      	movs	r0, #0
 80016e6:	f7fe fd41 	bl	800016c <isButtonPressed>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d028      	beq.n	8001742 <fsm_run+0x4ae>
						mode = AUTO_STATE;
 80016f0:	4b21      	ldr	r3, [pc, #132]	; (8001778 <fsm_run+0x4e4>)
 80016f2:	2201      	movs	r2, #1
 80016f4:	601a      	str	r2, [r3, #0]
						road1_counter = red_time;
 80016f6:	4b1b      	ldr	r3, [pc, #108]	; (8001764 <fsm_run+0x4d0>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a20      	ldr	r2, [pc, #128]	; (800177c <fsm_run+0x4e8>)
 80016fc:	6013      	str	r3, [r2, #0]
						road2_counter = green_time;
 80016fe:	4b1b      	ldr	r3, [pc, #108]	; (800176c <fsm_run+0x4d8>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a1f      	ldr	r2, [pc, #124]	; (8001780 <fsm_run+0x4ec>)
 8001704:	6013      	str	r3, [r2, #0]
						road1_state = NORMAL_RED;
 8001706:	4b1f      	ldr	r3, [pc, #124]	; (8001784 <fsm_run+0x4f0>)
 8001708:	220b      	movs	r2, #11
 800170a:	601a      	str	r2, [r3, #0]
						road2_state = NORMAL_GREEN;
 800170c:	4b1e      	ldr	r3, [pc, #120]	; (8001788 <fsm_run+0x4f4>)
 800170e:	220d      	movs	r2, #13
 8001710:	601a      	str	r2, [r3, #0]
						t_road1 = red_time * 100;
 8001712:	4b14      	ldr	r3, [pc, #80]	; (8001764 <fsm_run+0x4d0>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	2264      	movs	r2, #100	; 0x64
 8001718:	fb02 f303 	mul.w	r3, r2, r3
 800171c:	4a1b      	ldr	r2, [pc, #108]	; (800178c <fsm_run+0x4f8>)
 800171e:	6013      	str	r3, [r2, #0]
						t_road2 = green_time * 100;
 8001720:	4b12      	ldr	r3, [pc, #72]	; (800176c <fsm_run+0x4d8>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2264      	movs	r2, #100	; 0x64
 8001726:	fb02 f303 	mul.w	r3, r2, r3
 800172a:	4a19      	ldr	r2, [pc, #100]	; (8001790 <fsm_run+0x4fc>)
 800172c:	6013      	str	r3, [r2, #0]
						updateTrafficLight(0);
 800172e:	2000      	movs	r0, #0
 8001730:	f7fe fee0 	bl	80004f4 <updateTrafficLight>
						break;
 8001734:	e006      	b.n	8001744 <fsm_run+0x4b0>
					break;
 8001736:	bf00      	nop
 8001738:	e00a      	b.n	8001750 <fsm_run+0x4bc>
					break;
 800173a:	bf00      	nop
 800173c:	e008      	b.n	8001750 <fsm_run+0x4bc>
					break;
 800173e:	bf00      	nop
 8001740:	e006      	b.n	8001750 <fsm_run+0x4bc>
					break;
 8001742:	bf00      	nop
			}
			break;
 8001744:	e004      	b.n	8001750 <fsm_run+0x4bc>
		}
		default:
			break;
 8001746:	bf00      	nop
 8001748:	e002      	b.n	8001750 <fsm_run+0x4bc>
			break;
 800174a:	bf00      	nop
 800174c:	e000      	b.n	8001750 <fsm_run+0x4bc>
			break;
 800174e:	bf00      	nop

	}
}
 8001750:	bf00      	nop
 8001752:	bd80      	pop	{r7, pc}
 8001754:	2000005c 	.word	0x2000005c
 8001758:	200005f0 	.word	0x200005f0
 800175c:	2000006c 	.word	0x2000006c
 8001760:	20000060 	.word	0x20000060
 8001764:	20000014 	.word	0x20000014
 8001768:	20000028 	.word	0x20000028
 800176c:	20000018 	.word	0x20000018
 8001770:	20000070 	.word	0x20000070
 8001774:	2000001c 	.word	0x2000001c
 8001778:	20000058 	.word	0x20000058
 800177c:	20000098 	.word	0x20000098
 8001780:	200000d8 	.word	0x200000d8
 8001784:	20000020 	.word	0x20000020
 8001788:	20000024 	.word	0x20000024
 800178c:	20000064 	.word	0x20000064
 8001790:	20000068 	.word	0x20000068

08001794 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001794:	b480      	push	{r7}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800179a:	4b15      	ldr	r3, [pc, #84]	; (80017f0 <HAL_MspInit+0x5c>)
 800179c:	699b      	ldr	r3, [r3, #24]
 800179e:	4a14      	ldr	r2, [pc, #80]	; (80017f0 <HAL_MspInit+0x5c>)
 80017a0:	f043 0301 	orr.w	r3, r3, #1
 80017a4:	6193      	str	r3, [r2, #24]
 80017a6:	4b12      	ldr	r3, [pc, #72]	; (80017f0 <HAL_MspInit+0x5c>)
 80017a8:	699b      	ldr	r3, [r3, #24]
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	60bb      	str	r3, [r7, #8]
 80017b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017b2:	4b0f      	ldr	r3, [pc, #60]	; (80017f0 <HAL_MspInit+0x5c>)
 80017b4:	69db      	ldr	r3, [r3, #28]
 80017b6:	4a0e      	ldr	r2, [pc, #56]	; (80017f0 <HAL_MspInit+0x5c>)
 80017b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017bc:	61d3      	str	r3, [r2, #28]
 80017be:	4b0c      	ldr	r3, [pc, #48]	; (80017f0 <HAL_MspInit+0x5c>)
 80017c0:	69db      	ldr	r3, [r3, #28]
 80017c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80017ca:	4b0a      	ldr	r3, [pc, #40]	; (80017f4 <HAL_MspInit+0x60>)
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	60fb      	str	r3, [r7, #12]
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80017de:	60fb      	str	r3, [r7, #12]
 80017e0:	4a04      	ldr	r2, [pc, #16]	; (80017f4 <HAL_MspInit+0x60>)
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017e6:	bf00      	nop
 80017e8:	3714      	adds	r7, #20
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr
 80017f0:	40021000 	.word	0x40021000
 80017f4:	40010000 	.word	0x40010000

080017f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b08a      	sub	sp, #40	; 0x28
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001800:	f107 0314 	add.w	r3, r7, #20
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]
 8001808:	605a      	str	r2, [r3, #4]
 800180a:	609a      	str	r2, [r3, #8]
 800180c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a1d      	ldr	r2, [pc, #116]	; (8001888 <HAL_I2C_MspInit+0x90>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d132      	bne.n	800187e <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001818:	4b1c      	ldr	r3, [pc, #112]	; (800188c <HAL_I2C_MspInit+0x94>)
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	4a1b      	ldr	r2, [pc, #108]	; (800188c <HAL_I2C_MspInit+0x94>)
 800181e:	f043 0308 	orr.w	r3, r3, #8
 8001822:	6193      	str	r3, [r2, #24]
 8001824:	4b19      	ldr	r3, [pc, #100]	; (800188c <HAL_I2C_MspInit+0x94>)
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	f003 0308 	and.w	r3, r3, #8
 800182c:	613b      	str	r3, [r7, #16]
 800182e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001830:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001836:	2312      	movs	r3, #18
 8001838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800183a:	2303      	movs	r3, #3
 800183c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	4619      	mov	r1, r3
 8001844:	4812      	ldr	r0, [pc, #72]	; (8001890 <HAL_I2C_MspInit+0x98>)
 8001846:	f000 fa3d 	bl	8001cc4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800184a:	4b12      	ldr	r3, [pc, #72]	; (8001894 <HAL_I2C_MspInit+0x9c>)
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	627b      	str	r3, [r7, #36]	; 0x24
 8001850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001852:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001856:	627b      	str	r3, [r7, #36]	; 0x24
 8001858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185a:	f043 0302 	orr.w	r3, r3, #2
 800185e:	627b      	str	r3, [r7, #36]	; 0x24
 8001860:	4a0c      	ldr	r2, [pc, #48]	; (8001894 <HAL_I2C_MspInit+0x9c>)
 8001862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001864:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001866:	4b09      	ldr	r3, [pc, #36]	; (800188c <HAL_I2C_MspInit+0x94>)
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	4a08      	ldr	r2, [pc, #32]	; (800188c <HAL_I2C_MspInit+0x94>)
 800186c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001870:	61d3      	str	r3, [r2, #28]
 8001872:	4b06      	ldr	r3, [pc, #24]	; (800188c <HAL_I2C_MspInit+0x94>)
 8001874:	69db      	ldr	r3, [r3, #28]
 8001876:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800187a:	60fb      	str	r3, [r7, #12]
 800187c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800187e:	bf00      	nop
 8001880:	3728      	adds	r7, #40	; 0x28
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	40005400 	.word	0x40005400
 800188c:	40021000 	.word	0x40021000
 8001890:	40010c00 	.word	0x40010c00
 8001894:	40010000 	.word	0x40010000

08001898 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018a8:	d113      	bne.n	80018d2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018aa:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <HAL_TIM_Base_MspInit+0x44>)
 80018ac:	69db      	ldr	r3, [r3, #28]
 80018ae:	4a0b      	ldr	r2, [pc, #44]	; (80018dc <HAL_TIM_Base_MspInit+0x44>)
 80018b0:	f043 0301 	orr.w	r3, r3, #1
 80018b4:	61d3      	str	r3, [r2, #28]
 80018b6:	4b09      	ldr	r3, [pc, #36]	; (80018dc <HAL_TIM_Base_MspInit+0x44>)
 80018b8:	69db      	ldr	r3, [r3, #28]
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018c2:	2200      	movs	r2, #0
 80018c4:	2100      	movs	r1, #0
 80018c6:	201c      	movs	r0, #28
 80018c8:	f000 f9c5 	bl	8001c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018cc:	201c      	movs	r0, #28
 80018ce:	f000 f9de 	bl	8001c8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80018d2:	bf00      	nop
 80018d4:	3710      	adds	r7, #16
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40021000 	.word	0x40021000

080018e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018e4:	e7fe      	b.n	80018e4 <NMI_Handler+0x4>

080018e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018e6:	b480      	push	{r7}
 80018e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018ea:	e7fe      	b.n	80018ea <HardFault_Handler+0x4>

080018ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018f0:	e7fe      	b.n	80018f0 <MemManage_Handler+0x4>

080018f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018f2:	b480      	push	{r7}
 80018f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018f6:	e7fe      	b.n	80018f6 <BusFault_Handler+0x4>

080018f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018fc:	e7fe      	b.n	80018fc <UsageFault_Handler+0x4>

080018fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	46bd      	mov	sp, r7
 8001906:	bc80      	pop	{r7}
 8001908:	4770      	bx	lr

0800190a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800190a:	b480      	push	{r7}
 800190c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800190e:	bf00      	nop
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr

08001916 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001916:	b480      	push	{r7}
 8001918:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800191a:	bf00      	nop
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr

08001922 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001922:	b580      	push	{r7, lr}
 8001924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001926:	f000 f87f 	bl	8001a28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800192a:	bf00      	nop
 800192c:	bd80      	pop	{r7, pc}
	...

08001930 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001934:	4802      	ldr	r0, [pc, #8]	; (8001940 <TIM2_IRQHandler+0x10>)
 8001936:	f001 fcc9 	bl	80032cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800193a:	bf00      	nop
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	20000148 	.word	0x20000148

08001944 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	bc80      	pop	{r7}
 800194e:	4770      	bx	lr

08001950 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001950:	f7ff fff8 	bl	8001944 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001954:	480b      	ldr	r0, [pc, #44]	; (8001984 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001956:	490c      	ldr	r1, [pc, #48]	; (8001988 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001958:	4a0c      	ldr	r2, [pc, #48]	; (800198c <LoopFillZerobss+0x16>)
  movs r3, #0
 800195a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800195c:	e002      	b.n	8001964 <LoopCopyDataInit>

0800195e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800195e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001960:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001962:	3304      	adds	r3, #4

08001964 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001964:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001966:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001968:	d3f9      	bcc.n	800195e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800196a:	4a09      	ldr	r2, [pc, #36]	; (8001990 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800196c:	4c09      	ldr	r4, [pc, #36]	; (8001994 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800196e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001970:	e001      	b.n	8001976 <LoopFillZerobss>

08001972 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001972:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001974:	3204      	adds	r2, #4

08001976 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001976:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001978:	d3fb      	bcc.n	8001972 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800197a:	f001 fff7 	bl	800396c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800197e:	f7ff f905 	bl	8000b8c <main>
  bx lr
 8001982:	4770      	bx	lr
  ldr r0, =_sdata
 8001984:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001988:	2000003c 	.word	0x2000003c
  ldr r2, =_sidata
 800198c:	08003a30 	.word	0x08003a30
  ldr r2, =_sbss
 8001990:	2000003c 	.word	0x2000003c
  ldr r4, =_ebss
 8001994:	200005f8 	.word	0x200005f8

08001998 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001998:	e7fe      	b.n	8001998 <ADC1_2_IRQHandler>
	...

0800199c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019a0:	4b08      	ldr	r3, [pc, #32]	; (80019c4 <HAL_Init+0x28>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a07      	ldr	r2, [pc, #28]	; (80019c4 <HAL_Init+0x28>)
 80019a6:	f043 0310 	orr.w	r3, r3, #16
 80019aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019ac:	2003      	movs	r0, #3
 80019ae:	f000 f947 	bl	8001c40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019b2:	200f      	movs	r0, #15
 80019b4:	f000 f808 	bl	80019c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019b8:	f7ff feec 	bl	8001794 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019bc:	2300      	movs	r3, #0
}
 80019be:	4618      	mov	r0, r3
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40022000 	.word	0x40022000

080019c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019d0:	4b12      	ldr	r3, [pc, #72]	; (8001a1c <HAL_InitTick+0x54>)
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	4b12      	ldr	r3, [pc, #72]	; (8001a20 <HAL_InitTick+0x58>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	4619      	mov	r1, r3
 80019da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019de:	fbb3 f3f1 	udiv	r3, r3, r1
 80019e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019e6:	4618      	mov	r0, r3
 80019e8:	f000 f95f 	bl	8001caa <HAL_SYSTICK_Config>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e00e      	b.n	8001a14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2b0f      	cmp	r3, #15
 80019fa:	d80a      	bhi.n	8001a12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019fc:	2200      	movs	r2, #0
 80019fe:	6879      	ldr	r1, [r7, #4]
 8001a00:	f04f 30ff 	mov.w	r0, #4294967295
 8001a04:	f000 f927 	bl	8001c56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a08:	4a06      	ldr	r2, [pc, #24]	; (8001a24 <HAL_InitTick+0x5c>)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	e000      	b.n	8001a14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3708      	adds	r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	20000030 	.word	0x20000030
 8001a20:	20000038 	.word	0x20000038
 8001a24:	20000034 	.word	0x20000034

08001a28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a2c:	4b05      	ldr	r3, [pc, #20]	; (8001a44 <HAL_IncTick+0x1c>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	461a      	mov	r2, r3
 8001a32:	4b05      	ldr	r3, [pc, #20]	; (8001a48 <HAL_IncTick+0x20>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4413      	add	r3, r2
 8001a38:	4a03      	ldr	r2, [pc, #12]	; (8001a48 <HAL_IncTick+0x20>)
 8001a3a:	6013      	str	r3, [r2, #0]
}
 8001a3c:	bf00      	nop
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bc80      	pop	{r7}
 8001a42:	4770      	bx	lr
 8001a44:	20000038 	.word	0x20000038
 8001a48:	200005f4 	.word	0x200005f4

08001a4c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a50:	4b02      	ldr	r3, [pc, #8]	; (8001a5c <HAL_GetTick+0x10>)
 8001a52:	681b      	ldr	r3, [r3, #0]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bc80      	pop	{r7}
 8001a5a:	4770      	bx	lr
 8001a5c:	200005f4 	.word	0x200005f4

08001a60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a68:	f7ff fff0 	bl	8001a4c <HAL_GetTick>
 8001a6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a78:	d005      	beq.n	8001a86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001a7a:	4b0a      	ldr	r3, [pc, #40]	; (8001aa4 <HAL_Delay+0x44>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	461a      	mov	r2, r3
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	4413      	add	r3, r2
 8001a84:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a86:	bf00      	nop
 8001a88:	f7ff ffe0 	bl	8001a4c <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	1ad3      	subs	r3, r2, r3
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d8f7      	bhi.n	8001a88 <HAL_Delay+0x28>
  {
  }
}
 8001a98:	bf00      	nop
 8001a9a:	bf00      	nop
 8001a9c:	3710      	adds	r7, #16
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000038 	.word	0x20000038

08001aa8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f003 0307 	and.w	r3, r3, #7
 8001ab6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ab8:	4b0c      	ldr	r3, [pc, #48]	; (8001aec <__NVIC_SetPriorityGrouping+0x44>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001abe:	68ba      	ldr	r2, [r7, #8]
 8001ac0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ad0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ad4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ad8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ada:	4a04      	ldr	r2, [pc, #16]	; (8001aec <__NVIC_SetPriorityGrouping+0x44>)
 8001adc:	68bb      	ldr	r3, [r7, #8]
 8001ade:	60d3      	str	r3, [r2, #12]
}
 8001ae0:	bf00      	nop
 8001ae2:	3714      	adds	r7, #20
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc80      	pop	{r7}
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	e000ed00 	.word	0xe000ed00

08001af0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001af4:	4b04      	ldr	r3, [pc, #16]	; (8001b08 <__NVIC_GetPriorityGrouping+0x18>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	0a1b      	lsrs	r3, r3, #8
 8001afa:	f003 0307 	and.w	r3, r3, #7
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bc80      	pop	{r7}
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	e000ed00 	.word	0xe000ed00

08001b0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	db0b      	blt.n	8001b36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b1e:	79fb      	ldrb	r3, [r7, #7]
 8001b20:	f003 021f 	and.w	r2, r3, #31
 8001b24:	4906      	ldr	r1, [pc, #24]	; (8001b40 <__NVIC_EnableIRQ+0x34>)
 8001b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2a:	095b      	lsrs	r3, r3, #5
 8001b2c:	2001      	movs	r0, #1
 8001b2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b36:	bf00      	nop
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bc80      	pop	{r7}
 8001b3e:	4770      	bx	lr
 8001b40:	e000e100 	.word	0xe000e100

08001b44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	6039      	str	r1, [r7, #0]
 8001b4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	db0a      	blt.n	8001b6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	490c      	ldr	r1, [pc, #48]	; (8001b90 <__NVIC_SetPriority+0x4c>)
 8001b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b62:	0112      	lsls	r2, r2, #4
 8001b64:	b2d2      	uxtb	r2, r2
 8001b66:	440b      	add	r3, r1
 8001b68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b6c:	e00a      	b.n	8001b84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b6e:	683b      	ldr	r3, [r7, #0]
 8001b70:	b2da      	uxtb	r2, r3
 8001b72:	4908      	ldr	r1, [pc, #32]	; (8001b94 <__NVIC_SetPriority+0x50>)
 8001b74:	79fb      	ldrb	r3, [r7, #7]
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	3b04      	subs	r3, #4
 8001b7c:	0112      	lsls	r2, r2, #4
 8001b7e:	b2d2      	uxtb	r2, r2
 8001b80:	440b      	add	r3, r1
 8001b82:	761a      	strb	r2, [r3, #24]
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bc80      	pop	{r7}
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	e000e100 	.word	0xe000e100
 8001b94:	e000ed00 	.word	0xe000ed00

08001b98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b089      	sub	sp, #36	; 0x24
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	f003 0307 	and.w	r3, r3, #7
 8001baa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	f1c3 0307 	rsb	r3, r3, #7
 8001bb2:	2b04      	cmp	r3, #4
 8001bb4:	bf28      	it	cs
 8001bb6:	2304      	movcs	r3, #4
 8001bb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bba:	69fb      	ldr	r3, [r7, #28]
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	2b06      	cmp	r3, #6
 8001bc0:	d902      	bls.n	8001bc8 <NVIC_EncodePriority+0x30>
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	3b03      	subs	r3, #3
 8001bc6:	e000      	b.n	8001bca <NVIC_EncodePriority+0x32>
 8001bc8:	2300      	movs	r3, #0
 8001bca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bcc:	f04f 32ff 	mov.w	r2, #4294967295
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd6:	43da      	mvns	r2, r3
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	401a      	ands	r2, r3
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001be0:	f04f 31ff 	mov.w	r1, #4294967295
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bea:	43d9      	mvns	r1, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf0:	4313      	orrs	r3, r2
         );
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3724      	adds	r7, #36	; 0x24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr

08001bfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	3b01      	subs	r3, #1
 8001c08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c0c:	d301      	bcc.n	8001c12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e00f      	b.n	8001c32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c12:	4a0a      	ldr	r2, [pc, #40]	; (8001c3c <SysTick_Config+0x40>)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	3b01      	subs	r3, #1
 8001c18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c1a:	210f      	movs	r1, #15
 8001c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c20:	f7ff ff90 	bl	8001b44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c24:	4b05      	ldr	r3, [pc, #20]	; (8001c3c <SysTick_Config+0x40>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c2a:	4b04      	ldr	r3, [pc, #16]	; (8001c3c <SysTick_Config+0x40>)
 8001c2c:	2207      	movs	r2, #7
 8001c2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	e000e010 	.word	0xe000e010

08001c40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f7ff ff2d 	bl	8001aa8 <__NVIC_SetPriorityGrouping>
}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b086      	sub	sp, #24
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	60b9      	str	r1, [r7, #8]
 8001c60:	607a      	str	r2, [r7, #4]
 8001c62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c64:	2300      	movs	r3, #0
 8001c66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c68:	f7ff ff42 	bl	8001af0 <__NVIC_GetPriorityGrouping>
 8001c6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	68b9      	ldr	r1, [r7, #8]
 8001c72:	6978      	ldr	r0, [r7, #20]
 8001c74:	f7ff ff90 	bl	8001b98 <NVIC_EncodePriority>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c7e:	4611      	mov	r1, r2
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff ff5f 	bl	8001b44 <__NVIC_SetPriority>
}
 8001c86:	bf00      	nop
 8001c88:	3718      	adds	r7, #24
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b082      	sub	sp, #8
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	4603      	mov	r3, r0
 8001c96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff ff35 	bl	8001b0c <__NVIC_EnableIRQ>
}
 8001ca2:	bf00      	nop
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b082      	sub	sp, #8
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f7ff ffa2 	bl	8001bfc <SysTick_Config>
 8001cb8:	4603      	mov	r3, r0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
	...

08001cc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b08b      	sub	sp, #44	; 0x2c
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
 8001ccc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cd6:	e169      	b.n	8001fac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001cd8:	2201      	movs	r2, #1
 8001cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	69fa      	ldr	r2, [r7, #28]
 8001ce8:	4013      	ands	r3, r2
 8001cea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001cec:	69ba      	ldr	r2, [r7, #24]
 8001cee:	69fb      	ldr	r3, [r7, #28]
 8001cf0:	429a      	cmp	r2, r3
 8001cf2:	f040 8158 	bne.w	8001fa6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	4a9a      	ldr	r2, [pc, #616]	; (8001f64 <HAL_GPIO_Init+0x2a0>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d05e      	beq.n	8001dbe <HAL_GPIO_Init+0xfa>
 8001d00:	4a98      	ldr	r2, [pc, #608]	; (8001f64 <HAL_GPIO_Init+0x2a0>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d875      	bhi.n	8001df2 <HAL_GPIO_Init+0x12e>
 8001d06:	4a98      	ldr	r2, [pc, #608]	; (8001f68 <HAL_GPIO_Init+0x2a4>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d058      	beq.n	8001dbe <HAL_GPIO_Init+0xfa>
 8001d0c:	4a96      	ldr	r2, [pc, #600]	; (8001f68 <HAL_GPIO_Init+0x2a4>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d86f      	bhi.n	8001df2 <HAL_GPIO_Init+0x12e>
 8001d12:	4a96      	ldr	r2, [pc, #600]	; (8001f6c <HAL_GPIO_Init+0x2a8>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d052      	beq.n	8001dbe <HAL_GPIO_Init+0xfa>
 8001d18:	4a94      	ldr	r2, [pc, #592]	; (8001f6c <HAL_GPIO_Init+0x2a8>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d869      	bhi.n	8001df2 <HAL_GPIO_Init+0x12e>
 8001d1e:	4a94      	ldr	r2, [pc, #592]	; (8001f70 <HAL_GPIO_Init+0x2ac>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d04c      	beq.n	8001dbe <HAL_GPIO_Init+0xfa>
 8001d24:	4a92      	ldr	r2, [pc, #584]	; (8001f70 <HAL_GPIO_Init+0x2ac>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d863      	bhi.n	8001df2 <HAL_GPIO_Init+0x12e>
 8001d2a:	4a92      	ldr	r2, [pc, #584]	; (8001f74 <HAL_GPIO_Init+0x2b0>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d046      	beq.n	8001dbe <HAL_GPIO_Init+0xfa>
 8001d30:	4a90      	ldr	r2, [pc, #576]	; (8001f74 <HAL_GPIO_Init+0x2b0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d85d      	bhi.n	8001df2 <HAL_GPIO_Init+0x12e>
 8001d36:	2b12      	cmp	r3, #18
 8001d38:	d82a      	bhi.n	8001d90 <HAL_GPIO_Init+0xcc>
 8001d3a:	2b12      	cmp	r3, #18
 8001d3c:	d859      	bhi.n	8001df2 <HAL_GPIO_Init+0x12e>
 8001d3e:	a201      	add	r2, pc, #4	; (adr r2, 8001d44 <HAL_GPIO_Init+0x80>)
 8001d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d44:	08001dbf 	.word	0x08001dbf
 8001d48:	08001d99 	.word	0x08001d99
 8001d4c:	08001dab 	.word	0x08001dab
 8001d50:	08001ded 	.word	0x08001ded
 8001d54:	08001df3 	.word	0x08001df3
 8001d58:	08001df3 	.word	0x08001df3
 8001d5c:	08001df3 	.word	0x08001df3
 8001d60:	08001df3 	.word	0x08001df3
 8001d64:	08001df3 	.word	0x08001df3
 8001d68:	08001df3 	.word	0x08001df3
 8001d6c:	08001df3 	.word	0x08001df3
 8001d70:	08001df3 	.word	0x08001df3
 8001d74:	08001df3 	.word	0x08001df3
 8001d78:	08001df3 	.word	0x08001df3
 8001d7c:	08001df3 	.word	0x08001df3
 8001d80:	08001df3 	.word	0x08001df3
 8001d84:	08001df3 	.word	0x08001df3
 8001d88:	08001da1 	.word	0x08001da1
 8001d8c:	08001db5 	.word	0x08001db5
 8001d90:	4a79      	ldr	r2, [pc, #484]	; (8001f78 <HAL_GPIO_Init+0x2b4>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d013      	beq.n	8001dbe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d96:	e02c      	b.n	8001df2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	623b      	str	r3, [r7, #32]
          break;
 8001d9e:	e029      	b.n	8001df4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	68db      	ldr	r3, [r3, #12]
 8001da4:	3304      	adds	r3, #4
 8001da6:	623b      	str	r3, [r7, #32]
          break;
 8001da8:	e024      	b.n	8001df4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	68db      	ldr	r3, [r3, #12]
 8001dae:	3308      	adds	r3, #8
 8001db0:	623b      	str	r3, [r7, #32]
          break;
 8001db2:	e01f      	b.n	8001df4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	330c      	adds	r3, #12
 8001dba:	623b      	str	r3, [r7, #32]
          break;
 8001dbc:	e01a      	b.n	8001df4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d102      	bne.n	8001dcc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001dc6:	2304      	movs	r3, #4
 8001dc8:	623b      	str	r3, [r7, #32]
          break;
 8001dca:	e013      	b.n	8001df4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d105      	bne.n	8001de0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dd4:	2308      	movs	r3, #8
 8001dd6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	69fa      	ldr	r2, [r7, #28]
 8001ddc:	611a      	str	r2, [r3, #16]
          break;
 8001dde:	e009      	b.n	8001df4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001de0:	2308      	movs	r3, #8
 8001de2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	69fa      	ldr	r2, [r7, #28]
 8001de8:	615a      	str	r2, [r3, #20]
          break;
 8001dea:	e003      	b.n	8001df4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001dec:	2300      	movs	r3, #0
 8001dee:	623b      	str	r3, [r7, #32]
          break;
 8001df0:	e000      	b.n	8001df4 <HAL_GPIO_Init+0x130>
          break;
 8001df2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001df4:	69bb      	ldr	r3, [r7, #24]
 8001df6:	2bff      	cmp	r3, #255	; 0xff
 8001df8:	d801      	bhi.n	8001dfe <HAL_GPIO_Init+0x13a>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	e001      	b.n	8001e02 <HAL_GPIO_Init+0x13e>
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	3304      	adds	r3, #4
 8001e02:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	2bff      	cmp	r3, #255	; 0xff
 8001e08:	d802      	bhi.n	8001e10 <HAL_GPIO_Init+0x14c>
 8001e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	e002      	b.n	8001e16 <HAL_GPIO_Init+0x152>
 8001e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e12:	3b08      	subs	r3, #8
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	210f      	movs	r1, #15
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	fa01 f303 	lsl.w	r3, r1, r3
 8001e24:	43db      	mvns	r3, r3
 8001e26:	401a      	ands	r2, r3
 8001e28:	6a39      	ldr	r1, [r7, #32]
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e30:	431a      	orrs	r2, r3
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	f000 80b1 	beq.w	8001fa6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e44:	4b4d      	ldr	r3, [pc, #308]	; (8001f7c <HAL_GPIO_Init+0x2b8>)
 8001e46:	699b      	ldr	r3, [r3, #24]
 8001e48:	4a4c      	ldr	r2, [pc, #304]	; (8001f7c <HAL_GPIO_Init+0x2b8>)
 8001e4a:	f043 0301 	orr.w	r3, r3, #1
 8001e4e:	6193      	str	r3, [r2, #24]
 8001e50:	4b4a      	ldr	r3, [pc, #296]	; (8001f7c <HAL_GPIO_Init+0x2b8>)
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	60bb      	str	r3, [r7, #8]
 8001e5a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e5c:	4a48      	ldr	r2, [pc, #288]	; (8001f80 <HAL_GPIO_Init+0x2bc>)
 8001e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e60:	089b      	lsrs	r3, r3, #2
 8001e62:	3302      	adds	r3, #2
 8001e64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e68:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6c:	f003 0303 	and.w	r3, r3, #3
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	220f      	movs	r2, #15
 8001e74:	fa02 f303 	lsl.w	r3, r2, r3
 8001e78:	43db      	mvns	r3, r3
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4a40      	ldr	r2, [pc, #256]	; (8001f84 <HAL_GPIO_Init+0x2c0>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d013      	beq.n	8001eb0 <HAL_GPIO_Init+0x1ec>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	4a3f      	ldr	r2, [pc, #252]	; (8001f88 <HAL_GPIO_Init+0x2c4>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d00d      	beq.n	8001eac <HAL_GPIO_Init+0x1e8>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a3e      	ldr	r2, [pc, #248]	; (8001f8c <HAL_GPIO_Init+0x2c8>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d007      	beq.n	8001ea8 <HAL_GPIO_Init+0x1e4>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a3d      	ldr	r2, [pc, #244]	; (8001f90 <HAL_GPIO_Init+0x2cc>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d101      	bne.n	8001ea4 <HAL_GPIO_Init+0x1e0>
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e006      	b.n	8001eb2 <HAL_GPIO_Init+0x1ee>
 8001ea4:	2304      	movs	r3, #4
 8001ea6:	e004      	b.n	8001eb2 <HAL_GPIO_Init+0x1ee>
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	e002      	b.n	8001eb2 <HAL_GPIO_Init+0x1ee>
 8001eac:	2301      	movs	r3, #1
 8001eae:	e000      	b.n	8001eb2 <HAL_GPIO_Init+0x1ee>
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001eb4:	f002 0203 	and.w	r2, r2, #3
 8001eb8:	0092      	lsls	r2, r2, #2
 8001eba:	4093      	lsls	r3, r2
 8001ebc:	68fa      	ldr	r2, [r7, #12]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ec2:	492f      	ldr	r1, [pc, #188]	; (8001f80 <HAL_GPIO_Init+0x2bc>)
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec6:	089b      	lsrs	r3, r3, #2
 8001ec8:	3302      	adds	r3, #2
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d006      	beq.n	8001eea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001edc:	4b2d      	ldr	r3, [pc, #180]	; (8001f94 <HAL_GPIO_Init+0x2d0>)
 8001ede:	689a      	ldr	r2, [r3, #8]
 8001ee0:	492c      	ldr	r1, [pc, #176]	; (8001f94 <HAL_GPIO_Init+0x2d0>)
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	608b      	str	r3, [r1, #8]
 8001ee8:	e006      	b.n	8001ef8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001eea:	4b2a      	ldr	r3, [pc, #168]	; (8001f94 <HAL_GPIO_Init+0x2d0>)
 8001eec:	689a      	ldr	r2, [r3, #8]
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	4928      	ldr	r1, [pc, #160]	; (8001f94 <HAL_GPIO_Init+0x2d0>)
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d006      	beq.n	8001f12 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f04:	4b23      	ldr	r3, [pc, #140]	; (8001f94 <HAL_GPIO_Init+0x2d0>)
 8001f06:	68da      	ldr	r2, [r3, #12]
 8001f08:	4922      	ldr	r1, [pc, #136]	; (8001f94 <HAL_GPIO_Init+0x2d0>)
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	60cb      	str	r3, [r1, #12]
 8001f10:	e006      	b.n	8001f20 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f12:	4b20      	ldr	r3, [pc, #128]	; (8001f94 <HAL_GPIO_Init+0x2d0>)
 8001f14:	68da      	ldr	r2, [r3, #12]
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	491e      	ldr	r1, [pc, #120]	; (8001f94 <HAL_GPIO_Init+0x2d0>)
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d006      	beq.n	8001f3a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f2c:	4b19      	ldr	r3, [pc, #100]	; (8001f94 <HAL_GPIO_Init+0x2d0>)
 8001f2e:	685a      	ldr	r2, [r3, #4]
 8001f30:	4918      	ldr	r1, [pc, #96]	; (8001f94 <HAL_GPIO_Init+0x2d0>)
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	604b      	str	r3, [r1, #4]
 8001f38:	e006      	b.n	8001f48 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f3a:	4b16      	ldr	r3, [pc, #88]	; (8001f94 <HAL_GPIO_Init+0x2d0>)
 8001f3c:	685a      	ldr	r2, [r3, #4]
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	43db      	mvns	r3, r3
 8001f42:	4914      	ldr	r1, [pc, #80]	; (8001f94 <HAL_GPIO_Init+0x2d0>)
 8001f44:	4013      	ands	r3, r2
 8001f46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d021      	beq.n	8001f98 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f54:	4b0f      	ldr	r3, [pc, #60]	; (8001f94 <HAL_GPIO_Init+0x2d0>)
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	490e      	ldr	r1, [pc, #56]	; (8001f94 <HAL_GPIO_Init+0x2d0>)
 8001f5a:	69bb      	ldr	r3, [r7, #24]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	600b      	str	r3, [r1, #0]
 8001f60:	e021      	b.n	8001fa6 <HAL_GPIO_Init+0x2e2>
 8001f62:	bf00      	nop
 8001f64:	10320000 	.word	0x10320000
 8001f68:	10310000 	.word	0x10310000
 8001f6c:	10220000 	.word	0x10220000
 8001f70:	10210000 	.word	0x10210000
 8001f74:	10120000 	.word	0x10120000
 8001f78:	10110000 	.word	0x10110000
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	40010000 	.word	0x40010000
 8001f84:	40010800 	.word	0x40010800
 8001f88:	40010c00 	.word	0x40010c00
 8001f8c:	40011000 	.word	0x40011000
 8001f90:	40011400 	.word	0x40011400
 8001f94:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f98:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <HAL_GPIO_Init+0x304>)
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	69bb      	ldr	r3, [r7, #24]
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	4909      	ldr	r1, [pc, #36]	; (8001fc8 <HAL_GPIO_Init+0x304>)
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa8:	3301      	adds	r3, #1
 8001faa:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb2:	fa22 f303 	lsr.w	r3, r2, r3
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	f47f ae8e 	bne.w	8001cd8 <HAL_GPIO_Init+0x14>
  }
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	372c      	adds	r7, #44	; 0x2c
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bc80      	pop	{r7}
 8001fc6:	4770      	bx	lr
 8001fc8:	40010400 	.word	0x40010400

08001fcc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b085      	sub	sp, #20
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689a      	ldr	r2, [r3, #8]
 8001fdc:	887b      	ldrh	r3, [r7, #2]
 8001fde:	4013      	ands	r3, r2
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d002      	beq.n	8001fea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	73fb      	strb	r3, [r7, #15]
 8001fe8:	e001      	b.n	8001fee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fea:	2300      	movs	r3, #0
 8001fec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3714      	adds	r7, #20
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bc80      	pop	{r7}
 8001ff8:	4770      	bx	lr

08001ffa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b083      	sub	sp, #12
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
 8002002:	460b      	mov	r3, r1
 8002004:	807b      	strh	r3, [r7, #2]
 8002006:	4613      	mov	r3, r2
 8002008:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800200a:	787b      	ldrb	r3, [r7, #1]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d003      	beq.n	8002018 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002010:	887a      	ldrh	r2, [r7, #2]
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002016:	e003      	b.n	8002020 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002018:	887b      	ldrh	r3, [r7, #2]
 800201a:	041a      	lsls	r2, r3, #16
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	611a      	str	r2, [r3, #16]
}
 8002020:	bf00      	nop
 8002022:	370c      	adds	r7, #12
 8002024:	46bd      	mov	sp, r7
 8002026:	bc80      	pop	{r7}
 8002028:	4770      	bx	lr

0800202a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800202a:	b480      	push	{r7}
 800202c:	b085      	sub	sp, #20
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	460b      	mov	r3, r1
 8002034:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800203c:	887a      	ldrh	r2, [r7, #2]
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	4013      	ands	r3, r2
 8002042:	041a      	lsls	r2, r3, #16
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	43d9      	mvns	r1, r3
 8002048:	887b      	ldrh	r3, [r7, #2]
 800204a:	400b      	ands	r3, r1
 800204c:	431a      	orrs	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	611a      	str	r2, [r3, #16]
}
 8002052:	bf00      	nop
 8002054:	3714      	adds	r7, #20
 8002056:	46bd      	mov	sp, r7
 8002058:	bc80      	pop	{r7}
 800205a:	4770      	bx	lr

0800205c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b084      	sub	sp, #16
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d101      	bne.n	800206e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e12b      	b.n	80022c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002074:	b2db      	uxtb	r3, r3
 8002076:	2b00      	cmp	r3, #0
 8002078:	d106      	bne.n	8002088 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2200      	movs	r2, #0
 800207e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f7ff fbb8 	bl	80017f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2224      	movs	r2, #36	; 0x24
 800208c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f022 0201 	bic.w	r2, r2, #1
 800209e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80020ae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020be:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80020c0:	f001 f830 	bl	8003124 <HAL_RCC_GetPCLK1Freq>
 80020c4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	4a81      	ldr	r2, [pc, #516]	; (80022d0 <HAL_I2C_Init+0x274>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d807      	bhi.n	80020e0 <HAL_I2C_Init+0x84>
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	4a80      	ldr	r2, [pc, #512]	; (80022d4 <HAL_I2C_Init+0x278>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	bf94      	ite	ls
 80020d8:	2301      	movls	r3, #1
 80020da:	2300      	movhi	r3, #0
 80020dc:	b2db      	uxtb	r3, r3
 80020de:	e006      	b.n	80020ee <HAL_I2C_Init+0x92>
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	4a7d      	ldr	r2, [pc, #500]	; (80022d8 <HAL_I2C_Init+0x27c>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	bf94      	ite	ls
 80020e8:	2301      	movls	r3, #1
 80020ea:	2300      	movhi	r3, #0
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e0e7      	b.n	80022c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	4a78      	ldr	r2, [pc, #480]	; (80022dc <HAL_I2C_Init+0x280>)
 80020fa:	fba2 2303 	umull	r2, r3, r2, r3
 80020fe:	0c9b      	lsrs	r3, r3, #18
 8002100:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	68ba      	ldr	r2, [r7, #8]
 8002112:	430a      	orrs	r2, r1
 8002114:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	6a1b      	ldr	r3, [r3, #32]
 800211c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	4a6a      	ldr	r2, [pc, #424]	; (80022d0 <HAL_I2C_Init+0x274>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d802      	bhi.n	8002130 <HAL_I2C_Init+0xd4>
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	3301      	adds	r3, #1
 800212e:	e009      	b.n	8002144 <HAL_I2C_Init+0xe8>
 8002130:	68bb      	ldr	r3, [r7, #8]
 8002132:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002136:	fb02 f303 	mul.w	r3, r2, r3
 800213a:	4a69      	ldr	r2, [pc, #420]	; (80022e0 <HAL_I2C_Init+0x284>)
 800213c:	fba2 2303 	umull	r2, r3, r2, r3
 8002140:	099b      	lsrs	r3, r3, #6
 8002142:	3301      	adds	r3, #1
 8002144:	687a      	ldr	r2, [r7, #4]
 8002146:	6812      	ldr	r2, [r2, #0]
 8002148:	430b      	orrs	r3, r1
 800214a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	69db      	ldr	r3, [r3, #28]
 8002152:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002156:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	495c      	ldr	r1, [pc, #368]	; (80022d0 <HAL_I2C_Init+0x274>)
 8002160:	428b      	cmp	r3, r1
 8002162:	d819      	bhi.n	8002198 <HAL_I2C_Init+0x13c>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	1e59      	subs	r1, r3, #1
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002172:	1c59      	adds	r1, r3, #1
 8002174:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002178:	400b      	ands	r3, r1
 800217a:	2b00      	cmp	r3, #0
 800217c:	d00a      	beq.n	8002194 <HAL_I2C_Init+0x138>
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	1e59      	subs	r1, r3, #1
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	fbb1 f3f3 	udiv	r3, r1, r3
 800218c:	3301      	adds	r3, #1
 800218e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002192:	e051      	b.n	8002238 <HAL_I2C_Init+0x1dc>
 8002194:	2304      	movs	r3, #4
 8002196:	e04f      	b.n	8002238 <HAL_I2C_Init+0x1dc>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d111      	bne.n	80021c4 <HAL_I2C_Init+0x168>
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	1e58      	subs	r0, r3, #1
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6859      	ldr	r1, [r3, #4]
 80021a8:	460b      	mov	r3, r1
 80021aa:	005b      	lsls	r3, r3, #1
 80021ac:	440b      	add	r3, r1
 80021ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80021b2:	3301      	adds	r3, #1
 80021b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	bf0c      	ite	eq
 80021bc:	2301      	moveq	r3, #1
 80021be:	2300      	movne	r3, #0
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	e012      	b.n	80021ea <HAL_I2C_Init+0x18e>
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	1e58      	subs	r0, r3, #1
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6859      	ldr	r1, [r3, #4]
 80021cc:	460b      	mov	r3, r1
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	440b      	add	r3, r1
 80021d2:	0099      	lsls	r1, r3, #2
 80021d4:	440b      	add	r3, r1
 80021d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80021da:	3301      	adds	r3, #1
 80021dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	bf0c      	ite	eq
 80021e4:	2301      	moveq	r3, #1
 80021e6:	2300      	movne	r3, #0
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <HAL_I2C_Init+0x196>
 80021ee:	2301      	movs	r3, #1
 80021f0:	e022      	b.n	8002238 <HAL_I2C_Init+0x1dc>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	689b      	ldr	r3, [r3, #8]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d10e      	bne.n	8002218 <HAL_I2C_Init+0x1bc>
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	1e58      	subs	r0, r3, #1
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6859      	ldr	r1, [r3, #4]
 8002202:	460b      	mov	r3, r1
 8002204:	005b      	lsls	r3, r3, #1
 8002206:	440b      	add	r3, r1
 8002208:	fbb0 f3f3 	udiv	r3, r0, r3
 800220c:	3301      	adds	r3, #1
 800220e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002212:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002216:	e00f      	b.n	8002238 <HAL_I2C_Init+0x1dc>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	1e58      	subs	r0, r3, #1
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6859      	ldr	r1, [r3, #4]
 8002220:	460b      	mov	r3, r1
 8002222:	009b      	lsls	r3, r3, #2
 8002224:	440b      	add	r3, r1
 8002226:	0099      	lsls	r1, r3, #2
 8002228:	440b      	add	r3, r1
 800222a:	fbb0 f3f3 	udiv	r3, r0, r3
 800222e:	3301      	adds	r3, #1
 8002230:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002234:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002238:	6879      	ldr	r1, [r7, #4]
 800223a:	6809      	ldr	r1, [r1, #0]
 800223c:	4313      	orrs	r3, r2
 800223e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	69da      	ldr	r2, [r3, #28]
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6a1b      	ldr	r3, [r3, #32]
 8002252:	431a      	orrs	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	430a      	orrs	r2, r1
 800225a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	689b      	ldr	r3, [r3, #8]
 8002262:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002266:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	6911      	ldr	r1, [r2, #16]
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	68d2      	ldr	r2, [r2, #12]
 8002272:	4311      	orrs	r1, r2
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	6812      	ldr	r2, [r2, #0]
 8002278:	430b      	orrs	r3, r1
 800227a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	68db      	ldr	r3, [r3, #12]
 8002282:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	695a      	ldr	r2, [r3, #20]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	699b      	ldr	r3, [r3, #24]
 800228e:	431a      	orrs	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	430a      	orrs	r2, r1
 8002296:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f042 0201 	orr.w	r2, r2, #1
 80022a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2200      	movs	r2, #0
 80022ac:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2220      	movs	r2, #32
 80022b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2200      	movs	r2, #0
 80022c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80022c4:	2300      	movs	r3, #0
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	000186a0 	.word	0x000186a0
 80022d4:	001e847f 	.word	0x001e847f
 80022d8:	003d08ff 	.word	0x003d08ff
 80022dc:	431bde83 	.word	0x431bde83
 80022e0:	10624dd3 	.word	0x10624dd3

080022e4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b088      	sub	sp, #32
 80022e8:	af02      	add	r7, sp, #8
 80022ea:	60f8      	str	r0, [r7, #12]
 80022ec:	607a      	str	r2, [r7, #4]
 80022ee:	461a      	mov	r2, r3
 80022f0:	460b      	mov	r3, r1
 80022f2:	817b      	strh	r3, [r7, #10]
 80022f4:	4613      	mov	r3, r2
 80022f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022f8:	f7ff fba8 	bl	8001a4c <HAL_GetTick>
 80022fc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2b20      	cmp	r3, #32
 8002308:	f040 80e0 	bne.w	80024cc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	9300      	str	r3, [sp, #0]
 8002310:	2319      	movs	r3, #25
 8002312:	2201      	movs	r2, #1
 8002314:	4970      	ldr	r1, [pc, #448]	; (80024d8 <HAL_I2C_Master_Transmit+0x1f4>)
 8002316:	68f8      	ldr	r0, [r7, #12]
 8002318:	f000 f964 	bl	80025e4 <I2C_WaitOnFlagUntilTimeout>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002322:	2302      	movs	r3, #2
 8002324:	e0d3      	b.n	80024ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800232c:	2b01      	cmp	r3, #1
 800232e:	d101      	bne.n	8002334 <HAL_I2C_Master_Transmit+0x50>
 8002330:	2302      	movs	r3, #2
 8002332:	e0cc      	b.n	80024ce <HAL_I2C_Master_Transmit+0x1ea>
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2201      	movs	r2, #1
 8002338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 0301 	and.w	r3, r3, #1
 8002346:	2b01      	cmp	r3, #1
 8002348:	d007      	beq.n	800235a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f042 0201 	orr.w	r2, r2, #1
 8002358:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002368:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2221      	movs	r2, #33	; 0x21
 800236e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2210      	movs	r2, #16
 8002376:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	893a      	ldrh	r2, [r7, #8]
 800238a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002390:	b29a      	uxth	r2, r3
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	4a50      	ldr	r2, [pc, #320]	; (80024dc <HAL_I2C_Master_Transmit+0x1f8>)
 800239a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800239c:	8979      	ldrh	r1, [r7, #10]
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	6a3a      	ldr	r2, [r7, #32]
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f000 f89c 	bl	80024e0 <I2C_MasterRequestWrite>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d001      	beq.n	80023b2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e08d      	b.n	80024ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023b2:	2300      	movs	r3, #0
 80023b4:	613b      	str	r3, [r7, #16]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	695b      	ldr	r3, [r3, #20]
 80023bc:	613b      	str	r3, [r7, #16]
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	613b      	str	r3, [r7, #16]
 80023c6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80023c8:	e066      	b.n	8002498 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023ca:	697a      	ldr	r2, [r7, #20]
 80023cc:	6a39      	ldr	r1, [r7, #32]
 80023ce:	68f8      	ldr	r0, [r7, #12]
 80023d0:	f000 fa22 	bl	8002818 <I2C_WaitOnTXEFlagUntilTimeout>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d00d      	beq.n	80023f6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023de:	2b04      	cmp	r3, #4
 80023e0:	d107      	bne.n	80023f2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	681a      	ldr	r2, [r3, #0]
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023f0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e06b      	b.n	80024ce <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fa:	781a      	ldrb	r2, [r3, #0]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002406:	1c5a      	adds	r2, r3, #1
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002410:	b29b      	uxth	r3, r3
 8002412:	3b01      	subs	r3, #1
 8002414:	b29a      	uxth	r2, r3
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800241e:	3b01      	subs	r3, #1
 8002420:	b29a      	uxth	r2, r3
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	695b      	ldr	r3, [r3, #20]
 800242c:	f003 0304 	and.w	r3, r3, #4
 8002430:	2b04      	cmp	r3, #4
 8002432:	d11b      	bne.n	800246c <HAL_I2C_Master_Transmit+0x188>
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002438:	2b00      	cmp	r3, #0
 800243a:	d017      	beq.n	800246c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002440:	781a      	ldrb	r2, [r3, #0]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244c:	1c5a      	adds	r2, r3, #1
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002456:	b29b      	uxth	r3, r3
 8002458:	3b01      	subs	r3, #1
 800245a:	b29a      	uxth	r2, r3
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002464:	3b01      	subs	r3, #1
 8002466:	b29a      	uxth	r2, r3
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800246c:	697a      	ldr	r2, [r7, #20]
 800246e:	6a39      	ldr	r1, [r7, #32]
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f000 fa19 	bl	80028a8 <I2C_WaitOnBTFFlagUntilTimeout>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d00d      	beq.n	8002498 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002480:	2b04      	cmp	r3, #4
 8002482:	d107      	bne.n	8002494 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002492:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e01a      	b.n	80024ce <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800249c:	2b00      	cmp	r3, #0
 800249e:	d194      	bne.n	80023ca <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2220      	movs	r2, #32
 80024b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2200      	movs	r2, #0
 80024c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80024c8:	2300      	movs	r3, #0
 80024ca:	e000      	b.n	80024ce <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80024cc:	2302      	movs	r3, #2
  }
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3718      	adds	r7, #24
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	00100002 	.word	0x00100002
 80024dc:	ffff0000 	.word	0xffff0000

080024e0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b088      	sub	sp, #32
 80024e4:	af02      	add	r7, sp, #8
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	607a      	str	r2, [r7, #4]
 80024ea:	603b      	str	r3, [r7, #0]
 80024ec:	460b      	mov	r3, r1
 80024ee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024f4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	2b08      	cmp	r3, #8
 80024fa:	d006      	beq.n	800250a <I2C_MasterRequestWrite+0x2a>
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	2b01      	cmp	r3, #1
 8002500:	d003      	beq.n	800250a <I2C_MasterRequestWrite+0x2a>
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002508:	d108      	bne.n	800251c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002518:	601a      	str	r2, [r3, #0]
 800251a:	e00b      	b.n	8002534 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002520:	2b12      	cmp	r3, #18
 8002522:	d107      	bne.n	8002534 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002532:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	9300      	str	r3, [sp, #0]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2200      	movs	r2, #0
 800253c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002540:	68f8      	ldr	r0, [r7, #12]
 8002542:	f000 f84f 	bl	80025e4 <I2C_WaitOnFlagUntilTimeout>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d00d      	beq.n	8002568 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002556:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800255a:	d103      	bne.n	8002564 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002562:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e035      	b.n	80025d4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	691b      	ldr	r3, [r3, #16]
 800256c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002570:	d108      	bne.n	8002584 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002572:	897b      	ldrh	r3, [r7, #10]
 8002574:	b2db      	uxtb	r3, r3
 8002576:	461a      	mov	r2, r3
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002580:	611a      	str	r2, [r3, #16]
 8002582:	e01b      	b.n	80025bc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002584:	897b      	ldrh	r3, [r7, #10]
 8002586:	11db      	asrs	r3, r3, #7
 8002588:	b2db      	uxtb	r3, r3
 800258a:	f003 0306 	and.w	r3, r3, #6
 800258e:	b2db      	uxtb	r3, r3
 8002590:	f063 030f 	orn	r3, r3, #15
 8002594:	b2da      	uxtb	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	490e      	ldr	r1, [pc, #56]	; (80025dc <I2C_MasterRequestWrite+0xfc>)
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f000 f898 	bl	80026d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e010      	b.n	80025d4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80025b2:	897b      	ldrh	r3, [r7, #10]
 80025b4:	b2da      	uxtb	r2, r3
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	4907      	ldr	r1, [pc, #28]	; (80025e0 <I2C_MasterRequestWrite+0x100>)
 80025c2:	68f8      	ldr	r0, [r7, #12]
 80025c4:	f000 f888 	bl	80026d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e000      	b.n	80025d4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80025d2:	2300      	movs	r3, #0
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3718      	adds	r7, #24
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	00010008 	.word	0x00010008
 80025e0:	00010002 	.word	0x00010002

080025e4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	60b9      	str	r1, [r7, #8]
 80025ee:	603b      	str	r3, [r7, #0]
 80025f0:	4613      	mov	r3, r2
 80025f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80025f4:	e048      	b.n	8002688 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025fc:	d044      	beq.n	8002688 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025fe:	f7ff fa25 	bl	8001a4c <HAL_GetTick>
 8002602:	4602      	mov	r2, r0
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	683a      	ldr	r2, [r7, #0]
 800260a:	429a      	cmp	r2, r3
 800260c:	d302      	bcc.n	8002614 <I2C_WaitOnFlagUntilTimeout+0x30>
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d139      	bne.n	8002688 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	0c1b      	lsrs	r3, r3, #16
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b01      	cmp	r3, #1
 800261c:	d10d      	bne.n	800263a <I2C_WaitOnFlagUntilTimeout+0x56>
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	695b      	ldr	r3, [r3, #20]
 8002624:	43da      	mvns	r2, r3
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	4013      	ands	r3, r2
 800262a:	b29b      	uxth	r3, r3
 800262c:	2b00      	cmp	r3, #0
 800262e:	bf0c      	ite	eq
 8002630:	2301      	moveq	r3, #1
 8002632:	2300      	movne	r3, #0
 8002634:	b2db      	uxtb	r3, r3
 8002636:	461a      	mov	r2, r3
 8002638:	e00c      	b.n	8002654 <I2C_WaitOnFlagUntilTimeout+0x70>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	699b      	ldr	r3, [r3, #24]
 8002640:	43da      	mvns	r2, r3
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	4013      	ands	r3, r2
 8002646:	b29b      	uxth	r3, r3
 8002648:	2b00      	cmp	r3, #0
 800264a:	bf0c      	ite	eq
 800264c:	2301      	moveq	r3, #1
 800264e:	2300      	movne	r3, #0
 8002650:	b2db      	uxtb	r3, r3
 8002652:	461a      	mov	r2, r3
 8002654:	79fb      	ldrb	r3, [r7, #7]
 8002656:	429a      	cmp	r2, r3
 8002658:	d116      	bne.n	8002688 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2200      	movs	r2, #0
 800265e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2220      	movs	r2, #32
 8002664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	2200      	movs	r2, #0
 800266c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002674:	f043 0220 	orr.w	r2, r3, #32
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e023      	b.n	80026d0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	0c1b      	lsrs	r3, r3, #16
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b01      	cmp	r3, #1
 8002690:	d10d      	bne.n	80026ae <I2C_WaitOnFlagUntilTimeout+0xca>
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	695b      	ldr	r3, [r3, #20]
 8002698:	43da      	mvns	r2, r3
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	4013      	ands	r3, r2
 800269e:	b29b      	uxth	r3, r3
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	bf0c      	ite	eq
 80026a4:	2301      	moveq	r3, #1
 80026a6:	2300      	movne	r3, #0
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	461a      	mov	r2, r3
 80026ac:	e00c      	b.n	80026c8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	699b      	ldr	r3, [r3, #24]
 80026b4:	43da      	mvns	r2, r3
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	4013      	ands	r3, r2
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	2b00      	cmp	r3, #0
 80026be:	bf0c      	ite	eq
 80026c0:	2301      	moveq	r3, #1
 80026c2:	2300      	movne	r3, #0
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	461a      	mov	r2, r3
 80026c8:	79fb      	ldrb	r3, [r7, #7]
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d093      	beq.n	80025f6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3710      	adds	r7, #16
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}

080026d8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	60f8      	str	r0, [r7, #12]
 80026e0:	60b9      	str	r1, [r7, #8]
 80026e2:	607a      	str	r2, [r7, #4]
 80026e4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80026e6:	e071      	b.n	80027cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	695b      	ldr	r3, [r3, #20]
 80026ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026f6:	d123      	bne.n	8002740 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002706:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002710:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2200      	movs	r2, #0
 8002716:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2220      	movs	r2, #32
 800271c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272c:	f043 0204 	orr.w	r2, r3, #4
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2200      	movs	r2, #0
 8002738:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e067      	b.n	8002810 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002746:	d041      	beq.n	80027cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002748:	f7ff f980 	bl	8001a4c <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	429a      	cmp	r2, r3
 8002756:	d302      	bcc.n	800275e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d136      	bne.n	80027cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	0c1b      	lsrs	r3, r3, #16
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b01      	cmp	r3, #1
 8002766:	d10c      	bne.n	8002782 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	695b      	ldr	r3, [r3, #20]
 800276e:	43da      	mvns	r2, r3
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	4013      	ands	r3, r2
 8002774:	b29b      	uxth	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	bf14      	ite	ne
 800277a:	2301      	movne	r3, #1
 800277c:	2300      	moveq	r3, #0
 800277e:	b2db      	uxtb	r3, r3
 8002780:	e00b      	b.n	800279a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	43da      	mvns	r2, r3
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	4013      	ands	r3, r2
 800278e:	b29b      	uxth	r3, r3
 8002790:	2b00      	cmp	r3, #0
 8002792:	bf14      	ite	ne
 8002794:	2301      	movne	r3, #1
 8002796:	2300      	moveq	r3, #0
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b00      	cmp	r3, #0
 800279c:	d016      	beq.n	80027cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2200      	movs	r2, #0
 80027a2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	2220      	movs	r2, #32
 80027a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2200      	movs	r2, #0
 80027b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b8:	f043 0220 	orr.w	r2, r3, #32
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	2200      	movs	r2, #0
 80027c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e021      	b.n	8002810 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	0c1b      	lsrs	r3, r3, #16
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d10c      	bne.n	80027f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	695b      	ldr	r3, [r3, #20]
 80027dc:	43da      	mvns	r2, r3
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	4013      	ands	r3, r2
 80027e2:	b29b      	uxth	r3, r3
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	bf14      	ite	ne
 80027e8:	2301      	movne	r3, #1
 80027ea:	2300      	moveq	r3, #0
 80027ec:	b2db      	uxtb	r3, r3
 80027ee:	e00b      	b.n	8002808 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	43da      	mvns	r2, r3
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	4013      	ands	r3, r2
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	2b00      	cmp	r3, #0
 8002800:	bf14      	ite	ne
 8002802:	2301      	movne	r3, #1
 8002804:	2300      	moveq	r3, #0
 8002806:	b2db      	uxtb	r3, r3
 8002808:	2b00      	cmp	r3, #0
 800280a:	f47f af6d 	bne.w	80026e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	3710      	adds	r7, #16
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002824:	e034      	b.n	8002890 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002826:	68f8      	ldr	r0, [r7, #12]
 8002828:	f000 f886 	bl	8002938 <I2C_IsAcknowledgeFailed>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e034      	b.n	80028a0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800283c:	d028      	beq.n	8002890 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800283e:	f7ff f905 	bl	8001a4c <HAL_GetTick>
 8002842:	4602      	mov	r2, r0
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	1ad3      	subs	r3, r2, r3
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	429a      	cmp	r2, r3
 800284c:	d302      	bcc.n	8002854 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d11d      	bne.n	8002890 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800285e:	2b80      	cmp	r3, #128	; 0x80
 8002860:	d016      	beq.n	8002890 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2200      	movs	r2, #0
 8002866:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2220      	movs	r2, #32
 800286c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287c:	f043 0220 	orr.w	r2, r3, #32
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e007      	b.n	80028a0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	695b      	ldr	r3, [r3, #20]
 8002896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800289a:	2b80      	cmp	r3, #128	; 0x80
 800289c:	d1c3      	bne.n	8002826 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800289e:	2300      	movs	r3, #0
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3710      	adds	r7, #16
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	60b9      	str	r1, [r7, #8]
 80028b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028b4:	e034      	b.n	8002920 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80028b6:	68f8      	ldr	r0, [r7, #12]
 80028b8:	f000 f83e 	bl	8002938 <I2C_IsAcknowledgeFailed>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e034      	b.n	8002930 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028cc:	d028      	beq.n	8002920 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028ce:	f7ff f8bd 	bl	8001a4c <HAL_GetTick>
 80028d2:	4602      	mov	r2, r0
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	68ba      	ldr	r2, [r7, #8]
 80028da:	429a      	cmp	r2, r3
 80028dc:	d302      	bcc.n	80028e4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d11d      	bne.n	8002920 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	695b      	ldr	r3, [r3, #20]
 80028ea:	f003 0304 	and.w	r3, r3, #4
 80028ee:	2b04      	cmp	r3, #4
 80028f0:	d016      	beq.n	8002920 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2220      	movs	r2, #32
 80028fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290c:	f043 0220 	orr.w	r2, r3, #32
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800291c:	2301      	movs	r3, #1
 800291e:	e007      	b.n	8002930 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	f003 0304 	and.w	r3, r3, #4
 800292a:	2b04      	cmp	r3, #4
 800292c:	d1c3      	bne.n	80028b6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	695b      	ldr	r3, [r3, #20]
 8002946:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800294a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800294e:	d11b      	bne.n	8002988 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002958:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2220      	movs	r2, #32
 8002964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002974:	f043 0204 	orr.w	r2, r3, #4
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e000      	b.n	800298a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	370c      	adds	r7, #12
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d101      	bne.n	80029a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e26c      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f000 8087 	beq.w	8002ac2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80029b4:	4b92      	ldr	r3, [pc, #584]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f003 030c 	and.w	r3, r3, #12
 80029bc:	2b04      	cmp	r3, #4
 80029be:	d00c      	beq.n	80029da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029c0:	4b8f      	ldr	r3, [pc, #572]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f003 030c 	and.w	r3, r3, #12
 80029c8:	2b08      	cmp	r3, #8
 80029ca:	d112      	bne.n	80029f2 <HAL_RCC_OscConfig+0x5e>
 80029cc:	4b8c      	ldr	r3, [pc, #560]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029d8:	d10b      	bne.n	80029f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029da:	4b89      	ldr	r3, [pc, #548]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d06c      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x12c>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d168      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e246      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029fa:	d106      	bne.n	8002a0a <HAL_RCC_OscConfig+0x76>
 80029fc:	4b80      	ldr	r3, [pc, #512]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a7f      	ldr	r2, [pc, #508]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a06:	6013      	str	r3, [r2, #0]
 8002a08:	e02e      	b.n	8002a68 <HAL_RCC_OscConfig+0xd4>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d10c      	bne.n	8002a2c <HAL_RCC_OscConfig+0x98>
 8002a12:	4b7b      	ldr	r3, [pc, #492]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a7a      	ldr	r2, [pc, #488]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a1c:	6013      	str	r3, [r2, #0]
 8002a1e:	4b78      	ldr	r3, [pc, #480]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a77      	ldr	r2, [pc, #476]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a28:	6013      	str	r3, [r2, #0]
 8002a2a:	e01d      	b.n	8002a68 <HAL_RCC_OscConfig+0xd4>
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a34:	d10c      	bne.n	8002a50 <HAL_RCC_OscConfig+0xbc>
 8002a36:	4b72      	ldr	r3, [pc, #456]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a71      	ldr	r2, [pc, #452]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a40:	6013      	str	r3, [r2, #0]
 8002a42:	4b6f      	ldr	r3, [pc, #444]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a6e      	ldr	r2, [pc, #440]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a4c:	6013      	str	r3, [r2, #0]
 8002a4e:	e00b      	b.n	8002a68 <HAL_RCC_OscConfig+0xd4>
 8002a50:	4b6b      	ldr	r3, [pc, #428]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a6a      	ldr	r2, [pc, #424]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a5a:	6013      	str	r3, [r2, #0]
 8002a5c:	4b68      	ldr	r3, [pc, #416]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a67      	ldr	r2, [pc, #412]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a66:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d013      	beq.n	8002a98 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a70:	f7fe ffec 	bl	8001a4c <HAL_GetTick>
 8002a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a76:	e008      	b.n	8002a8a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a78:	f7fe ffe8 	bl	8001a4c <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	1ad3      	subs	r3, r2, r3
 8002a82:	2b64      	cmp	r3, #100	; 0x64
 8002a84:	d901      	bls.n	8002a8a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e1fa      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a8a:	4b5d      	ldr	r3, [pc, #372]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d0f0      	beq.n	8002a78 <HAL_RCC_OscConfig+0xe4>
 8002a96:	e014      	b.n	8002ac2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a98:	f7fe ffd8 	bl	8001a4c <HAL_GetTick>
 8002a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a9e:	e008      	b.n	8002ab2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002aa0:	f7fe ffd4 	bl	8001a4c <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b64      	cmp	r3, #100	; 0x64
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e1e6      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ab2:	4b53      	ldr	r3, [pc, #332]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1f0      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x10c>
 8002abe:	e000      	b.n	8002ac2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ac0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0302 	and.w	r3, r3, #2
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d063      	beq.n	8002b96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ace:	4b4c      	ldr	r3, [pc, #304]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	f003 030c 	and.w	r3, r3, #12
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d00b      	beq.n	8002af2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002ada:	4b49      	ldr	r3, [pc, #292]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	f003 030c 	and.w	r3, r3, #12
 8002ae2:	2b08      	cmp	r3, #8
 8002ae4:	d11c      	bne.n	8002b20 <HAL_RCC_OscConfig+0x18c>
 8002ae6:	4b46      	ldr	r3, [pc, #280]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d116      	bne.n	8002b20 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002af2:	4b43      	ldr	r3, [pc, #268]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d005      	beq.n	8002b0a <HAL_RCC_OscConfig+0x176>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	691b      	ldr	r3, [r3, #16]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d001      	beq.n	8002b0a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e1ba      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b0a:	4b3d      	ldr	r3, [pc, #244]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	695b      	ldr	r3, [r3, #20]
 8002b16:	00db      	lsls	r3, r3, #3
 8002b18:	4939      	ldr	r1, [pc, #228]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b1e:	e03a      	b.n	8002b96 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	691b      	ldr	r3, [r3, #16]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d020      	beq.n	8002b6a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b28:	4b36      	ldr	r3, [pc, #216]	; (8002c04 <HAL_RCC_OscConfig+0x270>)
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b2e:	f7fe ff8d 	bl	8001a4c <HAL_GetTick>
 8002b32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b34:	e008      	b.n	8002b48 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b36:	f7fe ff89 	bl	8001a4c <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d901      	bls.n	8002b48 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e19b      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b48:	4b2d      	ldr	r3, [pc, #180]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d0f0      	beq.n	8002b36 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b54:	4b2a      	ldr	r3, [pc, #168]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	695b      	ldr	r3, [r3, #20]
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	4927      	ldr	r1, [pc, #156]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002b64:	4313      	orrs	r3, r2
 8002b66:	600b      	str	r3, [r1, #0]
 8002b68:	e015      	b.n	8002b96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b6a:	4b26      	ldr	r3, [pc, #152]	; (8002c04 <HAL_RCC_OscConfig+0x270>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b70:	f7fe ff6c 	bl	8001a4c <HAL_GetTick>
 8002b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b76:	e008      	b.n	8002b8a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b78:	f7fe ff68 	bl	8001a4c <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e17a      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b8a:	4b1d      	ldr	r3, [pc, #116]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1f0      	bne.n	8002b78 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0308 	and.w	r3, r3, #8
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d03a      	beq.n	8002c18 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	699b      	ldr	r3, [r3, #24]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d019      	beq.n	8002bde <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002baa:	4b17      	ldr	r3, [pc, #92]	; (8002c08 <HAL_RCC_OscConfig+0x274>)
 8002bac:	2201      	movs	r2, #1
 8002bae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bb0:	f7fe ff4c 	bl	8001a4c <HAL_GetTick>
 8002bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bb6:	e008      	b.n	8002bca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bb8:	f7fe ff48 	bl	8001a4c <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d901      	bls.n	8002bca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	e15a      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002bca:	4b0d      	ldr	r3, [pc, #52]	; (8002c00 <HAL_RCC_OscConfig+0x26c>)
 8002bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bce:	f003 0302 	and.w	r3, r3, #2
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d0f0      	beq.n	8002bb8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002bd6:	2001      	movs	r0, #1
 8002bd8:	f000 fab8 	bl	800314c <RCC_Delay>
 8002bdc:	e01c      	b.n	8002c18 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bde:	4b0a      	ldr	r3, [pc, #40]	; (8002c08 <HAL_RCC_OscConfig+0x274>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002be4:	f7fe ff32 	bl	8001a4c <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bea:	e00f      	b.n	8002c0c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bec:	f7fe ff2e 	bl	8001a4c <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d908      	bls.n	8002c0c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e140      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
 8002bfe:	bf00      	nop
 8002c00:	40021000 	.word	0x40021000
 8002c04:	42420000 	.word	0x42420000
 8002c08:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c0c:	4b9e      	ldr	r3, [pc, #632]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c10:	f003 0302 	and.w	r3, r3, #2
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1e9      	bne.n	8002bec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 0304 	and.w	r3, r3, #4
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	f000 80a6 	beq.w	8002d72 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c26:	2300      	movs	r3, #0
 8002c28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c2a:	4b97      	ldr	r3, [pc, #604]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002c2c:	69db      	ldr	r3, [r3, #28]
 8002c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d10d      	bne.n	8002c52 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c36:	4b94      	ldr	r3, [pc, #592]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002c38:	69db      	ldr	r3, [r3, #28]
 8002c3a:	4a93      	ldr	r2, [pc, #588]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002c3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c40:	61d3      	str	r3, [r2, #28]
 8002c42:	4b91      	ldr	r3, [pc, #580]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002c44:	69db      	ldr	r3, [r3, #28]
 8002c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c4a:	60bb      	str	r3, [r7, #8]
 8002c4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c52:	4b8e      	ldr	r3, [pc, #568]	; (8002e8c <HAL_RCC_OscConfig+0x4f8>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d118      	bne.n	8002c90 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c5e:	4b8b      	ldr	r3, [pc, #556]	; (8002e8c <HAL_RCC_OscConfig+0x4f8>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4a8a      	ldr	r2, [pc, #552]	; (8002e8c <HAL_RCC_OscConfig+0x4f8>)
 8002c64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c68:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c6a:	f7fe feef 	bl	8001a4c <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c72:	f7fe feeb 	bl	8001a4c <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b64      	cmp	r3, #100	; 0x64
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e0fd      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c84:	4b81      	ldr	r3, [pc, #516]	; (8002e8c <HAL_RCC_OscConfig+0x4f8>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0f0      	beq.n	8002c72 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	68db      	ldr	r3, [r3, #12]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d106      	bne.n	8002ca6 <HAL_RCC_OscConfig+0x312>
 8002c98:	4b7b      	ldr	r3, [pc, #492]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002c9a:	6a1b      	ldr	r3, [r3, #32]
 8002c9c:	4a7a      	ldr	r2, [pc, #488]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002c9e:	f043 0301 	orr.w	r3, r3, #1
 8002ca2:	6213      	str	r3, [r2, #32]
 8002ca4:	e02d      	b.n	8002d02 <HAL_RCC_OscConfig+0x36e>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d10c      	bne.n	8002cc8 <HAL_RCC_OscConfig+0x334>
 8002cae:	4b76      	ldr	r3, [pc, #472]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cb0:	6a1b      	ldr	r3, [r3, #32]
 8002cb2:	4a75      	ldr	r2, [pc, #468]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cb4:	f023 0301 	bic.w	r3, r3, #1
 8002cb8:	6213      	str	r3, [r2, #32]
 8002cba:	4b73      	ldr	r3, [pc, #460]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cbc:	6a1b      	ldr	r3, [r3, #32]
 8002cbe:	4a72      	ldr	r2, [pc, #456]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cc0:	f023 0304 	bic.w	r3, r3, #4
 8002cc4:	6213      	str	r3, [r2, #32]
 8002cc6:	e01c      	b.n	8002d02 <HAL_RCC_OscConfig+0x36e>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	2b05      	cmp	r3, #5
 8002cce:	d10c      	bne.n	8002cea <HAL_RCC_OscConfig+0x356>
 8002cd0:	4b6d      	ldr	r3, [pc, #436]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cd2:	6a1b      	ldr	r3, [r3, #32]
 8002cd4:	4a6c      	ldr	r2, [pc, #432]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cd6:	f043 0304 	orr.w	r3, r3, #4
 8002cda:	6213      	str	r3, [r2, #32]
 8002cdc:	4b6a      	ldr	r3, [pc, #424]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	4a69      	ldr	r2, [pc, #420]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	6213      	str	r3, [r2, #32]
 8002ce8:	e00b      	b.n	8002d02 <HAL_RCC_OscConfig+0x36e>
 8002cea:	4b67      	ldr	r3, [pc, #412]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cec:	6a1b      	ldr	r3, [r3, #32]
 8002cee:	4a66      	ldr	r2, [pc, #408]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cf0:	f023 0301 	bic.w	r3, r3, #1
 8002cf4:	6213      	str	r3, [r2, #32]
 8002cf6:	4b64      	ldr	r3, [pc, #400]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cf8:	6a1b      	ldr	r3, [r3, #32]
 8002cfa:	4a63      	ldr	r2, [pc, #396]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002cfc:	f023 0304 	bic.w	r3, r3, #4
 8002d00:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	68db      	ldr	r3, [r3, #12]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d015      	beq.n	8002d36 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d0a:	f7fe fe9f 	bl	8001a4c <HAL_GetTick>
 8002d0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d10:	e00a      	b.n	8002d28 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d12:	f7fe fe9b 	bl	8001a4c <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d901      	bls.n	8002d28 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e0ab      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d28:	4b57      	ldr	r3, [pc, #348]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002d2a:	6a1b      	ldr	r3, [r3, #32]
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d0ee      	beq.n	8002d12 <HAL_RCC_OscConfig+0x37e>
 8002d34:	e014      	b.n	8002d60 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d36:	f7fe fe89 	bl	8001a4c <HAL_GetTick>
 8002d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d3c:	e00a      	b.n	8002d54 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d3e:	f7fe fe85 	bl	8001a4c <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d901      	bls.n	8002d54 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002d50:	2303      	movs	r3, #3
 8002d52:	e095      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d54:	4b4c      	ldr	r3, [pc, #304]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002d56:	6a1b      	ldr	r3, [r3, #32]
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1ee      	bne.n	8002d3e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002d60:	7dfb      	ldrb	r3, [r7, #23]
 8002d62:	2b01      	cmp	r3, #1
 8002d64:	d105      	bne.n	8002d72 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d66:	4b48      	ldr	r3, [pc, #288]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002d68:	69db      	ldr	r3, [r3, #28]
 8002d6a:	4a47      	ldr	r2, [pc, #284]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002d6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d70:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	f000 8081 	beq.w	8002e7e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002d7c:	4b42      	ldr	r3, [pc, #264]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f003 030c 	and.w	r3, r3, #12
 8002d84:	2b08      	cmp	r3, #8
 8002d86:	d061      	beq.n	8002e4c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	69db      	ldr	r3, [r3, #28]
 8002d8c:	2b02      	cmp	r3, #2
 8002d8e:	d146      	bne.n	8002e1e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d90:	4b3f      	ldr	r3, [pc, #252]	; (8002e90 <HAL_RCC_OscConfig+0x4fc>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d96:	f7fe fe59 	bl	8001a4c <HAL_GetTick>
 8002d9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d9c:	e008      	b.n	8002db0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d9e:	f7fe fe55 	bl	8001a4c <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e067      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002db0:	4b35      	ldr	r3, [pc, #212]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d1f0      	bne.n	8002d9e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a1b      	ldr	r3, [r3, #32]
 8002dc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dc4:	d108      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002dc6:	4b30      	ldr	r3, [pc, #192]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	492d      	ldr	r1, [pc, #180]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dd8:	4b2b      	ldr	r3, [pc, #172]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a19      	ldr	r1, [r3, #32]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de8:	430b      	orrs	r3, r1
 8002dea:	4927      	ldr	r1, [pc, #156]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002dec:	4313      	orrs	r3, r2
 8002dee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002df0:	4b27      	ldr	r3, [pc, #156]	; (8002e90 <HAL_RCC_OscConfig+0x4fc>)
 8002df2:	2201      	movs	r2, #1
 8002df4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002df6:	f7fe fe29 	bl	8001a4c <HAL_GetTick>
 8002dfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002dfc:	e008      	b.n	8002e10 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dfe:	f7fe fe25 	bl	8001a4c <HAL_GetTick>
 8002e02:	4602      	mov	r2, r0
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	1ad3      	subs	r3, r2, r3
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	d901      	bls.n	8002e10 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002e0c:	2303      	movs	r3, #3
 8002e0e:	e037      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002e10:	4b1d      	ldr	r3, [pc, #116]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d0f0      	beq.n	8002dfe <HAL_RCC_OscConfig+0x46a>
 8002e1c:	e02f      	b.n	8002e7e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e1e:	4b1c      	ldr	r3, [pc, #112]	; (8002e90 <HAL_RCC_OscConfig+0x4fc>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e24:	f7fe fe12 	bl	8001a4c <HAL_GetTick>
 8002e28:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e2a:	e008      	b.n	8002e3e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e2c:	f7fe fe0e 	bl	8001a4c <HAL_GetTick>
 8002e30:	4602      	mov	r2, r0
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d901      	bls.n	8002e3e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002e3a:	2303      	movs	r3, #3
 8002e3c:	e020      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e3e:	4b12      	ldr	r3, [pc, #72]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d1f0      	bne.n	8002e2c <HAL_RCC_OscConfig+0x498>
 8002e4a:	e018      	b.n	8002e7e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	69db      	ldr	r3, [r3, #28]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d101      	bne.n	8002e58 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e013      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002e58:	4b0b      	ldr	r3, [pc, #44]	; (8002e88 <HAL_RCC_OscConfig+0x4f4>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a1b      	ldr	r3, [r3, #32]
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d106      	bne.n	8002e7a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d001      	beq.n	8002e7e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e000      	b.n	8002e80 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3718      	adds	r7, #24
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	40021000 	.word	0x40021000
 8002e8c:	40007000 	.word	0x40007000
 8002e90:	42420060 	.word	0x42420060

08002e94 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b084      	sub	sp, #16
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
 8002e9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d101      	bne.n	8002ea8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e0d0      	b.n	800304a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ea8:	4b6a      	ldr	r3, [pc, #424]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0307 	and.w	r3, r3, #7
 8002eb0:	683a      	ldr	r2, [r7, #0]
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d910      	bls.n	8002ed8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eb6:	4b67      	ldr	r3, [pc, #412]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f023 0207 	bic.w	r2, r3, #7
 8002ebe:	4965      	ldr	r1, [pc, #404]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec6:	4b63      	ldr	r3, [pc, #396]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0307 	and.w	r3, r3, #7
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d001      	beq.n	8002ed8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	e0b8      	b.n	800304a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0302 	and.w	r3, r3, #2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d020      	beq.n	8002f26 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0304 	and.w	r3, r3, #4
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d005      	beq.n	8002efc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ef0:	4b59      	ldr	r3, [pc, #356]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	4a58      	ldr	r2, [pc, #352]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002ef6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002efa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0308 	and.w	r3, r3, #8
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d005      	beq.n	8002f14 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f08:	4b53      	ldr	r3, [pc, #332]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	4a52      	ldr	r2, [pc, #328]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f0e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002f12:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f14:	4b50      	ldr	r3, [pc, #320]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	494d      	ldr	r1, [pc, #308]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f22:	4313      	orrs	r3, r2
 8002f24:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d040      	beq.n	8002fb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d107      	bne.n	8002f4a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f3a:	4b47      	ldr	r3, [pc, #284]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d115      	bne.n	8002f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f46:	2301      	movs	r3, #1
 8002f48:	e07f      	b.n	800304a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d107      	bne.n	8002f62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f52:	4b41      	ldr	r3, [pc, #260]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d109      	bne.n	8002f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e073      	b.n	800304a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f62:	4b3d      	ldr	r3, [pc, #244]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0302 	and.w	r3, r3, #2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d101      	bne.n	8002f72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e06b      	b.n	800304a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f72:	4b39      	ldr	r3, [pc, #228]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f023 0203 	bic.w	r2, r3, #3
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	4936      	ldr	r1, [pc, #216]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002f80:	4313      	orrs	r3, r2
 8002f82:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f84:	f7fe fd62 	bl	8001a4c <HAL_GetTick>
 8002f88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f8a:	e00a      	b.n	8002fa2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f8c:	f7fe fd5e 	bl	8001a4c <HAL_GetTick>
 8002f90:	4602      	mov	r2, r0
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	1ad3      	subs	r3, r2, r3
 8002f96:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e053      	b.n	800304a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fa2:	4b2d      	ldr	r3, [pc, #180]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f003 020c 	and.w	r2, r3, #12
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	429a      	cmp	r2, r3
 8002fb2:	d1eb      	bne.n	8002f8c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fb4:	4b27      	ldr	r3, [pc, #156]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0307 	and.w	r3, r3, #7
 8002fbc:	683a      	ldr	r2, [r7, #0]
 8002fbe:	429a      	cmp	r2, r3
 8002fc0:	d210      	bcs.n	8002fe4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fc2:	4b24      	ldr	r3, [pc, #144]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f023 0207 	bic.w	r2, r3, #7
 8002fca:	4922      	ldr	r1, [pc, #136]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fd2:	4b20      	ldr	r3, [pc, #128]	; (8003054 <HAL_RCC_ClockConfig+0x1c0>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0307 	and.w	r3, r3, #7
 8002fda:	683a      	ldr	r2, [r7, #0]
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d001      	beq.n	8002fe4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e032      	b.n	800304a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d008      	beq.n	8003002 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ff0:	4b19      	ldr	r3, [pc, #100]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	4916      	ldr	r1, [pc, #88]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0308 	and.w	r3, r3, #8
 800300a:	2b00      	cmp	r3, #0
 800300c:	d009      	beq.n	8003022 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800300e:	4b12      	ldr	r3, [pc, #72]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	691b      	ldr	r3, [r3, #16]
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	490e      	ldr	r1, [pc, #56]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 800301e:	4313      	orrs	r3, r2
 8003020:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003022:	f000 f821 	bl	8003068 <HAL_RCC_GetSysClockFreq>
 8003026:	4602      	mov	r2, r0
 8003028:	4b0b      	ldr	r3, [pc, #44]	; (8003058 <HAL_RCC_ClockConfig+0x1c4>)
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	091b      	lsrs	r3, r3, #4
 800302e:	f003 030f 	and.w	r3, r3, #15
 8003032:	490a      	ldr	r1, [pc, #40]	; (800305c <HAL_RCC_ClockConfig+0x1c8>)
 8003034:	5ccb      	ldrb	r3, [r1, r3]
 8003036:	fa22 f303 	lsr.w	r3, r2, r3
 800303a:	4a09      	ldr	r2, [pc, #36]	; (8003060 <HAL_RCC_ClockConfig+0x1cc>)
 800303c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800303e:	4b09      	ldr	r3, [pc, #36]	; (8003064 <HAL_RCC_ClockConfig+0x1d0>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4618      	mov	r0, r3
 8003044:	f7fe fcc0 	bl	80019c8 <HAL_InitTick>

  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3710      	adds	r7, #16
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	40022000 	.word	0x40022000
 8003058:	40021000 	.word	0x40021000
 800305c:	080039fc 	.word	0x080039fc
 8003060:	20000030 	.word	0x20000030
 8003064:	20000034 	.word	0x20000034

08003068 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003068:	b480      	push	{r7}
 800306a:	b087      	sub	sp, #28
 800306c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800306e:	2300      	movs	r3, #0
 8003070:	60fb      	str	r3, [r7, #12]
 8003072:	2300      	movs	r3, #0
 8003074:	60bb      	str	r3, [r7, #8]
 8003076:	2300      	movs	r3, #0
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	2300      	movs	r3, #0
 800307c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800307e:	2300      	movs	r3, #0
 8003080:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003082:	4b1e      	ldr	r3, [pc, #120]	; (80030fc <HAL_RCC_GetSysClockFreq+0x94>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f003 030c 	and.w	r3, r3, #12
 800308e:	2b04      	cmp	r3, #4
 8003090:	d002      	beq.n	8003098 <HAL_RCC_GetSysClockFreq+0x30>
 8003092:	2b08      	cmp	r3, #8
 8003094:	d003      	beq.n	800309e <HAL_RCC_GetSysClockFreq+0x36>
 8003096:	e027      	b.n	80030e8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003098:	4b19      	ldr	r3, [pc, #100]	; (8003100 <HAL_RCC_GetSysClockFreq+0x98>)
 800309a:	613b      	str	r3, [r7, #16]
      break;
 800309c:	e027      	b.n	80030ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	0c9b      	lsrs	r3, r3, #18
 80030a2:	f003 030f 	and.w	r3, r3, #15
 80030a6:	4a17      	ldr	r2, [pc, #92]	; (8003104 <HAL_RCC_GetSysClockFreq+0x9c>)
 80030a8:	5cd3      	ldrb	r3, [r2, r3]
 80030aa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d010      	beq.n	80030d8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80030b6:	4b11      	ldr	r3, [pc, #68]	; (80030fc <HAL_RCC_GetSysClockFreq+0x94>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	0c5b      	lsrs	r3, r3, #17
 80030bc:	f003 0301 	and.w	r3, r3, #1
 80030c0:	4a11      	ldr	r2, [pc, #68]	; (8003108 <HAL_RCC_GetSysClockFreq+0xa0>)
 80030c2:	5cd3      	ldrb	r3, [r2, r3]
 80030c4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a0d      	ldr	r2, [pc, #52]	; (8003100 <HAL_RCC_GetSysClockFreq+0x98>)
 80030ca:	fb02 f203 	mul.w	r2, r2, r3
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030d4:	617b      	str	r3, [r7, #20]
 80030d6:	e004      	b.n	80030e2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4a0c      	ldr	r2, [pc, #48]	; (800310c <HAL_RCC_GetSysClockFreq+0xa4>)
 80030dc:	fb02 f303 	mul.w	r3, r2, r3
 80030e0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	613b      	str	r3, [r7, #16]
      break;
 80030e6:	e002      	b.n	80030ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80030e8:	4b05      	ldr	r3, [pc, #20]	; (8003100 <HAL_RCC_GetSysClockFreq+0x98>)
 80030ea:	613b      	str	r3, [r7, #16]
      break;
 80030ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030ee:	693b      	ldr	r3, [r7, #16]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	371c      	adds	r7, #28
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bc80      	pop	{r7}
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	40021000 	.word	0x40021000
 8003100:	007a1200 	.word	0x007a1200
 8003104:	08003a14 	.word	0x08003a14
 8003108:	08003a24 	.word	0x08003a24
 800310c:	003d0900 	.word	0x003d0900

08003110 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003114:	4b02      	ldr	r3, [pc, #8]	; (8003120 <HAL_RCC_GetHCLKFreq+0x10>)
 8003116:	681b      	ldr	r3, [r3, #0]
}
 8003118:	4618      	mov	r0, r3
 800311a:	46bd      	mov	sp, r7
 800311c:	bc80      	pop	{r7}
 800311e:	4770      	bx	lr
 8003120:	20000030 	.word	0x20000030

08003124 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003128:	f7ff fff2 	bl	8003110 <HAL_RCC_GetHCLKFreq>
 800312c:	4602      	mov	r2, r0
 800312e:	4b05      	ldr	r3, [pc, #20]	; (8003144 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003130:	685b      	ldr	r3, [r3, #4]
 8003132:	0a1b      	lsrs	r3, r3, #8
 8003134:	f003 0307 	and.w	r3, r3, #7
 8003138:	4903      	ldr	r1, [pc, #12]	; (8003148 <HAL_RCC_GetPCLK1Freq+0x24>)
 800313a:	5ccb      	ldrb	r3, [r1, r3]
 800313c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003140:	4618      	mov	r0, r3
 8003142:	bd80      	pop	{r7, pc}
 8003144:	40021000 	.word	0x40021000
 8003148:	08003a0c 	.word	0x08003a0c

0800314c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800314c:	b480      	push	{r7}
 800314e:	b085      	sub	sp, #20
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003154:	4b0a      	ldr	r3, [pc, #40]	; (8003180 <RCC_Delay+0x34>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a0a      	ldr	r2, [pc, #40]	; (8003184 <RCC_Delay+0x38>)
 800315a:	fba2 2303 	umull	r2, r3, r2, r3
 800315e:	0a5b      	lsrs	r3, r3, #9
 8003160:	687a      	ldr	r2, [r7, #4]
 8003162:	fb02 f303 	mul.w	r3, r2, r3
 8003166:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003168:	bf00      	nop
  }
  while (Delay --);
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	1e5a      	subs	r2, r3, #1
 800316e:	60fa      	str	r2, [r7, #12]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d1f9      	bne.n	8003168 <RCC_Delay+0x1c>
}
 8003174:	bf00      	nop
 8003176:	bf00      	nop
 8003178:	3714      	adds	r7, #20
 800317a:	46bd      	mov	sp, r7
 800317c:	bc80      	pop	{r7}
 800317e:	4770      	bx	lr
 8003180:	20000030 	.word	0x20000030
 8003184:	10624dd3 	.word	0x10624dd3

08003188 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d101      	bne.n	800319a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e041      	b.n	800321e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d106      	bne.n	80031b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2200      	movs	r2, #0
 80031aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031ae:	6878      	ldr	r0, [r7, #4]
 80031b0:	f7fe fb72 	bl	8001898 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2202      	movs	r2, #2
 80031b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	3304      	adds	r3, #4
 80031c4:	4619      	mov	r1, r3
 80031c6:	4610      	mov	r0, r2
 80031c8:	f000 fa5c 	bl	8003684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2201      	movs	r2, #1
 80031e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2201      	movs	r2, #1
 80031e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2201      	movs	r2, #1
 80031f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800321c:	2300      	movs	r3, #0
}
 800321e:	4618      	mov	r0, r3
 8003220:	3708      	adds	r7, #8
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
	...

08003228 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003228:	b480      	push	{r7}
 800322a:	b085      	sub	sp, #20
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003236:	b2db      	uxtb	r3, r3
 8003238:	2b01      	cmp	r3, #1
 800323a:	d001      	beq.n	8003240 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e03a      	b.n	80032b6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2202      	movs	r2, #2
 8003244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	68da      	ldr	r2, [r3, #12]
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f042 0201 	orr.w	r2, r2, #1
 8003256:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a18      	ldr	r2, [pc, #96]	; (80032c0 <HAL_TIM_Base_Start_IT+0x98>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d00e      	beq.n	8003280 <HAL_TIM_Base_Start_IT+0x58>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800326a:	d009      	beq.n	8003280 <HAL_TIM_Base_Start_IT+0x58>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a14      	ldr	r2, [pc, #80]	; (80032c4 <HAL_TIM_Base_Start_IT+0x9c>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d004      	beq.n	8003280 <HAL_TIM_Base_Start_IT+0x58>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a13      	ldr	r2, [pc, #76]	; (80032c8 <HAL_TIM_Base_Start_IT+0xa0>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d111      	bne.n	80032a4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	f003 0307 	and.w	r3, r3, #7
 800328a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2b06      	cmp	r3, #6
 8003290:	d010      	beq.n	80032b4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f042 0201 	orr.w	r2, r2, #1
 80032a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032a2:	e007      	b.n	80032b4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f042 0201 	orr.w	r2, r2, #1
 80032b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80032b4:	2300      	movs	r3, #0
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3714      	adds	r7, #20
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bc80      	pop	{r7}
 80032be:	4770      	bx	lr
 80032c0:	40012c00 	.word	0x40012c00
 80032c4:	40000400 	.word	0x40000400
 80032c8:	40000800 	.word	0x40000800

080032cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	f003 0302 	and.w	r3, r3, #2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d020      	beq.n	8003330 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d01b      	beq.n	8003330 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f06f 0202 	mvn.w	r2, #2
 8003300:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2201      	movs	r2, #1
 8003306:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	f003 0303 	and.w	r3, r3, #3
 8003312:	2b00      	cmp	r3, #0
 8003314:	d003      	beq.n	800331e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 f998 	bl	800364c <HAL_TIM_IC_CaptureCallback>
 800331c:	e005      	b.n	800332a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f000 f98b 	bl	800363a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003324:	6878      	ldr	r0, [r7, #4]
 8003326:	f000 f99a 	bl	800365e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2200      	movs	r2, #0
 800332e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	f003 0304 	and.w	r3, r3, #4
 8003336:	2b00      	cmp	r3, #0
 8003338:	d020      	beq.n	800337c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f003 0304 	and.w	r3, r3, #4
 8003340:	2b00      	cmp	r3, #0
 8003342:	d01b      	beq.n	800337c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f06f 0204 	mvn.w	r2, #4
 800334c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2202      	movs	r2, #2
 8003352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800335e:	2b00      	cmp	r3, #0
 8003360:	d003      	beq.n	800336a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f000 f972 	bl	800364c <HAL_TIM_IC_CaptureCallback>
 8003368:	e005      	b.n	8003376 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	f000 f965 	bl	800363a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003370:	6878      	ldr	r0, [r7, #4]
 8003372:	f000 f974 	bl	800365e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	f003 0308 	and.w	r3, r3, #8
 8003382:	2b00      	cmp	r3, #0
 8003384:	d020      	beq.n	80033c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f003 0308 	and.w	r3, r3, #8
 800338c:	2b00      	cmp	r3, #0
 800338e:	d01b      	beq.n	80033c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f06f 0208 	mvn.w	r2, #8
 8003398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2204      	movs	r2, #4
 800339e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	69db      	ldr	r3, [r3, #28]
 80033a6:	f003 0303 	and.w	r3, r3, #3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d003      	beq.n	80033b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 f94c 	bl	800364c <HAL_TIM_IC_CaptureCallback>
 80033b4:	e005      	b.n	80033c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 f93f 	bl	800363a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 f94e 	bl	800365e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	f003 0310 	and.w	r3, r3, #16
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d020      	beq.n	8003414 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f003 0310 	and.w	r3, r3, #16
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d01b      	beq.n	8003414 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f06f 0210 	mvn.w	r2, #16
 80033e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2208      	movs	r2, #8
 80033ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d003      	beq.n	8003402 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f000 f926 	bl	800364c <HAL_TIM_IC_CaptureCallback>
 8003400:	e005      	b.n	800340e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f000 f919 	bl	800363a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	f000 f928 	bl	800365e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	d00c      	beq.n	8003438 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	f003 0301 	and.w	r3, r3, #1
 8003424:	2b00      	cmp	r3, #0
 8003426:	d007      	beq.n	8003438 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f06f 0201 	mvn.w	r2, #1
 8003430:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7fd fd3e 	bl	8000eb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00c      	beq.n	800345c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003448:	2b00      	cmp	r3, #0
 800344a:	d007      	beq.n	800345c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003454:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 fa7f 	bl	800395a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003462:	2b00      	cmp	r3, #0
 8003464:	d00c      	beq.n	8003480 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800346c:	2b00      	cmp	r3, #0
 800346e:	d007      	beq.n	8003480 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003478:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f000 f8f8 	bl	8003670 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	f003 0320 	and.w	r3, r3, #32
 8003486:	2b00      	cmp	r3, #0
 8003488:	d00c      	beq.n	80034a4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	f003 0320 	and.w	r3, r3, #32
 8003490:	2b00      	cmp	r3, #0
 8003492:	d007      	beq.n	80034a4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f06f 0220 	mvn.w	r2, #32
 800349c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	f000 fa52 	bl	8003948 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034a4:	bf00      	nop
 80034a6:	3710      	adds	r7, #16
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034b6:	2300      	movs	r3, #0
 80034b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d101      	bne.n	80034c8 <HAL_TIM_ConfigClockSource+0x1c>
 80034c4:	2302      	movs	r3, #2
 80034c6:	e0b4      	b.n	8003632 <HAL_TIM_ConfigClockSource+0x186>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2202      	movs	r2, #2
 80034d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80034e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034ee:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003500:	d03e      	beq.n	8003580 <HAL_TIM_ConfigClockSource+0xd4>
 8003502:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003506:	f200 8087 	bhi.w	8003618 <HAL_TIM_ConfigClockSource+0x16c>
 800350a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800350e:	f000 8086 	beq.w	800361e <HAL_TIM_ConfigClockSource+0x172>
 8003512:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003516:	d87f      	bhi.n	8003618 <HAL_TIM_ConfigClockSource+0x16c>
 8003518:	2b70      	cmp	r3, #112	; 0x70
 800351a:	d01a      	beq.n	8003552 <HAL_TIM_ConfigClockSource+0xa6>
 800351c:	2b70      	cmp	r3, #112	; 0x70
 800351e:	d87b      	bhi.n	8003618 <HAL_TIM_ConfigClockSource+0x16c>
 8003520:	2b60      	cmp	r3, #96	; 0x60
 8003522:	d050      	beq.n	80035c6 <HAL_TIM_ConfigClockSource+0x11a>
 8003524:	2b60      	cmp	r3, #96	; 0x60
 8003526:	d877      	bhi.n	8003618 <HAL_TIM_ConfigClockSource+0x16c>
 8003528:	2b50      	cmp	r3, #80	; 0x50
 800352a:	d03c      	beq.n	80035a6 <HAL_TIM_ConfigClockSource+0xfa>
 800352c:	2b50      	cmp	r3, #80	; 0x50
 800352e:	d873      	bhi.n	8003618 <HAL_TIM_ConfigClockSource+0x16c>
 8003530:	2b40      	cmp	r3, #64	; 0x40
 8003532:	d058      	beq.n	80035e6 <HAL_TIM_ConfigClockSource+0x13a>
 8003534:	2b40      	cmp	r3, #64	; 0x40
 8003536:	d86f      	bhi.n	8003618 <HAL_TIM_ConfigClockSource+0x16c>
 8003538:	2b30      	cmp	r3, #48	; 0x30
 800353a:	d064      	beq.n	8003606 <HAL_TIM_ConfigClockSource+0x15a>
 800353c:	2b30      	cmp	r3, #48	; 0x30
 800353e:	d86b      	bhi.n	8003618 <HAL_TIM_ConfigClockSource+0x16c>
 8003540:	2b20      	cmp	r3, #32
 8003542:	d060      	beq.n	8003606 <HAL_TIM_ConfigClockSource+0x15a>
 8003544:	2b20      	cmp	r3, #32
 8003546:	d867      	bhi.n	8003618 <HAL_TIM_ConfigClockSource+0x16c>
 8003548:	2b00      	cmp	r3, #0
 800354a:	d05c      	beq.n	8003606 <HAL_TIM_ConfigClockSource+0x15a>
 800354c:	2b10      	cmp	r3, #16
 800354e:	d05a      	beq.n	8003606 <HAL_TIM_ConfigClockSource+0x15a>
 8003550:	e062      	b.n	8003618 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	6818      	ldr	r0, [r3, #0]
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	6899      	ldr	r1, [r3, #8]
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	685a      	ldr	r2, [r3, #4]
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	f000 f974 	bl	800384e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003574:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	68ba      	ldr	r2, [r7, #8]
 800357c:	609a      	str	r2, [r3, #8]
      break;
 800357e:	e04f      	b.n	8003620 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6818      	ldr	r0, [r3, #0]
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	6899      	ldr	r1, [r3, #8]
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685a      	ldr	r2, [r3, #4]
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	f000 f95d 	bl	800384e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689a      	ldr	r2, [r3, #8]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80035a2:	609a      	str	r2, [r3, #8]
      break;
 80035a4:	e03c      	b.n	8003620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6818      	ldr	r0, [r3, #0]
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	6859      	ldr	r1, [r3, #4]
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	68db      	ldr	r3, [r3, #12]
 80035b2:	461a      	mov	r2, r3
 80035b4:	f000 f8d4 	bl	8003760 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	2150      	movs	r1, #80	; 0x50
 80035be:	4618      	mov	r0, r3
 80035c0:	f000 f92b 	bl	800381a <TIM_ITRx_SetConfig>
      break;
 80035c4:	e02c      	b.n	8003620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6818      	ldr	r0, [r3, #0]
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	6859      	ldr	r1, [r3, #4]
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	461a      	mov	r2, r3
 80035d4:	f000 f8f2 	bl	80037bc <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2160      	movs	r1, #96	; 0x60
 80035de:	4618      	mov	r0, r3
 80035e0:	f000 f91b 	bl	800381a <TIM_ITRx_SetConfig>
      break;
 80035e4:	e01c      	b.n	8003620 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6818      	ldr	r0, [r3, #0]
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	6859      	ldr	r1, [r3, #4]
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	461a      	mov	r2, r3
 80035f4:	f000 f8b4 	bl	8003760 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2140      	movs	r1, #64	; 0x40
 80035fe:	4618      	mov	r0, r3
 8003600:	f000 f90b 	bl	800381a <TIM_ITRx_SetConfig>
      break;
 8003604:	e00c      	b.n	8003620 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681a      	ldr	r2, [r3, #0]
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4619      	mov	r1, r3
 8003610:	4610      	mov	r0, r2
 8003612:	f000 f902 	bl	800381a <TIM_ITRx_SetConfig>
      break;
 8003616:	e003      	b.n	8003620 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	73fb      	strb	r3, [r7, #15]
      break;
 800361c:	e000      	b.n	8003620 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800361e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2201      	movs	r2, #1
 8003624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003630:	7bfb      	ldrb	r3, [r7, #15]
}
 8003632:	4618      	mov	r0, r3
 8003634:	3710      	adds	r7, #16
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}

0800363a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800363a:	b480      	push	{r7}
 800363c:	b083      	sub	sp, #12
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003642:	bf00      	nop
 8003644:	370c      	adds	r7, #12
 8003646:	46bd      	mov	sp, r7
 8003648:	bc80      	pop	{r7}
 800364a:	4770      	bx	lr

0800364c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003654:	bf00      	nop
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	bc80      	pop	{r7}
 800365c:	4770      	bx	lr

0800365e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800365e:	b480      	push	{r7}
 8003660:	b083      	sub	sp, #12
 8003662:	af00      	add	r7, sp, #0
 8003664:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003666:	bf00      	nop
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	bc80      	pop	{r7}
 800366e:	4770      	bx	lr

08003670 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003678:	bf00      	nop
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	bc80      	pop	{r7}
 8003680:	4770      	bx	lr
	...

08003684 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a2f      	ldr	r2, [pc, #188]	; (8003754 <TIM_Base_SetConfig+0xd0>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d00b      	beq.n	80036b4 <TIM_Base_SetConfig+0x30>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036a2:	d007      	beq.n	80036b4 <TIM_Base_SetConfig+0x30>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a2c      	ldr	r2, [pc, #176]	; (8003758 <TIM_Base_SetConfig+0xd4>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d003      	beq.n	80036b4 <TIM_Base_SetConfig+0x30>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a2b      	ldr	r2, [pc, #172]	; (800375c <TIM_Base_SetConfig+0xd8>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d108      	bne.n	80036c6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	68fa      	ldr	r2, [r7, #12]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a22      	ldr	r2, [pc, #136]	; (8003754 <TIM_Base_SetConfig+0xd0>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d00b      	beq.n	80036e6 <TIM_Base_SetConfig+0x62>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036d4:	d007      	beq.n	80036e6 <TIM_Base_SetConfig+0x62>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a1f      	ldr	r2, [pc, #124]	; (8003758 <TIM_Base_SetConfig+0xd4>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d003      	beq.n	80036e6 <TIM_Base_SetConfig+0x62>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a1e      	ldr	r2, [pc, #120]	; (800375c <TIM_Base_SetConfig+0xd8>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d108      	bne.n	80036f8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	695b      	ldr	r3, [r3, #20]
 8003702:	4313      	orrs	r3, r2
 8003704:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68fa      	ldr	r2, [r7, #12]
 800370a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	689a      	ldr	r2, [r3, #8]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	4a0d      	ldr	r2, [pc, #52]	; (8003754 <TIM_Base_SetConfig+0xd0>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d103      	bne.n	800372c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	691a      	ldr	r2, [r3, #16]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	691b      	ldr	r3, [r3, #16]
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	2b00      	cmp	r3, #0
 800373c:	d005      	beq.n	800374a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	f023 0201 	bic.w	r2, r3, #1
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	611a      	str	r2, [r3, #16]
  }
}
 800374a:	bf00      	nop
 800374c:	3714      	adds	r7, #20
 800374e:	46bd      	mov	sp, r7
 8003750:	bc80      	pop	{r7}
 8003752:	4770      	bx	lr
 8003754:	40012c00 	.word	0x40012c00
 8003758:	40000400 	.word	0x40000400
 800375c:	40000800 	.word	0x40000800

08003760 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003760:	b480      	push	{r7}
 8003762:	b087      	sub	sp, #28
 8003764:	af00      	add	r7, sp, #0
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	60b9      	str	r1, [r7, #8]
 800376a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6a1b      	ldr	r3, [r3, #32]
 8003770:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	6a1b      	ldr	r3, [r3, #32]
 8003776:	f023 0201 	bic.w	r2, r3, #1
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800378a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	011b      	lsls	r3, r3, #4
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	4313      	orrs	r3, r2
 8003794:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	f023 030a 	bic.w	r3, r3, #10
 800379c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800379e:	697a      	ldr	r2, [r7, #20]
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	693a      	ldr	r2, [r7, #16]
 80037aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	697a      	ldr	r2, [r7, #20]
 80037b0:	621a      	str	r2, [r3, #32]
}
 80037b2:	bf00      	nop
 80037b4:	371c      	adds	r7, #28
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bc80      	pop	{r7}
 80037ba:	4770      	bx	lr

080037bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80037bc:	b480      	push	{r7}
 80037be:	b087      	sub	sp, #28
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	6a1b      	ldr	r3, [r3, #32]
 80037cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6a1b      	ldr	r3, [r3, #32]
 80037d2:	f023 0210 	bic.w	r2, r3, #16
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	699b      	ldr	r3, [r3, #24]
 80037de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80037e0:	693b      	ldr	r3, [r7, #16]
 80037e2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80037e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	031b      	lsls	r3, r3, #12
 80037ec:	693a      	ldr	r2, [r7, #16]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80037f8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	011b      	lsls	r3, r3, #4
 80037fe:	697a      	ldr	r2, [r7, #20]
 8003800:	4313      	orrs	r3, r2
 8003802:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	697a      	ldr	r2, [r7, #20]
 800380e:	621a      	str	r2, [r3, #32]
}
 8003810:	bf00      	nop
 8003812:	371c      	adds	r7, #28
 8003814:	46bd      	mov	sp, r7
 8003816:	bc80      	pop	{r7}
 8003818:	4770      	bx	lr

0800381a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800381a:	b480      	push	{r7}
 800381c:	b085      	sub	sp, #20
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
 8003822:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003830:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003832:	683a      	ldr	r2, [r7, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	4313      	orrs	r3, r2
 8003838:	f043 0307 	orr.w	r3, r3, #7
 800383c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	68fa      	ldr	r2, [r7, #12]
 8003842:	609a      	str	r2, [r3, #8]
}
 8003844:	bf00      	nop
 8003846:	3714      	adds	r7, #20
 8003848:	46bd      	mov	sp, r7
 800384a:	bc80      	pop	{r7}
 800384c:	4770      	bx	lr

0800384e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800384e:	b480      	push	{r7}
 8003850:	b087      	sub	sp, #28
 8003852:	af00      	add	r7, sp, #0
 8003854:	60f8      	str	r0, [r7, #12]
 8003856:	60b9      	str	r1, [r7, #8]
 8003858:	607a      	str	r2, [r7, #4]
 800385a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003868:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	021a      	lsls	r2, r3, #8
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	431a      	orrs	r2, r3
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	4313      	orrs	r3, r2
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	4313      	orrs	r3, r2
 800387a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	609a      	str	r2, [r3, #8]
}
 8003882:	bf00      	nop
 8003884:	371c      	adds	r7, #28
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr

0800388c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800388c:	b480      	push	{r7}
 800388e:	b085      	sub	sp, #20
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
 8003894:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800389c:	2b01      	cmp	r3, #1
 800389e:	d101      	bne.n	80038a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80038a0:	2302      	movs	r3, #2
 80038a2:	e046      	b.n	8003932 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2202      	movs	r2, #2
 80038b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	689b      	ldr	r3, [r3, #8]
 80038c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68fa      	ldr	r2, [r7, #12]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	68fa      	ldr	r2, [r7, #12]
 80038dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a16      	ldr	r2, [pc, #88]	; (800393c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d00e      	beq.n	8003906 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038f0:	d009      	beq.n	8003906 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a12      	ldr	r2, [pc, #72]	; (8003940 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d004      	beq.n	8003906 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a10      	ldr	r2, [pc, #64]	; (8003944 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d10c      	bne.n	8003920 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800390c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	68ba      	ldr	r2, [r7, #8]
 8003914:	4313      	orrs	r3, r2
 8003916:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2200      	movs	r2, #0
 800392c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	3714      	adds	r7, #20
 8003936:	46bd      	mov	sp, r7
 8003938:	bc80      	pop	{r7}
 800393a:	4770      	bx	lr
 800393c:	40012c00 	.word	0x40012c00
 8003940:	40000400 	.word	0x40000400
 8003944:	40000800 	.word	0x40000800

08003948 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003950:	bf00      	nop
 8003952:	370c      	adds	r7, #12
 8003954:	46bd      	mov	sp, r7
 8003956:	bc80      	pop	{r7}
 8003958:	4770      	bx	lr

0800395a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003962:	bf00      	nop
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	bc80      	pop	{r7}
 800396a:	4770      	bx	lr

0800396c <__libc_init_array>:
 800396c:	b570      	push	{r4, r5, r6, lr}
 800396e:	2600      	movs	r6, #0
 8003970:	4d0c      	ldr	r5, [pc, #48]	; (80039a4 <__libc_init_array+0x38>)
 8003972:	4c0d      	ldr	r4, [pc, #52]	; (80039a8 <__libc_init_array+0x3c>)
 8003974:	1b64      	subs	r4, r4, r5
 8003976:	10a4      	asrs	r4, r4, #2
 8003978:	42a6      	cmp	r6, r4
 800397a:	d109      	bne.n	8003990 <__libc_init_array+0x24>
 800397c:	f000 f822 	bl	80039c4 <_init>
 8003980:	2600      	movs	r6, #0
 8003982:	4d0a      	ldr	r5, [pc, #40]	; (80039ac <__libc_init_array+0x40>)
 8003984:	4c0a      	ldr	r4, [pc, #40]	; (80039b0 <__libc_init_array+0x44>)
 8003986:	1b64      	subs	r4, r4, r5
 8003988:	10a4      	asrs	r4, r4, #2
 800398a:	42a6      	cmp	r6, r4
 800398c:	d105      	bne.n	800399a <__libc_init_array+0x2e>
 800398e:	bd70      	pop	{r4, r5, r6, pc}
 8003990:	f855 3b04 	ldr.w	r3, [r5], #4
 8003994:	4798      	blx	r3
 8003996:	3601      	adds	r6, #1
 8003998:	e7ee      	b.n	8003978 <__libc_init_array+0xc>
 800399a:	f855 3b04 	ldr.w	r3, [r5], #4
 800399e:	4798      	blx	r3
 80039a0:	3601      	adds	r6, #1
 80039a2:	e7f2      	b.n	800398a <__libc_init_array+0x1e>
 80039a4:	08003a28 	.word	0x08003a28
 80039a8:	08003a28 	.word	0x08003a28
 80039ac:	08003a28 	.word	0x08003a28
 80039b0:	08003a2c 	.word	0x08003a2c

080039b4 <memset>:
 80039b4:	4603      	mov	r3, r0
 80039b6:	4402      	add	r2, r0
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d100      	bne.n	80039be <memset+0xa>
 80039bc:	4770      	bx	lr
 80039be:	f803 1b01 	strb.w	r1, [r3], #1
 80039c2:	e7f9      	b.n	80039b8 <memset+0x4>

080039c4 <_init>:
 80039c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039c6:	bf00      	nop
 80039c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039ca:	bc08      	pop	{r3}
 80039cc:	469e      	mov	lr, r3
 80039ce:	4770      	bx	lr

080039d0 <_fini>:
 80039d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039d2:	bf00      	nop
 80039d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039d6:	bc08      	pop	{r3}
 80039d8:	469e      	mov	lr, r3
 80039da:	4770      	bx	lr
