// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "12/01/2016 13:55:31"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module game_pacman (
	CLOCK_50,
	KEY,
	HEX0,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_CLK);
input 	CLOCK_50;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	VGA_CLK;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \d1|Mult2~150 ;
wire \d1|Mult2~151 ;
wire \d1|Mult2~152 ;
wire \d1|Mult2~153 ;
wire \d1|Mult2~154 ;
wire \d1|Mult2~155 ;
wire \d1|Mult2~156 ;
wire \d1|Mult2~157 ;
wire \d1|Mult2~158 ;
wire \d1|Mult2~159 ;
wire \d1|Mult2~160 ;
wire \d1|Mult2~161 ;
wire \d1|Mult2~162 ;
wire \d1|Mult2~163 ;
wire \d1|Mult2~164 ;
wire \d1|Mult2~165 ;
wire \d1|Mult2~166 ;
wire \d1|Mult2~167 ;
wire \d1|Mult2~168 ;
wire \d1|Mult2~169 ;
wire \d1|Mult2~170 ;
wire \d1|Mult2~171 ;
wire \d1|Mult2~172 ;
wire \d1|Mult2~173 ;
wire \d1|Mult2~174 ;
wire \d1|Mult2~175 ;
wire \d1|Mult2~176 ;
wire \d1|Mult2~177 ;
wire \d1|Mult2~178 ;
wire \d1|Mult2~179 ;
wire \d1|Mult2~180 ;
wire \d1|Mult2~181 ;
wire \d1|Mult2~182 ;
wire \d1|Mult2~183 ;
wire \d1|Mult2~184 ;
wire \d1|Mult2~185 ;
wire \d1|Mult2~186 ;
wire \d1|Mult2~187 ;
wire \d1|Mult2~188 ;
wire \d1|Mult2~189 ;
wire \d1|Mult2~190 ;
wire \d1|Mult2~191 ;
wire \d1|Mult2~192 ;
wire \d1|Mult2~193 ;
wire \d1|Mult2~194 ;
wire \d1|Mult2~195 ;
wire \d1|Mult2~196 ;
wire \d1|Mult2~197 ;
wire \d1|Mult2~198 ;
wire \d1|Mult2~199 ;
wire \d1|Mult2~509 ;
wire \d1|Mult2~510 ;
wire \d1|Mult2~511 ;
wire \d1|Mult2~512 ;
wire \d1|Mult2~513 ;
wire \d1|Mult2~514 ;
wire \d1|Mult2~515 ;
wire \d1|Mult2~516 ;
wire \d1|Mult2~517 ;
wire \d1|Mult2~518 ;
wire \d1|Mult2~519 ;
wire \d1|Mult2~520 ;
wire \d1|Mult2~521 ;
wire \d1|Mult2~522 ;
wire \d1|Mult2~523 ;
wire \d1|Mult2~524 ;
wire \d1|Mult2~525 ;
wire \d1|Mult2~526 ;
wire \d1|Mult2~527 ;
wire \d1|Mult2~528 ;
wire \d1|Mult2~529 ;
wire \d1|Mult2~530 ;
wire \d1|Mult2~531 ;
wire \d1|Mult2~532 ;
wire \d1|Mult2~533 ;
wire \d1|Mult2~534 ;
wire \d1|Mult2~535 ;
wire \d1|Mult2~536 ;
wire \d1|Mult2~537 ;
wire \d1|Mult2~538 ;
wire \d1|Mult2~539 ;
wire \d1|Mult2~540 ;
wire \d1|Mult3~76 ;
wire \d1|Mult3~77 ;
wire \d1|Mult3~78 ;
wire \d1|Mult3~79 ;
wire \d1|Mult3~80 ;
wire \d1|Mult3~81 ;
wire \d1|Mult3~82 ;
wire \d1|Mult3~83 ;
wire \d1|Mult3~84 ;
wire \d1|Mult3~85 ;
wire \d1|Mult3~86 ;
wire \d1|Mult3~87 ;
wire \d1|Mult3~88 ;
wire \d1|Mult3~89 ;
wire \d1|Mult3~90 ;
wire \d1|Mult3~91 ;
wire \d1|Mult3~92 ;
wire \d1|Mult3~93 ;
wire \d1|Mult3~94 ;
wire \d1|Mult3~95 ;
wire \d1|Mult3~96 ;
wire \d1|Mult3~97 ;
wire \d1|Mult3~98 ;
wire \d1|Mult3~99 ;
wire \d1|Mult3~100 ;
wire \d1|Mult3~101 ;
wire \d1|Mult3~102 ;
wire \d1|Mult3~103 ;
wire \d1|Mult3~104 ;
wire \d1|Mult3~105 ;
wire \d1|Mult3~106 ;
wire \d1|Mult3~107 ;
wire \d1|Mult0~150 ;
wire \d1|Mult0~151 ;
wire \d1|Mult0~152 ;
wire \d1|Mult0~153 ;
wire \d1|Mult0~154 ;
wire \d1|Mult0~155 ;
wire \d1|Mult0~156 ;
wire \d1|Mult0~157 ;
wire \d1|Mult0~158 ;
wire \d1|Mult0~159 ;
wire \d1|Mult0~160 ;
wire \d1|Mult0~161 ;
wire \d1|Mult0~162 ;
wire \d1|Mult0~163 ;
wire \d1|Mult0~164 ;
wire \d1|Mult0~165 ;
wire \d1|Mult0~166 ;
wire \d1|Mult0~167 ;
wire \d1|Mult0~168 ;
wire \d1|Mult0~169 ;
wire \d1|Mult0~170 ;
wire \d1|Mult0~171 ;
wire \d1|Mult0~172 ;
wire \d1|Mult0~173 ;
wire \d1|Mult0~174 ;
wire \d1|Mult0~175 ;
wire \d1|Mult0~176 ;
wire \d1|Mult0~177 ;
wire \d1|Mult0~178 ;
wire \d1|Mult0~179 ;
wire \d1|Mult0~180 ;
wire \d1|Mult0~181 ;
wire \d1|Mult0~182 ;
wire \d1|Mult0~183 ;
wire \d1|Mult0~184 ;
wire \d1|Mult0~185 ;
wire \d1|Mult0~186 ;
wire \d1|Mult0~187 ;
wire \d1|Mult0~188 ;
wire \d1|Mult0~189 ;
wire \d1|Mult0~190 ;
wire \d1|Mult0~191 ;
wire \d1|Mult0~192 ;
wire \d1|Mult0~193 ;
wire \d1|Mult0~194 ;
wire \d1|Mult0~195 ;
wire \d1|Mult0~196 ;
wire \d1|Mult0~197 ;
wire \d1|Mult0~198 ;
wire \d1|Mult0~199 ;
wire \d1|Mult0~509 ;
wire \d1|Mult0~510 ;
wire \d1|Mult0~511 ;
wire \d1|Mult0~512 ;
wire \d1|Mult0~513 ;
wire \d1|Mult0~514 ;
wire \d1|Mult0~515 ;
wire \d1|Mult0~516 ;
wire \d1|Mult0~517 ;
wire \d1|Mult0~518 ;
wire \d1|Mult0~519 ;
wire \d1|Mult0~520 ;
wire \d1|Mult0~521 ;
wire \d1|Mult0~522 ;
wire \d1|Mult0~523 ;
wire \d1|Mult0~524 ;
wire \d1|Mult0~525 ;
wire \d1|Mult0~526 ;
wire \d1|Mult0~527 ;
wire \d1|Mult0~528 ;
wire \d1|Mult0~529 ;
wire \d1|Mult0~530 ;
wire \d1|Mult0~531 ;
wire \d1|Mult0~532 ;
wire \d1|Mult0~533 ;
wire \d1|Mult0~534 ;
wire \d1|Mult0~535 ;
wire \d1|Mult0~536 ;
wire \d1|Mult0~537 ;
wire \d1|Mult0~538 ;
wire \d1|Mult0~539 ;
wire \d1|Mult0~540 ;
wire \d1|Mult1~76 ;
wire \d1|Mult1~77 ;
wire \d1|Mult1~78 ;
wire \d1|Mult1~79 ;
wire \d1|Mult1~80 ;
wire \d1|Mult1~81 ;
wire \d1|Mult1~82 ;
wire \d1|Mult1~83 ;
wire \d1|Mult1~84 ;
wire \d1|Mult1~85 ;
wire \d1|Mult1~86 ;
wire \d1|Mult1~87 ;
wire \d1|Mult1~88 ;
wire \d1|Mult1~89 ;
wire \d1|Mult1~90 ;
wire \d1|Mult1~91 ;
wire \d1|Mult1~92 ;
wire \d1|Mult1~93 ;
wire \d1|Mult1~94 ;
wire \d1|Mult1~95 ;
wire \d1|Mult1~96 ;
wire \d1|Mult1~97 ;
wire \d1|Mult1~98 ;
wire \d1|Mult1~99 ;
wire \d1|Mult1~100 ;
wire \d1|Mult1~101 ;
wire \d1|Mult1~102 ;
wire \d1|Mult1~103 ;
wire \d1|Mult1~104 ;
wire \d1|Mult1~105 ;
wire \d1|Mult1~106 ;
wire \d1|Mult1~107 ;
wire \d1|Mult3~419 ;
wire \d1|Mult3~420 ;
wire \d1|Mult3~421 ;
wire \d1|Mult3~422 ;
wire \d1|Mult3~423 ;
wire \d1|Mult3~424 ;
wire \d1|Mult3~425 ;
wire \d1|Mult3~426 ;
wire \d1|Mult3~427 ;
wire \d1|Mult3~428 ;
wire \d1|Mult3~429 ;
wire \d1|Mult3~430 ;
wire \d1|Mult3~431 ;
wire \d1|Mult3~432 ;
wire \d1|Mult3~433 ;
wire \d1|Mult3~434 ;
wire \d1|Mult3~435 ;
wire \d1|Mult3~436 ;
wire \d1|Mult3~437 ;
wire \d1|Mult3~438 ;
wire \d1|Mult3~439 ;
wire \d1|Mult3~440 ;
wire \d1|Mult3~441 ;
wire \d1|Mult3~442 ;
wire \d1|Mult3~443 ;
wire \d1|Mult3~444 ;
wire \d1|Mult3~445 ;
wire \d1|Mult3~446 ;
wire \d1|Mult3~447 ;
wire \d1|Mult3~448 ;
wire \d1|Mult3~449 ;
wire \d1|Mult3~450 ;
wire \d1|Mult3~451 ;
wire \d1|Mult3~452 ;
wire \d1|Mult3~453 ;
wire \d1|Mult3~454 ;
wire \d1|Mult3~455 ;
wire \d1|Mult3~456 ;
wire \d1|Mult3~457 ;
wire \d1|Mult3~458 ;
wire \d1|Mult3~459 ;
wire \d1|Mult3~460 ;
wire \d1|Mult3~461 ;
wire \d1|Mult3~462 ;
wire \d1|Mult3~463 ;
wire \d1|Mult3~464 ;
wire \d1|Mult3~465 ;
wire \d1|Mult3~466 ;
wire \d1|Mult3~467 ;
wire \d1|Mult3~468 ;
wire \d1|Mult1~419 ;
wire \d1|Mult1~420 ;
wire \d1|Mult1~421 ;
wire \d1|Mult1~422 ;
wire \d1|Mult1~423 ;
wire \d1|Mult1~424 ;
wire \d1|Mult1~425 ;
wire \d1|Mult1~426 ;
wire \d1|Mult1~427 ;
wire \d1|Mult1~428 ;
wire \d1|Mult1~429 ;
wire \d1|Mult1~430 ;
wire \d1|Mult1~431 ;
wire \d1|Mult1~432 ;
wire \d1|Mult1~433 ;
wire \d1|Mult1~434 ;
wire \d1|Mult1~435 ;
wire \d1|Mult1~436 ;
wire \d1|Mult1~437 ;
wire \d1|Mult1~438 ;
wire \d1|Mult1~439 ;
wire \d1|Mult1~440 ;
wire \d1|Mult1~441 ;
wire \d1|Mult1~442 ;
wire \d1|Mult1~443 ;
wire \d1|Mult1~444 ;
wire \d1|Mult1~445 ;
wire \d1|Mult1~446 ;
wire \d1|Mult1~447 ;
wire \d1|Mult1~448 ;
wire \d1|Mult1~449 ;
wire \d1|Mult1~450 ;
wire \d1|Mult1~451 ;
wire \d1|Mult1~452 ;
wire \d1|Mult1~453 ;
wire \d1|Mult1~454 ;
wire \d1|Mult1~455 ;
wire \d1|Mult1~456 ;
wire \d1|Mult1~457 ;
wire \d1|Mult1~458 ;
wire \d1|Mult1~459 ;
wire \d1|Mult1~460 ;
wire \d1|Mult1~461 ;
wire \d1|Mult1~462 ;
wire \d1|Mult1~463 ;
wire \d1|Mult1~464 ;
wire \d1|Mult1~465 ;
wire \d1|Mult1~466 ;
wire \d1|Mult1~467 ;
wire \d1|Mult1~468 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \d1|score[0]~_wirecell_combout ;
wire \d1|Add1~1_combout ;
wire \d1|Add0~2 ;
wire \d1|Add0~13_sumout ;
wire \d1|Add0~14 ;
wire \d1|Add0~9_sumout ;
wire \d1|Add0~10 ;
wire \d1|Add0~17_sumout ;
wire \d1|Add0~18 ;
wire \d1|Add0~5_sumout ;
wire \d1|Add0~6 ;
wire \d1|Add0~29_sumout ;
wire \d1|Add0~30 ;
wire \d1|Add0~25_sumout ;
wire \d1|Add0~26 ;
wire \d1|Add0~21_sumout ;
wire \d1|random_cnt[1]~DUPLICATE_q ;
wire \d1|LessThan0~0_combout ;
wire \d1|LessThan0~1_combout ;
wire \d1|Add0~1_sumout ;
wire \d1|random_cnt[0]~DUPLICATE_q ;
wire \d1|Add9~1_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|op_9~5_sumout ;
wire \d1|always1~5_combout ;
wire \d1|Add3~0_combout ;
wire \d1|always1~6_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_9~5_sumout ;
wire \d1|random_cnt[3]~DUPLICATE_q ;
wire \d1|Add4~3_combout ;
wire \d1|Add4~2_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_4~6 ;
wire \d1|Mod0|auto_generated|divider|divider|op_4~10 ;
wire \d1|Mod0|auto_generated|divider|divider|op_4~14 ;
wire \d1|Mod0|auto_generated|divider|divider|op_4~18 ;
wire \d1|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|op_4~17_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|op_4~13_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ;
wire \d1|Add4~0_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \d1|Add4~1_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \d1|Mod0|auto_generated|divider|divider|op_5~10 ;
wire \d1|Mod0|auto_generated|divider|divider|op_5~14 ;
wire \d1|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \d1|Mod0|auto_generated|divider|divider|op_5~22_cout ;
wire \d1|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[22]~13_combout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[16]~22_combout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[16]~23_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \d1|Mod0|auto_generated|divider|divider|op_6~14 ;
wire \d1|Mod0|auto_generated|divider|divider|op_6~18 ;
wire \d1|Mod0|auto_generated|divider|divider|op_6~22 ;
wire \d1|Mod0|auto_generated|divider|divider|op_6~10_cout ;
wire \d1|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|op_6~21_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[21]~20_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_6~17_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[21]~21_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_6~13_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[26]~8_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \d1|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \d1|Mod0|auto_generated|divider|divider|op_7~18 ;
wire \d1|Mod0|auto_generated|divider|divider|op_7~22 ;
wire \d1|Mod0|auto_generated|divider|divider|op_7~14_cout ;
wire \d1|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|op_7~17_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_7~21_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[27]~12_combout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[26]~18_combout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[26]~19_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[31]~3_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \d1|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \d1|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \d1|Mod0|auto_generated|divider|divider|op_8~22 ;
wire \d1|Mod0|auto_generated|divider|divider|op_8~18_cout ;
wire \d1|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|op_8~21_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[31]~6_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|op_9~6 ;
wire \d1|Mod0|auto_generated|divider|divider|op_9~10 ;
wire \d1|Mod0|auto_generated|divider|divider|op_9~14 ;
wire \d1|Mod0|auto_generated|divider|divider|op_9~18 ;
wire \d1|Mod0|auto_generated|divider|divider|op_9~22_cout ;
wire \d1|Mod0|auto_generated|divider|divider|op_9~1_sumout ;
wire \d1|Add3~1_combout ;
wire \d1|Mod2|auto_generated|divider|divider|op_8~5_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|op_4~6 ;
wire \d1|Mod2|auto_generated|divider|divider|op_4~10 ;
wire \d1|Mod2|auto_generated|divider|divider|op_4~14 ;
wire \d1|Mod2|auto_generated|divider|divider|op_4~18 ;
wire \d1|Mod2|auto_generated|divider|divider|op_4~1_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|op_4~5_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|op_5~6 ;
wire \d1|Mod2|auto_generated|divider|divider|op_5~13_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|op_4~17_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|op_4~13_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[17]~14_combout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[17]~13_combout ;
wire \d1|Mod2|auto_generated|divider|divider|op_4~9_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|op_5~14 ;
wire \d1|Mod2|auto_generated|divider|divider|op_5~18 ;
wire \d1|Mod2|auto_generated|divider|divider|op_5~22 ;
wire \d1|Mod2|auto_generated|divider|divider|op_5~10_cout ;
wire \d1|Mod2|auto_generated|divider|divider|op_5~1_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[21]~7_combout ;
wire \d1|Mod2|auto_generated|divider|divider|op_5~5_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|op_6~6 ;
wire \d1|Mod2|auto_generated|divider|divider|op_6~10 ;
wire \d1|Mod2|auto_generated|divider|divider|op_6~17_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|op_5~21_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[16]~10_combout ;
wire \d1|Mod2|auto_generated|divider|divider|op_5~17_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[16]~11_combout ;
wire \d1|Mod2|auto_generated|divider|divider|op_6~18 ;
wire \d1|Mod2|auto_generated|divider|divider|op_6~22 ;
wire \d1|Mod2|auto_generated|divider|divider|op_6~14_cout ;
wire \d1|Mod2|auto_generated|divider|divider|op_6~1_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[27]~6_combout ;
wire \d1|Mod2|auto_generated|divider|divider|op_6~21_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[22]~12_combout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[21]~15_combout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[21]~16_combout ;
wire \d1|Mod2|auto_generated|divider|divider|op_6~9_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[26]~2_combout ;
wire \d1|Mod2|auto_generated|divider|divider|op_6~5_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|op_7~6 ;
wire \d1|Mod2|auto_generated|divider|divider|op_7~10 ;
wire \d1|Mod2|auto_generated|divider|divider|op_7~14 ;
wire \d1|Mod2|auto_generated|divider|divider|op_7~22 ;
wire \d1|Mod2|auto_generated|divider|divider|op_7~18_cout ;
wire \d1|Mod2|auto_generated|divider|divider|op_7~1_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|op_7~21_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[27]~8_combout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[26]~4_combout ;
wire \d1|Mod2|auto_generated|divider|divider|op_7~13_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \d1|Mod2|auto_generated|divider|divider|op_7~9_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ;
wire \d1|Mod2|auto_generated|divider|divider|op_7~5_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|op_8~6 ;
wire \d1|Mod2|auto_generated|divider|divider|op_8~10 ;
wire \d1|Mod2|auto_generated|divider|divider|op_8~14 ;
wire \d1|Mod2|auto_generated|divider|divider|op_8~18 ;
wire \d1|Mod2|auto_generated|divider|divider|op_8~22_cout ;
wire \d1|Mod2|auto_generated|divider|divider|op_8~1_sumout ;
wire \d1|Add3~2_combout ;
wire \d1|Add3~3_combout ;
wire \d1|Add9~2 ;
wire \d1|Add9~6 ;
wire \d1|Add9~10 ;
wire \d1|Add9~14 ;
wire \d1|Add9~22 ;
wire \d1|Add9~18 ;
wire \d1|Add9~26 ;
wire \d1|Add9~30 ;
wire \d1|Add9~33_sumout ;
wire \d1|Add9~29_sumout ;
wire \d1|Add9~25_sumout ;
wire \d1|Add9~17_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|op_4~6 ;
wire \d1|Mod1|auto_generated|divider|divider|op_4~10 ;
wire \d1|Mod1|auto_generated|divider|divider|op_4~14 ;
wire \d1|Mod1|auto_generated|divider|divider|op_4~18 ;
wire \d1|Mod1|auto_generated|divider|divider|op_4~1_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|op_4~17_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|op_4~13_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[17]~17_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_4~9_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|op_4~5_sumout ;
wire \d1|Add9~21_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|op_5~6 ;
wire \d1|Mod1|auto_generated|divider|divider|op_5~10 ;
wire \d1|Mod1|auto_generated|divider|divider|op_5~14 ;
wire \d1|Mod1|auto_generated|divider|divider|op_5~18 ;
wire \d1|Mod1|auto_generated|divider|divider|op_5~22_cout ;
wire \d1|Mod1|auto_generated|divider|divider|op_5~1_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|op_5~13_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[22]~13_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_5~17_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[16]~15_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_5~9_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_5~5_sumout ;
wire \d1|Add9~13_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|op_6~6 ;
wire \d1|Mod1|auto_generated|divider|divider|op_6~14 ;
wire \d1|Mod1|auto_generated|divider|divider|op_6~18 ;
wire \d1|Mod1|auto_generated|divider|divider|op_6~22 ;
wire \d1|Mod1|auto_generated|divider|divider|op_6~10_cout ;
wire \d1|Mod1|auto_generated|divider|divider|op_6~1_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|op_6~21_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[22]~16_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_6~17_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[21]~21_combout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[21]~22_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_6~13_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[26]~8_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_6~5_sumout ;
wire \d1|Add9~9_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|op_7~6 ;
wire \d1|Mod1|auto_generated|divider|divider|op_7~10 ;
wire \d1|Mod1|auto_generated|divider|divider|op_7~18 ;
wire \d1|Mod1|auto_generated|divider|divider|op_7~22 ;
wire \d1|Mod1|auto_generated|divider|divider|op_7~14_cout ;
wire \d1|Mod1|auto_generated|divider|divider|op_7~1_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[26]~19_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_7~17_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[26]~20_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_7~9_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_7~5_sumout ;
wire \d1|Add9~5_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|op_8~6 ;
wire \d1|Mod1|auto_generated|divider|divider|op_8~10 ;
wire \d1|Mod1|auto_generated|divider|divider|op_8~14 ;
wire \d1|Mod1|auto_generated|divider|divider|op_8~21_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|op_7~21_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[27]~10_combout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[27]~12_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_8~22 ;
wire \d1|Mod1|auto_generated|divider|divider|op_8~18_cout ;
wire \d1|Mod1|auto_generated|divider|divider|op_8~1_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[32]~7_combout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[32]~9_combout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_8~13_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[31]~6_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_8~9_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_8~5_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|op_9~6 ;
wire \d1|Mod1|auto_generated|divider|divider|op_9~10 ;
wire \d1|Mod1|auto_generated|divider|divider|op_9~14 ;
wire \d1|Mod1|auto_generated|divider|divider|op_9~18 ;
wire \d1|Mod1|auto_generated|divider|divider|op_9~22_cout ;
wire \d1|Mod1|auto_generated|divider|divider|op_9~1_sumout ;
wire \d1|Add3~4_combout ;
wire \k1|Add0~117_sumout ;
wire \k1|Add0~118 ;
wire \k1|Add0~113_sumout ;
wire \k1|Add0~114 ;
wire \k1|Add0~109_sumout ;
wire \k1|Add0~110 ;
wire \k1|Add0~105_sumout ;
wire \k1|Add0~106 ;
wire \k1|Add0~25_sumout ;
wire \k1|Add0~26 ;
wire \k1|Add0~29_sumout ;
wire \k1|Add0~30 ;
wire \k1|Add0~21_sumout ;
wire \k1|Add0~22 ;
wire \k1|Add0~17_sumout ;
wire \k1|Add0~18 ;
wire \k1|Add0~45_sumout ;
wire \k1|Add0~46 ;
wire \k1|Add0~41_sumout ;
wire \k1|Add0~42 ;
wire \k1|Add0~37_sumout ;
wire \k1|Add0~38 ;
wire \k1|Add0~33_sumout ;
wire \k1|Add0~34 ;
wire \k1|Add0~13_sumout ;
wire \k1|Add0~14 ;
wire \k1|Add0~9_sumout ;
wire \k1|Add0~10 ;
wire \k1|Add0~61_sumout ;
wire \k1|Add0~62 ;
wire \k1|Add0~57_sumout ;
wire \k1|Add0~58 ;
wire \k1|Add0~53_sumout ;
wire \k1|Add0~54 ;
wire \k1|Add0~49_sumout ;
wire \k1|Add0~50 ;
wire \k1|Add0~97_sumout ;
wire \k1|Add0~98 ;
wire \k1|Add0~93_sumout ;
wire \k1|Add0~94 ;
wire \k1|Add0~89_sumout ;
wire \k1|Add0~90 ;
wire \k1|Add0~85_sumout ;
wire \k1|Add0~86 ;
wire \k1|Add0~1_sumout ;
wire \k1|Add0~2 ;
wire \k1|Add0~81_sumout ;
wire \k1|Add0~82 ;
wire \k1|Add0~77_sumout ;
wire \k1|Add0~78 ;
wire \k1|Add0~73_sumout ;
wire \k1|Add0~74 ;
wire \k1|Add0~69_sumout ;
wire \k1|Add0~70 ;
wire \k1|Add0~65_sumout ;
wire \k1|LessThan0~4_combout ;
wire \k1|cnt_100hz[11]~DUPLICATE_q ;
wire \k1|LessThan0~1_combout ;
wire \k1|cnt_100hz[12]~DUPLICATE_q ;
wire \k1|LessThan0~0_combout ;
wire \k1|cnt_100hz[17]~DUPLICATE_q ;
wire \k1|cnt_100hz[15]~DUPLICATE_q ;
wire \k1|LessThan0~2_combout ;
wire \k1|LessThan0~3_combout ;
wire \k1|Add0~66 ;
wire \k1|Add0~5_sumout ;
wire \k1|Add0~6 ;
wire \k1|Add0~101_sumout ;
wire \k1|LessThan0~5_combout ;
wire \k1|LessThan0~6_combout ;
wire \k1|clk_100hz~0_combout ;
wire \k1|clk_100hz~q ;
wire \KEY[1]~input_o ;
wire \k1|KEY_d2~3_combout ;
wire \k1|KEY_q[1]~feeder_combout ;
wire \k1|KEY_out~3_combout ;
wire \KEY[0]~input_o ;
wire \k1|KEY_d1[0]~feeder_combout ;
wire \k1|KEY_d2~2_combout ;
wire \k1|KEY_out~2_combout ;
wire \d1|man_y[7]~2_combout ;
wire \KEY[2]~input_o ;
wire \k1|KEY_d2~0_combout ;
wire \k1|KEY_out~0_combout ;
wire \KEY[3]~input_o ;
wire \k1|KEY_d2~1_combout ;
wire \k1|KEY_out~1_combout ;
wire \d1|Add23~6 ;
wire \d1|Add23~9_sumout ;
wire \d1|man_y[3]~7_combout ;
wire \d1|Add23~10 ;
wire \d1|Add23~13_sumout ;
wire \d1|man_y[4]~8_combout ;
wire \d1|Add23~14 ;
wire \d1|Add23~17_sumout ;
wire \d1|man_y[5]~9_combout ;
wire \d1|Add17~1_sumout ;
wire \d1|man_x[2]~4_combout ;
wire \d1|Add17~2 ;
wire \d1|Add17~5_sumout ;
wire \d1|man_x[3]~5_combout ;
wire \d1|Add17~6 ;
wire \d1|Add17~10 ;
wire \d1|Add17~13_sumout ;
wire \d1|man_x[5]~7_combout ;
wire \d1|man_x[8]~2_combout ;
wire \d1|Add17~14 ;
wire \d1|Add17~17_sumout ;
wire \d1|man_x[6]~8_combout ;
wire \d1|man_x[8]~1_combout ;
wire \d1|Add17~18 ;
wire \d1|Add17~21_sumout ;
wire \d1|man_x[7]~9_combout ;
wire \d1|man_x[8]~3_combout ;
wire \d1|Add17~22 ;
wire \d1|Add17~25_sumout ;
wire \d1|man_x[8]~10_combout ;
wire \d1|always2~1_combout ;
wire \d1|always2~0_combout ;
wire \d1|man_y~0_combout ;
wire \d1|always2~2_combout ;
wire \d1|man_y~1_combout ;
wire \d1|Add23~18 ;
wire \d1|Add23~21_sumout ;
wire \d1|man_y[6]~10_combout ;
wire \d1|Add23~22 ;
wire \d1|Add23~1_sumout ;
wire \d1|man_y[7]~5_combout ;
wire \d1|man_y[5]~3_combout ;
wire \d1|man_y[5]~4_combout ;
wire \d1|Add23~5_sumout ;
wire \d1|man_y[2]~6_combout ;
wire \d1|always2~3_combout ;
wire \d1|always2~4_combout ;
wire \d1|always2~5_combout ;
wire \d1|always2~6_combout ;
wire \d1|man_x~0_combout ;
wire \d1|Add17~9_sumout ;
wire \d1|man_x[4]~6_combout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[41]~0_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_9~9_sumout ;
wire \d1|Add2~0_combout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[36]~0_combout ;
wire \d1|Mod2|auto_generated|divider|divider|op_8~9_sumout ;
wire \d1|Add12~0_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_9~9_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[41]~0_combout ;
wire \d1|Add7~0_combout ;
wire \d1|Add3~5_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_9~13_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout ;
wire \d1|Add12~1_combout ;
wire \d1|Mod2|auto_generated|divider|divider|op_8~13_sumout ;
wire \d1|Add3~7_combout ;
wire \d1|Add7~1_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_9~13_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout ;
wire \d1|Add2~1_combout ;
wire \d1|Add3~6_combout ;
wire \d1|Add3~8_combout ;
wire \d1|always1~0_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_4~10 ;
wire \d1|Div0|auto_generated|divider|divider|op_4~14 ;
wire \d1|Div0|auto_generated|divider|divider|op_4~18 ;
wire \d1|Div0|auto_generated|divider|divider|op_4~6 ;
wire \d1|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \d1|Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \d1|Div0|auto_generated|divider|divider|op_5~14 ;
wire \d1|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \d1|Div0|auto_generated|divider|divider|op_4~5_sumout ;
wire \d1|Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \d1|Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[16]~7_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_5~10 ;
wire \d1|Div0|auto_generated|divider|divider|op_5~18 ;
wire \d1|Div0|auto_generated|divider|divider|op_5~22 ;
wire \d1|Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \d1|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \d1|Div0|auto_generated|divider|divider|op_6~22 ;
wire \d1|Div0|auto_generated|divider|divider|op_6~14 ;
wire \d1|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[17]~9_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[17]~10_combout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[16]~17_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[16]~18_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_6~10 ;
wire \d1|Div0|auto_generated|divider|divider|op_6~18 ;
wire \d1|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \d1|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[21]~12_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \d1|Div0|auto_generated|divider|divider|op_7~22 ;
wire \d1|Div0|auto_generated|divider|divider|op_7~18 ;
wire \d1|Div0|auto_generated|divider|divider|op_7~14 ;
wire \d1|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \d1|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[22]~8_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_7~10 ;
wire \d1|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \d1|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[26]~13_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[26]~14_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \d1|Div0|auto_generated|divider|divider|op_8~22 ;
wire \d1|Div0|auto_generated|divider|divider|op_8~18 ;
wire \d1|Div0|auto_generated|divider|divider|op_8~14 ;
wire \d1|Div0|auto_generated|divider|divider|op_8~10 ;
wire \d1|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \d1|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \d1|Div2|auto_generated|divider|divider|op_4~14 ;
wire \d1|Div2|auto_generated|divider|divider|op_4~10 ;
wire \d1|Div2|auto_generated|divider|divider|op_4~18 ;
wire \d1|Div2|auto_generated|divider|divider|op_4~6 ;
wire \d1|Div2|auto_generated|divider|divider|op_4~1_sumout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[17]~7_combout ;
wire \d1|Div2|auto_generated|divider|divider|op_4~17_sumout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[17]~8_combout ;
wire \d1|Div2|auto_generated|divider|divider|op_4~5_sumout ;
wire \d1|Div2|auto_generated|divider|divider|op_4~9_sumout ;
wire \d1|Div2|auto_generated|divider|divider|op_4~13_sumout ;
wire \d1|Div2|auto_generated|divider|divider|op_5~22 ;
wire \d1|Div2|auto_generated|divider|divider|op_5~14 ;
wire \d1|Div2|auto_generated|divider|divider|op_5~10 ;
wire \d1|Div2|auto_generated|divider|divider|op_5~18 ;
wire \d1|Div2|auto_generated|divider|divider|op_5~6_cout ;
wire \d1|Div2|auto_generated|divider|divider|op_5~1_sumout ;
wire \d1|Div2|auto_generated|divider|divider|op_5~17_sumout ;
wire \d1|Div2|auto_generated|divider|divider|op_5~9_sumout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[16]~1_combout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[16]~2_combout ;
wire \d1|Div2|auto_generated|divider|divider|op_5~13_sumout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[21]~5_combout ;
wire \d1|Div2|auto_generated|divider|divider|op_5~21_sumout ;
wire \d1|Div2|auto_generated|divider|divider|op_6~22 ;
wire \d1|Div2|auto_generated|divider|divider|op_6~18 ;
wire \d1|Div2|auto_generated|divider|divider|op_6~14 ;
wire \d1|Div2|auto_generated|divider|divider|op_6~10 ;
wire \d1|Div2|auto_generated|divider|divider|op_6~6_cout ;
wire \d1|Div2|auto_generated|divider|divider|op_6~1_sumout ;
wire \d1|Div2|auto_generated|divider|divider|op_6~13_sumout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[27]~4_combout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[21]~9_combout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \d1|Div2|auto_generated|divider|divider|op_6~17_sumout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[26]~11_combout ;
wire \d1|Div2|auto_generated|divider|divider|op_6~21_sumout ;
wire \d1|Div2|auto_generated|divider|divider|op_7~22 ;
wire \d1|Div2|auto_generated|divider|divider|op_7~18 ;
wire \d1|Div2|auto_generated|divider|divider|op_7~14 ;
wire \d1|Div2|auto_generated|divider|divider|op_7~9_sumout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[22]~0_combout ;
wire \d1|Div2|auto_generated|divider|divider|op_6~9_sumout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[22]~3_combout ;
wire \d1|Div2|auto_generated|divider|divider|op_7~10 ;
wire \d1|Div2|auto_generated|divider|divider|op_7~6_cout ;
wire \d1|Div2|auto_generated|divider|divider|op_7~1_sumout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[27]~6_combout ;
wire \d1|Div2|auto_generated|divider|divider|op_7~13_sumout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[32]~12_combout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[25]~13_combout ;
wire \d1|Div2|auto_generated|divider|divider|op_7~17_sumout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[25]~14_combout ;
wire \d1|Div2|auto_generated|divider|divider|op_7~21_sumout ;
wire \d1|Div2|auto_generated|divider|divider|StageOut[30]~15_combout ;
wire \d1|Div2|auto_generated|divider|divider|op_8~18_cout ;
wire \d1|Div2|auto_generated|divider|divider|op_8~14_cout ;
wire \d1|Div2|auto_generated|divider|divider|op_8~10_cout ;
wire \d1|Div2|auto_generated|divider|divider|op_8~6_cout ;
wire \d1|Div2|auto_generated|divider|divider|op_8~1_sumout ;
wire \d1|Div0|auto_generated|divider|divider|op_8~9_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[32]~5_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_8~13_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[37]~16_combout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_8~17_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[30]~20_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_8~21_sumout ;
wire \d1|Div0|auto_generated|divider|divider|StageOut[35]~21_combout ;
wire \d1|Div0|auto_generated|divider|divider|op_9~18_cout ;
wire \d1|Div0|auto_generated|divider|divider|op_9~14_cout ;
wire \d1|Div0|auto_generated|divider|divider|op_9~10_cout ;
wire \d1|Div0|auto_generated|divider|divider|op_9~6_cout ;
wire \d1|Div0|auto_generated|divider|divider|op_9~1_sumout ;
wire \d1|Add6~0_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_4~10 ;
wire \d1|Div1|auto_generated|divider|divider|op_4~14 ;
wire \d1|Div1|auto_generated|divider|divider|op_4~17_sumout ;
wire \d1|Div1|auto_generated|divider|divider|op_4~18 ;
wire \d1|Div1|auto_generated|divider|divider|op_4~6 ;
wire \d1|Div1|auto_generated|divider|divider|op_4~1_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[17]~11_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_4~5_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[17]~10_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_4~13_sumout ;
wire \d1|Div1|auto_generated|divider|divider|op_4~9_sumout ;
wire \d1|Div1|auto_generated|divider|divider|op_5~14 ;
wire \d1|Div1|auto_generated|divider|divider|op_5~10 ;
wire \d1|Div1|auto_generated|divider|divider|op_5~18 ;
wire \d1|Div1|auto_generated|divider|divider|op_5~22 ;
wire \d1|Div1|auto_generated|divider|divider|op_5~6_cout ;
wire \d1|Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \d1|Div1|auto_generated|divider|divider|op_5~21_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[16]~7_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_5~17_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_5~9_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[21]~1_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_5~13_sumout ;
wire \d1|Div1|auto_generated|divider|divider|op_6~22 ;
wire \d1|Div1|auto_generated|divider|divider|op_6~14 ;
wire \d1|Div1|auto_generated|divider|divider|op_6~10 ;
wire \d1|Div1|auto_generated|divider|divider|op_6~18 ;
wire \d1|Div1|auto_generated|divider|divider|op_6~6_cout ;
wire \d1|Div1|auto_generated|divider|divider|op_6~1_sumout ;
wire \d1|Div1|auto_generated|divider|divider|op_6~13_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[26]~14_combout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[26]~4_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_6~21_sumout ;
wire \d1|Div1|auto_generated|divider|divider|op_7~22 ;
wire \d1|Div1|auto_generated|divider|divider|op_7~18 ;
wire \d1|Div1|auto_generated|divider|divider|op_7~13_sumout ;
wire \d1|Div1|auto_generated|divider|divider|op_6~17_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[22]~9_combout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[21]~12_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_6~9_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[21]~13_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_7~14 ;
wire \d1|Div1|auto_generated|divider|divider|op_7~10 ;
wire \d1|Div1|auto_generated|divider|divider|op_7~6_cout ;
wire \d1|Div1|auto_generated|divider|divider|op_7~1_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[26]~15_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_7~17_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[31]~16_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_7~21_sumout ;
wire \d1|Div1|auto_generated|divider|divider|op_8~22 ;
wire \d1|Div1|auto_generated|divider|divider|op_8~18 ;
wire \d1|Div1|auto_generated|divider|divider|op_8~14 ;
wire \d1|Div1|auto_generated|divider|divider|op_8~9_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_7~9_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[27]~2_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_8~10 ;
wire \d1|Div1|auto_generated|divider|divider|op_8~6_cout ;
wire \d1|Div1|auto_generated|divider|divider|op_8~1_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[32]~5_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_8~13_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[37]~17_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_8~17_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[30]~18_combout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[30]~19_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_8~21_sumout ;
wire \d1|Div1|auto_generated|divider|divider|StageOut[35]~20_combout ;
wire \d1|Div1|auto_generated|divider|divider|op_9~18_cout ;
wire \d1|Div1|auto_generated|divider|divider|op_9~14_cout ;
wire \d1|Div1|auto_generated|divider|divider|op_9~10_cout ;
wire \d1|Div1|auto_generated|divider|divider|op_9~6_cout ;
wire \d1|Div1|auto_generated|divider|divider|op_9~1_sumout ;
wire \d1|bean_y~0_combout ;
wire \d1|Mod1|auto_generated|divider|divider|op_9~17_sumout ;
wire \d1|Mod1|auto_generated|divider|divider|StageOut[43]~4_combout ;
wire \d1|Mod2|auto_generated|divider|divider|op_8~17_sumout ;
wire \d1|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ;
wire \d1|Add3~12_combout ;
wire \d1|Mod0|auto_generated|divider|divider|op_9~17_sumout ;
wire \d1|Mod0|auto_generated|divider|divider|StageOut[43]~4_combout ;
wire \d1|Add3~13_combout ;
wire \d1|Add3~14_combout ;
wire \d1|Add3~9_combout ;
wire \d1|Add12~2_combout ;
wire \d1|Add3~10_combout ;
wire \d1|Add3~11_combout ;
wire \d1|Add3~16_combout ;
wire \d1|Add6~2_combout ;
wire \d1|always1~2_combout ;
wire \d1|Add6~3_combout ;
wire \d1|Add6~4_combout ;
wire \d1|Add6~5_combout ;
wire \d1|Add6~1_combout ;
wire \d1|Add6~6_combout ;
wire \d1|Add6~7_combout ;
wire \d1|Add6~8_combout ;
wire \d1|Add14~0_combout ;
wire \d1|Add10~0_combout ;
wire \d1|Add5~0_combout ;
wire \d1|Add6~9_combout ;
wire \d1|bean_y~3_combout ;
wire \d1|bean_y~2_combout ;
wire \d1|bean_y[5]~DUPLICATE_q ;
wire \d1|Add6~13_combout ;
wire \d1|bean_y~1_combout ;
wire \d1|always1~3_combout ;
wire \d1|Add6~10_combout ;
wire \d1|Add10~1_combout ;
wire \d1|Add5~1_combout ;
wire \d1|Add6~11_combout ;
wire \d1|Add6~12_combout ;
wire \d1|bean_x~1_combout ;
wire \d1|bean_x~0_combout ;
wire \d1|Add3~15_combout ;
wire \d1|always1~1_combout ;
wire \d1|always1~4_combout ;
wire \d1|Add1~2_combout ;
wire \d1|LessThan1~0_combout ;
wire \d1|Add1~0_combout ;
wire \d1|WideOr6~0_combout ;
wire \d1|WideOr5~0_combout ;
wire \d1|WideOr4~0_combout ;
wire \d1|WideOr3~0_combout ;
wire \d1|WideOr2~0_combout ;
wire \d1|WideOr1~0_combout ;
wire \d1|WideOr0~0_combout ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \u1|mypll|altpll_component|auto_generated|fb_clkin ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \u1|controller|Add1~37_sumout ;
wire \u1|controller|Add0~25_sumout ;
wire \u1|controller|Add0~26 ;
wire \u1|controller|Add0~1_sumout ;
wire \u1|controller|Add0~2 ;
wire \u1|controller|Add0~5_sumout ;
wire \u1|controller|Add0~6 ;
wire \u1|controller|Add0~9_sumout ;
wire \u1|controller|Add0~10 ;
wire \u1|controller|Add0~13_sumout ;
wire \u1|controller|Add0~14 ;
wire \u1|controller|Add0~17_sumout ;
wire \u1|controller|Add0~18 ;
wire \u1|controller|Add0~21_sumout ;
wire \u1|controller|Equal0~1_combout ;
wire \u1|controller|Add0~22 ;
wire \u1|controller|Add0~37_sumout ;
wire \u1|controller|Add0~38 ;
wire \u1|controller|Add0~33_sumout ;
wire \u1|controller|Add0~34 ;
wire \u1|controller|Add0~29_sumout ;
wire \u1|controller|Equal0~0_combout ;
wire \u1|controller|Equal0~2_combout ;
wire \u1|controller|Add1~38 ;
wire \u1|controller|Add1~13_sumout ;
wire \u1|controller|Add1~14 ;
wire \u1|controller|Add1~17_sumout ;
wire \u1|controller|Add1~18 ;
wire \u1|controller|Add1~21_sumout ;
wire \u1|controller|Add1~22 ;
wire \u1|controller|Add1~25_sumout ;
wire \u1|controller|always1~2_combout ;
wire \u1|controller|Add1~26 ;
wire \u1|controller|Add1~29_sumout ;
wire \u1|controller|Add1~30 ;
wire \u1|controller|Add1~1_sumout ;
wire \u1|controller|Add1~2 ;
wire \u1|controller|Add1~9_sumout ;
wire \u1|controller|Add1~10 ;
wire \u1|controller|Add1~6 ;
wire \u1|controller|Add1~33_sumout ;
wire \u1|controller|always1~1_combout ;
wire \u1|controller|always1~3_combout ;
wire \u1|controller|Add1~5_sumout ;
wire \u1|controller|yCounter[8]~DUPLICATE_q ;
wire \u1|controller|yCounter[5]~DUPLICATE_q ;
wire \u1|controller|yCounter[7]~DUPLICATE_q ;
wire \u1|controller|xCounter[9]~DUPLICATE_q ;
wire \u1|controller|xCounter[7]~DUPLICATE_q ;
wire \u1|controller|controller_translator|Add1~18 ;
wire \u1|controller|controller_translator|Add1~19 ;
wire \u1|controller|controller_translator|Add1~22 ;
wire \u1|controller|controller_translator|Add1~23 ;
wire \u1|controller|controller_translator|Add1~26 ;
wire \u1|controller|controller_translator|Add1~27 ;
wire \u1|controller|controller_translator|Add1~30 ;
wire \u1|controller|controller_translator|Add1~31 ;
wire \u1|controller|controller_translator|Add1~34 ;
wire \u1|controller|controller_translator|Add1~35 ;
wire \u1|controller|controller_translator|Add1~38 ;
wire \u1|controller|controller_translator|Add1~39 ;
wire \u1|controller|controller_translator|Add1~42 ;
wire \u1|controller|controller_translator|Add1~43 ;
wire \u1|controller|controller_translator|Add1~1_sumout ;
wire \d1|Add30~13_sumout ;
wire \d1|Add30~14 ;
wire \d1|Add30~17_sumout ;
wire \d1|Add30~18 ;
wire \d1|Add30~21_sumout ;
wire \d1|Add30~22 ;
wire \d1|Add30~25_sumout ;
wire \d1|Add30~26 ;
wire \d1|Add30~29_sumout ;
wire \d1|Add30~30 ;
wire \d1|Add30~33_sumout ;
wire \d1|Add30~34 ;
wire \d1|Add30~10 ;
wire \d1|Add30~5_sumout ;
wire \d1|Add30~6 ;
wire \d1|Add30~1_sumout ;
wire \d1|x[3]~DUPLICATE_q ;
wire \d1|LessThan15~0_combout ;
wire \d1|LessThan10~0_combout ;
wire \d1|Add30~9_sumout ;
wire \d1|x[6]~DUPLICATE_q ;
wire \d1|Add31~29_sumout ;
wire \d1|Add31~14 ;
wire \d1|Add31~5_sumout ;
wire \d1|y[3]~DUPLICATE_q ;
wire \d1|LessThan11~0_combout ;
wire \d1|LessThan11~1_combout ;
wire \d1|Add31~30 ;
wire \d1|Add31~25_sumout ;
wire \d1|Add31~26 ;
wire \d1|Add31~21_sumout ;
wire \d1|Add31~22 ;
wire \d1|Add31~17_sumout ;
wire \d1|Add31~18 ;
wire \d1|Add31~9_sumout ;
wire \d1|Add31~10 ;
wire \d1|Add31~1_sumout ;
wire \d1|Add31~2 ;
wire \d1|Add31~13_sumout ;
wire \u1|LessThan3~0_combout ;
wire \u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ;
wire \u1|user_input_translator|Add1~18 ;
wire \u1|user_input_translator|Add1~19 ;
wire \u1|user_input_translator|Add1~22 ;
wire \u1|user_input_translator|Add1~23 ;
wire \u1|user_input_translator|Add1~26 ;
wire \u1|user_input_translator|Add1~27 ;
wire \u1|user_input_translator|Add1~30 ;
wire \u1|user_input_translator|Add1~31 ;
wire \u1|user_input_translator|Add1~34 ;
wire \u1|user_input_translator|Add1~35 ;
wire \u1|user_input_translator|Add1~38 ;
wire \u1|user_input_translator|Add1~39 ;
wire \u1|user_input_translator|Add1~42 ;
wire \u1|user_input_translator|Add1~43 ;
wire \u1|user_input_translator|Add1~2 ;
wire \u1|user_input_translator|Add1~3 ;
wire \u1|user_input_translator|Add1~9_sumout ;
wire \u1|user_input_translator|Add1~10 ;
wire \u1|user_input_translator|Add1~11 ;
wire \u1|user_input_translator|Add1~14 ;
wire \u1|user_input_translator|Add1~15 ;
wire \u1|user_input_translator|Add1~5_sumout ;
wire \u1|user_input_translator|Add1~13_sumout ;
wire \u1|user_input_translator|Add1~1_sumout ;
wire \u1|controller|controller_translator|Add1~2 ;
wire \u1|controller|controller_translator|Add1~3 ;
wire \u1|controller|controller_translator|Add1~10 ;
wire \u1|controller|controller_translator|Add1~11 ;
wire \u1|controller|controller_translator|Add1~13_sumout ;
wire \u1|controller|controller_translator|Add1~9_sumout ;
wire \u1|controller|controller_translator|Add1~14 ;
wire \u1|controller|controller_translator|Add1~15 ;
wire \u1|controller|controller_translator|Add1~5_sumout ;
wire \u1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ;
wire \d1|x[8]~DUPLICATE_q ;
wire \d1|x[0]~DUPLICATE_q ;
wire \d1|Add32~6 ;
wire \d1|Add32~7 ;
wire \d1|Add32~10 ;
wire \d1|Add32~11 ;
wire \d1|Add32~14 ;
wire \d1|Add32~15 ;
wire \d1|Add32~18 ;
wire \d1|Add32~19 ;
wire \d1|Add32~22 ;
wire \d1|Add32~23 ;
wire \d1|Add32~26 ;
wire \d1|Add32~27 ;
wire \d1|Add32~30 ;
wire \d1|Add32~31 ;
wire \d1|Add32~34 ;
wire \d1|Add32~35 ;
wire \d1|Add32~38 ;
wire \d1|Add32~39 ;
wire \d1|Add32~1_sumout ;
wire \d1|Add32~5_sumout ;
wire \d1|Add32~9_sumout ;
wire \d1|Add32~13_sumout ;
wire \d1|Add32~17_sumout ;
wire \d1|Add32~21_sumout ;
wire \d1|Add32~25_sumout ;
wire \d1|Add32~29_sumout ;
wire \d1|Add32~33_sumout ;
wire \d1|Add32~37_sumout ;
wire \d1|Mult0~149 ;
wire \d1|Add33~1_sumout ;
wire \d1|y[1]~DUPLICATE_q ;
wire \d1|Add33~2 ;
wire \d1|Add33~3 ;
wire \d1|Add33~5_sumout ;
wire \d1|Add33~6 ;
wire \d1|Add33~7 ;
wire \d1|Add33~9_sumout ;
wire \d1|Add33~10 ;
wire \d1|Add33~11 ;
wire \d1|Add33~13_sumout ;
wire \d1|Add33~14 ;
wire \d1|Add33~15 ;
wire \d1|Add33~17_sumout ;
wire \d1|Add33~18 ;
wire \d1|Add33~19 ;
wire \d1|Add33~21_sumout ;
wire \d1|y[6]~DUPLICATE_q ;
wire \d1|Add33~22 ;
wire \d1|Add33~23 ;
wire \d1|Add33~25_sumout ;
wire \d1|Add33~26 ;
wire \d1|Add33~27 ;
wire \d1|Add33~29_sumout ;
wire \d1|Add33~30 ;
wire \d1|Add33~31 ;
wire \d1|Add33~33_sumout ;
wire \d1|Mult1~75 ;
wire \d1|Mult1~418 ;
wire \d1|Mult0~508 ;
wire \d1|Mult1~74 ;
wire \d1|Mult0~507 ;
wire \d1|Mult1~417 ;
wire \d1|Mult1~73 ;
wire \d1|Mult1~416 ;
wire \d1|Mult0~506 ;
wire \d1|Mult1~72 ;
wire \d1|Mult1~415 ;
wire \d1|Mult0~505 ;
wire \d1|Mult0~504 ;
wire \d1|Mult1~71 ;
wire \d1|Mult1~414 ;
wire \d1|Mult0~503 ;
wire \d1|Mult1~70 ;
wire \d1|Mult1~413 ;
wire \d1|Mult1~69 ;
wire \d1|Mult1~412 ;
wire \d1|Mult0~502 ;
wire \d1|Mult1~68 ;
wire \d1|Mult0~501 ;
wire \d1|Mult1~411 ;
wire \d1|Mult1~67 ;
wire \d1|Mult0~500 ;
wire \d1|Mult1~410 ;
wire \d1|Mult1~66 ;
wire \d1|Mult0~499 ;
wire \d1|Mult1~409 ;
wire \d1|Mult1~408 ;
wire \d1|Mult0~498 ;
wire \d1|Mult1~65 ;
wire \d1|Mult1~407 ;
wire \d1|Mult1~64 ;
wire \d1|Mult0~497 ;
wire \d1|Mult1~406 ;
wire \d1|Mult0~496 ;
wire \d1|Mult1~63 ;
wire \d1|Mult1~405_resulta ;
wire \d1|Mult1~62 ;
wire \d1|Mult0~495 ;
wire \d1|Mult1~379 ;
wire \d1|Mult1~380 ;
wire \d1|Mult1~383 ;
wire \d1|Mult1~384 ;
wire \d1|Mult1~387 ;
wire \d1|Mult1~388 ;
wire \d1|Mult1~391 ;
wire \d1|Mult1~392 ;
wire \d1|Mult1~18 ;
wire \d1|Mult1~19 ;
wire \d1|Mult1~22 ;
wire \d1|Mult1~23 ;
wire \d1|Mult1~26 ;
wire \d1|Mult1~27 ;
wire \d1|Mult1~30 ;
wire \d1|Mult1~31 ;
wire \d1|Mult1~34 ;
wire \d1|Mult1~35 ;
wire \d1|Mult1~395 ;
wire \d1|Mult1~396 ;
wire \d1|Mult1~2 ;
wire \d1|Mult1~3 ;
wire \d1|Mult1~6 ;
wire \d1|Mult1~7 ;
wire \d1|Mult1~10 ;
wire \d1|Mult1~11 ;
wire \d1|Mult1~13_sumout ;
wire \d1|Mult0~148 ;
wire \d1|Mult1~9_sumout ;
wire \d1|Mult0~147 ;
wire \d1|Mult1~5_sumout ;
wire \d1|Mult0~146 ;
wire \d1|Mult1~1_sumout ;
wire \d1|Mult0~145 ;
wire \d1|Mult1~394_sumout ;
wire \d1|Mult0~144 ;
wire \d1|Mult1~33_sumout ;
wire \d1|Mult0~143 ;
wire \d1|Mult1~29_sumout ;
wire \d1|Mult1~25_sumout ;
wire \d1|Mult0~142 ;
wire \d1|Mult0~141 ;
wire \d1|Mult1~21_sumout ;
wire \d1|Mult0~140 ;
wire \d1|Mult1~17_sumout ;
wire \d1|Mult0~139 ;
wire \d1|Mult1~390_sumout ;
wire \d1|Mult0~138 ;
wire \d1|Mult1~386_sumout ;
wire \d1|Mult0~137 ;
wire \d1|Mult1~382_sumout ;
wire \d1|Mult0~136_resulta ;
wire \d1|Mult1~378_sumout ;
wire \d1|Mult1~61 ;
wire \d1|Mult0~494 ;
wire \d1|Mult0~493 ;
wire \d1|Mult1~60 ;
wire \d1|Mult1~59 ;
wire \d1|Mult0~492 ;
wire \d1|Mult0~491 ;
wire \d1|Mult1~58 ;
wire \d1|Mult1~57 ;
wire \d1|Mult0~490 ;
wire \d1|Mult1~56 ;
wire \d1|Mult0~489 ;
wire \d1|Mult1~55 ;
wire \d1|Mult0~488 ;
wire \d1|Mult1~54 ;
wire \d1|Mult0~487 ;
wire \d1|Mult1~53 ;
wire \d1|Mult0~486 ;
wire \d1|Mult0~485 ;
wire \d1|Mult1~52 ;
wire \d1|Mult1~51 ;
wire \d1|Mult0~484 ;
wire \d1|Mult0~483 ;
wire \d1|Mult1~50 ;
wire \d1|Mult1~49 ;
wire \d1|Mult0~482 ;
wire \d1|Mult1~48 ;
wire \d1|Mult0~481 ;
wire \d1|Mult0~480 ;
wire \d1|Mult1~47 ;
wire \d1|Mult0~479 ;
wire \d1|Mult1~46 ;
wire \d1|Mult1~45 ;
wire \d1|Mult0~478 ;
wire \d1|Mult0~477_resulta ;
wire \d1|Mult1~44_resulta ;
wire \d1|Mult0~74 ;
wire \d1|Mult0~78 ;
wire \d1|Mult0~58 ;
wire \d1|Mult0~62 ;
wire \d1|Mult0~66 ;
wire \d1|Mult0~70 ;
wire \d1|Mult0~122 ;
wire \d1|Mult0~126 ;
wire \d1|Mult0~102 ;
wire \d1|Mult0~106 ;
wire \d1|Mult0~110 ;
wire \d1|Mult0~114 ;
wire \d1|Mult0~38 ;
wire \d1|Mult0~42 ;
wire \d1|Mult0~46 ;
wire \d1|Mult0~50 ;
wire \d1|Mult0~54 ;
wire \d1|Mult0~118 ;
wire \d1|Mult0~82 ;
wire \d1|Mult0~86 ;
wire \d1|Mult0~90 ;
wire \d1|Mult0~94 ;
wire \d1|Mult0~18 ;
wire \d1|Mult0~22 ;
wire \d1|Mult0~26 ;
wire \d1|Mult0~30 ;
wire \d1|Mult0~34 ;
wire \d1|Mult0~98 ;
wire \d1|Mult0~2 ;
wire \d1|Mult0~6 ;
wire \d1|Mult0~10 ;
wire \d1|Mult0~13_sumout ;
wire \d1|Mult0~9_sumout ;
wire \d1|Mult0~5_sumout ;
wire \d1|Mult0~93_sumout ;
wire \d1|Mult0~81_sumout ;
wire \d1|Mult0~97_sumout ;
wire \d1|Mult0~85_sumout ;
wire \d1|Mult0~89_sumout ;
wire \d1|Mult0~125_sumout ;
wire \d1|Mult0~121_sumout ;
wire \d1|LessThan12~3_combout ;
wire \d1|Mult0~105_sumout ;
wire \d1|Mult0~101_sumout ;
wire \d1|Mult0~117_sumout ;
wire \d1|Mult0~109_sumout ;
wire \d1|Mult0~113_sumout ;
wire \d1|LessThan12~4_combout ;
wire \d1|LessThan12~5_combout ;
wire \d1|Mult0~21_sumout ;
wire \d1|Mult0~25_sumout ;
wire \d1|Mult0~33_sumout ;
wire \d1|Mult0~17_sumout ;
wire \d1|Mult0~53_sumout ;
wire \d1|Mult0~45_sumout ;
wire \d1|Mult0~49_sumout ;
wire \d1|Mult0~37_sumout ;
wire \d1|Mult0~41_sumout ;
wire \d1|Mult0~57_sumout ;
wire \d1|Mult0~77_sumout ;
wire \d1|Mult0~61_sumout ;
wire \d1|Mult0~69_sumout ;
wire \d1|Mult0~73_sumout ;
wire \d1|Mult0~65_sumout ;
wire \d1|LessThan12~0_combout ;
wire \d1|LessThan12~1_combout ;
wire \d1|Mult0~29_sumout ;
wire \d1|LessThan12~2_combout ;
wire \d1|Mult0~1_sumout ;
wire \d1|LessThan12~6_combout ;
wire \d1|colour~0_combout ;
wire \d1|colour~1_combout ;
wire \d1|always4~3_combout ;
wire \d1|always4~5_combout ;
wire \d1|always4~4_combout ;
wire \d1|always4~6_combout ;
wire \d1|always4~0_combout ;
wire \d1|always4~1_combout ;
wire \d1|always4~2_combout ;
wire \d1|colour~2_combout ;
wire \d1|colour~3_combout ;
wire \d1|colour~4_combout ;
wire \d1|LessThan19~0_combout ;
wire \d1|LessThan19~1_combout ;
wire \d1|LessThan18~0_combout ;
wire \d1|colour~9_combout ;
wire \d1|Add36~1_sumout ;
wire \d1|Add36~2 ;
wire \d1|Add36~3 ;
wire \d1|Add36~5_sumout ;
wire \d1|Add36~6 ;
wire \d1|Add36~7 ;
wire \d1|Add36~9_sumout ;
wire \d1|Add36~10 ;
wire \d1|Add36~11 ;
wire \d1|Add36~13_sumout ;
wire \d1|Add36~14 ;
wire \d1|Add36~15 ;
wire \d1|Add36~17_sumout ;
wire \d1|Add36~18 ;
wire \d1|Add36~19 ;
wire \d1|Add36~21_sumout ;
wire \d1|Add36~22 ;
wire \d1|Add36~23 ;
wire \d1|Add36~25_sumout ;
wire \d1|Mult3~65 ;
wire \d1|Add35~5_sumout ;
wire \d1|Add35~6 ;
wire \d1|Add35~7 ;
wire \d1|Add35~9_sumout ;
wire \d1|Add35~10 ;
wire \d1|Add35~11 ;
wire \d1|Add35~13_sumout ;
wire \d1|Add35~14 ;
wire \d1|Add35~15 ;
wire \d1|Add35~17_sumout ;
wire \d1|Add35~18 ;
wire \d1|Add35~19 ;
wire \d1|Add35~21_sumout ;
wire \d1|Add35~22 ;
wire \d1|Add35~23 ;
wire \d1|Add35~25_sumout ;
wire \d1|Add35~26 ;
wire \d1|Add35~27 ;
wire \d1|Add35~29_sumout ;
wire \d1|Add35~30 ;
wire \d1|Add35~31 ;
wire \d1|Add35~1_sumout ;
wire \d1|Mult2~498 ;
wire \d1|Mult3~408 ;
wire \d1|Mult3~64 ;
wire \d1|Mult2~497 ;
wire \d1|Mult3~407 ;
wire \d1|Mult3~63 ;
wire \d1|Mult2~496 ;
wire \d1|Mult3~406 ;
wire \d1|Mult2~495 ;
wire \d1|Mult3~405_resulta ;
wire \d1|Mult3~62 ;
wire \d1|Mult3~18 ;
wire \d1|Mult3~19 ;
wire \d1|Mult3~22 ;
wire \d1|Mult3~23 ;
wire \d1|Mult3~26 ;
wire \d1|Mult3~27 ;
wire \d1|Mult3~378_sumout ;
wire \d1|Mult2~139 ;
wire \d1|Mult3~25_sumout ;
wire \d1|Mult2~138 ;
wire \d1|Mult2~137 ;
wire \d1|Mult3~21_sumout ;
wire \d1|Mult3~17_sumout ;
wire \d1|Mult2~136_resulta ;
wire \d1|Mult3~61 ;
wire \d1|Mult2~494 ;
wire \d1|Mult2~493 ;
wire \d1|Mult3~60 ;
wire \d1|Mult3~59 ;
wire \d1|Mult2~492 ;
wire \d1|Mult2~491 ;
wire \d1|Mult3~58 ;
wire \d1|Mult3~57 ;
wire \d1|Mult2~490 ;
wire \d1|Mult2~489 ;
wire \d1|Mult3~56 ;
wire \d1|Mult2~488 ;
wire \d1|Mult3~55 ;
wire \d1|Mult2~487 ;
wire \d1|Mult3~54 ;
wire \d1|Mult2~486 ;
wire \d1|Mult3~53 ;
wire \d1|Mult3~52 ;
wire \d1|Mult2~485 ;
wire \d1|Mult2~484 ;
wire \d1|Mult3~51 ;
wire \d1|Mult2~483 ;
wire \d1|Mult3~50 ;
wire \d1|Mult2~482 ;
wire \d1|Mult3~49 ;
wire \d1|Mult2~481 ;
wire \d1|Mult3~48 ;
wire \d1|Mult2~480 ;
wire \d1|Mult3~47 ;
wire \d1|Mult3~46 ;
wire \d1|Mult2~479 ;
wire \d1|Mult2~478 ;
wire \d1|Mult3~45 ;
wire \d1|Mult2~477_resulta ;
wire \d1|Mult3~44_resulta ;
wire \d1|Mult2~122 ;
wire \d1|Mult2~126 ;
wire \d1|Mult2~118 ;
wire \d1|Mult2~114 ;
wire \d1|Mult2~106 ;
wire \d1|Mult2~110 ;
wire \d1|Mult2~58 ;
wire \d1|Mult2~62 ;
wire \d1|Mult2~38 ;
wire \d1|Mult2~42 ;
wire \d1|Mult2~46 ;
wire \d1|Mult2~86 ;
wire \d1|Mult2~90 ;
wire \d1|Mult2~94 ;
wire \d1|Mult2~98 ;
wire \d1|Mult2~50 ;
wire \d1|Mult2~102 ;
wire \d1|Mult2~54 ;
wire \d1|Mult2~18 ;
wire \d1|Mult2~22 ;
wire \d1|Mult2~26 ;
wire \d1|Mult2~65_sumout ;
wire \d1|Mult3~411 ;
wire \d1|Mult3~68 ;
wire \d1|Mult2~501 ;
wire \d1|Mult3~67 ;
wire \d1|Mult2~500 ;
wire \d1|Mult3~410 ;
wire \d1|Mult3~409 ;
wire \d1|Mult3~66 ;
wire \d1|Mult2~499 ;
wire \d1|Mult3~379 ;
wire \d1|Mult3~380 ;
wire \d1|Mult3~383 ;
wire \d1|Mult3~384 ;
wire \d1|Mult3~387 ;
wire \d1|Mult3~388 ;
wire \d1|Mult3~390_sumout ;
wire \d1|Mult2~142 ;
wire \d1|Mult3~386_sumout ;
wire \d1|Mult2~141 ;
wire \d1|Mult2~140 ;
wire \d1|Mult3~382_sumout ;
wire \d1|Mult2~66 ;
wire \d1|Mult2~70 ;
wire \d1|Mult2~74 ;
wire \d1|Mult2~77_sumout ;
wire \d1|Mult3~413 ;
wire \d1|Mult3~70 ;
wire \d1|Mult2~503 ;
wire \d1|Mult3~69 ;
wire \d1|Mult2~502 ;
wire \d1|Mult3~412 ;
wire \d1|Mult3~391 ;
wire \d1|Mult3~392 ;
wire \d1|Mult3~30 ;
wire \d1|Mult3~31 ;
wire \d1|Mult3~394_sumout ;
wire \d1|Mult2~144 ;
wire \d1|Mult2~143 ;
wire \d1|Mult3~29_sumout ;
wire \d1|Mult2~78 ;
wire \d1|Mult2~30 ;
wire \d1|Mult2~81_sumout ;
wire \d1|Mult2~69_sumout ;
wire \d1|Mult2~89_sumout ;
wire \d1|Mult2~97_sumout ;
wire \d1|Mult2~93_sumout ;
wire \d1|Mult2~85_sumout ;
wire \d1|Mult2~101_sumout ;
wire \d1|Mult2~109_sumout ;
wire \d1|Mult2~125_sumout ;
wire \d1|Mult2~117_sumout ;
wire \d1|Mult2~121_sumout ;
wire \d1|Mult2~105_sumout ;
wire \d1|Mult2~113_sumout ;
wire \d1|LessThan13~3_combout ;
wire \d1|LessThan13~4_combout ;
wire \d1|Mult2~73_sumout ;
wire \d1|LessThan13~5_combout ;
wire \d1|Mult2~148 ;
wire \d1|Mult3~74 ;
wire \d1|Mult3~417 ;
wire \d1|Mult2~507 ;
wire \d1|Mult2~506 ;
wire \d1|Mult3~73 ;
wire \d1|Mult3~416 ;
wire \d1|Mult3~72 ;
wire \d1|Mult3~415 ;
wire \d1|Mult2~505 ;
wire \d1|Mult3~414 ;
wire \d1|Mult2~504 ;
wire \d1|Mult3~71 ;
wire \d1|Mult3~395 ;
wire \d1|Mult3~396 ;
wire \d1|Mult3~34 ;
wire \d1|Mult3~35 ;
wire \d1|Mult3~2 ;
wire \d1|Mult3~3 ;
wire \d1|Mult3~6 ;
wire \d1|Mult3~7 ;
wire \d1|Mult3~9_sumout ;
wire \d1|Mult3~5_sumout ;
wire \d1|Mult2~147 ;
wire \d1|Mult3~1_sumout ;
wire \d1|Mult2~146 ;
wire \d1|Mult2~145 ;
wire \d1|Mult3~33_sumout ;
wire \d1|Mult2~82 ;
wire \d1|Mult2~34 ;
wire \d1|Mult2~2 ;
wire \d1|Mult2~6 ;
wire \d1|Mult2~9_sumout ;
wire \d1|Mult2~1_sumout ;
wire \d1|Mult2~5_sumout ;
wire \d1|Mult2~25_sumout ;
wire \d1|Mult2~17_sumout ;
wire \d1|Mult2~21_sumout ;
wire \d1|Mult2~29_sumout ;
wire \d1|Mult2~33_sumout ;
wire \d1|Mult2~45_sumout ;
wire \d1|Mult2~37_sumout ;
wire \d1|Mult2~53_sumout ;
wire \d1|Mult2~57_sumout ;
wire \d1|Mult2~61_sumout ;
wire \d1|LessThan13~0_combout ;
wire \d1|Mult2~41_sumout ;
wire \d1|Mult2~49_sumout ;
wire \d1|LessThan13~1_combout ;
wire \d1|LessThan13~2_combout ;
wire \d1|Mult2~508 ;
wire \d1|Mult3~418 ;
wire \d1|Mult3~75 ;
wire \d1|Mult3~10 ;
wire \d1|Mult3~11 ;
wire \d1|Mult3~13_sumout ;
wire \d1|Mult2~149 ;
wire \d1|Mult2~10 ;
wire \d1|Mult2~13_sumout ;
wire \d1|LessThan13~6_combout ;
wire \d1|colour~5_combout ;
wire \d1|colour~6_combout ;
wire \u1|user_input_translator|Add1~17_sumout ;
wire \u1|user_input_translator|Add1~21_sumout ;
wire \u1|user_input_translator|Add1~25_sumout ;
wire \u1|user_input_translator|Add1~29_sumout ;
wire \u1|user_input_translator|Add1~33_sumout ;
wire \u1|user_input_translator|Add1~37_sumout ;
wire \u1|user_input_translator|Add1~41_sumout ;
wire \u1|controller|xCounter[1]~DUPLICATE_q ;
wire \u1|controller|xCounter[3]~DUPLICATE_q ;
wire \u1|controller|xCounter[5]~DUPLICATE_q ;
wire \u1|controller|controller_translator|Add1~17_sumout ;
wire \u1|controller|controller_translator|Add1~21_sumout ;
wire \u1|controller|controller_translator|Add1~25_sumout ;
wire \u1|controller|controller_translator|Add1~29_sumout ;
wire \u1|controller|controller_translator|Add1~33_sumout ;
wire \u1|controller|controller_translator|Add1~37_sumout ;
wire \u1|controller|controller_translator|Add1~41_sumout ;
wire \u1|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \u1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ;
wire \u1|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \u1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ;
wire \u1|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \u1|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ;
wire \u1|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \u1|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ;
wire \u1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \u1|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \u1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ;
wire \u1|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \u1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ;
wire \u1|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \u1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ;
wire \u1|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \d1|colour~7_combout ;
wire \u1|VideoMemory|auto_generated|ram_block1a29 ;
wire \u1|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ;
wire \u1|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \u1|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \u1|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \u1|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \u1|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \u1|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \u1|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \u1|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \u1|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \u1|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ;
wire \d1|colour~8_combout ;
wire \u1|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \u1|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \u1|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \u1|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \u1|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \u1|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \u1|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \u1|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \u1|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \u1|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire \u1|controller|VGA_HS1~0_combout ;
wire \u1|controller|VGA_HS1~1_combout ;
wire \u1|controller|VGA_HS1~q ;
wire \u1|controller|VGA_HS~feeder_combout ;
wire \u1|controller|VGA_HS~q ;
wire \u1|controller|VGA_VS1~0_combout ;
wire \u1|controller|always1~0_combout ;
wire \u1|controller|VGA_VS1~1_combout ;
wire \u1|controller|VGA_VS1~q ;
wire \u1|controller|VGA_VS~feeder_combout ;
wire \u1|controller|VGA_VS~q ;
wire \u1|controller|VGA_BLANK1~0_combout ;
wire \u1|controller|VGA_BLANK1~q ;
wire \u1|controller|VGA_BLANK~feeder_combout ;
wire \u1|controller|VGA_BLANK~q ;
wire [3:0] \u1|VideoMemory|auto_generated|decode2|w_anode373w ;
wire [9:0] \u1|controller|yCounter ;
wire [3:0] \d1|score ;
wire [7:0] \d1|bean_y ;
wire [7:0] \d1|y ;
wire [8:0] \d1|bean_x ;
wire [8:0] \d1|x ;
wire [5:0] \u1|mypll|altpll_component|auto_generated|clk ;
wire [7:0] \d1|random_cnt ;
wire [3:0] \u1|VideoMemory|auto_generated|decode2|w_anode363w ;
wire [9:0] \u1|controller|xCounter ;
wire [29:0] \k1|cnt_100hz ;
wire [3:0] \u1|VideoMemory|auto_generated|out_address_reg_b ;
wire [7:0] \d1|man_y ;
wire [8:0] \d1|man_x ;
wire [3:0] \u1|VideoMemory|auto_generated|decode2|w_anode433w ;
wire [3:0] \u1|VideoMemory|auto_generated|rden_decode_b|w_anode606w ;
wire [2:0] \d1|colour ;
wire [3:0] \u1|VideoMemory|auto_generated|address_reg_b ;
wire [3:0] \u1|VideoMemory|auto_generated|decode2|w_anode422w ;
wire [3:0] \u1|VideoMemory|auto_generated|rden_decode_b|w_anode595w ;
wire [3:0] \u1|VideoMemory|auto_generated|decode2|w_anode326w ;
wire [3:0] \u1|VideoMemory|auto_generated|rden_decode_b|w_anode508w ;
wire [3:0] \u1|VideoMemory|auto_generated|decode2|w_anode343w ;
wire [3:0] \u1|VideoMemory|auto_generated|decode2|w_anode353w ;
wire [3:0] \u1|VideoMemory|auto_generated|decode2|w_anode383w ;
wire [3:0] \u1|VideoMemory|auto_generated|decode2|w_anode393w ;
wire [3:0] \u1|VideoMemory|auto_generated|decode2|w_anode403w ;
wire [3:0] \k1|KEY_out ;
wire [3:0] \k1|KEY_q ;
wire [3:0] \k1|KEY_d2 ;
wire [3:0] \k1|KEY_d1 ;

wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [1:0] \u1|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \u1|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \u1|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [63:0] \d1|Mult2~136_RESULTA_bus ;
wire [63:0] \d1|Mult2~477_RESULTA_bus ;
wire [63:0] \d1|Mult3~44_RESULTA_bus ;
wire [63:0] \d1|Mult0~136_RESULTA_bus ;
wire [63:0] \d1|Mult0~477_RESULTA_bus ;
wire [63:0] \d1|Mult1~44_RESULTA_bus ;
wire [63:0] \d1|Mult3~405_RESULTA_bus ;
wire [63:0] \d1|Mult1~405_RESULTA_bus ;
wire [7:0] \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \u1|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \u1|VideoMemory|auto_generated|ram_block1a29  = \u1|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \u1|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \u1|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \u1|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \d1|Mult2~136_resulta  = \d1|Mult2~136_RESULTA_bus [0];
assign \d1|Mult2~137  = \d1|Mult2~136_RESULTA_bus [1];
assign \d1|Mult2~138  = \d1|Mult2~136_RESULTA_bus [2];
assign \d1|Mult2~139  = \d1|Mult2~136_RESULTA_bus [3];
assign \d1|Mult2~140  = \d1|Mult2~136_RESULTA_bus [4];
assign \d1|Mult2~141  = \d1|Mult2~136_RESULTA_bus [5];
assign \d1|Mult2~142  = \d1|Mult2~136_RESULTA_bus [6];
assign \d1|Mult2~143  = \d1|Mult2~136_RESULTA_bus [7];
assign \d1|Mult2~144  = \d1|Mult2~136_RESULTA_bus [8];
assign \d1|Mult2~145  = \d1|Mult2~136_RESULTA_bus [9];
assign \d1|Mult2~146  = \d1|Mult2~136_RESULTA_bus [10];
assign \d1|Mult2~147  = \d1|Mult2~136_RESULTA_bus [11];
assign \d1|Mult2~148  = \d1|Mult2~136_RESULTA_bus [12];
assign \d1|Mult2~149  = \d1|Mult2~136_RESULTA_bus [13];
assign \d1|Mult2~150  = \d1|Mult2~136_RESULTA_bus [14];
assign \d1|Mult2~151  = \d1|Mult2~136_RESULTA_bus [15];
assign \d1|Mult2~152  = \d1|Mult2~136_RESULTA_bus [16];
assign \d1|Mult2~153  = \d1|Mult2~136_RESULTA_bus [17];
assign \d1|Mult2~154  = \d1|Mult2~136_RESULTA_bus [18];
assign \d1|Mult2~155  = \d1|Mult2~136_RESULTA_bus [19];
assign \d1|Mult2~156  = \d1|Mult2~136_RESULTA_bus [20];
assign \d1|Mult2~157  = \d1|Mult2~136_RESULTA_bus [21];
assign \d1|Mult2~158  = \d1|Mult2~136_RESULTA_bus [22];
assign \d1|Mult2~159  = \d1|Mult2~136_RESULTA_bus [23];
assign \d1|Mult2~160  = \d1|Mult2~136_RESULTA_bus [24];
assign \d1|Mult2~161  = \d1|Mult2~136_RESULTA_bus [25];
assign \d1|Mult2~162  = \d1|Mult2~136_RESULTA_bus [26];
assign \d1|Mult2~163  = \d1|Mult2~136_RESULTA_bus [27];
assign \d1|Mult2~164  = \d1|Mult2~136_RESULTA_bus [28];
assign \d1|Mult2~165  = \d1|Mult2~136_RESULTA_bus [29];
assign \d1|Mult2~166  = \d1|Mult2~136_RESULTA_bus [30];
assign \d1|Mult2~167  = \d1|Mult2~136_RESULTA_bus [31];
assign \d1|Mult2~168  = \d1|Mult2~136_RESULTA_bus [32];
assign \d1|Mult2~169  = \d1|Mult2~136_RESULTA_bus [33];
assign \d1|Mult2~170  = \d1|Mult2~136_RESULTA_bus [34];
assign \d1|Mult2~171  = \d1|Mult2~136_RESULTA_bus [35];
assign \d1|Mult2~172  = \d1|Mult2~136_RESULTA_bus [36];
assign \d1|Mult2~173  = \d1|Mult2~136_RESULTA_bus [37];
assign \d1|Mult2~174  = \d1|Mult2~136_RESULTA_bus [38];
assign \d1|Mult2~175  = \d1|Mult2~136_RESULTA_bus [39];
assign \d1|Mult2~176  = \d1|Mult2~136_RESULTA_bus [40];
assign \d1|Mult2~177  = \d1|Mult2~136_RESULTA_bus [41];
assign \d1|Mult2~178  = \d1|Mult2~136_RESULTA_bus [42];
assign \d1|Mult2~179  = \d1|Mult2~136_RESULTA_bus [43];
assign \d1|Mult2~180  = \d1|Mult2~136_RESULTA_bus [44];
assign \d1|Mult2~181  = \d1|Mult2~136_RESULTA_bus [45];
assign \d1|Mult2~182  = \d1|Mult2~136_RESULTA_bus [46];
assign \d1|Mult2~183  = \d1|Mult2~136_RESULTA_bus [47];
assign \d1|Mult2~184  = \d1|Mult2~136_RESULTA_bus [48];
assign \d1|Mult2~185  = \d1|Mult2~136_RESULTA_bus [49];
assign \d1|Mult2~186  = \d1|Mult2~136_RESULTA_bus [50];
assign \d1|Mult2~187  = \d1|Mult2~136_RESULTA_bus [51];
assign \d1|Mult2~188  = \d1|Mult2~136_RESULTA_bus [52];
assign \d1|Mult2~189  = \d1|Mult2~136_RESULTA_bus [53];
assign \d1|Mult2~190  = \d1|Mult2~136_RESULTA_bus [54];
assign \d1|Mult2~191  = \d1|Mult2~136_RESULTA_bus [55];
assign \d1|Mult2~192  = \d1|Mult2~136_RESULTA_bus [56];
assign \d1|Mult2~193  = \d1|Mult2~136_RESULTA_bus [57];
assign \d1|Mult2~194  = \d1|Mult2~136_RESULTA_bus [58];
assign \d1|Mult2~195  = \d1|Mult2~136_RESULTA_bus [59];
assign \d1|Mult2~196  = \d1|Mult2~136_RESULTA_bus [60];
assign \d1|Mult2~197  = \d1|Mult2~136_RESULTA_bus [61];
assign \d1|Mult2~198  = \d1|Mult2~136_RESULTA_bus [62];
assign \d1|Mult2~199  = \d1|Mult2~136_RESULTA_bus [63];

assign \d1|Mult2~477_resulta  = \d1|Mult2~477_RESULTA_bus [0];
assign \d1|Mult2~478  = \d1|Mult2~477_RESULTA_bus [1];
assign \d1|Mult2~479  = \d1|Mult2~477_RESULTA_bus [2];
assign \d1|Mult2~480  = \d1|Mult2~477_RESULTA_bus [3];
assign \d1|Mult2~481  = \d1|Mult2~477_RESULTA_bus [4];
assign \d1|Mult2~482  = \d1|Mult2~477_RESULTA_bus [5];
assign \d1|Mult2~483  = \d1|Mult2~477_RESULTA_bus [6];
assign \d1|Mult2~484  = \d1|Mult2~477_RESULTA_bus [7];
assign \d1|Mult2~485  = \d1|Mult2~477_RESULTA_bus [8];
assign \d1|Mult2~486  = \d1|Mult2~477_RESULTA_bus [9];
assign \d1|Mult2~487  = \d1|Mult2~477_RESULTA_bus [10];
assign \d1|Mult2~488  = \d1|Mult2~477_RESULTA_bus [11];
assign \d1|Mult2~489  = \d1|Mult2~477_RESULTA_bus [12];
assign \d1|Mult2~490  = \d1|Mult2~477_RESULTA_bus [13];
assign \d1|Mult2~491  = \d1|Mult2~477_RESULTA_bus [14];
assign \d1|Mult2~492  = \d1|Mult2~477_RESULTA_bus [15];
assign \d1|Mult2~493  = \d1|Mult2~477_RESULTA_bus [16];
assign \d1|Mult2~494  = \d1|Mult2~477_RESULTA_bus [17];
assign \d1|Mult2~495  = \d1|Mult2~477_RESULTA_bus [18];
assign \d1|Mult2~496  = \d1|Mult2~477_RESULTA_bus [19];
assign \d1|Mult2~497  = \d1|Mult2~477_RESULTA_bus [20];
assign \d1|Mult2~498  = \d1|Mult2~477_RESULTA_bus [21];
assign \d1|Mult2~499  = \d1|Mult2~477_RESULTA_bus [22];
assign \d1|Mult2~500  = \d1|Mult2~477_RESULTA_bus [23];
assign \d1|Mult2~501  = \d1|Mult2~477_RESULTA_bus [24];
assign \d1|Mult2~502  = \d1|Mult2~477_RESULTA_bus [25];
assign \d1|Mult2~503  = \d1|Mult2~477_RESULTA_bus [26];
assign \d1|Mult2~504  = \d1|Mult2~477_RESULTA_bus [27];
assign \d1|Mult2~505  = \d1|Mult2~477_RESULTA_bus [28];
assign \d1|Mult2~506  = \d1|Mult2~477_RESULTA_bus [29];
assign \d1|Mult2~507  = \d1|Mult2~477_RESULTA_bus [30];
assign \d1|Mult2~508  = \d1|Mult2~477_RESULTA_bus [31];
assign \d1|Mult2~509  = \d1|Mult2~477_RESULTA_bus [32];
assign \d1|Mult2~510  = \d1|Mult2~477_RESULTA_bus [33];
assign \d1|Mult2~511  = \d1|Mult2~477_RESULTA_bus [34];
assign \d1|Mult2~512  = \d1|Mult2~477_RESULTA_bus [35];
assign \d1|Mult2~513  = \d1|Mult2~477_RESULTA_bus [36];
assign \d1|Mult2~514  = \d1|Mult2~477_RESULTA_bus [37];
assign \d1|Mult2~515  = \d1|Mult2~477_RESULTA_bus [38];
assign \d1|Mult2~516  = \d1|Mult2~477_RESULTA_bus [39];
assign \d1|Mult2~517  = \d1|Mult2~477_RESULTA_bus [40];
assign \d1|Mult2~518  = \d1|Mult2~477_RESULTA_bus [41];
assign \d1|Mult2~519  = \d1|Mult2~477_RESULTA_bus [42];
assign \d1|Mult2~520  = \d1|Mult2~477_RESULTA_bus [43];
assign \d1|Mult2~521  = \d1|Mult2~477_RESULTA_bus [44];
assign \d1|Mult2~522  = \d1|Mult2~477_RESULTA_bus [45];
assign \d1|Mult2~523  = \d1|Mult2~477_RESULTA_bus [46];
assign \d1|Mult2~524  = \d1|Mult2~477_RESULTA_bus [47];
assign \d1|Mult2~525  = \d1|Mult2~477_RESULTA_bus [48];
assign \d1|Mult2~526  = \d1|Mult2~477_RESULTA_bus [49];
assign \d1|Mult2~527  = \d1|Mult2~477_RESULTA_bus [50];
assign \d1|Mult2~528  = \d1|Mult2~477_RESULTA_bus [51];
assign \d1|Mult2~529  = \d1|Mult2~477_RESULTA_bus [52];
assign \d1|Mult2~530  = \d1|Mult2~477_RESULTA_bus [53];
assign \d1|Mult2~531  = \d1|Mult2~477_RESULTA_bus [54];
assign \d1|Mult2~532  = \d1|Mult2~477_RESULTA_bus [55];
assign \d1|Mult2~533  = \d1|Mult2~477_RESULTA_bus [56];
assign \d1|Mult2~534  = \d1|Mult2~477_RESULTA_bus [57];
assign \d1|Mult2~535  = \d1|Mult2~477_RESULTA_bus [58];
assign \d1|Mult2~536  = \d1|Mult2~477_RESULTA_bus [59];
assign \d1|Mult2~537  = \d1|Mult2~477_RESULTA_bus [60];
assign \d1|Mult2~538  = \d1|Mult2~477_RESULTA_bus [61];
assign \d1|Mult2~539  = \d1|Mult2~477_RESULTA_bus [62];
assign \d1|Mult2~540  = \d1|Mult2~477_RESULTA_bus [63];

assign \d1|Mult3~44_resulta  = \d1|Mult3~44_RESULTA_bus [0];
assign \d1|Mult3~45  = \d1|Mult3~44_RESULTA_bus [1];
assign \d1|Mult3~46  = \d1|Mult3~44_RESULTA_bus [2];
assign \d1|Mult3~47  = \d1|Mult3~44_RESULTA_bus [3];
assign \d1|Mult3~48  = \d1|Mult3~44_RESULTA_bus [4];
assign \d1|Mult3~49  = \d1|Mult3~44_RESULTA_bus [5];
assign \d1|Mult3~50  = \d1|Mult3~44_RESULTA_bus [6];
assign \d1|Mult3~51  = \d1|Mult3~44_RESULTA_bus [7];
assign \d1|Mult3~52  = \d1|Mult3~44_RESULTA_bus [8];
assign \d1|Mult3~53  = \d1|Mult3~44_RESULTA_bus [9];
assign \d1|Mult3~54  = \d1|Mult3~44_RESULTA_bus [10];
assign \d1|Mult3~55  = \d1|Mult3~44_RESULTA_bus [11];
assign \d1|Mult3~56  = \d1|Mult3~44_RESULTA_bus [12];
assign \d1|Mult3~57  = \d1|Mult3~44_RESULTA_bus [13];
assign \d1|Mult3~58  = \d1|Mult3~44_RESULTA_bus [14];
assign \d1|Mult3~59  = \d1|Mult3~44_RESULTA_bus [15];
assign \d1|Mult3~60  = \d1|Mult3~44_RESULTA_bus [16];
assign \d1|Mult3~61  = \d1|Mult3~44_RESULTA_bus [17];
assign \d1|Mult3~62  = \d1|Mult3~44_RESULTA_bus [18];
assign \d1|Mult3~63  = \d1|Mult3~44_RESULTA_bus [19];
assign \d1|Mult3~64  = \d1|Mult3~44_RESULTA_bus [20];
assign \d1|Mult3~65  = \d1|Mult3~44_RESULTA_bus [21];
assign \d1|Mult3~66  = \d1|Mult3~44_RESULTA_bus [22];
assign \d1|Mult3~67  = \d1|Mult3~44_RESULTA_bus [23];
assign \d1|Mult3~68  = \d1|Mult3~44_RESULTA_bus [24];
assign \d1|Mult3~69  = \d1|Mult3~44_RESULTA_bus [25];
assign \d1|Mult3~70  = \d1|Mult3~44_RESULTA_bus [26];
assign \d1|Mult3~71  = \d1|Mult3~44_RESULTA_bus [27];
assign \d1|Mult3~72  = \d1|Mult3~44_RESULTA_bus [28];
assign \d1|Mult3~73  = \d1|Mult3~44_RESULTA_bus [29];
assign \d1|Mult3~74  = \d1|Mult3~44_RESULTA_bus [30];
assign \d1|Mult3~75  = \d1|Mult3~44_RESULTA_bus [31];
assign \d1|Mult3~76  = \d1|Mult3~44_RESULTA_bus [32];
assign \d1|Mult3~77  = \d1|Mult3~44_RESULTA_bus [33];
assign \d1|Mult3~78  = \d1|Mult3~44_RESULTA_bus [34];
assign \d1|Mult3~79  = \d1|Mult3~44_RESULTA_bus [35];
assign \d1|Mult3~80  = \d1|Mult3~44_RESULTA_bus [36];
assign \d1|Mult3~81  = \d1|Mult3~44_RESULTA_bus [37];
assign \d1|Mult3~82  = \d1|Mult3~44_RESULTA_bus [38];
assign \d1|Mult3~83  = \d1|Mult3~44_RESULTA_bus [39];
assign \d1|Mult3~84  = \d1|Mult3~44_RESULTA_bus [40];
assign \d1|Mult3~85  = \d1|Mult3~44_RESULTA_bus [41];
assign \d1|Mult3~86  = \d1|Mult3~44_RESULTA_bus [42];
assign \d1|Mult3~87  = \d1|Mult3~44_RESULTA_bus [43];
assign \d1|Mult3~88  = \d1|Mult3~44_RESULTA_bus [44];
assign \d1|Mult3~89  = \d1|Mult3~44_RESULTA_bus [45];
assign \d1|Mult3~90  = \d1|Mult3~44_RESULTA_bus [46];
assign \d1|Mult3~91  = \d1|Mult3~44_RESULTA_bus [47];
assign \d1|Mult3~92  = \d1|Mult3~44_RESULTA_bus [48];
assign \d1|Mult3~93  = \d1|Mult3~44_RESULTA_bus [49];
assign \d1|Mult3~94  = \d1|Mult3~44_RESULTA_bus [50];
assign \d1|Mult3~95  = \d1|Mult3~44_RESULTA_bus [51];
assign \d1|Mult3~96  = \d1|Mult3~44_RESULTA_bus [52];
assign \d1|Mult3~97  = \d1|Mult3~44_RESULTA_bus [53];
assign \d1|Mult3~98  = \d1|Mult3~44_RESULTA_bus [54];
assign \d1|Mult3~99  = \d1|Mult3~44_RESULTA_bus [55];
assign \d1|Mult3~100  = \d1|Mult3~44_RESULTA_bus [56];
assign \d1|Mult3~101  = \d1|Mult3~44_RESULTA_bus [57];
assign \d1|Mult3~102  = \d1|Mult3~44_RESULTA_bus [58];
assign \d1|Mult3~103  = \d1|Mult3~44_RESULTA_bus [59];
assign \d1|Mult3~104  = \d1|Mult3~44_RESULTA_bus [60];
assign \d1|Mult3~105  = \d1|Mult3~44_RESULTA_bus [61];
assign \d1|Mult3~106  = \d1|Mult3~44_RESULTA_bus [62];
assign \d1|Mult3~107  = \d1|Mult3~44_RESULTA_bus [63];

assign \d1|Mult0~136_resulta  = \d1|Mult0~136_RESULTA_bus [0];
assign \d1|Mult0~137  = \d1|Mult0~136_RESULTA_bus [1];
assign \d1|Mult0~138  = \d1|Mult0~136_RESULTA_bus [2];
assign \d1|Mult0~139  = \d1|Mult0~136_RESULTA_bus [3];
assign \d1|Mult0~140  = \d1|Mult0~136_RESULTA_bus [4];
assign \d1|Mult0~141  = \d1|Mult0~136_RESULTA_bus [5];
assign \d1|Mult0~142  = \d1|Mult0~136_RESULTA_bus [6];
assign \d1|Mult0~143  = \d1|Mult0~136_RESULTA_bus [7];
assign \d1|Mult0~144  = \d1|Mult0~136_RESULTA_bus [8];
assign \d1|Mult0~145  = \d1|Mult0~136_RESULTA_bus [9];
assign \d1|Mult0~146  = \d1|Mult0~136_RESULTA_bus [10];
assign \d1|Mult0~147  = \d1|Mult0~136_RESULTA_bus [11];
assign \d1|Mult0~148  = \d1|Mult0~136_RESULTA_bus [12];
assign \d1|Mult0~149  = \d1|Mult0~136_RESULTA_bus [13];
assign \d1|Mult0~150  = \d1|Mult0~136_RESULTA_bus [14];
assign \d1|Mult0~151  = \d1|Mult0~136_RESULTA_bus [15];
assign \d1|Mult0~152  = \d1|Mult0~136_RESULTA_bus [16];
assign \d1|Mult0~153  = \d1|Mult0~136_RESULTA_bus [17];
assign \d1|Mult0~154  = \d1|Mult0~136_RESULTA_bus [18];
assign \d1|Mult0~155  = \d1|Mult0~136_RESULTA_bus [19];
assign \d1|Mult0~156  = \d1|Mult0~136_RESULTA_bus [20];
assign \d1|Mult0~157  = \d1|Mult0~136_RESULTA_bus [21];
assign \d1|Mult0~158  = \d1|Mult0~136_RESULTA_bus [22];
assign \d1|Mult0~159  = \d1|Mult0~136_RESULTA_bus [23];
assign \d1|Mult0~160  = \d1|Mult0~136_RESULTA_bus [24];
assign \d1|Mult0~161  = \d1|Mult0~136_RESULTA_bus [25];
assign \d1|Mult0~162  = \d1|Mult0~136_RESULTA_bus [26];
assign \d1|Mult0~163  = \d1|Mult0~136_RESULTA_bus [27];
assign \d1|Mult0~164  = \d1|Mult0~136_RESULTA_bus [28];
assign \d1|Mult0~165  = \d1|Mult0~136_RESULTA_bus [29];
assign \d1|Mult0~166  = \d1|Mult0~136_RESULTA_bus [30];
assign \d1|Mult0~167  = \d1|Mult0~136_RESULTA_bus [31];
assign \d1|Mult0~168  = \d1|Mult0~136_RESULTA_bus [32];
assign \d1|Mult0~169  = \d1|Mult0~136_RESULTA_bus [33];
assign \d1|Mult0~170  = \d1|Mult0~136_RESULTA_bus [34];
assign \d1|Mult0~171  = \d1|Mult0~136_RESULTA_bus [35];
assign \d1|Mult0~172  = \d1|Mult0~136_RESULTA_bus [36];
assign \d1|Mult0~173  = \d1|Mult0~136_RESULTA_bus [37];
assign \d1|Mult0~174  = \d1|Mult0~136_RESULTA_bus [38];
assign \d1|Mult0~175  = \d1|Mult0~136_RESULTA_bus [39];
assign \d1|Mult0~176  = \d1|Mult0~136_RESULTA_bus [40];
assign \d1|Mult0~177  = \d1|Mult0~136_RESULTA_bus [41];
assign \d1|Mult0~178  = \d1|Mult0~136_RESULTA_bus [42];
assign \d1|Mult0~179  = \d1|Mult0~136_RESULTA_bus [43];
assign \d1|Mult0~180  = \d1|Mult0~136_RESULTA_bus [44];
assign \d1|Mult0~181  = \d1|Mult0~136_RESULTA_bus [45];
assign \d1|Mult0~182  = \d1|Mult0~136_RESULTA_bus [46];
assign \d1|Mult0~183  = \d1|Mult0~136_RESULTA_bus [47];
assign \d1|Mult0~184  = \d1|Mult0~136_RESULTA_bus [48];
assign \d1|Mult0~185  = \d1|Mult0~136_RESULTA_bus [49];
assign \d1|Mult0~186  = \d1|Mult0~136_RESULTA_bus [50];
assign \d1|Mult0~187  = \d1|Mult0~136_RESULTA_bus [51];
assign \d1|Mult0~188  = \d1|Mult0~136_RESULTA_bus [52];
assign \d1|Mult0~189  = \d1|Mult0~136_RESULTA_bus [53];
assign \d1|Mult0~190  = \d1|Mult0~136_RESULTA_bus [54];
assign \d1|Mult0~191  = \d1|Mult0~136_RESULTA_bus [55];
assign \d1|Mult0~192  = \d1|Mult0~136_RESULTA_bus [56];
assign \d1|Mult0~193  = \d1|Mult0~136_RESULTA_bus [57];
assign \d1|Mult0~194  = \d1|Mult0~136_RESULTA_bus [58];
assign \d1|Mult0~195  = \d1|Mult0~136_RESULTA_bus [59];
assign \d1|Mult0~196  = \d1|Mult0~136_RESULTA_bus [60];
assign \d1|Mult0~197  = \d1|Mult0~136_RESULTA_bus [61];
assign \d1|Mult0~198  = \d1|Mult0~136_RESULTA_bus [62];
assign \d1|Mult0~199  = \d1|Mult0~136_RESULTA_bus [63];

assign \d1|Mult0~477_resulta  = \d1|Mult0~477_RESULTA_bus [0];
assign \d1|Mult0~478  = \d1|Mult0~477_RESULTA_bus [1];
assign \d1|Mult0~479  = \d1|Mult0~477_RESULTA_bus [2];
assign \d1|Mult0~480  = \d1|Mult0~477_RESULTA_bus [3];
assign \d1|Mult0~481  = \d1|Mult0~477_RESULTA_bus [4];
assign \d1|Mult0~482  = \d1|Mult0~477_RESULTA_bus [5];
assign \d1|Mult0~483  = \d1|Mult0~477_RESULTA_bus [6];
assign \d1|Mult0~484  = \d1|Mult0~477_RESULTA_bus [7];
assign \d1|Mult0~485  = \d1|Mult0~477_RESULTA_bus [8];
assign \d1|Mult0~486  = \d1|Mult0~477_RESULTA_bus [9];
assign \d1|Mult0~487  = \d1|Mult0~477_RESULTA_bus [10];
assign \d1|Mult0~488  = \d1|Mult0~477_RESULTA_bus [11];
assign \d1|Mult0~489  = \d1|Mult0~477_RESULTA_bus [12];
assign \d1|Mult0~490  = \d1|Mult0~477_RESULTA_bus [13];
assign \d1|Mult0~491  = \d1|Mult0~477_RESULTA_bus [14];
assign \d1|Mult0~492  = \d1|Mult0~477_RESULTA_bus [15];
assign \d1|Mult0~493  = \d1|Mult0~477_RESULTA_bus [16];
assign \d1|Mult0~494  = \d1|Mult0~477_RESULTA_bus [17];
assign \d1|Mult0~495  = \d1|Mult0~477_RESULTA_bus [18];
assign \d1|Mult0~496  = \d1|Mult0~477_RESULTA_bus [19];
assign \d1|Mult0~497  = \d1|Mult0~477_RESULTA_bus [20];
assign \d1|Mult0~498  = \d1|Mult0~477_RESULTA_bus [21];
assign \d1|Mult0~499  = \d1|Mult0~477_RESULTA_bus [22];
assign \d1|Mult0~500  = \d1|Mult0~477_RESULTA_bus [23];
assign \d1|Mult0~501  = \d1|Mult0~477_RESULTA_bus [24];
assign \d1|Mult0~502  = \d1|Mult0~477_RESULTA_bus [25];
assign \d1|Mult0~503  = \d1|Mult0~477_RESULTA_bus [26];
assign \d1|Mult0~504  = \d1|Mult0~477_RESULTA_bus [27];
assign \d1|Mult0~505  = \d1|Mult0~477_RESULTA_bus [28];
assign \d1|Mult0~506  = \d1|Mult0~477_RESULTA_bus [29];
assign \d1|Mult0~507  = \d1|Mult0~477_RESULTA_bus [30];
assign \d1|Mult0~508  = \d1|Mult0~477_RESULTA_bus [31];
assign \d1|Mult0~509  = \d1|Mult0~477_RESULTA_bus [32];
assign \d1|Mult0~510  = \d1|Mult0~477_RESULTA_bus [33];
assign \d1|Mult0~511  = \d1|Mult0~477_RESULTA_bus [34];
assign \d1|Mult0~512  = \d1|Mult0~477_RESULTA_bus [35];
assign \d1|Mult0~513  = \d1|Mult0~477_RESULTA_bus [36];
assign \d1|Mult0~514  = \d1|Mult0~477_RESULTA_bus [37];
assign \d1|Mult0~515  = \d1|Mult0~477_RESULTA_bus [38];
assign \d1|Mult0~516  = \d1|Mult0~477_RESULTA_bus [39];
assign \d1|Mult0~517  = \d1|Mult0~477_RESULTA_bus [40];
assign \d1|Mult0~518  = \d1|Mult0~477_RESULTA_bus [41];
assign \d1|Mult0~519  = \d1|Mult0~477_RESULTA_bus [42];
assign \d1|Mult0~520  = \d1|Mult0~477_RESULTA_bus [43];
assign \d1|Mult0~521  = \d1|Mult0~477_RESULTA_bus [44];
assign \d1|Mult0~522  = \d1|Mult0~477_RESULTA_bus [45];
assign \d1|Mult0~523  = \d1|Mult0~477_RESULTA_bus [46];
assign \d1|Mult0~524  = \d1|Mult0~477_RESULTA_bus [47];
assign \d1|Mult0~525  = \d1|Mult0~477_RESULTA_bus [48];
assign \d1|Mult0~526  = \d1|Mult0~477_RESULTA_bus [49];
assign \d1|Mult0~527  = \d1|Mult0~477_RESULTA_bus [50];
assign \d1|Mult0~528  = \d1|Mult0~477_RESULTA_bus [51];
assign \d1|Mult0~529  = \d1|Mult0~477_RESULTA_bus [52];
assign \d1|Mult0~530  = \d1|Mult0~477_RESULTA_bus [53];
assign \d1|Mult0~531  = \d1|Mult0~477_RESULTA_bus [54];
assign \d1|Mult0~532  = \d1|Mult0~477_RESULTA_bus [55];
assign \d1|Mult0~533  = \d1|Mult0~477_RESULTA_bus [56];
assign \d1|Mult0~534  = \d1|Mult0~477_RESULTA_bus [57];
assign \d1|Mult0~535  = \d1|Mult0~477_RESULTA_bus [58];
assign \d1|Mult0~536  = \d1|Mult0~477_RESULTA_bus [59];
assign \d1|Mult0~537  = \d1|Mult0~477_RESULTA_bus [60];
assign \d1|Mult0~538  = \d1|Mult0~477_RESULTA_bus [61];
assign \d1|Mult0~539  = \d1|Mult0~477_RESULTA_bus [62];
assign \d1|Mult0~540  = \d1|Mult0~477_RESULTA_bus [63];

assign \d1|Mult1~44_resulta  = \d1|Mult1~44_RESULTA_bus [0];
assign \d1|Mult1~45  = \d1|Mult1~44_RESULTA_bus [1];
assign \d1|Mult1~46  = \d1|Mult1~44_RESULTA_bus [2];
assign \d1|Mult1~47  = \d1|Mult1~44_RESULTA_bus [3];
assign \d1|Mult1~48  = \d1|Mult1~44_RESULTA_bus [4];
assign \d1|Mult1~49  = \d1|Mult1~44_RESULTA_bus [5];
assign \d1|Mult1~50  = \d1|Mult1~44_RESULTA_bus [6];
assign \d1|Mult1~51  = \d1|Mult1~44_RESULTA_bus [7];
assign \d1|Mult1~52  = \d1|Mult1~44_RESULTA_bus [8];
assign \d1|Mult1~53  = \d1|Mult1~44_RESULTA_bus [9];
assign \d1|Mult1~54  = \d1|Mult1~44_RESULTA_bus [10];
assign \d1|Mult1~55  = \d1|Mult1~44_RESULTA_bus [11];
assign \d1|Mult1~56  = \d1|Mult1~44_RESULTA_bus [12];
assign \d1|Mult1~57  = \d1|Mult1~44_RESULTA_bus [13];
assign \d1|Mult1~58  = \d1|Mult1~44_RESULTA_bus [14];
assign \d1|Mult1~59  = \d1|Mult1~44_RESULTA_bus [15];
assign \d1|Mult1~60  = \d1|Mult1~44_RESULTA_bus [16];
assign \d1|Mult1~61  = \d1|Mult1~44_RESULTA_bus [17];
assign \d1|Mult1~62  = \d1|Mult1~44_RESULTA_bus [18];
assign \d1|Mult1~63  = \d1|Mult1~44_RESULTA_bus [19];
assign \d1|Mult1~64  = \d1|Mult1~44_RESULTA_bus [20];
assign \d1|Mult1~65  = \d1|Mult1~44_RESULTA_bus [21];
assign \d1|Mult1~66  = \d1|Mult1~44_RESULTA_bus [22];
assign \d1|Mult1~67  = \d1|Mult1~44_RESULTA_bus [23];
assign \d1|Mult1~68  = \d1|Mult1~44_RESULTA_bus [24];
assign \d1|Mult1~69  = \d1|Mult1~44_RESULTA_bus [25];
assign \d1|Mult1~70  = \d1|Mult1~44_RESULTA_bus [26];
assign \d1|Mult1~71  = \d1|Mult1~44_RESULTA_bus [27];
assign \d1|Mult1~72  = \d1|Mult1~44_RESULTA_bus [28];
assign \d1|Mult1~73  = \d1|Mult1~44_RESULTA_bus [29];
assign \d1|Mult1~74  = \d1|Mult1~44_RESULTA_bus [30];
assign \d1|Mult1~75  = \d1|Mult1~44_RESULTA_bus [31];
assign \d1|Mult1~76  = \d1|Mult1~44_RESULTA_bus [32];
assign \d1|Mult1~77  = \d1|Mult1~44_RESULTA_bus [33];
assign \d1|Mult1~78  = \d1|Mult1~44_RESULTA_bus [34];
assign \d1|Mult1~79  = \d1|Mult1~44_RESULTA_bus [35];
assign \d1|Mult1~80  = \d1|Mult1~44_RESULTA_bus [36];
assign \d1|Mult1~81  = \d1|Mult1~44_RESULTA_bus [37];
assign \d1|Mult1~82  = \d1|Mult1~44_RESULTA_bus [38];
assign \d1|Mult1~83  = \d1|Mult1~44_RESULTA_bus [39];
assign \d1|Mult1~84  = \d1|Mult1~44_RESULTA_bus [40];
assign \d1|Mult1~85  = \d1|Mult1~44_RESULTA_bus [41];
assign \d1|Mult1~86  = \d1|Mult1~44_RESULTA_bus [42];
assign \d1|Mult1~87  = \d1|Mult1~44_RESULTA_bus [43];
assign \d1|Mult1~88  = \d1|Mult1~44_RESULTA_bus [44];
assign \d1|Mult1~89  = \d1|Mult1~44_RESULTA_bus [45];
assign \d1|Mult1~90  = \d1|Mult1~44_RESULTA_bus [46];
assign \d1|Mult1~91  = \d1|Mult1~44_RESULTA_bus [47];
assign \d1|Mult1~92  = \d1|Mult1~44_RESULTA_bus [48];
assign \d1|Mult1~93  = \d1|Mult1~44_RESULTA_bus [49];
assign \d1|Mult1~94  = \d1|Mult1~44_RESULTA_bus [50];
assign \d1|Mult1~95  = \d1|Mult1~44_RESULTA_bus [51];
assign \d1|Mult1~96  = \d1|Mult1~44_RESULTA_bus [52];
assign \d1|Mult1~97  = \d1|Mult1~44_RESULTA_bus [53];
assign \d1|Mult1~98  = \d1|Mult1~44_RESULTA_bus [54];
assign \d1|Mult1~99  = \d1|Mult1~44_RESULTA_bus [55];
assign \d1|Mult1~100  = \d1|Mult1~44_RESULTA_bus [56];
assign \d1|Mult1~101  = \d1|Mult1~44_RESULTA_bus [57];
assign \d1|Mult1~102  = \d1|Mult1~44_RESULTA_bus [58];
assign \d1|Mult1~103  = \d1|Mult1~44_RESULTA_bus [59];
assign \d1|Mult1~104  = \d1|Mult1~44_RESULTA_bus [60];
assign \d1|Mult1~105  = \d1|Mult1~44_RESULTA_bus [61];
assign \d1|Mult1~106  = \d1|Mult1~44_RESULTA_bus [62];
assign \d1|Mult1~107  = \d1|Mult1~44_RESULTA_bus [63];

assign \d1|Mult3~405_resulta  = \d1|Mult3~405_RESULTA_bus [0];
assign \d1|Mult3~406  = \d1|Mult3~405_RESULTA_bus [1];
assign \d1|Mult3~407  = \d1|Mult3~405_RESULTA_bus [2];
assign \d1|Mult3~408  = \d1|Mult3~405_RESULTA_bus [3];
assign \d1|Mult3~409  = \d1|Mult3~405_RESULTA_bus [4];
assign \d1|Mult3~410  = \d1|Mult3~405_RESULTA_bus [5];
assign \d1|Mult3~411  = \d1|Mult3~405_RESULTA_bus [6];
assign \d1|Mult3~412  = \d1|Mult3~405_RESULTA_bus [7];
assign \d1|Mult3~413  = \d1|Mult3~405_RESULTA_bus [8];
assign \d1|Mult3~414  = \d1|Mult3~405_RESULTA_bus [9];
assign \d1|Mult3~415  = \d1|Mult3~405_RESULTA_bus [10];
assign \d1|Mult3~416  = \d1|Mult3~405_RESULTA_bus [11];
assign \d1|Mult3~417  = \d1|Mult3~405_RESULTA_bus [12];
assign \d1|Mult3~418  = \d1|Mult3~405_RESULTA_bus [13];
assign \d1|Mult3~419  = \d1|Mult3~405_RESULTA_bus [14];
assign \d1|Mult3~420  = \d1|Mult3~405_RESULTA_bus [15];
assign \d1|Mult3~421  = \d1|Mult3~405_RESULTA_bus [16];
assign \d1|Mult3~422  = \d1|Mult3~405_RESULTA_bus [17];
assign \d1|Mult3~423  = \d1|Mult3~405_RESULTA_bus [18];
assign \d1|Mult3~424  = \d1|Mult3~405_RESULTA_bus [19];
assign \d1|Mult3~425  = \d1|Mult3~405_RESULTA_bus [20];
assign \d1|Mult3~426  = \d1|Mult3~405_RESULTA_bus [21];
assign \d1|Mult3~427  = \d1|Mult3~405_RESULTA_bus [22];
assign \d1|Mult3~428  = \d1|Mult3~405_RESULTA_bus [23];
assign \d1|Mult3~429  = \d1|Mult3~405_RESULTA_bus [24];
assign \d1|Mult3~430  = \d1|Mult3~405_RESULTA_bus [25];
assign \d1|Mult3~431  = \d1|Mult3~405_RESULTA_bus [26];
assign \d1|Mult3~432  = \d1|Mult3~405_RESULTA_bus [27];
assign \d1|Mult3~433  = \d1|Mult3~405_RESULTA_bus [28];
assign \d1|Mult3~434  = \d1|Mult3~405_RESULTA_bus [29];
assign \d1|Mult3~435  = \d1|Mult3~405_RESULTA_bus [30];
assign \d1|Mult3~436  = \d1|Mult3~405_RESULTA_bus [31];
assign \d1|Mult3~437  = \d1|Mult3~405_RESULTA_bus [32];
assign \d1|Mult3~438  = \d1|Mult3~405_RESULTA_bus [33];
assign \d1|Mult3~439  = \d1|Mult3~405_RESULTA_bus [34];
assign \d1|Mult3~440  = \d1|Mult3~405_RESULTA_bus [35];
assign \d1|Mult3~441  = \d1|Mult3~405_RESULTA_bus [36];
assign \d1|Mult3~442  = \d1|Mult3~405_RESULTA_bus [37];
assign \d1|Mult3~443  = \d1|Mult3~405_RESULTA_bus [38];
assign \d1|Mult3~444  = \d1|Mult3~405_RESULTA_bus [39];
assign \d1|Mult3~445  = \d1|Mult3~405_RESULTA_bus [40];
assign \d1|Mult3~446  = \d1|Mult3~405_RESULTA_bus [41];
assign \d1|Mult3~447  = \d1|Mult3~405_RESULTA_bus [42];
assign \d1|Mult3~448  = \d1|Mult3~405_RESULTA_bus [43];
assign \d1|Mult3~449  = \d1|Mult3~405_RESULTA_bus [44];
assign \d1|Mult3~450  = \d1|Mult3~405_RESULTA_bus [45];
assign \d1|Mult3~451  = \d1|Mult3~405_RESULTA_bus [46];
assign \d1|Mult3~452  = \d1|Mult3~405_RESULTA_bus [47];
assign \d1|Mult3~453  = \d1|Mult3~405_RESULTA_bus [48];
assign \d1|Mult3~454  = \d1|Mult3~405_RESULTA_bus [49];
assign \d1|Mult3~455  = \d1|Mult3~405_RESULTA_bus [50];
assign \d1|Mult3~456  = \d1|Mult3~405_RESULTA_bus [51];
assign \d1|Mult3~457  = \d1|Mult3~405_RESULTA_bus [52];
assign \d1|Mult3~458  = \d1|Mult3~405_RESULTA_bus [53];
assign \d1|Mult3~459  = \d1|Mult3~405_RESULTA_bus [54];
assign \d1|Mult3~460  = \d1|Mult3~405_RESULTA_bus [55];
assign \d1|Mult3~461  = \d1|Mult3~405_RESULTA_bus [56];
assign \d1|Mult3~462  = \d1|Mult3~405_RESULTA_bus [57];
assign \d1|Mult3~463  = \d1|Mult3~405_RESULTA_bus [58];
assign \d1|Mult3~464  = \d1|Mult3~405_RESULTA_bus [59];
assign \d1|Mult3~465  = \d1|Mult3~405_RESULTA_bus [60];
assign \d1|Mult3~466  = \d1|Mult3~405_RESULTA_bus [61];
assign \d1|Mult3~467  = \d1|Mult3~405_RESULTA_bus [62];
assign \d1|Mult3~468  = \d1|Mult3~405_RESULTA_bus [63];

assign \d1|Mult1~405_resulta  = \d1|Mult1~405_RESULTA_bus [0];
assign \d1|Mult1~406  = \d1|Mult1~405_RESULTA_bus [1];
assign \d1|Mult1~407  = \d1|Mult1~405_RESULTA_bus [2];
assign \d1|Mult1~408  = \d1|Mult1~405_RESULTA_bus [3];
assign \d1|Mult1~409  = \d1|Mult1~405_RESULTA_bus [4];
assign \d1|Mult1~410  = \d1|Mult1~405_RESULTA_bus [5];
assign \d1|Mult1~411  = \d1|Mult1~405_RESULTA_bus [6];
assign \d1|Mult1~412  = \d1|Mult1~405_RESULTA_bus [7];
assign \d1|Mult1~413  = \d1|Mult1~405_RESULTA_bus [8];
assign \d1|Mult1~414  = \d1|Mult1~405_RESULTA_bus [9];
assign \d1|Mult1~415  = \d1|Mult1~405_RESULTA_bus [10];
assign \d1|Mult1~416  = \d1|Mult1~405_RESULTA_bus [11];
assign \d1|Mult1~417  = \d1|Mult1~405_RESULTA_bus [12];
assign \d1|Mult1~418  = \d1|Mult1~405_RESULTA_bus [13];
assign \d1|Mult1~419  = \d1|Mult1~405_RESULTA_bus [14];
assign \d1|Mult1~420  = \d1|Mult1~405_RESULTA_bus [15];
assign \d1|Mult1~421  = \d1|Mult1~405_RESULTA_bus [16];
assign \d1|Mult1~422  = \d1|Mult1~405_RESULTA_bus [17];
assign \d1|Mult1~423  = \d1|Mult1~405_RESULTA_bus [18];
assign \d1|Mult1~424  = \d1|Mult1~405_RESULTA_bus [19];
assign \d1|Mult1~425  = \d1|Mult1~405_RESULTA_bus [20];
assign \d1|Mult1~426  = \d1|Mult1~405_RESULTA_bus [21];
assign \d1|Mult1~427  = \d1|Mult1~405_RESULTA_bus [22];
assign \d1|Mult1~428  = \d1|Mult1~405_RESULTA_bus [23];
assign \d1|Mult1~429  = \d1|Mult1~405_RESULTA_bus [24];
assign \d1|Mult1~430  = \d1|Mult1~405_RESULTA_bus [25];
assign \d1|Mult1~431  = \d1|Mult1~405_RESULTA_bus [26];
assign \d1|Mult1~432  = \d1|Mult1~405_RESULTA_bus [27];
assign \d1|Mult1~433  = \d1|Mult1~405_RESULTA_bus [28];
assign \d1|Mult1~434  = \d1|Mult1~405_RESULTA_bus [29];
assign \d1|Mult1~435  = \d1|Mult1~405_RESULTA_bus [30];
assign \d1|Mult1~436  = \d1|Mult1~405_RESULTA_bus [31];
assign \d1|Mult1~437  = \d1|Mult1~405_RESULTA_bus [32];
assign \d1|Mult1~438  = \d1|Mult1~405_RESULTA_bus [33];
assign \d1|Mult1~439  = \d1|Mult1~405_RESULTA_bus [34];
assign \d1|Mult1~440  = \d1|Mult1~405_RESULTA_bus [35];
assign \d1|Mult1~441  = \d1|Mult1~405_RESULTA_bus [36];
assign \d1|Mult1~442  = \d1|Mult1~405_RESULTA_bus [37];
assign \d1|Mult1~443  = \d1|Mult1~405_RESULTA_bus [38];
assign \d1|Mult1~444  = \d1|Mult1~405_RESULTA_bus [39];
assign \d1|Mult1~445  = \d1|Mult1~405_RESULTA_bus [40];
assign \d1|Mult1~446  = \d1|Mult1~405_RESULTA_bus [41];
assign \d1|Mult1~447  = \d1|Mult1~405_RESULTA_bus [42];
assign \d1|Mult1~448  = \d1|Mult1~405_RESULTA_bus [43];
assign \d1|Mult1~449  = \d1|Mult1~405_RESULTA_bus [44];
assign \d1|Mult1~450  = \d1|Mult1~405_RESULTA_bus [45];
assign \d1|Mult1~451  = \d1|Mult1~405_RESULTA_bus [46];
assign \d1|Mult1~452  = \d1|Mult1~405_RESULTA_bus [47];
assign \d1|Mult1~453  = \d1|Mult1~405_RESULTA_bus [48];
assign \d1|Mult1~454  = \d1|Mult1~405_RESULTA_bus [49];
assign \d1|Mult1~455  = \d1|Mult1~405_RESULTA_bus [50];
assign \d1|Mult1~456  = \d1|Mult1~405_RESULTA_bus [51];
assign \d1|Mult1~457  = \d1|Mult1~405_RESULTA_bus [52];
assign \d1|Mult1~458  = \d1|Mult1~405_RESULTA_bus [53];
assign \d1|Mult1~459  = \d1|Mult1~405_RESULTA_bus [54];
assign \d1|Mult1~460  = \d1|Mult1~405_RESULTA_bus [55];
assign \d1|Mult1~461  = \d1|Mult1~405_RESULTA_bus [56];
assign \d1|Mult1~462  = \d1|Mult1~405_RESULTA_bus [57];
assign \d1|Mult1~463  = \d1|Mult1~405_RESULTA_bus [58];
assign \d1|Mult1~464  = \d1|Mult1~405_RESULTA_bus [59];
assign \d1|Mult1~465  = \d1|Mult1~405_RESULTA_bus [60];
assign \d1|Mult1~466  = \d1|Mult1~405_RESULTA_bus [61];
assign \d1|Mult1~467  = \d1|Mult1~405_RESULTA_bus [62];
assign \d1|Mult1~468  = \d1|Mult1~405_RESULTA_bus [63];

assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\d1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\d1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\d1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\d1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\d1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\d1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\d1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\u1|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\u1|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\u1|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N27
cyclonev_lcell_comb \d1|score[0]~_wirecell (
// Equation(s):
// \d1|score[0]~_wirecell_combout  = ( !\d1|score [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\d1|score [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|score[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|score[0]~_wirecell .extended_lut = "off";
defparam \d1|score[0]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \d1|score[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N48
cyclonev_lcell_comb \d1|Add1~1 (
// Equation(s):
// \d1|Add1~1_combout  = ( \d1|score [2] & ( \d1|score [0] & ( !\d1|score [1] ) ) ) # ( !\d1|score [2] & ( \d1|score [0] & ( \d1|score [1] ) ) ) # ( \d1|score [2] & ( !\d1|score [0] ) )

	.dataa(gnd),
	.datab(!\d1|score [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\d1|score [2]),
	.dataf(!\d1|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~1 .extended_lut = "off";
defparam \d1|Add1~1 .lut_mask = 64'h0000FFFF3333CCCC;
defparam \d1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N0
cyclonev_lcell_comb \d1|Add0~1 (
// Equation(s):
// \d1|Add0~1_sumout  = SUM(( \d1|random_cnt [0] ) + ( VCC ) + ( !VCC ))
// \d1|Add0~2  = CARRY(( \d1|random_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|random_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~1_sumout ),
	.cout(\d1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~1 .extended_lut = "off";
defparam \d1|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N3
cyclonev_lcell_comb \d1|Add0~13 (
// Equation(s):
// \d1|Add0~13_sumout  = SUM(( \d1|random_cnt [1] ) + ( GND ) + ( \d1|Add0~2  ))
// \d1|Add0~14  = CARRY(( \d1|random_cnt [1] ) + ( GND ) + ( \d1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|random_cnt [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~13_sumout ),
	.cout(\d1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~13 .extended_lut = "off";
defparam \d1|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N4
dffeas \d1|random_cnt[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|random_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|random_cnt[1] .is_wysiwyg = "true";
defparam \d1|random_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N6
cyclonev_lcell_comb \d1|Add0~9 (
// Equation(s):
// \d1|Add0~9_sumout  = SUM(( \d1|random_cnt [2] ) + ( GND ) + ( \d1|Add0~14  ))
// \d1|Add0~10  = CARRY(( \d1|random_cnt [2] ) + ( GND ) + ( \d1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|random_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~9_sumout ),
	.cout(\d1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~9 .extended_lut = "off";
defparam \d1|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N7
dffeas \d1|random_cnt[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|random_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|random_cnt[2] .is_wysiwyg = "true";
defparam \d1|random_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N9
cyclonev_lcell_comb \d1|Add0~17 (
// Equation(s):
// \d1|Add0~17_sumout  = SUM(( \d1|random_cnt [3] ) + ( GND ) + ( \d1|Add0~10  ))
// \d1|Add0~18  = CARRY(( \d1|random_cnt [3] ) + ( GND ) + ( \d1|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|random_cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~17_sumout ),
	.cout(\d1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~17 .extended_lut = "off";
defparam \d1|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N10
dffeas \d1|random_cnt[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|random_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|random_cnt[3] .is_wysiwyg = "true";
defparam \d1|random_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N12
cyclonev_lcell_comb \d1|Add0~5 (
// Equation(s):
// \d1|Add0~5_sumout  = SUM(( \d1|random_cnt [4] ) + ( GND ) + ( \d1|Add0~18  ))
// \d1|Add0~6  = CARRY(( \d1|random_cnt [4] ) + ( GND ) + ( \d1|Add0~18  ))

	.dataa(gnd),
	.datab(!\d1|random_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~5_sumout ),
	.cout(\d1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~5 .extended_lut = "off";
defparam \d1|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N17
dffeas \d1|random_cnt[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|random_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|random_cnt[4] .is_wysiwyg = "true";
defparam \d1|random_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N15
cyclonev_lcell_comb \d1|Add0~29 (
// Equation(s):
// \d1|Add0~29_sumout  = SUM(( \d1|random_cnt [5] ) + ( GND ) + ( \d1|Add0~6  ))
// \d1|Add0~30  = CARRY(( \d1|random_cnt [5] ) + ( GND ) + ( \d1|Add0~6  ))

	.dataa(!\d1|random_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~29_sumout ),
	.cout(\d1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~29 .extended_lut = "off";
defparam \d1|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N29
dffeas \d1|random_cnt[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|random_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|random_cnt[5] .is_wysiwyg = "true";
defparam \d1|random_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N18
cyclonev_lcell_comb \d1|Add0~25 (
// Equation(s):
// \d1|Add0~25_sumout  = SUM(( \d1|random_cnt [6] ) + ( GND ) + ( \d1|Add0~30  ))
// \d1|Add0~26  = CARRY(( \d1|random_cnt [6] ) + ( GND ) + ( \d1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~25_sumout ),
	.cout(\d1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~25 .extended_lut = "off";
defparam \d1|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N23
dffeas \d1|random_cnt[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|random_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|random_cnt[6] .is_wysiwyg = "true";
defparam \d1|random_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N21
cyclonev_lcell_comb \d1|Add0~21 (
// Equation(s):
// \d1|Add0~21_sumout  = SUM(( \d1|random_cnt [7] ) + ( GND ) + ( \d1|Add0~26  ))

	.dataa(!\d1|random_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add0~21 .extended_lut = "off";
defparam \d1|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N26
dffeas \d1|random_cnt[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|random_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|random_cnt[7] .is_wysiwyg = "true";
defparam \d1|random_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y54_N5
dffeas \d1|random_cnt[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|random_cnt[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|random_cnt[1]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|random_cnt[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N48
cyclonev_lcell_comb \d1|LessThan0~0 (
// Equation(s):
// \d1|LessThan0~0_combout  = ( \d1|random_cnt [0] & ( (!\d1|random_cnt [3] & !\d1|random_cnt [2]) ) ) # ( !\d1|random_cnt [0] & ( (!\d1|random_cnt [3] & ((!\d1|random_cnt [2]) # (!\d1|random_cnt[1]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\d1|random_cnt [3]),
	.datac(!\d1|random_cnt [2]),
	.datad(!\d1|random_cnt[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\d1|random_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~0 .extended_lut = "off";
defparam \d1|LessThan0~0 .lut_mask = 64'hCCC0CCC0C0C0C0C0;
defparam \d1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N57
cyclonev_lcell_comb \d1|LessThan0~1 (
// Equation(s):
// \d1|LessThan0~1_combout  = ( \d1|LessThan0~0_combout  & ( (\d1|random_cnt [7] & ((\d1|random_cnt [6]) # (\d1|random_cnt [5]))) ) ) # ( !\d1|LessThan0~0_combout  & ( (\d1|random_cnt [7] & (((\d1|random_cnt [4]) # (\d1|random_cnt [6])) # (\d1|random_cnt 
// [5]))) ) )

	.dataa(!\d1|random_cnt [5]),
	.datab(!\d1|random_cnt [6]),
	.datac(!\d1|random_cnt [7]),
	.datad(!\d1|random_cnt [4]),
	.datae(gnd),
	.dataf(!\d1|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan0~1 .extended_lut = "off";
defparam \d1|LessThan0~1 .lut_mask = 64'h070F070F07070707;
defparam \d1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N1
dffeas \d1|random_cnt[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|random_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|random_cnt[0] .is_wysiwyg = "true";
defparam \d1|random_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y54_N2
dffeas \d1|random_cnt[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|random_cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|random_cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|random_cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N30
cyclonev_lcell_comb \d1|Add9~1 (
// Equation(s):
// \d1|Add9~1_sumout  = SUM(( \d1|random_cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \d1|Add9~2  = CARRY(( \d1|random_cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~1_sumout ),
	.cout(\d1|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~1 .extended_lut = "off";
defparam \d1|Add9~1 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N30
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_9~5_sumout  = SUM(( \d1|Add9~1_sumout  ) + ( VCC ) + ( !VCC ))
// \d1|Mod1|auto_generated|divider|divider|op_9~6  = CARRY(( \d1|Add9~1_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Mod1|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N21
cyclonev_lcell_comb \d1|always1~5 (
// Equation(s):
// \d1|always1~5_combout  = ( !\d1|random_cnt [3] & ( (!\d1|random_cnt [6] & (!\d1|random_cnt [7] & \d1|random_cnt [5])) ) )

	.dataa(!\d1|random_cnt [6]),
	.datab(gnd),
	.datac(!\d1|random_cnt [7]),
	.datad(!\d1|random_cnt [5]),
	.datae(gnd),
	.dataf(!\d1|random_cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always1~5 .extended_lut = "off";
defparam \d1|always1~5 .lut_mask = 64'h00A000A000000000;
defparam \d1|always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N24
cyclonev_lcell_comb \d1|Add3~0 (
// Equation(s):
// \d1|Add3~0_combout  = ( !\d1|random_cnt [2] & ( \d1|random_cnt [1] & ( (\d1|random_cnt [4] & \d1|always1~5_combout ) ) ) ) # ( \d1|random_cnt [2] & ( !\d1|random_cnt [1] & ( (\d1|random_cnt [4] & \d1|always1~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\d1|random_cnt [4]),
	.datac(!\d1|always1~5_combout ),
	.datad(gnd),
	.datae(!\d1|random_cnt [2]),
	.dataf(!\d1|random_cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~0 .extended_lut = "off";
defparam \d1|Add3~0 .lut_mask = 64'h0000030303030000;
defparam \d1|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N36
cyclonev_lcell_comb \d1|always1~6 (
// Equation(s):
// \d1|always1~6_combout  = ( !\d1|random_cnt [4] & ( (\d1|always1~5_combout  & (!\d1|random_cnt [2] $ (((!\d1|random_cnt [0]) # (!\d1|random_cnt[1]~DUPLICATE_q ))))) ) )

	.dataa(!\d1|always1~5_combout ),
	.datab(!\d1|random_cnt [0]),
	.datac(!\d1|random_cnt[1]~DUPLICATE_q ),
	.datad(!\d1|random_cnt [2]),
	.datae(gnd),
	.dataf(!\d1|random_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always1~6 .extended_lut = "off";
defparam \d1|always1~6 .lut_mask = 64'h0154015400000000;
defparam \d1|always1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N30
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_9~5_sumout  = SUM(( \d1|random_cnt [0] ) + ( VCC ) + ( !VCC ))
// \d1|Mod0|auto_generated|divider|divider|op_9~6  = CARRY(( \d1|random_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Mod0|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y54_N11
dffeas \d1|random_cnt[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|random_cnt[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|random_cnt[3]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|random_cnt[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N27
cyclonev_lcell_comb \d1|Add4~3 (
// Equation(s):
// \d1|Add4~3_combout  = (\d1|random_cnt [6] & (((\d1|random_cnt[3]~DUPLICATE_q  & \d1|random_cnt [4])) # (\d1|random_cnt [5])))

	.dataa(!\d1|random_cnt [6]),
	.datab(!\d1|random_cnt[3]~DUPLICATE_q ),
	.datac(!\d1|random_cnt [4]),
	.datad(!\d1|random_cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~3 .extended_lut = "off";
defparam \d1|Add4~3 .lut_mask = 64'h0155015501550155;
defparam \d1|Add4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N24
cyclonev_lcell_comb \d1|Add4~2 (
// Equation(s):
// \d1|Add4~2_combout  = ( \d1|random_cnt [4] & ( (\d1|random_cnt [5]) # (\d1|random_cnt[3]~DUPLICATE_q ) ) ) # ( !\d1|random_cnt [4] & ( \d1|random_cnt [5] ) )

	.dataa(gnd),
	.datab(!\d1|random_cnt[3]~DUPLICATE_q ),
	.datac(!\d1|random_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|random_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~2 .extended_lut = "off";
defparam \d1|Add4~2 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \d1|Add4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N0
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( !\d1|random_cnt [5] $ (((\d1|random_cnt[3]~DUPLICATE_q  & \d1|random_cnt [4]))) ) + ( VCC ) + ( !VCC ))
// \d1|Mod0|auto_generated|divider|divider|op_4~6  = CARRY(( !\d1|random_cnt [5] $ (((\d1|random_cnt[3]~DUPLICATE_q  & \d1|random_cnt [4]))) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\d1|random_cnt [5]),
	.datac(!\d1|random_cnt[3]~DUPLICATE_q ),
	.datad(!\d1|random_cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h000000000000CCC3;
defparam \d1|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N3
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( !\d1|random_cnt [6] $ (!\d1|Add4~2_combout ) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_4~6  ))
// \d1|Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( !\d1|random_cnt [6] $ (!\d1|Add4~2_combout ) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\d1|random_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Add4~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF000055AA;
defparam \d1|Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N6
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( !\d1|random_cnt [7] $ (((!\d1|random_cnt [6]) # (!\d1|Add4~2_combout ))) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_4~10  ))
// \d1|Mod0|auto_generated|divider|divider|op_4~14  = CARRY(( !\d1|random_cnt [7] $ (((!\d1|random_cnt [6]) # (!\d1|Add4~2_combout ))) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(!\d1|random_cnt [7]),
	.datac(!\d1|random_cnt [6]),
	.datad(!\d1|Add4~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFFF0000333C;
defparam \d1|Mod0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N9
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (\d1|random_cnt [6] & (\d1|random_cnt [7] & \d1|Add4~2_combout )) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_4~14  ))
// \d1|Mod0|auto_generated|divider|divider|op_4~18  = CARRY(( (\d1|random_cnt [6] & (\d1|random_cnt [7] & \d1|Add4~2_combout )) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\d1|random_cnt [6]),
	.datab(!\d1|random_cnt [7]),
	.datac(gnd),
	.datad(!\d1|Add4~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF00000011;
defparam \d1|Mod0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N12
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N48
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[16]~14 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( !\d1|random_cnt [6] $ (!\d1|Add4~2_combout ) ) ) # ( !\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( 
// \d1|Mod0|auto_generated|divider|divider|op_4~9_sumout  ) )

	.dataa(!\d1|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(gnd),
	.datac(!\d1|random_cnt [6]),
	.datad(!\d1|Add4~2_combout ),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[16]~14 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[16]~14 .lut_mask = 64'h555555550FF00FF0;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N9
cyclonev_lcell_comb \d1|Add4~0 (
// Equation(s):
// \d1|Add4~0_combout  = ( \d1|random_cnt [4] & ( \d1|random_cnt[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\d1|random_cnt [4]),
	.dataf(!\d1|random_cnt[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~0 .extended_lut = "off";
defparam \d1|Add4~0 .lut_mask = 64'h000000000000FFFF;
defparam \d1|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N51
cyclonev_lcell_comb \d1|Add4~1 (
// Equation(s):
// \d1|Add4~1_combout  = ( \d1|random_cnt [4] & ( !\d1|random_cnt [3] ) ) # ( !\d1|random_cnt [4] & ( \d1|random_cnt [3] ) )

	.dataa(gnd),
	.datab(!\d1|random_cnt [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|random_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add4~1 .extended_lut = "off";
defparam \d1|Add4~1 .lut_mask = 64'h33333333CCCCCCCC;
defparam \d1|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N30
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \d1|Add4~1_combout  ) + ( VCC ) + ( !VCC ))
// \d1|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( \d1|Add4~1_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Add4~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h00000000000000FF;
defparam \d1|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N33
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_4~5_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (!\d1|Add4~0_combout  $ ((\d1|random_cnt [5])))) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_5~6  ))
// \d1|Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_4~5_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (!\d1|Add4~0_combout  $ ((\d1|random_cnt [5])))) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\d1|Add4~0_combout ),
	.datab(!\d1|random_cnt [5]),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000009F9;
defparam \d1|Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N36
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( \d1|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout  ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_5~10  ))
// \d1|Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( \d1|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout  ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N39
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( (!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (!\d1|Add4~3_combout  $ ((!\d1|random_cnt [7])))) ) + ( \d1|Mod0|auto_generated|divider|divider|op_5~14  ))
// \d1|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( (!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_4~13_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (!\d1|Add4~3_combout  $ ((!\d1|random_cnt [7])))) ) + ( \d1|Mod0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\d1|Add4~3_combout ),
	.datab(!\d1|random_cnt [7]),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000F90900000000;
defparam \d1|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N42
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_5~22_cout  = CARRY(( (!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_4~17_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|Add4~3_combout  & (\d1|random_cnt [7]))) ) + ( VCC ) + ( \d1|Mod0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\d1|Add4~3_combout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\d1|random_cnt [7]),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h00000000000001CD;
defparam \d1|Mod0|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N45
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N27
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[22]~13 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[22]~13_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_5~13_sumout  & ( !\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[22]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[22]~13 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[22]~13 .lut_mask = 64'h00000000F0F0F0F0;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[22]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N27
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[17]~16 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_4~13_sumout  & ( !\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[17]~16 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[17]~16 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N51
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[17]~17 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  = ( \d1|random_cnt [7] & ( (\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & !\d1|Add4~3_combout ) ) ) # ( !\d1|random_cnt [7] & ( 
// (\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \d1|Add4~3_combout ) ) )

	.dataa(gnd),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\d1|Add4~3_combout ),
	.datae(gnd),
	.dataf(!\d1|random_cnt [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[17]~17 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[17]~17 .lut_mask = 64'h0033003333003300;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N18
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[16]~22 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[16]~22_combout  = ( !\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( \d1|Mod0|auto_generated|divider|divider|op_4~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[16]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[16]~22 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[16]~22 .lut_mask = 64'h0F0F0F0F00000000;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[16]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N21
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[16]~23 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[16]~23_combout  = (\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\d1|Add4~2_combout  $ (!\d1|random_cnt [6])))

	.dataa(!\d1|Add4~2_combout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\d1|random_cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[16]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[16]~23 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[16]~23 .lut_mask = 64'h1122112211221122;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[16]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N54
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( \d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Mod0|auto_generated|divider|divider|op_5~9_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\d1|Add4~0_combout  $ ((\d1|random_cnt [5])))) ) ) ) # ( !\d1|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( 
// \d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_5~9_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (!\d1|Add4~0_combout  $ ((\d1|random_cnt [5])))) ) ) ) # ( \d1|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( !\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\d1|Mod0|auto_generated|divider|divider|op_5~9_sumout ) ) ) ) # ( !\d1|Mod0|auto_generated|divider|divider|op_4~5_sumout  & ( !\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ( (\d1|Mod0|auto_generated|divider|divider|op_5~9_sumout  & 
// !\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout ) ) ) )

	.dataa(!\d1|Add4~0_combout ),
	.datab(!\d1|random_cnt [5]),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(!\d1|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = 64'h0F000FFF0F990F99;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N0
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( !\d1|random_cnt[3]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \d1|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( !\d1|random_cnt[3]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(!\d1|random_cnt[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h000000000000AAAA;
defparam \d1|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N3
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_5~5_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (!\d1|random_cnt[3]~DUPLICATE_q  $ ((!\d1|random_cnt [4])))) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_6~6  ))
// \d1|Mod0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_5~5_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (!\d1|random_cnt[3]~DUPLICATE_q  $ ((!\d1|random_cnt [4])))) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\d1|random_cnt[3]~DUPLICATE_q ),
	.datab(!\d1|random_cnt [4]),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF000006F6;
defparam \d1|Mod0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N6
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( \d1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout  ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_6~14  ))
// \d1|Mod0|auto_generated|divider|divider|op_6~18  = CARRY(( \d1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout  ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Mod0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N9
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\d1|Mod0|auto_generated|divider|divider|op_5~13_sumout )) # (\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Mod0|auto_generated|divider|divider|StageOut[16]~23_combout ) # (\d1|Mod0|auto_generated|divider|divider|StageOut[16]~22_combout )))) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_6~18  ))
// \d1|Mod0|auto_generated|divider|divider|op_6~22  = CARRY(( (!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\d1|Mod0|auto_generated|divider|divider|op_5~13_sumout )) # (\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Mod0|auto_generated|divider|divider|StageOut[16]~23_combout ) # (\d1|Mod0|auto_generated|divider|divider|StageOut[16]~22_combout )))) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\d1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|StageOut[16]~22_combout ),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|StageOut[16]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FFFF0000535F;
defparam \d1|Mod0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N12
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_6~10_cout  = CARRY(( (!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_5~17_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout )) # (\d1|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ))) ) + ( VCC ) + ( \d1|Mod0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\d1|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_6~10_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_6~10 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_6~10 .lut_mask = 64'h0000000000001D3F;
defparam \d1|Mod0|auto_generated|divider|divider|op_6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N15
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_6~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_6~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N39
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[22]~15 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \d1|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[22]~15 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[22]~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[22]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N30
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[21]~20 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[21]~20_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_5~9_sumout  & ( !\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\d1|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[21]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[21]~20 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[21]~20 .lut_mask = 64'h0000FFFF00000000;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[21]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y54_N24
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[21]~21 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[21]~21_combout  = ( \d1|random_cnt [5] & ( (\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\d1|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # (\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\d1|Add4~0_combout )))) ) ) # ( !\d1|random_cnt [5] & ( (\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// ((!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # (\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\d1|Add4~0_combout )))) ) )

	.dataa(!\d1|Add4~0_combout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|random_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[21]~21 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[21]~21 .lut_mask = 64'h002E002E001D001D;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N24
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[26]~8 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[26]~8_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\d1|Mod0|auto_generated|divider|divider|op_5~5_sumout )) # 
// (\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Add4~1_combout ))) ) ) # ( !\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \d1|Mod0|auto_generated|divider|divider|op_6~13_sumout  ) )

	.dataa(!\d1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Add4~1_combout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[26]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[26]~8 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[26]~8 .lut_mask = 64'h00FF00FF47474747;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[26]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N30
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \d1|random_cnt [2] ) + ( VCC ) + ( !VCC ))
// \d1|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( \d1|random_cnt [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N33
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # (\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (!\d1|random_cnt[3]~DUPLICATE_q )) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_7~6  ))
// \d1|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # (\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (!\d1|random_cnt[3]~DUPLICATE_q )) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\d1|random_cnt[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF00000AFA;
defparam \d1|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N36
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( \d1|Mod0|auto_generated|divider|divider|StageOut[26]~8_combout  ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_7~10  ))
// \d1|Mod0|auto_generated|divider|divider|op_7~18  = CARRY(( \d1|Mod0|auto_generated|divider|divider|StageOut[26]~8_combout  ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod0|auto_generated|divider|divider|StageOut[26]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N39
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_6~17_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Mod0|auto_generated|divider|divider|StageOut[21]~21_combout )) # (\d1|Mod0|auto_generated|divider|divider|StageOut[21]~20_combout ))) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_7~18  ))
// \d1|Mod0|auto_generated|divider|divider|op_7~22  = CARRY(( (!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_6~17_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Mod0|auto_generated|divider|divider|StageOut[21]~21_combout )) # (\d1|Mod0|auto_generated|divider|divider|StageOut[21]~20_combout ))) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\d1|Mod0|auto_generated|divider|divider|StageOut[21]~20_combout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|StageOut[21]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FFFF0000353F;
defparam \d1|Mod0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N42
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_7~14_cout  = CARRY(( (!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_6~21_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout )) # (\d1|Mod0|auto_generated|divider|divider|StageOut[22]~13_combout ))) ) + ( VCC ) + ( \d1|Mod0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\d1|Mod0|auto_generated|divider|divider|StageOut[22]~13_combout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h0000000000001D3F;
defparam \d1|Mod0|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N45
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N27
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[32]~7 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout  = (!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & \d1|Mod0|auto_generated|divider|divider|op_7~17_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[32]~7 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[32]~7 .lut_mask = 64'h00F000F000F000F0;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[32]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N51
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[27]~10 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_6~17_sumout  & ( !\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[27]~10 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[27]~10 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[27]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N18
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[27]~12 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[27]~12_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \d1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[27]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[27]~12 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[27]~12 .lut_mask = 64'h0000000000FF00FF;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[27]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N54
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[26]~18 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[26]~18_combout  = ( !\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \d1|Mod0|auto_generated|divider|divider|op_6~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[26]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[26]~18 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[26]~18 .lut_mask = 64'h0F0F0F0F00000000;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[26]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N57
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[26]~19 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[26]~19_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\d1|Add4~1_combout )) ) )

	.dataa(!\d1|Add4~1_combout ),
	.datab(gnd),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[26]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[26]~19 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[26]~19 .lut_mask = 64'h000000000F550F55;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[26]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N21
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[31]~3 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[31]~3_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # ((!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\d1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # (\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\d1|random_cnt[3]~DUPLICATE_q ))) ) ) # ( !\d1|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( 
// (\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # (\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (!\d1|random_cnt[3]~DUPLICATE_q )))) ) )

	.dataa(!\d1|random_cnt[3]~DUPLICATE_q ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[31]~3 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[31]~3 .lut_mask = 64'h020E020EF2FEF2FE;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N0
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( \d1|random_cnt[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \d1|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( \d1|random_cnt[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N3
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\d1|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # (\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\d1|random_cnt [2])) ) + ( \d1|Mod0|auto_generated|divider|divider|op_8~6  ))
// \d1|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\d1|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # (\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\d1|random_cnt [2])) ) + ( \d1|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\d1|random_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FA5000000000;
defparam \d1|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N6
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( \d1|Mod0|auto_generated|divider|divider|StageOut[31]~3_combout  ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_8~10  ))
// \d1|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( \d1|Mod0|auto_generated|divider|divider|StageOut[31]~3_combout  ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod0|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N9
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\d1|Mod0|auto_generated|divider|divider|op_7~17_sumout )) # (\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Mod0|auto_generated|divider|divider|StageOut[26]~19_combout ) # (\d1|Mod0|auto_generated|divider|divider|StageOut[26]~18_combout )))) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_8~14  ))
// \d1|Mod0|auto_generated|divider|divider|op_8~22  = CARRY(( (!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\d1|Mod0|auto_generated|divider|divider|op_7~17_sumout )) # (\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Mod0|auto_generated|divider|divider|StageOut[26]~19_combout ) # (\d1|Mod0|auto_generated|divider|divider|StageOut[26]~18_combout )))) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\d1|Mod0|auto_generated|divider|divider|op_7~17_sumout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|StageOut[26]~18_combout ),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|StageOut[26]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FFFF0000535F;
defparam \d1|Mod0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N12
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( VCC ) + ( (!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_7~21_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Mod0|auto_generated|divider|divider|StageOut[27]~12_combout )) # (\d1|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ))) ) + ( \d1|Mod0|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|StageOut[27]~12_combout ),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000E4A00000FFFF;
defparam \d1|Mod0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N15
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N18
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[32]~9 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout  = ( \d1|Mod0|auto_generated|divider|divider|StageOut[26]~8_combout  & ( \d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\d1|Mod0|auto_generated|divider|divider|StageOut[26]~8_combout ),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[32]~9 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[32]~9 .lut_mask = 64'h000000000000FFFF;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[32]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N15
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[31]~5_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( !\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[31]~5 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 64'h00000000F0F0F0F0;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y56_N48
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[31]~6 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[31]~6_combout  = (\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\d1|random_cnt[3]~DUPLICATE_q ))))

	.dataa(!\d1|random_cnt[3]~DUPLICATE_q ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[31]~6 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[31]~6 .lut_mask = 64'h002E002E002E002E;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N24
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\d1|Mod0|auto_generated|divider|divider|op_7~5_sumout )) # 
// (\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\d1|random_cnt [2]))) ) ) # ( !\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \d1|Mod0|auto_generated|divider|divider|op_8~9_sumout  ) )

	.dataa(!\d1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datab(!\d1|random_cnt [2]),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h00FF00FF53535353;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N33
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\d1|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\d1|random_cnt[1]~DUPLICATE_q )) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_9~6  ))
// \d1|Mod0|auto_generated|divider|divider|op_9~10  = CARRY(( (!\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\d1|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\d1|random_cnt[1]~DUPLICATE_q )) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\d1|random_cnt[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FFFF000005F5;
defparam \d1|Mod0|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N36
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_9~13_sumout  = SUM(( \d1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_9~10  ))
// \d1|Mod0|auto_generated|divider|divider|op_9~14  = CARRY(( \d1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_9~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod0|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N39
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\d1|Mod0|auto_generated|divider|divider|StageOut[31]~6_combout )) # (\d1|Mod0|auto_generated|divider|divider|StageOut[31]~5_combout ))) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_9~14  ))
// \d1|Mod0|auto_generated|divider|divider|op_9~18  = CARRY(( (!\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\d1|Mod0|auto_generated|divider|divider|StageOut[31]~6_combout )) # (\d1|Mod0|auto_generated|divider|divider|StageOut[31]~5_combout ))) ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\d1|Mod0|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|StageOut[31]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FFFF00001D3F;
defparam \d1|Mod0|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N42
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_9~22_cout  = CARRY(( (!\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|op_8~21_sumout )))) # (\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\d1|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout )) # (\d1|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout ))) ) + ( VCC ) + ( \d1|Mod0|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\d1|Mod0|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_8~21_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|StageOut[32]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Mod0|auto_generated|divider|divider|op_9~22_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_9~22 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_9~22 .lut_mask = 64'h0000000000001D3F;
defparam \d1|Mod0|auto_generated|divider|divider|op_9~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N45
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod0|auto_generated|divider|divider|op_9~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod0|auto_generated|divider|divider|op_9~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N51
cyclonev_lcell_comb \d1|Add3~1 (
// Equation(s):
// \d1|Add3~1_combout  = ( \d1|random_cnt [2] & ( (\d1|always1~5_combout  & ((!\d1|random_cnt[1]~DUPLICATE_q ) # ((!\d1|random_cnt [4] & !\d1|random_cnt [0])))) ) ) # ( !\d1|random_cnt [2] & ( (\d1|random_cnt[1]~DUPLICATE_q  & (\d1|always1~5_combout  & 
// ((\d1|random_cnt [0]) # (\d1|random_cnt [4])))) ) )

	.dataa(!\d1|random_cnt[1]~DUPLICATE_q ),
	.datab(!\d1|random_cnt [4]),
	.datac(!\d1|random_cnt [0]),
	.datad(!\d1|always1~5_combout ),
	.datae(gnd),
	.dataf(!\d1|random_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~1 .extended_lut = "off";
defparam \d1|Add3~1 .lut_mask = 64'h0015001500EA00EA;
defparam \d1|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N30
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_8~5_sumout  = SUM(( \d1|random_cnt [0] ) + ( VCC ) + ( !VCC ))
// \d1|Mod2|auto_generated|divider|divider|op_8~6  = CARRY(( \d1|random_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Mod2|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N0
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_4~5_sumout  = SUM(( \d1|random_cnt [4] ) + ( VCC ) + ( !VCC ))
// \d1|Mod2|auto_generated|divider|divider|op_4~6  = CARRY(( \d1|random_cnt [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|random_cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h00000000000000FF;
defparam \d1|Mod2|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N3
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_4~9_sumout  = SUM(( \d1|random_cnt [5] ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_4~6  ))
// \d1|Mod2|auto_generated|divider|divider|op_4~10  = CARRY(( \d1|random_cnt [5] ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod2|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N6
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_4~13_sumout  = SUM(( \d1|random_cnt [6] ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_4~10  ))
// \d1|Mod2|auto_generated|divider|divider|op_4~14  = CARRY(( \d1|random_cnt [6] ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod2|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N9
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_4~17_sumout  = SUM(( \d1|random_cnt [7] ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_4~14  ))
// \d1|Mod2|auto_generated|divider|divider|op_4~18  = CARRY(( \d1|random_cnt [7] ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod2|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N12
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod2|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N0
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \d1|random_cnt[3]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \d1|Mod2|auto_generated|divider|divider|op_5~6  = CARRY(( \d1|random_cnt[3]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\d1|random_cnt[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000003333;
defparam \d1|Mod2|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N3
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|op_4~5_sumout ))) # (\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|random_cnt [4])) ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_5~6  ))
// \d1|Mod2|auto_generated|divider|divider|op_5~14  = CARRY(( (!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|op_4~5_sumout ))) # (\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & (\d1|random_cnt 
// [4])) ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\d1|random_cnt [4]),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \d1|Mod2|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N18
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[17]~14 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[17]~14_combout  = ( !\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & ( \d1|Mod2|auto_generated|divider|divider|op_4~13_sumout  ) )

	.dataa(gnd),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_4~13_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[17]~14 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[17]~14 .lut_mask = 64'h3333333300000000;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[17]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N54
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[17]~13 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[17]~13_combout  = ( \d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & ( \d1|random_cnt [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[17]~13 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[17]~13 .lut_mask = 64'h000000000F0F0F0F;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N6
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|op_4~9_sumout ))) # (\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|random_cnt [5])) ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_5~14  ))
// \d1|Mod2|auto_generated|divider|divider|op_5~18  = CARRY(( (!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|op_4~9_sumout ))) # (\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & (\d1|random_cnt 
// [5])) ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\d1|random_cnt [5]),
	.datab(gnd),
	.datac(!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000005F5;
defparam \d1|Mod2|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N9
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_5~21_sumout  = SUM(( GND ) + ( (\d1|Mod2|auto_generated|divider|divider|StageOut[17]~13_combout ) # (\d1|Mod2|auto_generated|divider|divider|StageOut[17]~14_combout ) ) + ( 
// \d1|Mod2|auto_generated|divider|divider|op_5~18  ))
// \d1|Mod2|auto_generated|divider|divider|op_5~22  = CARRY(( GND ) + ( (\d1|Mod2|auto_generated|divider|divider|StageOut[17]~13_combout ) # (\d1|Mod2|auto_generated|divider|divider|StageOut[17]~14_combout ) ) + ( 
// \d1|Mod2|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod2|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000F00000000000;
defparam \d1|Mod2|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N12
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_5~10_cout  = CARRY(( (!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|op_4~17_sumout ))) # (\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|random_cnt [7])) ) + ( VCC ) + ( \d1|Mod2|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\d1|random_cnt [7]),
	.datac(gnd),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h00000000000011BB;
defparam \d1|Mod2|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N15
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod2|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N24
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[21]~7 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[21]~7_combout  = ( \d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & ( (!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & (\d1|random_cnt [4])) ) ) # ( !\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & ( \d1|Mod2|auto_generated|divider|divider|op_5~13_sumout  ) )

	.dataa(!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\d1|random_cnt [4]),
	.datac(!\d1|Mod2|auto_generated|divider|divider|op_4~5_sumout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[21]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[21]~7 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[21]~7 .lut_mask = 64'h00FF00FF1B1B1B1B;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[21]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N30
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \d1|random_cnt [2] ) + ( VCC ) + ( !VCC ))
// \d1|Mod2|auto_generated|divider|divider|op_6~6  = CARRY(( \d1|random_cnt [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\d1|random_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000003333;
defparam \d1|Mod2|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N33
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|op_5~5_sumout ))) # (\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\d1|random_cnt [3])) ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_6~6  ))
// \d1|Mod2|auto_generated|divider|divider|op_6~10  = CARRY(( (!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|op_5~5_sumout ))) # (\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & (\d1|random_cnt 
// [3])) ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\d1|random_cnt [3]),
	.datab(gnd),
	.datac(!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000005F5;
defparam \d1|Mod2|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N36
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_6~17_sumout  = SUM(( \d1|Mod2|auto_generated|divider|divider|StageOut[21]~7_combout  ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_6~10  ))
// \d1|Mod2|auto_generated|divider|divider|op_6~18  = CARRY(( \d1|Mod2|auto_generated|divider|divider|StageOut[21]~7_combout  ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod2|auto_generated|divider|divider|StageOut[21]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod2|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N57
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[16]~10 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[16]~10_combout  = ( !\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & ( \d1|Mod2|auto_generated|divider|divider|op_4~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[16]~10 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[16]~10 .lut_mask = 64'h00FF00FF00000000;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N27
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[16]~11 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[16]~11_combout  = ( \d1|random_cnt [5] & ( \d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|random_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[16]~11 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[16]~11 .lut_mask = 64'h0000000055555555;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N39
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Mod2|auto_generated|divider|divider|op_5~17_sumout )))) # (\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Mod2|auto_generated|divider|divider|StageOut[16]~11_combout )) # (\d1|Mod2|auto_generated|divider|divider|StageOut[16]~10_combout ))) ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_6~18  ))
// \d1|Mod2|auto_generated|divider|divider|op_6~22  = CARRY(( (!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Mod2|auto_generated|divider|divider|op_5~17_sumout )))) # (\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Mod2|auto_generated|divider|divider|StageOut[16]~11_combout )) # (\d1|Mod2|auto_generated|divider|divider|StageOut[16]~10_combout ))) ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\d1|Mod2|auto_generated|divider|divider|StageOut[16]~10_combout ),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_5~17_sumout ),
	.datac(!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000FFFF0000353F;
defparam \d1|Mod2|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N42
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Mod2|auto_generated|divider|divider|op_5~21_sumout )))) # (\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Mod2|auto_generated|divider|divider|StageOut[17]~13_combout )) # (\d1|Mod2|auto_generated|divider|divider|StageOut[17]~14_combout ))) ) + ( \d1|Mod2|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\d1|Mod2|auto_generated|divider|divider|StageOut[17]~14_combout ),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Mod2|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000EC200000FFFF;
defparam \d1|Mod2|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N45
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod2|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N21
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[27]~6 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[27]~6_combout  = ( !\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & ( \d1|Mod2|auto_generated|divider|divider|op_6~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod2|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[27]~6 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[27]~6 .lut_mask = 64'h0F0F0F0F00000000;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[27]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N21
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[22]~9 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[22]~9_combout  = ( \d1|Mod2|auto_generated|divider|divider|op_5~17_sumout  & ( !\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[22]~9 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[22]~9 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[22]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N18
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[22]~12 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[22]~12_combout  = (\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|StageOut[16]~11_combout ) # 
// (\d1|Mod2|auto_generated|divider|divider|StageOut[16]~10_combout )))

	.dataa(gnd),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Mod2|auto_generated|divider|divider|StageOut[16]~10_combout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[22]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[22]~12 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[22]~12 .lut_mask = 64'h0333033303330333;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[22]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N57
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[21]~15 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[21]~15_combout  = ( !\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & ( \d1|Mod2|auto_generated|divider|divider|op_5~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[21]~15 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[21]~15 .lut_mask = 64'h00FF00FF00000000;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N51
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[21]~16 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[21]~16_combout  = ( \d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & ( (\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & \d1|random_cnt [4]) ) ) # ( 
// !\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout  & ( (\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & \d1|Mod2|auto_generated|divider|divider|op_4~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|random_cnt [4]),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[21]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[21]~16 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[21]~16 .lut_mask = 64'h0033003303030303;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[21]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N54
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[26]~2 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[26]~2_combout  = ( \d1|Mod2|auto_generated|divider|divider|op_6~9_sumout  & ( (!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout ) # ((!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\d1|Mod2|auto_generated|divider|divider|op_5~5_sumout )) # (\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|random_cnt [3])))) ) ) # ( !\d1|Mod2|auto_generated|divider|divider|op_6~9_sumout  & ( 
// (\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & ((!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & (\d1|Mod2|auto_generated|divider|divider|op_5~5_sumout )) # (\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|random_cnt 
// [3]))))) ) )

	.dataa(!\d1|Mod2|auto_generated|divider|divider|op_5~5_sumout ),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|random_cnt [3]),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[26]~2 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[26]~2 .lut_mask = 64'h00470047FF47FF47;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[26]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N0
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \d1|random_cnt[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \d1|Mod2|auto_generated|divider|divider|op_7~6  = CARRY(( \d1|random_cnt[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Mod2|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N3
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|op_6~5_sumout ))) # (\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\d1|random_cnt [2])) ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_7~6  ))
// \d1|Mod2|auto_generated|divider|divider|op_7~10  = CARRY(( (!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|op_6~5_sumout ))) # (\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & (\d1|random_cnt 
// [2])) ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\d1|random_cnt [2]),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \d1|Mod2|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N6
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_7~13_sumout  = SUM(( \d1|Mod2|auto_generated|divider|divider|StageOut[26]~2_combout  ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_7~10  ))
// \d1|Mod2|auto_generated|divider|divider|op_7~14  = CARRY(( \d1|Mod2|auto_generated|divider|divider|StageOut[26]~2_combout  ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Mod2|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Mod2|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N9
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_7~21_sumout  = SUM(( GND ) + ( (!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & (\d1|Mod2|auto_generated|divider|divider|op_6~17_sumout )) # (\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Mod2|auto_generated|divider|divider|StageOut[21]~16_combout ) # (\d1|Mod2|auto_generated|divider|divider|StageOut[21]~15_combout )))) ) + ( \d1|Mod2|auto_generated|divider|divider|op_7~14  ))
// \d1|Mod2|auto_generated|divider|divider|op_7~22  = CARRY(( GND ) + ( (!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & (\d1|Mod2|auto_generated|divider|divider|op_6~17_sumout )) # (\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Mod2|auto_generated|divider|divider|StageOut[21]~16_combout ) # (\d1|Mod2|auto_generated|divider|divider|StageOut[21]~15_combout )))) ) + ( \d1|Mod2|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_6~17_sumout ),
	.datac(!\d1|Mod2|auto_generated|divider|divider|StageOut[21]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|StageOut[21]~16_combout ),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000D88800000000;
defparam \d1|Mod2|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N12
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & (\d1|Mod2|auto_generated|divider|divider|op_6~21_sumout )) # (\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Mod2|auto_generated|divider|divider|StageOut[22]~12_combout ) # (\d1|Mod2|auto_generated|divider|divider|StageOut[22]~9_combout )))) ) + ( \d1|Mod2|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\d1|Mod2|auto_generated|divider|divider|op_6~21_sumout ),
	.datab(!\d1|Mod2|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datac(!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|StageOut[22]~12_combout ),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000ACA00000FFFF;
defparam \d1|Mod2|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N15
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod2|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N27
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[27]~8 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[27]~8_combout  = ( \d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & ( \d1|Mod2|auto_generated|divider|divider|StageOut[21]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod2|auto_generated|divider|divider|StageOut[21]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[27]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[27]~8 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[27]~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[27]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y50_N3
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[26]~4 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[26]~4_combout  = ( !\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & ( \d1|Mod2|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[26]~4 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[26]~4 .lut_mask = 64'h00000000FFFF0000;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[26]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N48
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[26]~5_combout  = ( \d1|random_cnt[3]~DUPLICATE_q  & ( (\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|op_5~5_sumout ) # 
// (\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout ))) ) ) # ( !\d1|random_cnt[3]~DUPLICATE_q  & ( (!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout  & (\d1|Mod2|auto_generated|divider|divider|op_5~5_sumout  & 
// \d1|Mod2|auto_generated|divider|divider|op_6~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Mod2|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|random_cnt[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[26]~5 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = 64'h000C000C003F003F;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N54
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[31]~1 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout  = ( \d1|random_cnt [2] & ( (!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & (\d1|Mod2|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & (((\d1|Mod2|auto_generated|divider|divider|op_6~5_sumout ) # (\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout )))) ) ) # ( !\d1|random_cnt [2] & ( 
// (!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & (\d1|Mod2|auto_generated|divider|divider|op_7~9_sumout )) # (\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & (((!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout  & 
// \d1|Mod2|auto_generated|divider|divider|op_6~5_sumout )))) ) )

	.dataa(!\d1|Mod2|auto_generated|divider|divider|op_7~9_sumout ),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\d1|Mod2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(!\d1|random_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[31]~1 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[31]~1 .lut_mask = 64'h4474447447774777;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N33
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|op_7~5_sumout ))) # (\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\d1|random_cnt[1]~DUPLICATE_q )) ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_8~6  ))
// \d1|Mod2|auto_generated|divider|divider|op_8~10  = CARRY(( (!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|op_7~5_sumout ))) # (\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\d1|random_cnt[1]~DUPLICATE_q )) ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\d1|random_cnt[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000005F5;
defparam \d1|Mod2|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N36
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_8~13_sumout  = SUM(( \d1|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout  ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_8~10  ))
// \d1|Mod2|auto_generated|divider|divider|op_8~14  = CARRY(( \d1|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout  ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod2|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N39
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & (((\d1|Mod2|auto_generated|divider|divider|op_7~13_sumout )))) # (\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Mod2|auto_generated|divider|divider|StageOut[26]~5_combout )) # (\d1|Mod2|auto_generated|divider|divider|StageOut[26]~4_combout ))) ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_8~14  ))
// \d1|Mod2|auto_generated|divider|divider|op_8~18  = CARRY(( (!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & (((\d1|Mod2|auto_generated|divider|divider|op_7~13_sumout )))) # (\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Mod2|auto_generated|divider|divider|StageOut[26]~5_combout )) # (\d1|Mod2|auto_generated|divider|divider|StageOut[26]~4_combout ))) ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\d1|Mod2|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_7~13_sumout ),
	.datac(!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF0000353F;
defparam \d1|Mod2|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N42
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & (((\d1|Mod2|auto_generated|divider|divider|op_7~21_sumout )))) # (\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Mod2|auto_generated|divider|divider|StageOut[27]~8_combout )) # (\d1|Mod2|auto_generated|divider|divider|StageOut[27]~6_combout ))) ) + ( VCC ) + ( \d1|Mod2|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\d1|Mod2|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\d1|Mod2|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|StageOut[27]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Mod2|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000000000001D3F;
defparam \d1|Mod2|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N45
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod2|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod2|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod2|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N39
cyclonev_lcell_comb \d1|Add3~2 (
// Equation(s):
// \d1|Add3~2_combout  = ( \d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ( (\d1|random_cnt [0] & !\d1|Add3~1_combout ) ) ) # ( !\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Add3~1_combout  & 
// \d1|Mod2|auto_generated|divider|divider|op_8~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\d1|random_cnt [0]),
	.datac(!\d1|Add3~1_combout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~2 .extended_lut = "off";
defparam \d1|Add3~2 .lut_mask = 64'h00F000F030303030;
defparam \d1|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N54
cyclonev_lcell_comb \d1|Add3~3 (
// Equation(s):
// \d1|Add3~3_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( !\d1|Add3~2_combout  & ( (!\d1|always1~6_combout ) # (!\d1|random_cnt [0]) ) ) ) # ( !\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( !\d1|Add3~2_combout  & ( 
// (!\d1|always1~6_combout ) # (!\d1|Mod0|auto_generated|divider|divider|op_9~5_sumout ) ) ) )

	.dataa(!\d1|always1~6_combout ),
	.datab(!\d1|random_cnt [0]),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.datad(gnd),
	.datae(!\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.dataf(!\d1|Add3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~3 .extended_lut = "off";
defparam \d1|Add3~3 .lut_mask = 64'hFAFAEEEE00000000;
defparam \d1|Add3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N33
cyclonev_lcell_comb \d1|Add9~5 (
// Equation(s):
// \d1|Add9~5_sumout  = SUM(( \d1|random_cnt[1]~DUPLICATE_q  ) + ( GND ) + ( \d1|Add9~2  ))
// \d1|Add9~6  = CARRY(( \d1|random_cnt[1]~DUPLICATE_q  ) + ( GND ) + ( \d1|Add9~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|random_cnt[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~5_sumout ),
	.cout(\d1|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~5 .extended_lut = "off";
defparam \d1|Add9~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N36
cyclonev_lcell_comb \d1|Add9~9 (
// Equation(s):
// \d1|Add9~9_sumout  = SUM(( \d1|random_cnt [2] ) + ( VCC ) + ( \d1|Add9~6  ))
// \d1|Add9~10  = CARRY(( \d1|random_cnt [2] ) + ( VCC ) + ( \d1|Add9~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|random_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~9_sumout ),
	.cout(\d1|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~9 .extended_lut = "off";
defparam \d1|Add9~9 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N39
cyclonev_lcell_comb \d1|Add9~13 (
// Equation(s):
// \d1|Add9~13_sumout  = SUM(( \d1|random_cnt[3]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add9~10  ))
// \d1|Add9~14  = CARRY(( \d1|random_cnt[3]~DUPLICATE_q  ) + ( VCC ) + ( \d1|Add9~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~13_sumout ),
	.cout(\d1|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~13 .extended_lut = "off";
defparam \d1|Add9~13 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N42
cyclonev_lcell_comb \d1|Add9~21 (
// Equation(s):
// \d1|Add9~21_sumout  = SUM(( \d1|random_cnt [4] ) + ( GND ) + ( \d1|Add9~14  ))
// \d1|Add9~22  = CARRY(( \d1|random_cnt [4] ) + ( GND ) + ( \d1|Add9~14  ))

	.dataa(gnd),
	.datab(!\d1|random_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~21_sumout ),
	.cout(\d1|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~21 .extended_lut = "off";
defparam \d1|Add9~21 .lut_mask = 64'h0000FFFF00003333;
defparam \d1|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N45
cyclonev_lcell_comb \d1|Add9~17 (
// Equation(s):
// \d1|Add9~17_sumout  = SUM(( \d1|random_cnt [5] ) + ( VCC ) + ( \d1|Add9~22  ))
// \d1|Add9~18  = CARRY(( \d1|random_cnt [5] ) + ( VCC ) + ( \d1|Add9~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|random_cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~17_sumout ),
	.cout(\d1|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~17 .extended_lut = "off";
defparam \d1|Add9~17 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N48
cyclonev_lcell_comb \d1|Add9~25 (
// Equation(s):
// \d1|Add9~25_sumout  = SUM(( \d1|random_cnt [6] ) + ( GND ) + ( \d1|Add9~18  ))
// \d1|Add9~26  = CARRY(( \d1|random_cnt [6] ) + ( GND ) + ( \d1|Add9~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~25_sumout ),
	.cout(\d1|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~25 .extended_lut = "off";
defparam \d1|Add9~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N51
cyclonev_lcell_comb \d1|Add9~29 (
// Equation(s):
// \d1|Add9~29_sumout  = SUM(( \d1|random_cnt [7] ) + ( GND ) + ( \d1|Add9~26  ))
// \d1|Add9~30  = CARRY(( \d1|random_cnt [7] ) + ( GND ) + ( \d1|Add9~26  ))

	.dataa(!\d1|random_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~29_sumout ),
	.cout(\d1|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~29 .extended_lut = "off";
defparam \d1|Add9~29 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y54_N54
cyclonev_lcell_comb \d1|Add9~33 (
// Equation(s):
// \d1|Add9~33_sumout  = SUM(( GND ) + ( GND ) + ( \d1|Add9~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add9~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add9~33 .extended_lut = "off";
defparam \d1|Add9~33 .lut_mask = 64'h0000FFFF00000000;
defparam \d1|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N0
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_4~5_sumout  = SUM(( \d1|Add9~17_sumout  ) + ( VCC ) + ( !VCC ))
// \d1|Mod1|auto_generated|divider|divider|op_4~6  = CARRY(( \d1|Add9~17_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Mod1|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N3
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_4~9_sumout  = SUM(( \d1|Add9~25_sumout  ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_4~6  ))
// \d1|Mod1|auto_generated|divider|divider|op_4~10  = CARRY(( \d1|Add9~25_sumout  ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod1|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N6
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_4~13_sumout  = SUM(( \d1|Add9~29_sumout  ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_4~10  ))
// \d1|Mod1|auto_generated|divider|divider|op_4~14  = CARRY(( \d1|Add9~29_sumout  ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod1|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N9
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_4~17_sumout  = SUM(( \d1|Add9~33_sumout  ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_4~14  ))
// \d1|Mod1|auto_generated|divider|divider|op_4~18  = CARRY(( \d1|Add9~33_sumout  ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod1|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N12
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod1|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N24
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_4~13_sumout  & ( !\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[17]~18 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N21
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[17]~17 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[17]~17_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( \d1|Add9~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Add9~29_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[17]~17 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[17]~17 .lut_mask = 64'h0000000000FF00FF;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N30
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \d1|Add9~21_sumout  ) + ( VCC ) + ( !VCC ))
// \d1|Mod1|auto_generated|divider|divider|op_5~6  = CARRY(( \d1|Add9~21_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\d1|Add9~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000003333;
defparam \d1|Mod1|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N33
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_4~5_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|Add9~17_sumout )) ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_5~6  ))
// \d1|Mod1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_4~5_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|Add9~17_sumout )) ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\d1|Add9~17_sumout ),
	.datab(gnd),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000005F5;
defparam \d1|Mod1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N36
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_4~9_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|Add9~25_sumout )) ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_5~10  ))
// \d1|Mod1|auto_generated|divider|divider|op_5~14  = CARRY(( (!\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_4~9_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|Add9~25_sumout )) ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(!\d1|Add9~25_sumout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FFFF000003F3;
defparam \d1|Mod1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N39
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (\d1|Mod1|auto_generated|divider|divider|StageOut[17]~17_combout ) # (\d1|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout ) ) + ( GND ) + ( 
// \d1|Mod1|auto_generated|divider|divider|op_5~14  ))
// \d1|Mod1|auto_generated|divider|divider|op_5~18  = CARRY(( (\d1|Mod1|auto_generated|divider|divider|StageOut[17]~17_combout ) # (\d1|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout ) ) + ( GND ) + ( 
// \d1|Mod1|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\d1|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Mod1|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000055FF;
defparam \d1|Mod1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N42
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_5~22_cout  = CARRY(( (!\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_4~17_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|Add9~33_sumout )) ) + ( VCC ) + ( \d1|Mod1|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\d1|Add9~33_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h00000000000003CF;
defparam \d1|Mod1|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N45
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N51
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[22]~13 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[22]~13_combout  = (!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & \d1|Mod1|auto_generated|divider|divider|op_5~13_sumout )

	.dataa(gnd),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[22]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[22]~13 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[22]~13 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[22]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N27
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[16]~14 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[16]~14_combout  = ( !\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( \d1|Mod1|auto_generated|divider|divider|op_4~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[16]~14 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[16]~14 .lut_mask = 64'h00FF00FF00000000;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N18
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[16]~15 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[16]~15_combout  = ( \d1|Add9~25_sumout  & ( \d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add9~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[16]~15 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[16]~15 .lut_mask = 64'h0000000033333333;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N54
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[21]~11_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( (!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\d1|Mod1|auto_generated|divider|divider|op_5~9_sumout )) # 
// (\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Add9~17_sumout ))) ) ) # ( !\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( (!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\d1|Mod1|auto_generated|divider|divider|op_5~9_sumout )) # (\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_4~5_sumout ))) ) )

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Add9~17_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[21]~11 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = 64'h4477447747474747;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N30
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \d1|Add9~13_sumout  ) + ( VCC ) + ( !VCC ))
// \d1|Mod1|auto_generated|divider|divider|op_6~6  = CARRY(( \d1|Add9~13_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Add9~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h00000000000000FF;
defparam \d1|Mod1|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N33
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( GND ) + ( (!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\d1|Add9~21_sumout )) ) + ( \d1|Mod1|auto_generated|divider|divider|op_6~6  ))
// \d1|Mod1|auto_generated|divider|divider|op_6~14  = CARRY(( GND ) + ( (!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\d1|Add9~21_sumout )) ) + ( \d1|Mod1|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\d1|Add9~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FA5000000000;
defparam \d1|Mod1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N36
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( \d1|Mod1|auto_generated|divider|divider|StageOut[21]~11_combout  ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_6~14  ))
// \d1|Mod1|auto_generated|divider|divider|op_6~18  = CARRY(( \d1|Mod1|auto_generated|divider|divider|StageOut[21]~11_combout  ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod1|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N39
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_6~21_sumout  = SUM(( GND ) + ( (!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Mod1|auto_generated|divider|divider|op_5~13_sumout )))) # (\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Mod1|auto_generated|divider|divider|StageOut[16]~15_combout )) # (\d1|Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ))) ) + ( \d1|Mod1|auto_generated|divider|divider|op_6~18  ))
// \d1|Mod1|auto_generated|divider|divider|op_6~22  = CARRY(( GND ) + ( (!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Mod1|auto_generated|divider|divider|op_5~13_sumout )))) # (\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Mod1|auto_generated|divider|divider|StageOut[16]~15_combout )) # (\d1|Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ))) ) + ( \d1|Mod1|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|StageOut[16]~15_combout ),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000E4A000000000;
defparam \d1|Mod1|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N42
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_6~10_cout  = CARRY(( VCC ) + ( (!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Mod1|auto_generated|divider|divider|op_5~17_sumout )))) # (\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout )) # (\d1|Mod1|auto_generated|divider|divider|StageOut[17]~17_combout ))) ) + ( \d1|Mod1|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\d1|Mod1|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_6~10_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_6~10 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_6~10 .lut_mask = 64'h0000F8080000FFFF;
defparam \d1|Mod1|auto_generated|divider|divider|op_6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N45
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_6~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_6~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N27
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[22]~16 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[22]~16_combout  = ( \d1|Mod1|auto_generated|divider|divider|StageOut[16]~15_combout  & ( \d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  ) ) # ( 
// !\d1|Mod1|auto_generated|divider|divider|StageOut[16]~15_combout  & ( (\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & \d1|Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ) ) )

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\d1|Mod1|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|StageOut[16]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[22]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[22]~16 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[22]~16 .lut_mask = 64'h0505050555555555;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[22]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N57
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[21]~21 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[21]~21_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_5~9_sumout  & ( !\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[21]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[21]~21 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[21]~21 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[21]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y55_N48
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[21]~22 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[21]~22_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( (\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & \d1|Add9~17_sumout ) ) ) # ( 
// !\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout  & ( (\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & \d1|Mod1|auto_generated|divider|divider|op_4~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Add9~17_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[21]~22 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[21]~22 .lut_mask = 64'h0033003303030303;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N24
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[26]~8 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[26]~8_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_6~13_sumout  & ( (!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout ) # ((!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\d1|Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\d1|Add9~21_sumout ))) ) ) # ( !\d1|Mod1|auto_generated|divider|divider|op_6~13_sumout  & ( 
// (\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\d1|Add9~21_sumout )))) ) )

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\d1|Add9~21_sumout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[26]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[26]~8 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[26]~8 .lut_mask = 64'h001B001BFF1BFF1B;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[26]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N0
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \d1|Add9~9_sumout  ) + ( VCC ) + ( !VCC ))
// \d1|Mod1|auto_generated|divider|divider|op_7~6  = CARRY(( \d1|Add9~9_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Mod1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N3
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\d1|Add9~13_sumout )) ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_7~6  ))
// \d1|Mod1|auto_generated|divider|divider|op_7~10  = CARRY(( (!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\d1|Add9~13_sumout )) ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\d1|Add9~13_sumout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF00003535;
defparam \d1|Mod1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N6
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_7~17_sumout  = SUM(( \d1|Mod1|auto_generated|divider|divider|StageOut[26]~8_combout  ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_7~10  ))
// \d1|Mod1|auto_generated|divider|divider|op_7~18  = CARRY(( \d1|Mod1|auto_generated|divider|divider|StageOut[26]~8_combout  ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod1|auto_generated|divider|divider|StageOut[26]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod1|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N9
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\d1|Mod1|auto_generated|divider|divider|op_6~17_sumout )) # (\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Mod1|auto_generated|divider|divider|StageOut[21]~22_combout ) # (\d1|Mod1|auto_generated|divider|divider|StageOut[21]~21_combout )))) ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_7~18  ))
// \d1|Mod1|auto_generated|divider|divider|op_7~22  = CARRY(( (!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\d1|Mod1|auto_generated|divider|divider|op_6~17_sumout )) # (\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Mod1|auto_generated|divider|divider|StageOut[21]~22_combout ) # (\d1|Mod1|auto_generated|divider|divider|StageOut[21]~21_combout )))) ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|StageOut[21]~21_combout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|StageOut[21]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000FFFF0000535F;
defparam \d1|Mod1|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N12
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_7~14_cout  = CARRY(( (!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (((\d1|Mod1|auto_generated|divider|divider|op_6~21_sumout )))) # (\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Mod1|auto_generated|divider|divider|StageOut[22]~16_combout )) # (\d1|Mod1|auto_generated|divider|divider|StageOut[22]~13_combout ))) ) + ( VCC ) + ( \d1|Mod1|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\d1|Mod1|auto_generated|divider|divider|StageOut[22]~13_combout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|StageOut[22]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h0000000000001D3F;
defparam \d1|Mod1|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N15
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N48
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[26]~19 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[26]~19_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_6~13_sumout  & ( !\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[26]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[26]~19 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[26]~19 .lut_mask = 64'h00000000FF00FF00;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[26]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N57
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[26]~20 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[26]~20_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( (\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & \d1|Add9~21_sumout ) ) ) # ( 
// !\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( (\d1|Mod1|auto_generated|divider|divider|op_5~5_sumout  & \d1|Mod1|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\d1|Add9~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[26]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[26]~20 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[26]~20 .lut_mask = 64'h1111111103030303;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[26]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N18
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[31]~3 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( (!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\d1|Add9~13_sumout )) ) ) # ( !\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|Mod1|auto_generated|divider|divider|op_7~9_sumout  ) )

	.dataa(!\d1|Add9~13_sumout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[31]~3 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[31]~3 .lut_mask = 64'h00FF00FF1D1D1D1D;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N0
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_8~5_sumout  = SUM(( \d1|Add9~5_sumout  ) + ( VCC ) + ( !VCC ))
// \d1|Mod1|auto_generated|divider|divider|op_8~6  = CARRY(( \d1|Add9~5_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Mod1|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N3
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\d1|Add9~9_sumout )) ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_8~6  ))
// \d1|Mod1|auto_generated|divider|divider|op_8~10  = CARRY(( (!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\d1|Add9~9_sumout )) ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\d1|Add9~9_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \d1|Mod1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N6
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( GND ) + ( \d1|Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  ) + ( \d1|Mod1|auto_generated|divider|divider|op_8~10  ))
// \d1|Mod1|auto_generated|divider|divider|op_8~14  = CARRY(( GND ) + ( \d1|Mod1|auto_generated|divider|divider|StageOut[31]~3_combout  ) + ( \d1|Mod1|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FF0000000000;
defparam \d1|Mod1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N9
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\d1|Mod1|auto_generated|divider|divider|op_7~17_sumout )))) # (\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Mod1|auto_generated|divider|divider|StageOut[26]~20_combout )) # (\d1|Mod1|auto_generated|divider|divider|StageOut[26]~19_combout ))) ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_8~14  ))
// \d1|Mod1|auto_generated|divider|divider|op_8~22  = CARRY(( (!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\d1|Mod1|auto_generated|divider|divider|op_7~17_sumout )))) # (\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Mod1|auto_generated|divider|divider|StageOut[26]~20_combout )) # (\d1|Mod1|auto_generated|divider|divider|StageOut[26]~19_combout ))) ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|StageOut[26]~19_combout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|StageOut[26]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \d1|Mod1|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N54
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[27]~10 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[27]~10_combout  = (!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & \d1|Mod1|auto_generated|divider|divider|op_6~17_sumout )

	.dataa(gnd),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[27]~10 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[27]~10 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[27]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N21
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[27]~12 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[27]~12_combout  = ( \d1|Mod1|auto_generated|divider|divider|StageOut[21]~11_combout  & ( \d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[27]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[27]~12 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[27]~12 .lut_mask = 64'h0000000033333333;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[27]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N12
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_8~18_cout  = CARRY(( (!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\d1|Mod1|auto_generated|divider|divider|op_7~21_sumout )) # (\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Mod1|auto_generated|divider|divider|StageOut[27]~12_combout ) # (\d1|Mod1|auto_generated|divider|divider|StageOut[27]~10_combout )))) ) + ( VCC ) + ( \d1|Mod1|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_7~21_sumout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|StageOut[27]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h000000000000535F;
defparam \d1|Mod1|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N15
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N18
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[32]~7 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[32]~7_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_7~17_sumout  & ( !\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[32]~7 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[32]~7 .lut_mask = 64'h00000000AAAAAAAA;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[32]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y55_N51
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[32]~9 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[32]~9_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|Mod1|auto_generated|divider|divider|StageOut[26]~8_combout  ) )

	.dataa(!\d1|Mod1|auto_generated|divider|divider|StageOut[26]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[32]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[32]~9 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[32]~9 .lut_mask = 64'h0000000055555555;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[32]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N27
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  = ( !\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|Mod1|auto_generated|divider|divider|op_7~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[31]~5 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 64'h0F0F0F0F00000000;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N6
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[31]~6 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[31]~6_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|Add9~13_sumout  ) ) ) # ( 
// !\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|Mod1|auto_generated|divider|divider|op_6~5_sumout  ) ) )

	.dataa(gnd),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datac(!\d1|Add9~13_sumout ),
	.datad(gnd),
	.datae(!\d1|Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[31]~6 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[31]~6 .lut_mask = 64'h0000000033330F0F;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N21
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout  & (\d1|Add9~9_sumout )) ) ) # ( !\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( \d1|Mod1|auto_generated|divider|divider|op_8~9_sumout  ) )

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\d1|Add9~9_sumout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h00FF00FF1B1B1B1B;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N33
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_8~5_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\d1|Add9~5_sumout )) ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_9~6  ))
// \d1|Mod1|auto_generated|divider|divider|op_9~10  = CARRY(( (!\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|op_8~5_sumout ))) # (\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\d1|Add9~5_sumout )) ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_9~6  ))

	.dataa(!\d1|Add9~5_sumout ),
	.datab(gnd),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FFFF000005F5;
defparam \d1|Mod1|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N36
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_9~13_sumout  = SUM(( \d1|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_9~10  ))
// \d1|Mod1|auto_generated|divider|divider|op_9~14  = CARRY(( \d1|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_9~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Mod1|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N39
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_9~17_sumout  = SUM(( GND ) + ( (!\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\d1|Mod1|auto_generated|divider|divider|op_8~13_sumout )))) # (\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\d1|Mod1|auto_generated|divider|divider|StageOut[31]~6_combout )) # (\d1|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ))) ) + ( \d1|Mod1|auto_generated|divider|divider|op_9~14  ))
// \d1|Mod1|auto_generated|divider|divider|op_9~18  = CARRY(( GND ) + ( (!\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (((\d1|Mod1|auto_generated|divider|divider|op_8~13_sumout )))) # (\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\d1|Mod1|auto_generated|divider|divider|StageOut[31]~6_combout )) # (\d1|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ))) ) + ( \d1|Mod1|auto_generated|divider|divider|op_9~14  ))

	.dataa(!\d1|Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|StageOut[31]~6_combout ),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000CAC000000000;
defparam \d1|Mod1|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N42
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_9~22_cout  = CARRY(( (!\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\d1|Mod1|auto_generated|divider|divider|op_8~21_sumout )) # (\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\d1|Mod1|auto_generated|divider|divider|StageOut[32]~9_combout ) # (\d1|Mod1|auto_generated|divider|divider|StageOut[32]~7_combout )))) ) + ( VCC ) + ( \d1|Mod1|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_8~21_sumout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|StageOut[32]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Mod1|auto_generated|divider|divider|op_9~22_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_9~22 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_9~22 .lut_mask = 64'h0000000000004777;
defparam \d1|Mod1|auto_generated|divider|divider|op_9~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N45
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Mod1|auto_generated|divider|divider|op_9~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mod1|auto_generated|divider|divider|op_9~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Mod1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N15
cyclonev_lcell_comb \d1|Add3~4 (
// Equation(s):
// \d1|Add3~4_combout  = ( \d1|Add3~3_combout  & ( \d1|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( (!\d1|Add9~1_sumout ) # (!\d1|Add3~0_combout ) ) ) ) # ( \d1|Add3~3_combout  & ( !\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( 
// (!\d1|Mod1|auto_generated|divider|divider|op_9~5_sumout ) # (!\d1|Add3~0_combout ) ) ) )

	.dataa(!\d1|Add9~1_sumout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.datac(!\d1|Add3~0_combout ),
	.datad(gnd),
	.datae(!\d1|Add3~3_combout ),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~4 .extended_lut = "off";
defparam \d1|Add3~4 .lut_mask = 64'h0000FCFC0000FAFA;
defparam \d1|Add3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N26
dffeas \d1|bean_x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Add3~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan1~0_combout ),
	.sload(vcc),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bean_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bean_x[2] .is_wysiwyg = "true";
defparam \d1|bean_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N0
cyclonev_lcell_comb \k1|Add0~117 (
// Equation(s):
// \k1|Add0~117_sumout  = SUM(( \k1|cnt_100hz [0] ) + ( VCC ) + ( !VCC ))
// \k1|Add0~118  = CARRY(( \k1|cnt_100hz [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~117_sumout ),
	.cout(\k1|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~117 .extended_lut = "off";
defparam \k1|Add0~117 .lut_mask = 64'h0000000000000F0F;
defparam \k1|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N2
dffeas \k1|cnt_100hz[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[0] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N3
cyclonev_lcell_comb \k1|Add0~113 (
// Equation(s):
// \k1|Add0~113_sumout  = SUM(( \k1|cnt_100hz [1] ) + ( GND ) + ( \k1|Add0~118  ))
// \k1|Add0~114  = CARRY(( \k1|cnt_100hz [1] ) + ( GND ) + ( \k1|Add0~118  ))

	.dataa(!\k1|cnt_100hz [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~113_sumout ),
	.cout(\k1|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~113 .extended_lut = "off";
defparam \k1|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \k1|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \k1|cnt_100hz[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[1] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N6
cyclonev_lcell_comb \k1|Add0~109 (
// Equation(s):
// \k1|Add0~109_sumout  = SUM(( \k1|cnt_100hz [2] ) + ( GND ) + ( \k1|Add0~114  ))
// \k1|Add0~110  = CARRY(( \k1|cnt_100hz [2] ) + ( GND ) + ( \k1|Add0~114  ))

	.dataa(gnd),
	.datab(!\k1|cnt_100hz [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~109_sumout ),
	.cout(\k1|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~109 .extended_lut = "off";
defparam \k1|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \k1|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N8
dffeas \k1|cnt_100hz[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[2] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N9
cyclonev_lcell_comb \k1|Add0~105 (
// Equation(s):
// \k1|Add0~105_sumout  = SUM(( \k1|cnt_100hz [3] ) + ( GND ) + ( \k1|Add0~110  ))
// \k1|Add0~106  = CARRY(( \k1|cnt_100hz [3] ) + ( GND ) + ( \k1|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~105_sumout ),
	.cout(\k1|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~105 .extended_lut = "off";
defparam \k1|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \k1|cnt_100hz[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[3] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N12
cyclonev_lcell_comb \k1|Add0~25 (
// Equation(s):
// \k1|Add0~25_sumout  = SUM(( \k1|cnt_100hz [4] ) + ( GND ) + ( \k1|Add0~106  ))
// \k1|Add0~26  = CARRY(( \k1|cnt_100hz [4] ) + ( GND ) + ( \k1|Add0~106  ))

	.dataa(gnd),
	.datab(!\k1|cnt_100hz [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~25_sumout ),
	.cout(\k1|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~25 .extended_lut = "off";
defparam \k1|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \k1|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N14
dffeas \k1|cnt_100hz[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[4] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N15
cyclonev_lcell_comb \k1|Add0~29 (
// Equation(s):
// \k1|Add0~29_sumout  = SUM(( \k1|cnt_100hz [5] ) + ( GND ) + ( \k1|Add0~26  ))
// \k1|Add0~30  = CARRY(( \k1|cnt_100hz [5] ) + ( GND ) + ( \k1|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~29_sumout ),
	.cout(\k1|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~29 .extended_lut = "off";
defparam \k1|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N16
dffeas \k1|cnt_100hz[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [5]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[5] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N18
cyclonev_lcell_comb \k1|Add0~21 (
// Equation(s):
// \k1|Add0~21_sumout  = SUM(( \k1|cnt_100hz [6] ) + ( GND ) + ( \k1|Add0~30  ))
// \k1|Add0~22  = CARRY(( \k1|cnt_100hz [6] ) + ( GND ) + ( \k1|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~21_sumout ),
	.cout(\k1|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~21 .extended_lut = "off";
defparam \k1|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N20
dffeas \k1|cnt_100hz[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [6]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[6] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N21
cyclonev_lcell_comb \k1|Add0~17 (
// Equation(s):
// \k1|Add0~17_sumout  = SUM(( \k1|cnt_100hz [7] ) + ( GND ) + ( \k1|Add0~22  ))
// \k1|Add0~18  = CARRY(( \k1|cnt_100hz [7] ) + ( GND ) + ( \k1|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~17_sumout ),
	.cout(\k1|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~17 .extended_lut = "off";
defparam \k1|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N22
dffeas \k1|cnt_100hz[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [7]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[7] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N24
cyclonev_lcell_comb \k1|Add0~45 (
// Equation(s):
// \k1|Add0~45_sumout  = SUM(( \k1|cnt_100hz [8] ) + ( GND ) + ( \k1|Add0~18  ))
// \k1|Add0~46  = CARRY(( \k1|cnt_100hz [8] ) + ( GND ) + ( \k1|Add0~18  ))

	.dataa(gnd),
	.datab(!\k1|cnt_100hz [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~45_sumout ),
	.cout(\k1|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~45 .extended_lut = "off";
defparam \k1|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \k1|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \k1|cnt_100hz[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [8]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[8] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N27
cyclonev_lcell_comb \k1|Add0~41 (
// Equation(s):
// \k1|Add0~41_sumout  = SUM(( \k1|cnt_100hz [9] ) + ( GND ) + ( \k1|Add0~46  ))
// \k1|Add0~42  = CARRY(( \k1|cnt_100hz [9] ) + ( GND ) + ( \k1|Add0~46  ))

	.dataa(!\k1|cnt_100hz [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~41_sumout ),
	.cout(\k1|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~41 .extended_lut = "off";
defparam \k1|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \k1|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \k1|cnt_100hz[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [9]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[9] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N30
cyclonev_lcell_comb \k1|Add0~37 (
// Equation(s):
// \k1|Add0~37_sumout  = SUM(( \k1|cnt_100hz [10] ) + ( GND ) + ( \k1|Add0~42  ))
// \k1|Add0~38  = CARRY(( \k1|cnt_100hz [10] ) + ( GND ) + ( \k1|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~37_sumout ),
	.cout(\k1|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~37 .extended_lut = "off";
defparam \k1|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \k1|cnt_100hz[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [10]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[10] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N33
cyclonev_lcell_comb \k1|Add0~33 (
// Equation(s):
// \k1|Add0~33_sumout  = SUM(( \k1|cnt_100hz [11] ) + ( GND ) + ( \k1|Add0~38  ))
// \k1|Add0~34  = CARRY(( \k1|cnt_100hz [11] ) + ( GND ) + ( \k1|Add0~38  ))

	.dataa(!\k1|cnt_100hz [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~33_sumout ),
	.cout(\k1|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~33 .extended_lut = "off";
defparam \k1|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \k1|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N35
dffeas \k1|cnt_100hz[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [11]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[11] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N36
cyclonev_lcell_comb \k1|Add0~13 (
// Equation(s):
// \k1|Add0~13_sumout  = SUM(( \k1|cnt_100hz [12] ) + ( GND ) + ( \k1|Add0~34  ))
// \k1|Add0~14  = CARRY(( \k1|cnt_100hz [12] ) + ( GND ) + ( \k1|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~13_sumout ),
	.cout(\k1|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~13 .extended_lut = "off";
defparam \k1|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N38
dffeas \k1|cnt_100hz[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [12]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[12] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N39
cyclonev_lcell_comb \k1|Add0~9 (
// Equation(s):
// \k1|Add0~9_sumout  = SUM(( \k1|cnt_100hz [13] ) + ( GND ) + ( \k1|Add0~14  ))
// \k1|Add0~10  = CARRY(( \k1|cnt_100hz [13] ) + ( GND ) + ( \k1|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~9_sumout ),
	.cout(\k1|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~9 .extended_lut = "off";
defparam \k1|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N40
dffeas \k1|cnt_100hz[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [13]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[13] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N42
cyclonev_lcell_comb \k1|Add0~61 (
// Equation(s):
// \k1|Add0~61_sumout  = SUM(( \k1|cnt_100hz [14] ) + ( GND ) + ( \k1|Add0~10  ))
// \k1|Add0~62  = CARRY(( \k1|cnt_100hz [14] ) + ( GND ) + ( \k1|Add0~10  ))

	.dataa(gnd),
	.datab(!\k1|cnt_100hz [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~61_sumout ),
	.cout(\k1|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~61 .extended_lut = "off";
defparam \k1|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \k1|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N43
dffeas \k1|cnt_100hz[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [14]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[14] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N45
cyclonev_lcell_comb \k1|Add0~57 (
// Equation(s):
// \k1|Add0~57_sumout  = SUM(( \k1|cnt_100hz [15] ) + ( GND ) + ( \k1|Add0~62  ))
// \k1|Add0~58  = CARRY(( \k1|cnt_100hz [15] ) + ( GND ) + ( \k1|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~57_sumout ),
	.cout(\k1|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~57 .extended_lut = "off";
defparam \k1|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N47
dffeas \k1|cnt_100hz[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [15]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[15] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N48
cyclonev_lcell_comb \k1|Add0~53 (
// Equation(s):
// \k1|Add0~53_sumout  = SUM(( \k1|cnt_100hz [16] ) + ( GND ) + ( \k1|Add0~58  ))
// \k1|Add0~54  = CARRY(( \k1|cnt_100hz [16] ) + ( GND ) + ( \k1|Add0~58  ))

	.dataa(gnd),
	.datab(!\k1|cnt_100hz [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~53_sumout ),
	.cout(\k1|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~53 .extended_lut = "off";
defparam \k1|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \k1|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N49
dffeas \k1|cnt_100hz[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [16]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[16] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N51
cyclonev_lcell_comb \k1|Add0~49 (
// Equation(s):
// \k1|Add0~49_sumout  = SUM(( \k1|cnt_100hz [17] ) + ( GND ) + ( \k1|Add0~54  ))
// \k1|Add0~50  = CARRY(( \k1|cnt_100hz [17] ) + ( GND ) + ( \k1|Add0~54  ))

	.dataa(!\k1|cnt_100hz [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~49_sumout ),
	.cout(\k1|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~49 .extended_lut = "off";
defparam \k1|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \k1|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N53
dffeas \k1|cnt_100hz[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [17]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[17] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N54
cyclonev_lcell_comb \k1|Add0~97 (
// Equation(s):
// \k1|Add0~97_sumout  = SUM(( \k1|cnt_100hz [18] ) + ( GND ) + ( \k1|Add0~50  ))
// \k1|Add0~98  = CARRY(( \k1|cnt_100hz [18] ) + ( GND ) + ( \k1|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~97_sumout ),
	.cout(\k1|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~97 .extended_lut = "off";
defparam \k1|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N56
dffeas \k1|cnt_100hz[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [18]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[18] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y14_N57
cyclonev_lcell_comb \k1|Add0~93 (
// Equation(s):
// \k1|Add0~93_sumout  = SUM(( \k1|cnt_100hz [19] ) + ( GND ) + ( \k1|Add0~98  ))
// \k1|Add0~94  = CARRY(( \k1|cnt_100hz [19] ) + ( GND ) + ( \k1|Add0~98  ))

	.dataa(!\k1|cnt_100hz [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~93_sumout ),
	.cout(\k1|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~93 .extended_lut = "off";
defparam \k1|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \k1|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N58
dffeas \k1|cnt_100hz[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [19]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[19] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N30
cyclonev_lcell_comb \k1|Add0~89 (
// Equation(s):
// \k1|Add0~89_sumout  = SUM(( \k1|cnt_100hz [20] ) + ( GND ) + ( \k1|Add0~94  ))
// \k1|Add0~90  = CARRY(( \k1|cnt_100hz [20] ) + ( GND ) + ( \k1|Add0~94  ))

	.dataa(gnd),
	.datab(!\k1|cnt_100hz [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~89_sumout ),
	.cout(\k1|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~89 .extended_lut = "off";
defparam \k1|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \k1|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N32
dffeas \k1|cnt_100hz[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [20]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[20] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N33
cyclonev_lcell_comb \k1|Add0~85 (
// Equation(s):
// \k1|Add0~85_sumout  = SUM(( \k1|cnt_100hz [21] ) + ( GND ) + ( \k1|Add0~90  ))
// \k1|Add0~86  = CARRY(( \k1|cnt_100hz [21] ) + ( GND ) + ( \k1|Add0~90  ))

	.dataa(!\k1|cnt_100hz [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~85_sumout ),
	.cout(\k1|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~85 .extended_lut = "off";
defparam \k1|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \k1|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N35
dffeas \k1|cnt_100hz[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [21]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[21] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N36
cyclonev_lcell_comb \k1|Add0~1 (
// Equation(s):
// \k1|Add0~1_sumout  = SUM(( \k1|cnt_100hz [22] ) + ( GND ) + ( \k1|Add0~86  ))
// \k1|Add0~2  = CARRY(( \k1|cnt_100hz [22] ) + ( GND ) + ( \k1|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~1_sumout ),
	.cout(\k1|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~1 .extended_lut = "off";
defparam \k1|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N38
dffeas \k1|cnt_100hz[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [22]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[22] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N39
cyclonev_lcell_comb \k1|Add0~81 (
// Equation(s):
// \k1|Add0~81_sumout  = SUM(( \k1|cnt_100hz [23] ) + ( GND ) + ( \k1|Add0~2  ))
// \k1|Add0~82  = CARRY(( \k1|cnt_100hz [23] ) + ( GND ) + ( \k1|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~81_sumout ),
	.cout(\k1|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~81 .extended_lut = "off";
defparam \k1|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N41
dffeas \k1|cnt_100hz[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [23]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[23] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N42
cyclonev_lcell_comb \k1|Add0~77 (
// Equation(s):
// \k1|Add0~77_sumout  = SUM(( \k1|cnt_100hz [24] ) + ( GND ) + ( \k1|Add0~82  ))
// \k1|Add0~78  = CARRY(( \k1|cnt_100hz [24] ) + ( GND ) + ( \k1|Add0~82  ))

	.dataa(gnd),
	.datab(!\k1|cnt_100hz [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~77_sumout ),
	.cout(\k1|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~77 .extended_lut = "off";
defparam \k1|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \k1|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N44
dffeas \k1|cnt_100hz[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [24]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[24] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N45
cyclonev_lcell_comb \k1|Add0~73 (
// Equation(s):
// \k1|Add0~73_sumout  = SUM(( \k1|cnt_100hz [25] ) + ( GND ) + ( \k1|Add0~78  ))
// \k1|Add0~74  = CARRY(( \k1|cnt_100hz [25] ) + ( GND ) + ( \k1|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~73_sumout ),
	.cout(\k1|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~73 .extended_lut = "off";
defparam \k1|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N47
dffeas \k1|cnt_100hz[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [25]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[25] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N48
cyclonev_lcell_comb \k1|Add0~69 (
// Equation(s):
// \k1|Add0~69_sumout  = SUM(( \k1|cnt_100hz [26] ) + ( GND ) + ( \k1|Add0~74  ))
// \k1|Add0~70  = CARRY(( \k1|cnt_100hz [26] ) + ( GND ) + ( \k1|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~69_sumout ),
	.cout(\k1|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~69 .extended_lut = "off";
defparam \k1|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N50
dffeas \k1|cnt_100hz[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [26]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[26] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N51
cyclonev_lcell_comb \k1|Add0~65 (
// Equation(s):
// \k1|Add0~65_sumout  = SUM(( \k1|cnt_100hz [27] ) + ( GND ) + ( \k1|Add0~70  ))
// \k1|Add0~66  = CARRY(( \k1|cnt_100hz [27] ) + ( GND ) + ( \k1|Add0~70  ))

	.dataa(!\k1|cnt_100hz [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~65_sumout ),
	.cout(\k1|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~65 .extended_lut = "off";
defparam \k1|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \k1|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N53
dffeas \k1|cnt_100hz[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [27]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[27] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N18
cyclonev_lcell_comb \k1|LessThan0~4 (
// Equation(s):
// \k1|LessThan0~4_combout  = ( !\k1|cnt_100hz [25] & ( !\k1|cnt_100hz [24] & ( (!\k1|cnt_100hz [27] & (!\k1|cnt_100hz [23] & !\k1|cnt_100hz [26])) ) ) )

	.dataa(!\k1|cnt_100hz [27]),
	.datab(!\k1|cnt_100hz [23]),
	.datac(!\k1|cnt_100hz [26]),
	.datad(gnd),
	.datae(!\k1|cnt_100hz [25]),
	.dataf(!\k1|cnt_100hz [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|LessThan0~4 .extended_lut = "off";
defparam \k1|LessThan0~4 .lut_mask = 64'h8080000000000000;
defparam \k1|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N34
dffeas \k1|cnt_100hz[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[11]~DUPLICATE .is_wysiwyg = "true";
defparam \k1|cnt_100hz[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N0
cyclonev_lcell_comb \k1|LessThan0~1 (
// Equation(s):
// \k1|LessThan0~1_combout  = ( !\k1|cnt_100hz [8] & ( (!\k1|cnt_100hz [9] & (!\k1|cnt_100hz[11]~DUPLICATE_q  & !\k1|cnt_100hz [10])) ) )

	.dataa(gnd),
	.datab(!\k1|cnt_100hz [9]),
	.datac(!\k1|cnt_100hz[11]~DUPLICATE_q ),
	.datad(!\k1|cnt_100hz [10]),
	.datae(gnd),
	.dataf(!\k1|cnt_100hz [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|LessThan0~1 .extended_lut = "off";
defparam \k1|LessThan0~1 .lut_mask = 64'hC000C00000000000;
defparam \k1|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N37
dffeas \k1|cnt_100hz[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[12]~DUPLICATE .is_wysiwyg = "true";
defparam \k1|cnt_100hz[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N3
cyclonev_lcell_comb \k1|LessThan0~0 (
// Equation(s):
// \k1|LessThan0~0_combout  = ( \k1|cnt_100hz [5] & ( \k1|cnt_100hz [7] ) ) # ( !\k1|cnt_100hz [5] & ( (\k1|cnt_100hz [7] & ((\k1|cnt_100hz [6]) # (\k1|cnt_100hz [4]))) ) )

	.dataa(!\k1|cnt_100hz [4]),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [7]),
	.datad(!\k1|cnt_100hz [6]),
	.datae(gnd),
	.dataf(!\k1|cnt_100hz [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|LessThan0~0 .extended_lut = "off";
defparam \k1|LessThan0~0 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \k1|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y14_N52
dffeas \k1|cnt_100hz[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[17]~DUPLICATE .is_wysiwyg = "true";
defparam \k1|cnt_100hz[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N46
dffeas \k1|cnt_100hz[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[15]~DUPLICATE .is_wysiwyg = "true";
defparam \k1|cnt_100hz[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y14_N27
cyclonev_lcell_comb \k1|LessThan0~2 (
// Equation(s):
// \k1|LessThan0~2_combout  = ( \k1|cnt_100hz [14] & ( \k1|cnt_100hz[15]~DUPLICATE_q  & ( (\k1|cnt_100hz[17]~DUPLICATE_q  & \k1|cnt_100hz [16]) ) ) )

	.dataa(!\k1|cnt_100hz[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [16]),
	.datad(gnd),
	.datae(!\k1|cnt_100hz [14]),
	.dataf(!\k1|cnt_100hz[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|LessThan0~2 .extended_lut = "off";
defparam \k1|LessThan0~2 .lut_mask = 64'h0000000000000505;
defparam \k1|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N6
cyclonev_lcell_comb \k1|LessThan0~3 (
// Equation(s):
// \k1|LessThan0~3_combout  = ( \k1|cnt_100hz [13] & ( \k1|LessThan0~2_combout  ) ) # ( !\k1|cnt_100hz [13] & ( (\k1|cnt_100hz[12]~DUPLICATE_q  & (\k1|LessThan0~2_combout  & ((!\k1|LessThan0~1_combout ) # (\k1|LessThan0~0_combout )))) ) )

	.dataa(!\k1|LessThan0~1_combout ),
	.datab(!\k1|cnt_100hz[12]~DUPLICATE_q ),
	.datac(!\k1|LessThan0~0_combout ),
	.datad(!\k1|LessThan0~2_combout ),
	.datae(!\k1|cnt_100hz [13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|LessThan0~3 .extended_lut = "off";
defparam \k1|LessThan0~3 .lut_mask = 64'h002300FF002300FF;
defparam \k1|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N54
cyclonev_lcell_comb \k1|Add0~5 (
// Equation(s):
// \k1|Add0~5_sumout  = SUM(( \k1|cnt_100hz [28] ) + ( GND ) + ( \k1|Add0~66  ))
// \k1|Add0~6  = CARRY(( \k1|cnt_100hz [28] ) + ( GND ) + ( \k1|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~5_sumout ),
	.cout(\k1|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~5 .extended_lut = "off";
defparam \k1|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N56
dffeas \k1|cnt_100hz[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [28]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[28] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N57
cyclonev_lcell_comb \k1|Add0~101 (
// Equation(s):
// \k1|Add0~101_sumout  = SUM(( \k1|cnt_100hz [29] ) + ( GND ) + ( \k1|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|cnt_100hz [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\k1|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\k1|Add0~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|Add0~101 .extended_lut = "off";
defparam \k1|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \k1|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N59
dffeas \k1|cnt_100hz[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\k1|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|cnt_100hz [29]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|cnt_100hz[29] .is_wysiwyg = "true";
defparam \k1|cnt_100hz[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N24
cyclonev_lcell_comb \k1|LessThan0~5 (
// Equation(s):
// \k1|LessThan0~5_combout  = ( !\k1|cnt_100hz [29] & ( !\k1|cnt_100hz [19] & ( (!\k1|cnt_100hz [18] & (!\k1|cnt_100hz [20] & !\k1|cnt_100hz [21])) ) ) )

	.dataa(!\k1|cnt_100hz [18]),
	.datab(!\k1|cnt_100hz [20]),
	.datac(!\k1|cnt_100hz [21]),
	.datad(gnd),
	.datae(!\k1|cnt_100hz [29]),
	.dataf(!\k1|cnt_100hz [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|LessThan0~5 .extended_lut = "off";
defparam \k1|LessThan0~5 .lut_mask = 64'h8080000000000000;
defparam \k1|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N12
cyclonev_lcell_comb \k1|LessThan0~6 (
// Equation(s):
// \k1|LessThan0~6_combout  = ( \k1|LessThan0~5_combout  & ( (!\k1|LessThan0~4_combout ) # (((\k1|cnt_100hz [22]) # (\k1|cnt_100hz [28])) # (\k1|LessThan0~3_combout )) ) ) # ( !\k1|LessThan0~5_combout  )

	.dataa(!\k1|LessThan0~4_combout ),
	.datab(!\k1|LessThan0~3_combout ),
	.datac(!\k1|cnt_100hz [28]),
	.datad(!\k1|cnt_100hz [22]),
	.datae(gnd),
	.dataf(!\k1|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|LessThan0~6 .extended_lut = "off";
defparam \k1|LessThan0~6 .lut_mask = 64'hFFFFFFFFBFFFBFFF;
defparam \k1|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N51
cyclonev_lcell_comb \k1|clk_100hz~0 (
// Equation(s):
// \k1|clk_100hz~0_combout  = ( \k1|clk_100hz~q  & ( !\k1|LessThan0~6_combout  ) ) # ( !\k1|clk_100hz~q  & ( \k1|LessThan0~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|LessThan0~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\k1|clk_100hz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|clk_100hz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|clk_100hz~0 .extended_lut = "off";
defparam \k1|clk_100hz~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \k1|clk_100hz~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N56
dffeas \k1|clk_100hz (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\k1|clk_100hz~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|clk_100hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \k1|clk_100hz .is_wysiwyg = "true";
defparam \k1|clk_100hz .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y13_N22
dffeas \k1|KEY_d1[1] (
	.clk(\k1|clk_100hz~q ),
	.d(gnd),
	.asdata(\KEY[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_d1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_d1[1] .is_wysiwyg = "true";
defparam \k1|KEY_d1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N6
cyclonev_lcell_comb \k1|KEY_d2~3 (
// Equation(s):
// \k1|KEY_d2~3_combout  = ( \KEY[1]~input_o  ) # ( !\KEY[1]~input_o  & ( \k1|KEY_d1 [1] ) )

	.dataa(gnd),
	.datab(!\k1|KEY_d1 [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|KEY_d2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|KEY_d2~3 .extended_lut = "off";
defparam \k1|KEY_d2~3 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \k1|KEY_d2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N8
dffeas \k1|KEY_d2[1] (
	.clk(\k1|clk_100hz~q ),
	.d(\k1|KEY_d2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_d2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_d2[1] .is_wysiwyg = "true";
defparam \k1|KEY_d2[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y50_N9
cyclonev_lcell_comb \k1|KEY_q[1]~feeder (
// Equation(s):
// \k1|KEY_q[1]~feeder_combout  = \k1|KEY_d2 [1]

	.dataa(!\k1|KEY_d2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|KEY_q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|KEY_q[1]~feeder .extended_lut = "off";
defparam \k1|KEY_q[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \k1|KEY_q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y50_N11
dffeas \k1|KEY_q[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|KEY_q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_q[1] .is_wysiwyg = "true";
defparam \k1|KEY_q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y50_N27
cyclonev_lcell_comb \k1|KEY_out~3 (
// Equation(s):
// \k1|KEY_out~3_combout  = (!\k1|KEY_d2 [1] & \k1|KEY_q [1])

	.dataa(!\k1|KEY_d2 [1]),
	.datab(gnd),
	.datac(!\k1|KEY_q [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|KEY_out~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|KEY_out~3 .extended_lut = "off";
defparam \k1|KEY_out~3 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \k1|KEY_out~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y50_N29
dffeas \k1|KEY_out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|KEY_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_out[1] .is_wysiwyg = "true";
defparam \k1|KEY_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N45
cyclonev_lcell_comb \k1|KEY_d1[0]~feeder (
// Equation(s):
// \k1|KEY_d1[0]~feeder_combout  = ( \KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|KEY_d1[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|KEY_d1[0]~feeder .extended_lut = "off";
defparam \k1|KEY_d1[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \k1|KEY_d1[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N47
dffeas \k1|KEY_d1[0] (
	.clk(\k1|clk_100hz~q ),
	.d(\k1|KEY_d1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_d1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_d1[0] .is_wysiwyg = "true";
defparam \k1|KEY_d1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N48
cyclonev_lcell_comb \k1|KEY_d2~2 (
// Equation(s):
// \k1|KEY_d2~2_combout  = ( \k1|KEY_d1 [0] ) # ( !\k1|KEY_d1 [0] & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\k1|KEY_d1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|KEY_d2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|KEY_d2~2 .extended_lut = "off";
defparam \k1|KEY_d2~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \k1|KEY_d2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N50
dffeas \k1|KEY_d2[0] (
	.clk(\k1|clk_100hz~q ),
	.d(\k1|KEY_d2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_d2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_d2[0] .is_wysiwyg = "true";
defparam \k1|KEY_d2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y50_N47
dffeas \k1|KEY_q[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\k1|KEY_d2 [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_q[0] .is_wysiwyg = "true";
defparam \k1|KEY_q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y50_N42
cyclonev_lcell_comb \k1|KEY_out~2 (
// Equation(s):
// \k1|KEY_out~2_combout  = ( !\k1|KEY_d2 [0] & ( \k1|KEY_q [0] ) )

	.dataa(gnd),
	.datab(!\k1|KEY_q [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\k1|KEY_d2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|KEY_out~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|KEY_out~2 .extended_lut = "off";
defparam \k1|KEY_out~2 .lut_mask = 64'h3333333300000000;
defparam \k1|KEY_out~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y50_N44
dffeas \k1|KEY_out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|KEY_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_out[0] .is_wysiwyg = "true";
defparam \k1|KEY_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y50_N24
cyclonev_lcell_comb \d1|man_y[7]~2 (
// Equation(s):
// \d1|man_y[7]~2_combout  = ( !\k1|KEY_out [0] & ( !\k1|KEY_out [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|KEY_out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\k1|KEY_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_y[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_y[7]~2 .extended_lut = "off";
defparam \d1|man_y[7]~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \d1|man_y[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y13_N28
dffeas \k1|KEY_d1[2] (
	.clk(\k1|clk_100hz~q ),
	.d(gnd),
	.asdata(\KEY[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_d1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_d1[2] .is_wysiwyg = "true";
defparam \k1|KEY_d1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N12
cyclonev_lcell_comb \k1|KEY_d2~0 (
// Equation(s):
// \k1|KEY_d2~0_combout  = ( \KEY[2]~input_o  & ( \k1|KEY_d1 [2] ) ) # ( !\KEY[2]~input_o  & ( \k1|KEY_d1 [2] ) ) # ( \KEY[2]~input_o  & ( !\k1|KEY_d1 [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[2]~input_o ),
	.dataf(!\k1|KEY_d1 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|KEY_d2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|KEY_d2~0 .extended_lut = "off";
defparam \k1|KEY_d2~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \k1|KEY_d2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N14
dffeas \k1|KEY_d2[2] (
	.clk(\k1|clk_100hz~q ),
	.d(\k1|KEY_d2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_d2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_d2[2] .is_wysiwyg = "true";
defparam \k1|KEY_d2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y50_N41
dffeas \k1|KEY_q[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\k1|KEY_d2 [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_q[2] .is_wysiwyg = "true";
defparam \k1|KEY_q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y50_N36
cyclonev_lcell_comb \k1|KEY_out~0 (
// Equation(s):
// \k1|KEY_out~0_combout  = (!\k1|KEY_d2 [2] & \k1|KEY_q [2])

	.dataa(!\k1|KEY_d2 [2]),
	.datab(!\k1|KEY_q [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|KEY_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|KEY_out~0 .extended_lut = "off";
defparam \k1|KEY_out~0 .lut_mask = 64'h2222222222222222;
defparam \k1|KEY_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y50_N38
dffeas \k1|KEY_out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|KEY_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_out[2] .is_wysiwyg = "true";
defparam \k1|KEY_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y13_N40
dffeas \k1|KEY_d1[3] (
	.clk(\k1|clk_100hz~q ),
	.d(gnd),
	.asdata(\KEY[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_d1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_d1[3] .is_wysiwyg = "true";
defparam \k1|KEY_d1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y13_N36
cyclonev_lcell_comb \k1|KEY_d2~1 (
// Equation(s):
// \k1|KEY_d2~1_combout  = ( \KEY[3]~input_o  & ( \k1|KEY_d1 [3] ) ) # ( !\KEY[3]~input_o  & ( \k1|KEY_d1 [3] ) ) # ( \KEY[3]~input_o  & ( !\k1|KEY_d1 [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\k1|KEY_d1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|KEY_d2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|KEY_d2~1 .extended_lut = "off";
defparam \k1|KEY_d2~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \k1|KEY_d2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y13_N38
dffeas \k1|KEY_d2[3] (
	.clk(\k1|clk_100hz~q ),
	.d(\k1|KEY_d2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_d2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_d2[3] .is_wysiwyg = "true";
defparam \k1|KEY_d2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y13_N10
dffeas \k1|KEY_q[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\k1|KEY_d2 [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_q[3] .is_wysiwyg = "true";
defparam \k1|KEY_q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y13_N15
cyclonev_lcell_comb \k1|KEY_out~1 (
// Equation(s):
// \k1|KEY_out~1_combout  = ( !\k1|KEY_d2 [3] & ( \k1|KEY_q [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\k1|KEY_q [3]),
	.datae(gnd),
	.dataf(!\k1|KEY_d2 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\k1|KEY_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \k1|KEY_out~1 .extended_lut = "off";
defparam \k1|KEY_out~1 .lut_mask = 64'h00FF00FF00000000;
defparam \k1|KEY_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y13_N16
dffeas \k1|KEY_out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\k1|KEY_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\k1|KEY_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \k1|KEY_out[3] .is_wysiwyg = "true";
defparam \k1|KEY_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N30
cyclonev_lcell_comb \d1|Add23~5 (
// Equation(s):
// \d1|Add23~5_sumout  = SUM(( !\d1|man_y [2] ) + ( VCC ) + ( !VCC ))
// \d1|Add23~6  = CARRY(( !\d1|man_y [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|man_y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add23~5_sumout ),
	.cout(\d1|Add23~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add23~5 .extended_lut = "off";
defparam \d1|Add23~5 .lut_mask = 64'h000000000000F0F0;
defparam \d1|Add23~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N33
cyclonev_lcell_comb \d1|Add23~9 (
// Equation(s):
// \d1|Add23~9_sumout  = SUM(( \k1|KEY_out [2] ) + ( \d1|man_y [3] ) + ( \d1|Add23~6  ))
// \d1|Add23~10  = CARRY(( \k1|KEY_out [2] ) + ( \d1|man_y [3] ) + ( \d1|Add23~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|KEY_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|man_y [3]),
	.datag(gnd),
	.cin(\d1|Add23~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add23~9_sumout ),
	.cout(\d1|Add23~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add23~9 .extended_lut = "off";
defparam \d1|Add23~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \d1|Add23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N9
cyclonev_lcell_comb \d1|man_y[3]~7 (
// Equation(s):
// \d1|man_y[3]~7_combout  = ( \d1|man_y [3] & ( \d1|Add23~9_sumout  & ( (!\d1|man_y[7]~2_combout ) # ((!\d1|man_y[5]~4_combout ) # ((!\k1|KEY_out [2]) # (\d1|man_y~1_combout ))) ) ) ) # ( !\d1|man_y [3] & ( \d1|Add23~9_sumout  & ( (\d1|man_y[7]~2_combout  & 
// (!\d1|man_y~1_combout  & ((!\d1|man_y[5]~4_combout ) # (!\k1|KEY_out [2])))) ) ) ) # ( \d1|man_y [3] & ( !\d1|Add23~9_sumout  & ( (!\d1|man_y[7]~2_combout ) # (((\d1|man_y[5]~4_combout  & !\k1|KEY_out [2])) # (\d1|man_y~1_combout )) ) ) ) # ( !\d1|man_y 
// [3] & ( !\d1|Add23~9_sumout  & ( (\d1|man_y[7]~2_combout  & (\d1|man_y[5]~4_combout  & (!\k1|KEY_out [2] & !\d1|man_y~1_combout ))) ) ) )

	.dataa(!\d1|man_y[7]~2_combout ),
	.datab(!\d1|man_y[5]~4_combout ),
	.datac(!\k1|KEY_out [2]),
	.datad(!\d1|man_y~1_combout ),
	.datae(!\d1|man_y [3]),
	.dataf(!\d1|Add23~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_y[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_y[3]~7 .extended_lut = "off";
defparam \d1|man_y[3]~7 .lut_mask = 64'h1000BAFF5400FEFF;
defparam \d1|man_y[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N47
dffeas \d1|man_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|man_y[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|man_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|man_y[3] .is_wysiwyg = "true";
defparam \d1|man_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N36
cyclonev_lcell_comb \d1|Add23~13 (
// Equation(s):
// \d1|Add23~13_sumout  = SUM(( !\k1|KEY_out [2] ) + ( !\d1|man_y [4] ) + ( \d1|Add23~10  ))
// \d1|Add23~14  = CARRY(( !\k1|KEY_out [2] ) + ( !\d1|man_y [4] ) + ( \d1|Add23~10  ))

	.dataa(gnd),
	.datab(!\k1|KEY_out [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|man_y [4]),
	.datag(gnd),
	.cin(\d1|Add23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add23~13_sumout ),
	.cout(\d1|Add23~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add23~13 .extended_lut = "off";
defparam \d1|Add23~13 .lut_mask = 64'h000000FF0000CCCC;
defparam \d1|Add23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N54
cyclonev_lcell_comb \d1|man_y[4]~8 (
// Equation(s):
// \d1|man_y[4]~8_combout  = ( \d1|man_y[7]~2_combout  & ( (!\d1|man_y~1_combout  & (((!\d1|man_y[5]~4_combout  & !\d1|Add23~13_sumout )))) # (\d1|man_y~1_combout  & (\d1|man_y [4])) ) ) # ( !\d1|man_y[7]~2_combout  & ( \d1|man_y [4] ) )

	.dataa(!\d1|man_y [4]),
	.datab(!\d1|man_y[5]~4_combout ),
	.datac(!\d1|Add23~13_sumout ),
	.datad(!\d1|man_y~1_combout ),
	.datae(gnd),
	.dataf(!\d1|man_y[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_y[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_y[4]~8 .extended_lut = "off";
defparam \d1|man_y[4]~8 .lut_mask = 64'h55555555C055C055;
defparam \d1|man_y[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N53
dffeas \d1|man_y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|man_y[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|man_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|man_y[4] .is_wysiwyg = "true";
defparam \d1|man_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N39
cyclonev_lcell_comb \d1|Add23~17 (
// Equation(s):
// \d1|Add23~17_sumout  = SUM(( \k1|KEY_out [2] ) + ( !\d1|man_y [5] ) + ( \d1|Add23~14  ))
// \d1|Add23~18  = CARRY(( \k1|KEY_out [2] ) + ( !\d1|man_y [5] ) + ( \d1|Add23~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|KEY_out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|man_y [5]),
	.datag(gnd),
	.cin(\d1|Add23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add23~17_sumout ),
	.cout(\d1|Add23~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add23~17 .extended_lut = "off";
defparam \d1|Add23~17 .lut_mask = 64'h000000FF00000F0F;
defparam \d1|Add23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N0
cyclonev_lcell_comb \d1|man_y[5]~9 (
// Equation(s):
// \d1|man_y[5]~9_combout  = ( \d1|Add23~17_sumout  & ( (!\d1|man_y[7]~2_combout  & (((\d1|man_y [5])))) # (\d1|man_y[7]~2_combout  & ((!\d1|man_y~1_combout  & (\d1|man_y[5]~4_combout )) # (\d1|man_y~1_combout  & ((\d1|man_y [5]))))) ) ) # ( 
// !\d1|Add23~17_sumout  & ( ((\d1|man_y[7]~2_combout  & !\d1|man_y~1_combout )) # (\d1|man_y [5]) ) )

	.dataa(!\d1|man_y[7]~2_combout ),
	.datab(!\d1|man_y[5]~4_combout ),
	.datac(!\d1|man_y [5]),
	.datad(!\d1|man_y~1_combout ),
	.datae(gnd),
	.dataf(!\d1|Add23~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_y[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_y[5]~9 .extended_lut = "off";
defparam \d1|man_y[5]~9 .lut_mask = 64'h5F0F5F0F1B0F1B0F;
defparam \d1|man_y[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N41
dffeas \d1|man_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|man_y[5]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|man_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|man_y[5] .is_wysiwyg = "true";
defparam \d1|man_y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N0
cyclonev_lcell_comb \d1|Add17~1 (
// Equation(s):
// \d1|Add17~1_sumout  = SUM(( \d1|man_x [2] ) + ( VCC ) + ( !VCC ))
// \d1|Add17~2  = CARRY(( \d1|man_x [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\d1|man_x [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add17~1_sumout ),
	.cout(\d1|Add17~2 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add17~1 .extended_lut = "off";
defparam \d1|Add17~1 .lut_mask = 64'h0000000000003333;
defparam \d1|Add17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N27
cyclonev_lcell_comb \d1|man_x[2]~4 (
// Equation(s):
// \d1|man_x[2]~4_combout  = ( \d1|man_x~0_combout  & ( \d1|man_x [2] ) ) # ( !\d1|man_x~0_combout  & ( (\d1|man_x[8]~3_combout ) # (\d1|Add17~1_sumout ) ) )

	.dataa(!\d1|Add17~1_sumout ),
	.datab(gnd),
	.datac(!\d1|man_x [2]),
	.datad(!\d1|man_x[8]~3_combout ),
	.datae(gnd),
	.dataf(!\d1|man_x~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_x[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_x[2]~4 .extended_lut = "off";
defparam \d1|man_x[2]~4 .lut_mask = 64'h55FF55FF0F0F0F0F;
defparam \d1|man_x[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y55_N47
dffeas \d1|man_x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|man_x[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|man_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|man_x[2] .is_wysiwyg = "true";
defparam \d1|man_x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N3
cyclonev_lcell_comb \d1|Add17~5 (
// Equation(s):
// \d1|Add17~5_sumout  = SUM(( !\k1|KEY_out [0] ) + ( \d1|man_x [3] ) + ( \d1|Add17~2  ))
// \d1|Add17~6  = CARRY(( !\k1|KEY_out [0] ) + ( \d1|man_x [3] ) + ( \d1|Add17~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\k1|KEY_out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|man_x [3]),
	.datag(gnd),
	.cin(\d1|Add17~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add17~5_sumout ),
	.cout(\d1|Add17~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add17~5 .extended_lut = "off";
defparam \d1|Add17~5 .lut_mask = 64'h0000FF000000F0F0;
defparam \d1|Add17~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N30
cyclonev_lcell_comb \d1|man_x[3]~5 (
// Equation(s):
// \d1|man_x[3]~5_combout  = ( \k1|KEY_out [0] & ( (!\d1|man_x~0_combout  & (((\d1|Add17~5_sumout )) # (\d1|man_x[8]~3_combout ))) # (\d1|man_x~0_combout  & (((\d1|man_x [3])))) ) ) # ( !\k1|KEY_out [0] & ( (!\d1|man_x~0_combout  & (!\d1|man_x[8]~3_combout  
// & ((\d1|Add17~5_sumout )))) # (\d1|man_x~0_combout  & (((\d1|man_x [3])))) ) )

	.dataa(!\d1|man_x[8]~3_combout ),
	.datab(!\d1|man_x~0_combout ),
	.datac(!\d1|man_x [3]),
	.datad(!\d1|Add17~5_sumout ),
	.datae(gnd),
	.dataf(!\k1|KEY_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_x[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_x[3]~5 .extended_lut = "off";
defparam \d1|man_x[3]~5 .lut_mask = 64'h038B038B47CF47CF;
defparam \d1|man_x[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y55_N56
dffeas \d1|man_x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|man_x[3]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|man_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|man_x[3] .is_wysiwyg = "true";
defparam \d1|man_x[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N6
cyclonev_lcell_comb \d1|Add17~9 (
// Equation(s):
// \d1|Add17~9_sumout  = SUM(( \d1|man_x [4] ) + ( \k1|KEY_out [0] ) + ( \d1|Add17~6  ))
// \d1|Add17~10  = CARRY(( \d1|man_x [4] ) + ( \k1|KEY_out [0] ) + ( \d1|Add17~6  ))

	.dataa(gnd),
	.datab(!\k1|KEY_out [0]),
	.datac(!\d1|man_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add17~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add17~9_sumout ),
	.cout(\d1|Add17~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add17~9 .extended_lut = "off";
defparam \d1|Add17~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \d1|Add17~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N9
cyclonev_lcell_comb \d1|Add17~13 (
// Equation(s):
// \d1|Add17~13_sumout  = SUM(( !\d1|man_x [5] ) + ( !\k1|KEY_out [0] ) + ( \d1|Add17~10  ))
// \d1|Add17~14  = CARRY(( !\d1|man_x [5] ) + ( !\k1|KEY_out [0] ) + ( \d1|Add17~10  ))

	.dataa(gnd),
	.datab(!\k1|KEY_out [0]),
	.datac(!\d1|man_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add17~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add17~13_sumout ),
	.cout(\d1|Add17~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add17~13 .extended_lut = "off";
defparam \d1|Add17~13 .lut_mask = 64'h000033330000F0F0;
defparam \d1|Add17~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N3
cyclonev_lcell_comb \d1|man_x[5]~7 (
// Equation(s):
// \d1|man_x[5]~7_combout  = ( \d1|man_x~0_combout  & ( \d1|Add17~13_sumout  & ( \d1|man_x [5] ) ) ) # ( !\d1|man_x~0_combout  & ( \d1|Add17~13_sumout  & ( (\d1|man_x[8]~3_combout  & !\k1|KEY_out [0]) ) ) ) # ( \d1|man_x~0_combout  & ( !\d1|Add17~13_sumout  
// & ( \d1|man_x [5] ) ) ) # ( !\d1|man_x~0_combout  & ( !\d1|Add17~13_sumout  & ( (!\d1|man_x[8]~3_combout ) # (!\k1|KEY_out [0]) ) ) )

	.dataa(!\d1|man_x [5]),
	.datab(!\d1|man_x[8]~3_combout ),
	.datac(!\k1|KEY_out [0]),
	.datad(gnd),
	.datae(!\d1|man_x~0_combout ),
	.dataf(!\d1|Add17~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_x[5]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_x[5]~7 .extended_lut = "off";
defparam \d1|man_x[5]~7 .lut_mask = 64'hFCFC555530305555;
defparam \d1|man_x[5]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y55_N32
dffeas \d1|man_x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|man_x[5]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|man_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|man_x[5] .is_wysiwyg = "true";
defparam \d1|man_x[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N48
cyclonev_lcell_comb \d1|man_x[8]~2 (
// Equation(s):
// \d1|man_x[8]~2_combout  = ( !\k1|KEY_out [0] & ( (\d1|man_x [5] & (!\d1|man_x [8] & ((!\d1|man_x [4]) # (!\d1|man_x [3])))) ) )

	.dataa(!\d1|man_x [4]),
	.datab(!\d1|man_x [5]),
	.datac(!\d1|man_x [3]),
	.datad(!\d1|man_x [8]),
	.datae(gnd),
	.dataf(!\k1|KEY_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_x[8]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_x[8]~2 .extended_lut = "off";
defparam \d1|man_x[8]~2 .lut_mask = 64'h3200320000000000;
defparam \d1|man_x[8]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N12
cyclonev_lcell_comb \d1|Add17~17 (
// Equation(s):
// \d1|Add17~17_sumout  = SUM(( \d1|man_x [6] ) + ( !\k1|KEY_out [0] ) + ( \d1|Add17~14  ))
// \d1|Add17~18  = CARRY(( \d1|man_x [6] ) + ( !\k1|KEY_out [0] ) + ( \d1|Add17~14  ))

	.dataa(gnd),
	.datab(!\d1|man_x [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\k1|KEY_out [0]),
	.datag(gnd),
	.cin(\d1|Add17~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add17~17_sumout ),
	.cout(\d1|Add17~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add17~17 .extended_lut = "off";
defparam \d1|Add17~17 .lut_mask = 64'h000000FF00003333;
defparam \d1|Add17~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N33
cyclonev_lcell_comb \d1|man_x[6]~8 (
// Equation(s):
// \d1|man_x[6]~8_combout  = ( \d1|Add17~17_sumout  & ( (!\d1|man_x~0_combout  & (!\d1|man_x[8]~3_combout )) # (\d1|man_x~0_combout  & ((\d1|man_x [6]))) ) ) # ( !\d1|Add17~17_sumout  & ( (\d1|man_x~0_combout  & \d1|man_x [6]) ) )

	.dataa(!\d1|man_x[8]~3_combout ),
	.datab(!\d1|man_x~0_combout ),
	.datac(!\d1|man_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add17~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_x[6]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_x[6]~8 .extended_lut = "off";
defparam \d1|man_x[6]~8 .lut_mask = 64'h030303038B8B8B8B;
defparam \d1|man_x[6]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y55_N41
dffeas \d1|man_x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|man_x[6]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|man_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|man_x[6] .is_wysiwyg = "true";
defparam \d1|man_x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N51
cyclonev_lcell_comb \d1|man_x[8]~1 (
// Equation(s):
// \d1|man_x[8]~1_combout  = ( \d1|man_x [3] & ( (!\d1|man_x [5] & ((\d1|man_x [2]) # (\d1|man_x [4]))) ) ) # ( !\d1|man_x [3] & ( (\d1|man_x [4] & !\d1|man_x [5]) ) )

	.dataa(!\d1|man_x [4]),
	.datab(!\d1|man_x [5]),
	.datac(!\d1|man_x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|man_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_x[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_x[8]~1 .extended_lut = "off";
defparam \d1|man_x[8]~1 .lut_mask = 64'h444444444C4C4C4C;
defparam \d1|man_x[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N15
cyclonev_lcell_comb \d1|Add17~21 (
// Equation(s):
// \d1|Add17~21_sumout  = SUM(( !\d1|man_x [7] ) + ( !\k1|KEY_out [0] ) + ( \d1|Add17~18  ))
// \d1|Add17~22  = CARRY(( !\d1|man_x [7] ) + ( !\k1|KEY_out [0] ) + ( \d1|Add17~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|man_x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\k1|KEY_out [0]),
	.datag(gnd),
	.cin(\d1|Add17~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add17~21_sumout ),
	.cout(\d1|Add17~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add17~21 .extended_lut = "off";
defparam \d1|Add17~21 .lut_mask = 64'h000000FF0000F0F0;
defparam \d1|Add17~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N36
cyclonev_lcell_comb \d1|man_x[7]~9 (
// Equation(s):
// \d1|man_x[7]~9_combout  = (!\d1|man_x~0_combout  & ((!\d1|Add17~21_sumout ) # ((\d1|man_x[8]~3_combout )))) # (\d1|man_x~0_combout  & (((\d1|man_x [7]))))

	.dataa(!\d1|Add17~21_sumout ),
	.datab(!\d1|man_x~0_combout ),
	.datac(!\d1|man_x [7]),
	.datad(!\d1|man_x[8]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_x[7]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_x[7]~9 .extended_lut = "off";
defparam \d1|man_x[7]~9 .lut_mask = 64'h8BCF8BCF8BCF8BCF;
defparam \d1|man_x[7]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y55_N53
dffeas \d1|man_x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|man_x[7]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|man_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|man_x[7] .is_wysiwyg = "true";
defparam \d1|man_x[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N54
cyclonev_lcell_comb \d1|man_x[8]~3 (
// Equation(s):
// \d1|man_x[8]~3_combout  = ( \d1|man_x [8] & ( \k1|KEY_out [0] & ( (((!\d1|man_x [7]) # (\d1|man_x[8]~1_combout )) # (\d1|man_x [6])) # (\d1|man_x[8]~2_combout ) ) ) ) # ( !\d1|man_x [8] & ( \k1|KEY_out [0] & ( (\d1|man_x[8]~2_combout  & (!\d1|man_x [6] & 
// \d1|man_x [7])) ) ) ) # ( \d1|man_x [8] & ( !\k1|KEY_out [0] & ( (\d1|man_x[8]~2_combout  & (!\d1|man_x [6] & \d1|man_x [7])) ) ) ) # ( !\d1|man_x [8] & ( !\k1|KEY_out [0] & ( (\d1|man_x[8]~2_combout  & (!\d1|man_x [6] & \d1|man_x [7])) ) ) )

	.dataa(!\d1|man_x[8]~2_combout ),
	.datab(!\d1|man_x [6]),
	.datac(!\d1|man_x[8]~1_combout ),
	.datad(!\d1|man_x [7]),
	.datae(!\d1|man_x [8]),
	.dataf(!\k1|KEY_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_x[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_x[8]~3 .extended_lut = "off";
defparam \d1|man_x[8]~3 .lut_mask = 64'h004400440044FF7F;
defparam \d1|man_x[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N18
cyclonev_lcell_comb \d1|Add17~25 (
// Equation(s):
// \d1|Add17~25_sumout  = SUM(( \d1|man_x [8] ) + ( !\k1|KEY_out [0] ) + ( \d1|Add17~22  ))

	.dataa(!\d1|man_x [8]),
	.datab(!\k1|KEY_out [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add17~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add17~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add17~25 .extended_lut = "off";
defparam \d1|Add17~25 .lut_mask = 64'h0000333300005555;
defparam \d1|Add17~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N42
cyclonev_lcell_comb \d1|man_x[8]~10 (
// Equation(s):
// \d1|man_x[8]~10_combout  = ( \k1|KEY_out [0] & ( (!\d1|man_x~0_combout  & (((\d1|Add17~25_sumout )) # (\d1|man_x[8]~3_combout ))) # (\d1|man_x~0_combout  & (((\d1|man_x [8])))) ) ) # ( !\k1|KEY_out [0] & ( (!\d1|man_x~0_combout  & (!\d1|man_x[8]~3_combout 
//  & ((\d1|Add17~25_sumout )))) # (\d1|man_x~0_combout  & (((\d1|man_x [8])))) ) )

	.dataa(!\d1|man_x[8]~3_combout ),
	.datab(!\d1|man_x [8]),
	.datac(!\d1|man_x~0_combout ),
	.datad(!\d1|Add17~25_sumout ),
	.datae(gnd),
	.dataf(!\k1|KEY_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_x[8]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_x[8]~10 .extended_lut = "off";
defparam \d1|man_x[8]~10 .lut_mask = 64'h03A303A353F353F3;
defparam \d1|man_x[8]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y55_N17
dffeas \d1|man_x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|man_x[8]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|man_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|man_x[8] .is_wysiwyg = "true";
defparam \d1|man_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N27
cyclonev_lcell_comb \d1|always2~1 (
// Equation(s):
// \d1|always2~1_combout  = ( \d1|man_y [4] & ( (!\d1|man_y [5] & (!\d1|man_x [8] & \d1|man_y [7])) ) )

	.dataa(!\d1|man_y [5]),
	.datab(!\d1|man_x [8]),
	.datac(!\d1|man_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|man_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always2~1 .extended_lut = "off";
defparam \d1|always2~1 .lut_mask = 64'h0000000008080808;
defparam \d1|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N48
cyclonev_lcell_comb \d1|always2~0 (
// Equation(s):
// \d1|always2~0_combout  = ( \d1|man_x [2] & ( \d1|man_x [5] & ( (!\d1|man_x [6] & (!\d1|man_x [7] & (\d1|man_x [3] & !\d1|man_x [4]))) ) ) ) # ( \d1|man_x [2] & ( !\d1|man_x [5] & ( (!\d1|man_x [6] & (!\d1|man_x [7] & (!\d1|man_x [3] & \d1|man_x [4]))) ) ) 
// ) # ( !\d1|man_x [2] & ( !\d1|man_x [5] & ( (!\d1|man_x [6] & (!\d1|man_x [7] & (!\d1|man_x [3] & !\d1|man_x [4]))) # (\d1|man_x [6] & (\d1|man_x [7] & (\d1|man_x [3] & \d1|man_x [4]))) ) ) )

	.dataa(!\d1|man_x [6]),
	.datab(!\d1|man_x [7]),
	.datac(!\d1|man_x [3]),
	.datad(!\d1|man_x [4]),
	.datae(!\d1|man_x [2]),
	.dataf(!\d1|man_x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always2~0 .extended_lut = "off";
defparam \d1|always2~0 .lut_mask = 64'h8001008000000800;
defparam \d1|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N21
cyclonev_lcell_comb \d1|man_y~0 (
// Equation(s):
// \d1|man_y~0_combout  = ( !\d1|man_y [3] & ( (!\d1|man_y [2] & \d1|man_y [6]) ) )

	.dataa(!\d1|man_y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|man_y [6]),
	.datae(gnd),
	.dataf(!\d1|man_y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_y~0 .extended_lut = "off";
defparam \d1|man_y~0 .lut_mask = 64'h00AA00AA00000000;
defparam \d1|man_y~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N24
cyclonev_lcell_comb \d1|always2~2 (
// Equation(s):
// \d1|always2~2_combout  = ( \d1|man_y [3] & ( (\d1|man_y [2] & !\d1|man_y [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|man_y [2]),
	.datad(!\d1|man_y [6]),
	.datae(gnd),
	.dataf(!\d1|man_y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always2~2 .extended_lut = "off";
defparam \d1|always2~2 .lut_mask = 64'h000000000F000F00;
defparam \d1|always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N48
cyclonev_lcell_comb \d1|man_y~1 (
// Equation(s):
// \d1|man_y~1_combout  = ( \d1|man_y~0_combout  & ( \d1|always2~2_combout  & ( (!\k1|KEY_out [3] & ((!\k1|KEY_out [2]) # ((\d1|always2~1_combout  & \d1|always2~0_combout )))) # (\k1|KEY_out [3] & (((\d1|always2~1_combout  & \d1|always2~0_combout )))) ) ) ) 
// # ( !\d1|man_y~0_combout  & ( \d1|always2~2_combout  & ( (!\k1|KEY_out [2] & ((!\k1|KEY_out [3]) # ((\d1|always2~1_combout  & \d1|always2~0_combout )))) ) ) ) # ( \d1|man_y~0_combout  & ( !\d1|always2~2_combout  & ( (!\k1|KEY_out [2] & (!\k1|KEY_out [3])) 
// # (\k1|KEY_out [2] & (((\d1|always2~1_combout  & \d1|always2~0_combout )))) ) ) ) # ( !\d1|man_y~0_combout  & ( !\d1|always2~2_combout  & ( (!\k1|KEY_out [3] & !\k1|KEY_out [2]) ) ) )

	.dataa(!\k1|KEY_out [3]),
	.datab(!\k1|KEY_out [2]),
	.datac(!\d1|always2~1_combout ),
	.datad(!\d1|always2~0_combout ),
	.datae(!\d1|man_y~0_combout ),
	.dataf(!\d1|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_y~1 .extended_lut = "off";
defparam \d1|man_y~1 .lut_mask = 64'h8888888B888C888F;
defparam \d1|man_y~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N42
cyclonev_lcell_comb \d1|Add23~21 (
// Equation(s):
// \d1|Add23~21_sumout  = SUM(( \d1|man_y [6] ) + ( \k1|KEY_out [2] ) + ( \d1|Add23~18  ))
// \d1|Add23~22  = CARRY(( \d1|man_y [6] ) + ( \k1|KEY_out [2] ) + ( \d1|Add23~18  ))

	.dataa(gnd),
	.datab(!\k1|KEY_out [2]),
	.datac(!\d1|man_y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add23~21_sumout ),
	.cout(\d1|Add23~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add23~21 .extended_lut = "off";
defparam \d1|Add23~21 .lut_mask = 64'h0000CCCC00000F0F;
defparam \d1|Add23~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N6
cyclonev_lcell_comb \d1|man_y[6]~10 (
// Equation(s):
// \d1|man_y[6]~10_combout  = ( \d1|man_y [6] & ( \d1|Add23~21_sumout  & ( (!\d1|man_y[7]~2_combout ) # ((!\d1|man_y[5]~4_combout ) # ((!\k1|KEY_out [2]) # (\d1|man_y~1_combout ))) ) ) ) # ( !\d1|man_y [6] & ( \d1|Add23~21_sumout  & ( (\d1|man_y[7]~2_combout 
//  & (!\d1|man_y~1_combout  & ((!\d1|man_y[5]~4_combout ) # (!\k1|KEY_out [2])))) ) ) ) # ( \d1|man_y [6] & ( !\d1|Add23~21_sumout  & ( (!\d1|man_y[7]~2_combout ) # (((\d1|man_y[5]~4_combout  & !\k1|KEY_out [2])) # (\d1|man_y~1_combout )) ) ) ) # ( 
// !\d1|man_y [6] & ( !\d1|Add23~21_sumout  & ( (\d1|man_y[7]~2_combout  & (\d1|man_y[5]~4_combout  & (!\d1|man_y~1_combout  & !\k1|KEY_out [2]))) ) ) )

	.dataa(!\d1|man_y[7]~2_combout ),
	.datab(!\d1|man_y[5]~4_combout ),
	.datac(!\d1|man_y~1_combout ),
	.datad(!\k1|KEY_out [2]),
	.datae(!\d1|man_y [6]),
	.dataf(!\d1|Add23~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_y[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_y[6]~10 .extended_lut = "off";
defparam \d1|man_y[6]~10 .lut_mask = 64'h1000BFAF5040FFEF;
defparam \d1|man_y[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N29
dffeas \d1|man_y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|man_y[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|man_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|man_y[6] .is_wysiwyg = "true";
defparam \d1|man_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N45
cyclonev_lcell_comb \d1|Add23~1 (
// Equation(s):
// \d1|Add23~1_sumout  = SUM(( !\d1|man_y [7] ) + ( \k1|KEY_out [2] ) + ( \d1|Add23~22  ))

	.dataa(gnd),
	.datab(!\k1|KEY_out [2]),
	.datac(!\d1|man_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add23~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add23~1 .extended_lut = "off";
defparam \d1|Add23~1 .lut_mask = 64'h0000CCCC0000F0F0;
defparam \d1|Add23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N24
cyclonev_lcell_comb \d1|man_y[7]~5 (
// Equation(s):
// \d1|man_y[7]~5_combout  = ( \d1|man_y [7] & ( \d1|man_y~1_combout  ) ) # ( \d1|man_y [7] & ( !\d1|man_y~1_combout  & ( (!\d1|man_y[7]~2_combout ) # ((!\d1|man_y[5]~4_combout  & (!\d1|Add23~1_sumout )) # (\d1|man_y[5]~4_combout  & ((\k1|KEY_out [2])))) ) ) 
// ) # ( !\d1|man_y [7] & ( !\d1|man_y~1_combout  & ( (\d1|man_y[7]~2_combout  & ((!\d1|man_y[5]~4_combout  & (!\d1|Add23~1_sumout )) # (\d1|man_y[5]~4_combout  & ((\k1|KEY_out [2]))))) ) ) )

	.dataa(!\d1|Add23~1_sumout ),
	.datab(!\k1|KEY_out [2]),
	.datac(!\d1|man_y[5]~4_combout ),
	.datad(!\d1|man_y[7]~2_combout ),
	.datae(!\d1|man_y [7]),
	.dataf(!\d1|man_y~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_y[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_y[7]~5 .extended_lut = "off";
defparam \d1|man_y[7]~5 .lut_mask = 64'h00A3FFA30000FFFF;
defparam \d1|man_y[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N25
dffeas \d1|man_y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|man_y[7]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|man_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|man_y[7] .is_wysiwyg = "true";
defparam \d1|man_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N57
cyclonev_lcell_comb \d1|man_y[5]~3 (
// Equation(s):
// \d1|man_y[5]~3_combout  = ( \d1|man_y [3] & ( !\d1|man_y [4] ) )

	.dataa(!\d1|man_y [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|man_y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_y[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_y[5]~3 .extended_lut = "off";
defparam \d1|man_y[5]~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \d1|man_y[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N12
cyclonev_lcell_comb \d1|man_y[5]~4 (
// Equation(s):
// \d1|man_y[5]~4_combout  = ( \k1|KEY_out [2] & ( \d1|man_y [5] & ( (\d1|man_y [7] & (!\d1|man_y [6] & !\d1|man_y[5]~3_combout )) ) ) ) # ( !\k1|KEY_out [2] & ( \d1|man_y [5] & ( (!\d1|man_y [2] & (!\d1|man_y [7] & (\d1|man_y [6] & \d1|man_y[5]~3_combout 
// ))) ) ) ) # ( !\k1|KEY_out [2] & ( !\d1|man_y [5] & ( (!\d1|man_y [7] & \d1|man_y [6]) ) ) )

	.dataa(!\d1|man_y [2]),
	.datab(!\d1|man_y [7]),
	.datac(!\d1|man_y [6]),
	.datad(!\d1|man_y[5]~3_combout ),
	.datae(!\k1|KEY_out [2]),
	.dataf(!\d1|man_y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_y[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_y[5]~4 .extended_lut = "off";
defparam \d1|man_y[5]~4 .lut_mask = 64'h0C0C000000083000;
defparam \d1|man_y[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N3
cyclonev_lcell_comb \d1|man_y[2]~6 (
// Equation(s):
// \d1|man_y[2]~6_combout  = ( \d1|man_y [2] & ( (!\d1|man_y[7]~2_combout ) # (((!\d1|man_y[5]~4_combout  & !\d1|Add23~5_sumout )) # (\d1|man_y~1_combout )) ) ) # ( !\d1|man_y [2] & ( (\d1|man_y[7]~2_combout  & (!\d1|man_y[5]~4_combout  & 
// (!\d1|Add23~5_sumout  & !\d1|man_y~1_combout ))) ) )

	.dataa(!\d1|man_y[7]~2_combout ),
	.datab(!\d1|man_y[5]~4_combout ),
	.datac(!\d1|Add23~5_sumout ),
	.datad(!\d1|man_y~1_combout ),
	.datae(gnd),
	.dataf(!\d1|man_y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_y[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_y[2]~6 .extended_lut = "off";
defparam \d1|man_y[2]~6 .lut_mask = 64'h40004000EAFFEAFF;
defparam \d1|man_y[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N32
dffeas \d1|man_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|man_y[2]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|man_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|man_y[2] .is_wysiwyg = "true";
defparam \d1|man_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y51_N18
cyclonev_lcell_comb \d1|always2~3 (
// Equation(s):
// \d1|always2~3_combout  = ( \d1|man_y [3] & ( (!\d1|man_y [2] & (!\d1|man_y [5] & !\d1|man_y [6])) ) ) # ( !\d1|man_y [3] & ( (\d1|man_y [2] & (\d1|man_y [5] & \d1|man_y [6])) ) )

	.dataa(!\d1|man_y [2]),
	.datab(gnd),
	.datac(!\d1|man_y [5]),
	.datad(!\d1|man_y [6]),
	.datae(gnd),
	.dataf(!\d1|man_y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always2~3 .extended_lut = "off";
defparam \d1|always2~3 .lut_mask = 64'h00050005A000A000;
defparam \d1|always2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y53_N15
cyclonev_lcell_comb \d1|always2~4 (
// Equation(s):
// \d1|always2~4_combout  = ( \d1|man_x [6] & ( \d1|man_y [7] & ( (!\d1|man_x [8] & (!\d1|man_y [4] & !\d1|man_x [4])) ) ) )

	.dataa(!\d1|man_x [8]),
	.datab(!\d1|man_y [4]),
	.datac(!\d1|man_x [4]),
	.datad(gnd),
	.datae(!\d1|man_x [6]),
	.dataf(!\d1|man_y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always2~4 .extended_lut = "off";
defparam \d1|always2~4 .lut_mask = 64'h0000000000008080;
defparam \d1|always2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N36
cyclonev_lcell_comb \d1|always2~5 (
// Equation(s):
// \d1|always2~5_combout  = ( !\d1|man_x [3] & ( (\d1|man_x [7] & (\d1|man_x [2] & !\d1|man_x [5])) ) )

	.dataa(gnd),
	.datab(!\d1|man_x [7]),
	.datac(!\d1|man_x [2]),
	.datad(!\d1|man_x [5]),
	.datae(gnd),
	.dataf(!\d1|man_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always2~5 .extended_lut = "off";
defparam \d1|always2~5 .lut_mask = 64'h0300030000000000;
defparam \d1|always2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N39
cyclonev_lcell_comb \d1|always2~6 (
// Equation(s):
// \d1|always2~6_combout  = ( \d1|man_x [3] & ( (!\d1|man_x [2] & (!\d1|man_x [7] & \d1|man_x [5])) ) )

	.dataa(!\d1|man_x [2]),
	.datab(!\d1|man_x [7]),
	.datac(!\d1|man_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|man_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always2~6 .extended_lut = "off";
defparam \d1|always2~6 .lut_mask = 64'h0000000008080808;
defparam \d1|always2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N42
cyclonev_lcell_comb \d1|man_x~0 (
// Equation(s):
// \d1|man_x~0_combout  = ( \d1|always2~5_combout  & ( \d1|always2~6_combout  & ( (!\d1|always2~3_combout  & (!\k1|KEY_out [0] & ((!\k1|KEY_out [1])))) # (\d1|always2~3_combout  & (((!\k1|KEY_out [0] & !\k1|KEY_out [1])) # (\d1|always2~4_combout ))) ) ) ) # 
// ( !\d1|always2~5_combout  & ( \d1|always2~6_combout  & ( (!\k1|KEY_out [0] & ((!\k1|KEY_out [1]) # ((\d1|always2~3_combout  & \d1|always2~4_combout )))) ) ) ) # ( \d1|always2~5_combout  & ( !\d1|always2~6_combout  & ( (!\k1|KEY_out [0] & (((!\k1|KEY_out 
// [1])))) # (\k1|KEY_out [0] & (\d1|always2~3_combout  & (\d1|always2~4_combout ))) ) ) ) # ( !\d1|always2~5_combout  & ( !\d1|always2~6_combout  & ( (!\k1|KEY_out [0] & !\k1|KEY_out [1]) ) ) )

	.dataa(!\d1|always2~3_combout ),
	.datab(!\k1|KEY_out [0]),
	.datac(!\d1|always2~4_combout ),
	.datad(!\k1|KEY_out [1]),
	.datae(!\d1|always2~5_combout ),
	.dataf(!\d1|always2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_x~0 .extended_lut = "off";
defparam \d1|man_x~0 .lut_mask = 64'hCC00CD01CC04CD05;
defparam \d1|man_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N54
cyclonev_lcell_comb \d1|man_x[4]~6 (
// Equation(s):
// \d1|man_x[4]~6_combout  = ( \d1|Add17~9_sumout  & ( \k1|KEY_out [0] & ( (!\d1|man_x~0_combout  & (!\d1|man_x[8]~3_combout )) # (\d1|man_x~0_combout  & ((\d1|man_x [4]))) ) ) ) # ( !\d1|Add17~9_sumout  & ( \k1|KEY_out [0] & ( (\d1|man_x~0_combout  & 
// \d1|man_x [4]) ) ) ) # ( \d1|Add17~9_sumout  & ( !\k1|KEY_out [0] & ( (!\d1|man_x~0_combout ) # (\d1|man_x [4]) ) ) ) # ( !\d1|Add17~9_sumout  & ( !\k1|KEY_out [0] & ( (!\d1|man_x~0_combout  & (\d1|man_x[8]~3_combout )) # (\d1|man_x~0_combout  & 
// ((\d1|man_x [4]))) ) ) )

	.dataa(!\d1|man_x~0_combout ),
	.datab(!\d1|man_x[8]~3_combout ),
	.datac(!\d1|man_x [4]),
	.datad(gnd),
	.datae(!\d1|Add17~9_sumout ),
	.dataf(!\k1|KEY_out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|man_x[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|man_x[4]~6 .extended_lut = "off";
defparam \d1|man_x[4]~6 .lut_mask = 64'h2727AFAF05058D8D;
defparam \d1|man_x[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y55_N23
dffeas \d1|man_x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|man_x[4]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|man_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|man_x[4] .is_wysiwyg = "true";
defparam \d1|man_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N57
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[41]~0 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[41]~0_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \d1|random_cnt[1]~DUPLICATE_q  ) ) # ( !\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// \d1|Mod0|auto_generated|divider|divider|op_8~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt[1]~DUPLICATE_q ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[41]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[41]~0 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[41]~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[41]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N51
cyclonev_lcell_comb \d1|Add2~0 (
// Equation(s):
// \d1|Add2~0_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_9~9_sumout  & ( (!\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (!\d1|Mod0|auto_generated|divider|divider|op_9~5_sumout )) # 
// (\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((!\d1|Mod0|auto_generated|divider|divider|StageOut[41]~0_combout  $ (!\d1|random_cnt [0])))) ) ) # ( !\d1|Mod0|auto_generated|divider|divider|op_9~9_sumout  & ( 
// (!\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\d1|Mod0|auto_generated|divider|divider|op_9~5_sumout )) # (\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((!\d1|Mod0|auto_generated|divider|divider|StageOut[41]~0_combout  $ 
// (!\d1|random_cnt [0])))) ) )

	.dataa(!\d1|Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|StageOut[41]~0_combout ),
	.datac(!\d1|random_cnt [0]),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~0 .extended_lut = "off";
defparam \d1|Add2~0 .lut_mask = 64'h553C553CAA3CAA3C;
defparam \d1|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N57
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[36]~0 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[36]~0_combout  = ( \d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|random_cnt[1]~DUPLICATE_q  ) ) # ( !\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \d1|Mod2|auto_generated|divider|divider|op_7~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt[1]~DUPLICATE_q ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[36]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[36]~0 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[36]~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[36]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N51
cyclonev_lcell_comb \d1|Add12~0 (
// Equation(s):
// \d1|Add12~0_combout  = ( \d1|Mod2|auto_generated|divider|divider|op_8~9_sumout  & ( (!\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (((!\d1|Mod2|auto_generated|divider|divider|op_8~5_sumout )))) # 
// (\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (!\d1|random_cnt [0] $ (((!\d1|Mod2|auto_generated|divider|divider|StageOut[36]~0_combout ))))) ) ) # ( !\d1|Mod2|auto_generated|divider|divider|op_8~9_sumout  & ( 
// (!\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (((\d1|Mod2|auto_generated|divider|divider|op_8~5_sumout )))) # (\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (!\d1|random_cnt [0] $ 
// (((!\d1|Mod2|auto_generated|divider|divider|StageOut[36]~0_combout ))))) ) )

	.dataa(!\d1|random_cnt [0]),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_8~5_sumout ),
	.datac(!\d1|Mod2|auto_generated|divider|divider|StageOut[36]~0_combout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add12~0 .extended_lut = "off";
defparam \d1|Add12~0 .lut_mask = 64'h335A335ACC5ACC5A;
defparam \d1|Add12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N57
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[41]~0 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[41]~0_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( \d1|Add9~5_sumout  ) ) # ( !\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ( 
// \d1|Mod1|auto_generated|divider|divider|op_8~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~5_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[41]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[41]~0 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[41]~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[41]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N24
cyclonev_lcell_comb \d1|Add7~0 (
// Equation(s):
// \d1|Add7~0_combout  = ( \d1|Mod1|auto_generated|divider|divider|StageOut[41]~0_combout  & ( (!\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (!\d1|Mod1|auto_generated|divider|divider|op_9~9_sumout  $ 
// ((!\d1|Mod1|auto_generated|divider|divider|op_9~5_sumout )))) # (\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((!\d1|Add9~1_sumout )))) ) ) # ( !\d1|Mod1|auto_generated|divider|divider|StageOut[41]~0_combout  & ( 
// (!\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (!\d1|Mod1|auto_generated|divider|divider|op_9~9_sumout  $ ((!\d1|Mod1|auto_generated|divider|divider|op_9~5_sumout )))) # (\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout  & 
// (((\d1|Add9~1_sumout )))) ) )

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.datac(!\d1|Add9~1_sumout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|StageOut[41]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add7~0 .extended_lut = "off";
defparam \d1|Add7~0 .lut_mask = 64'h660F660F66F066F0;
defparam \d1|Add7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N3
cyclonev_lcell_comb \d1|Add3~5 (
// Equation(s):
// \d1|Add3~5_combout  = ( \d1|Add12~0_combout  & ( \d1|Add7~0_combout  & ( (!\d1|Add3~1_combout ) # (((\d1|Add2~0_combout  & \d1|always1~6_combout )) # (\d1|Add3~0_combout )) ) ) ) # ( !\d1|Add12~0_combout  & ( \d1|Add7~0_combout  & ( ((\d1|Add2~0_combout  
// & \d1|always1~6_combout )) # (\d1|Add3~0_combout ) ) ) ) # ( \d1|Add12~0_combout  & ( !\d1|Add7~0_combout  & ( (!\d1|Add3~1_combout ) # ((\d1|Add2~0_combout  & \d1|always1~6_combout )) ) ) ) # ( !\d1|Add12~0_combout  & ( !\d1|Add7~0_combout  & ( 
// (\d1|Add2~0_combout  & \d1|always1~6_combout ) ) ) )

	.dataa(!\d1|Add3~1_combout ),
	.datab(!\d1|Add2~0_combout ),
	.datac(!\d1|Add3~0_combout ),
	.datad(!\d1|always1~6_combout ),
	.datae(!\d1|Add12~0_combout ),
	.dataf(!\d1|Add7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~5 .extended_lut = "off";
defparam \d1|Add3~5 .lut_mask = 64'h0033AABB0F3FAFBF;
defparam \d1|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N2
dffeas \d1|bean_x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Add3~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan1~0_combout ),
	.sload(vcc),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bean_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bean_x[3] .is_wysiwyg = "true";
defparam \d1|bean_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N51
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[42]~2 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout  = ( \d1|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (\d1|Mod1|auto_generated|divider|divider|op_9~13_sumout ) # (\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout ) ) 
// ) # ( !\d1|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout  & \d1|Mod1|auto_generated|divider|divider|op_9~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(gnd),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[42]~2 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[42]~2 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[42]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N48
cyclonev_lcell_comb \d1|Add12~1 (
// Equation(s):
// \d1|Add12~1_combout  = ( \d1|Mod2|auto_generated|divider|divider|op_8~9_sumout  & ( (!\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (((\d1|Mod2|auto_generated|divider|divider|op_8~5_sumout )))) # 
// (\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (\d1|random_cnt [0] & ((\d1|Mod2|auto_generated|divider|divider|StageOut[36]~0_combout )))) ) ) # ( !\d1|Mod2|auto_generated|divider|divider|op_8~9_sumout  & ( (\d1|random_cnt [0] & 
// (\d1|Mod2|auto_generated|divider|divider|StageOut[36]~0_combout  & \d1|Mod2|auto_generated|divider|divider|op_8~1_sumout )) ) )

	.dataa(!\d1|random_cnt [0]),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_8~5_sumout ),
	.datac(!\d1|Mod2|auto_generated|divider|divider|StageOut[36]~0_combout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add12~1 .extended_lut = "off";
defparam \d1|Add12~1 .lut_mask = 64'h0005000533053305;
defparam \d1|Add12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N18
cyclonev_lcell_comb \d1|Add3~7 (
// Equation(s):
// \d1|Add3~7_combout  = ( \d1|Mod2|auto_generated|divider|divider|op_8~13_sumout  & ( \d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Add3~1_combout  & (!\d1|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout  $ 
// (!\d1|Add12~1_combout ))) ) ) ) # ( !\d1|Mod2|auto_generated|divider|divider|op_8~13_sumout  & ( \d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Add3~1_combout  & (!\d1|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout  $ 
// (!\d1|Add12~1_combout ))) ) ) ) # ( \d1|Mod2|auto_generated|divider|divider|op_8~13_sumout  & ( !\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Add12~1_combout  & !\d1|Add3~1_combout ) ) ) ) # ( 
// !\d1|Mod2|auto_generated|divider|divider|op_8~13_sumout  & ( !\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ( (\d1|Add12~1_combout  & !\d1|Add3~1_combout ) ) ) )

	.dataa(!\d1|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datab(!\d1|Add12~1_combout ),
	.datac(!\d1|Add3~1_combout ),
	.datad(gnd),
	.datae(!\d1|Mod2|auto_generated|divider|divider|op_8~13_sumout ),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~7 .extended_lut = "off";
defparam \d1|Add3~7 .lut_mask = 64'h3030C0C060606060;
defparam \d1|Add3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N48
cyclonev_lcell_comb \d1|Add7~1 (
// Equation(s):
// \d1|Add7~1_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_9~9_sumout  & ( (!\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (((\d1|Mod1|auto_generated|divider|divider|op_9~5_sumout )))) # 
// (\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout  & (\d1|Add9~1_sumout  & (\d1|Mod1|auto_generated|divider|divider|StageOut[41]~0_combout ))) ) ) # ( !\d1|Mod1|auto_generated|divider|divider|op_9~9_sumout  & ( (\d1|Add9~1_sumout  & 
// (\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout  & \d1|Mod1|auto_generated|divider|divider|StageOut[41]~0_combout )) ) )

	.dataa(!\d1|Add9~1_sumout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|StageOut[41]~0_combout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add7~1 .extended_lut = "off";
defparam \d1|Add7~1 .lut_mask = 64'h0101010101CD01CD;
defparam \d1|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N21
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[42]~2 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout  = ( \d1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (\d1|Mod0|auto_generated|divider|divider|op_9~13_sumout ) # (\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout ) ) 
// ) # ( !\d1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( (!\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout  & \d1|Mod0|auto_generated|divider|divider|op_9~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[42]~2 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[42]~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[42]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N48
cyclonev_lcell_comb \d1|Add2~1 (
// Equation(s):
// \d1|Add2~1_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_9~9_sumout  & ( (!\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\d1|Mod0|auto_generated|divider|divider|op_9~5_sumout )) # 
// (\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (((\d1|Mod0|auto_generated|divider|divider|StageOut[41]~0_combout  & \d1|random_cnt [0])))) ) ) # ( !\d1|Mod0|auto_generated|divider|divider|op_9~9_sumout  & ( 
// (\d1|Mod0|auto_generated|divider|divider|StageOut[41]~0_combout  & (\d1|random_cnt [0] & \d1|Mod0|auto_generated|divider|divider|op_9~1_sumout )) ) )

	.dataa(!\d1|Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|StageOut[41]~0_combout ),
	.datac(!\d1|random_cnt [0]),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add2~1 .extended_lut = "off";
defparam \d1|Add2~1 .lut_mask = 64'h0003000355035503;
defparam \d1|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N27
cyclonev_lcell_comb \d1|Add3~6 (
// Equation(s):
// \d1|Add3~6_combout  = ( \d1|Add2~1_combout  & ( (\d1|always1~6_combout  & !\d1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout ) ) ) # ( !\d1|Add2~1_combout  & ( (\d1|always1~6_combout  & 
// \d1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|always1~6_combout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout ),
	.datae(gnd),
	.dataf(!\d1|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~6 .extended_lut = "off";
defparam \d1|Add3~6 .lut_mask = 64'h000F000F0F000F00;
defparam \d1|Add3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N30
cyclonev_lcell_comb \d1|Add3~8 (
// Equation(s):
// \d1|Add3~8_combout  = ( \d1|Add3~6_combout  & ( \d1|Add3~0_combout  & ( !\d1|Add3~4_combout  ) ) ) # ( !\d1|Add3~6_combout  & ( \d1|Add3~0_combout  & ( !\d1|Add3~4_combout  $ (((!\d1|Add3~7_combout  & 
// (!\d1|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout  $ (\d1|Add7~1_combout ))))) ) ) ) # ( \d1|Add3~6_combout  & ( !\d1|Add3~0_combout  & ( !\d1|Add3~4_combout  ) ) ) # ( !\d1|Add3~6_combout  & ( !\d1|Add3~0_combout  & ( !\d1|Add3~4_combout  
// $ (!\d1|Add3~7_combout ) ) ) )

	.dataa(!\d1|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout ),
	.datab(!\d1|Add3~4_combout ),
	.datac(!\d1|Add3~7_combout ),
	.datad(!\d1|Add7~1_combout ),
	.datae(!\d1|Add3~6_combout ),
	.dataf(!\d1|Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~8 .extended_lut = "off";
defparam \d1|Add3~8 .lut_mask = 64'h3C3CCCCC6C9CCCCC;
defparam \d1|Add3~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y54_N31
dffeas \d1|bean_x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan1~0_combout ),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bean_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bean_x[4] .is_wysiwyg = "true";
defparam \d1|bean_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N24
cyclonev_lcell_comb \d1|always1~0 (
// Equation(s):
// \d1|always1~0_combout  = ( \d1|bean_x [4] & ( \d1|man_x [3] & ( (\d1|man_x [4] & (\d1|bean_x [3] & (!\d1|bean_x [2] $ (\d1|man_x [2])))) ) ) ) # ( !\d1|bean_x [4] & ( \d1|man_x [3] & ( (!\d1|man_x [4] & (\d1|bean_x [3] & (!\d1|bean_x [2] $ (\d1|man_x 
// [2])))) ) ) ) # ( \d1|bean_x [4] & ( !\d1|man_x [3] & ( (\d1|man_x [4] & (!\d1|bean_x [3] & (!\d1|bean_x [2] $ (\d1|man_x [2])))) ) ) ) # ( !\d1|bean_x [4] & ( !\d1|man_x [3] & ( (!\d1|man_x [4] & (!\d1|bean_x [3] & (!\d1|bean_x [2] $ (\d1|man_x [2])))) ) 
// ) )

	.dataa(!\d1|bean_x [2]),
	.datab(!\d1|man_x [4]),
	.datac(!\d1|man_x [2]),
	.datad(!\d1|bean_x [3]),
	.datae(!\d1|bean_x [4]),
	.dataf(!\d1|man_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always1~0 .extended_lut = "off";
defparam \d1|always1~0 .lut_mask = 64'h8400210000840021;
defparam \d1|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N30
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( !\d1|random_cnt [5] $ (((\d1|random_cnt [3] & \d1|random_cnt [4]))) ) + ( VCC ) + ( !VCC ))
// \d1|Div0|auto_generated|divider|divider|op_4~10  = CARRY(( !\d1|random_cnt [5] $ (((\d1|random_cnt [3] & \d1|random_cnt [4]))) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\d1|random_cnt [5]),
	.datac(!\d1|random_cnt [3]),
	.datad(!\d1|random_cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h000000000000CCC3;
defparam \d1|Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N33
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( !\d1|random_cnt [6] $ (!\d1|Add4~2_combout ) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_4~10  ))
// \d1|Div0|auto_generated|divider|divider|op_4~14  = CARRY(( !\d1|random_cnt [6] $ (!\d1|Add4~2_combout ) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\d1|random_cnt [6]),
	.datab(gnd),
	.datac(!\d1|Add4~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFFF00005A5A;
defparam \d1|Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N36
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( !\d1|random_cnt [7] $ (((!\d1|random_cnt [6]) # (!\d1|Add4~2_combout ))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_4~14  ))
// \d1|Div0|auto_generated|divider|divider|op_4~18  = CARRY(( !\d1|random_cnt [7] $ (((!\d1|random_cnt [6]) # (!\d1|Add4~2_combout ))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\d1|random_cnt [6]),
	.datab(!\d1|random_cnt [7]),
	.datac(!\d1|Add4~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF00003636;
defparam \d1|Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N39
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (\d1|random_cnt [6] & (\d1|random_cnt [7] & \d1|Add4~2_combout )) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_4~18  ))
// \d1|Div0|auto_generated|divider|divider|op_4~6  = CARRY(( (\d1|random_cnt [6] & (\d1|random_cnt [7] & \d1|Add4~2_combout )) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\d1|random_cnt [6]),
	.datab(gnd),
	.datac(!\d1|random_cnt [7]),
	.datad(!\d1|Add4~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF00000005;
defparam \d1|Div0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N42
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N0
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( \d1|Add4~1_combout  ) + ( VCC ) + ( !VCC ))
// \d1|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( \d1|Add4~1_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N3
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( GND ) + ( (!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_4~9_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (!\d1|random_cnt [5] $ ((\d1|Add4~0_combout )))) ) + ( \d1|Div0|auto_generated|divider|divider|op_5~14  ))
// \d1|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( GND ) + ( (!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_4~9_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (!\d1|random_cnt [5] $ ((\d1|Add4~0_combout )))) ) + ( \d1|Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\d1|random_cnt [5]),
	.datac(!\d1|Add4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000BE1400000000;
defparam \d1|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N24
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[16]~7 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[16]~7_combout  = ( \d1|random_cnt [6] & ( (!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\d1|Div0|auto_generated|divider|divider|op_4~13_sumout )) # 
// (\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\d1|Add4~2_combout ))) ) ) # ( !\d1|random_cnt [6] & ( (!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\d1|Div0|auto_generated|divider|divider|op_4~13_sumout )) # 
// (\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Add4~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datac(!\d1|Add4~2_combout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|random_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[16]~7 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[16]~7 .lut_mask = 64'h330F330F33F033F0;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[16]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N6
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( \d1|Div0|auto_generated|divider|divider|StageOut[16]~7_combout  ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_5~10  ))
// \d1|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( \d1|Div0|auto_generated|divider|divider|StageOut[16]~7_combout  ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N9
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (!\d1|Add4~3_combout  $ ((!\d1|random_cnt [7])))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_5~18  ))
// \d1|Div0|auto_generated|divider|divider|op_5~22  = CARRY(( (!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_4~17_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (!\d1|Add4~3_combout  $ ((!\d1|random_cnt [7])))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\d1|Add4~3_combout ),
	.datab(!\d1|random_cnt [7]),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000FFFF000006F6;
defparam \d1|Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N12
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_4~5_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|random_cnt [7] & (\d1|Add4~3_combout ))) ) + ( \d1|Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\d1|random_cnt [7]),
	.datac(!\d1|Add4~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000FE540000FFFF;
defparam \d1|Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N15
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N0
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[21]~11_combout  = ( !\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \d1|Div0|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[21]~11 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = 64'h0F0F0F0F00000000;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N54
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[21]~1 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout  = ( \d1|Div0|auto_generated|divider|divider|op_5~9_sumout  & ( \d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|Div0|auto_generated|divider|divider|op_4~9_sumout )) # (\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\d1|Add4~0_combout  $ (\d1|random_cnt [5])))) ) ) ) # ( !\d1|Div0|auto_generated|divider|divider|op_5~9_sumout  & ( 
// \d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\d1|Div0|auto_generated|divider|divider|op_4~9_sumout )) # (\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// ((!\d1|Add4~0_combout  $ (\d1|random_cnt [5])))) ) ) ) # ( \d1|Div0|auto_generated|divider|divider|op_5~9_sumout  & ( !\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\d1|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\d1|Add4~0_combout ),
	.datac(!\d1|random_cnt [5]),
	.datad(!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(!\d1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[21]~1 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[21]~1 .lut_mask = 64'h0000FFFF55C355C3;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N30
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( !\d1|random_cnt[3]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \d1|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( !\d1|random_cnt[3]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(!\d1|random_cnt[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h000000000000AAAA;
defparam \d1|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N33
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_5~13_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (!\d1|random_cnt[3]~DUPLICATE_q  $ ((!\d1|random_cnt [4])))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_6~22  ))
// \d1|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_5~13_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (!\d1|random_cnt[3]~DUPLICATE_q  $ ((!\d1|random_cnt [4])))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\d1|random_cnt[3]~DUPLICATE_q ),
	.datab(!\d1|random_cnt [4]),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF000006F6;
defparam \d1|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N36
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( \d1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout  ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_6~14  ))
// \d1|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( \d1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout  ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N24
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[17]~9 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[17]~9_combout  = ( !\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \d1|Div0|auto_generated|divider|divider|op_4~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[17]~9 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[17]~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[17]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N48
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[17]~10 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[17]~10_combout  = ( \d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( !\d1|Add4~3_combout  $ (!\d1|random_cnt [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add4~3_combout ),
	.datad(!\d1|random_cnt [7]),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[17]~10 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[17]~10 .lut_mask = 64'h000000000FF00FF0;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[17]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N18
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[16]~17 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[16]~17_combout  = (!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & \d1|Div0|auto_generated|divider|divider|op_4~13_sumout )

	.dataa(gnd),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\d1|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[16]~17 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[16]~17 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N27
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[16]~18 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[16]~18_combout  = ( \d1|Add4~2_combout  & ( (\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & !\d1|random_cnt [6]) ) ) # ( !\d1|Add4~2_combout  & ( 
// (\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & \d1|random_cnt [6]) ) )

	.dataa(gnd),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\d1|random_cnt [6]),
	.datae(gnd),
	.dataf(!\d1|Add4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[16]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[16]~18 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[16]~18 .lut_mask = 64'h0033003333003300;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[16]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N39
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_5~17_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Div0|auto_generated|divider|divider|StageOut[16]~18_combout )) # (\d1|Div0|auto_generated|divider|divider|StageOut[16]~17_combout ))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_6~10  ))
// \d1|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( (!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_5~17_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Div0|auto_generated|divider|divider|StageOut[16]~18_combout )) # (\d1|Div0|auto_generated|divider|divider|StageOut[16]~17_combout ))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\d1|Div0|auto_generated|divider|divider|StageOut[16]~17_combout ),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|StageOut[16]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF0000353F;
defparam \d1|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N42
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_5~21_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Div0|auto_generated|divider|divider|StageOut[17]~10_combout )) # (\d1|Div0|auto_generated|divider|divider|StageOut[17]~9_combout ))) ) + ( VCC ) + ( \d1|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\d1|Div0|auto_generated|divider|divider|StageOut[17]~9_combout ),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001D3F;
defparam \d1|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N45
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N21
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[21]~12 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[21]~12_combout  = ( \d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\d1|Div0|auto_generated|divider|divider|op_4~9_sumout )) # 
// (\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\d1|Add4~0_combout  $ (\d1|random_cnt [5])))) ) )

	.dataa(!\d1|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\d1|Add4~0_combout ),
	.datad(!\d1|random_cnt [5]),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[21]~12 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[21]~12 .lut_mask = 64'h0000000074477447;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N48
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[26]~4 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout  = ( \d1|Div0|auto_generated|divider|divider|op_6~13_sumout  & ( (!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ) # ((!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\d1|Div0|auto_generated|divider|divider|op_5~13_sumout )) # (\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Add4~1_combout )))) ) ) # ( !\d1|Div0|auto_generated|divider|divider|op_6~13_sumout  & ( 
// (\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\d1|Div0|auto_generated|divider|divider|op_5~13_sumout )) # (\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\d1|Add4~1_combout ))))) ) )

	.dataa(!\d1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Add4~1_combout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[26]~4 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[26]~4 .lut_mask = 64'h00470047FF47FF47;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[26]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N0
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( \d1|random_cnt [2] ) + ( VCC ) + ( !VCC ))
// \d1|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( \d1|random_cnt [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N3
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\d1|Div0|auto_generated|divider|divider|op_6~21_sumout )) # (\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// ((!\d1|random_cnt [3]))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_7~22  ))
// \d1|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( (!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\d1|Div0|auto_generated|divider|divider|op_6~21_sumout )) # (\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((!\d1|random_cnt 
// [3]))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\d1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datab(!\d1|random_cnt [3]),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF00005C5C;
defparam \d1|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N6
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( \d1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout  ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_7~18  ))
// \d1|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( \d1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout  ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N9
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_6~9_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Div0|auto_generated|divider|divider|StageOut[21]~12_combout )) # (\d1|Div0|auto_generated|divider|divider|StageOut[21]~11_combout ))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_7~14  ))
// \d1|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_6~9_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Div0|auto_generated|divider|divider|StageOut[21]~12_combout )) # (\d1|Div0|auto_generated|divider|divider|StageOut[21]~11_combout ))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\d1|Div0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|StageOut[21]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF0000353F;
defparam \d1|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N51
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[22]~6_combout  = ( \d1|Div0|auto_generated|divider|divider|op_5~17_sumout  & ( !\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[22]~6 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N24
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[22]~8 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[22]~8_combout  = ( \d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \d1|Div0|auto_generated|divider|divider|StageOut[16]~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[22]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[22]~8 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[22]~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[22]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N12
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\d1|Div0|auto_generated|divider|divider|op_6~17_sumout )) # (\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Div0|auto_generated|divider|divider|StageOut[22]~8_combout ) # (\d1|Div0|auto_generated|divider|divider|StageOut[22]~6_combout )))) ) + ( \d1|Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\d1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datab(!\d1|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|StageOut[22]~8_combout ),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000ACA00000FFFF;
defparam \d1|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N15
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N18
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout  = ( \d1|Div0|auto_generated|divider|divider|op_6~9_sumout  & ( !\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[27]~0 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = 64'h00000000FF00FF00;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N27
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[27]~2 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout  = ( \d1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout  & ( \d1|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[27]~2 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[27]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[27]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N3
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[26]~13 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[26]~13_combout  = ( !\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \d1|Div0|auto_generated|divider|divider|op_6~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[26]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[26]~13 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[26]~13 .lut_mask = 64'h0F0F0F0F00000000;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[26]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N27
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[26]~14 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[26]~14_combout  = ( \d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\d1|Add4~1_combout  & \d1|Div0|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( 
// !\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & \d1|Div0|auto_generated|divider|divider|op_5~13_sumout ) ) )

	.dataa(!\d1|Add4~1_combout ),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[26]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[26]~14 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[26]~14 .lut_mask = 64'h000F000F05050505;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[26]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N54
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[31]~15 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout  = ( \d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\d1|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (!\d1|random_cnt [3])) ) ) # ( !\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\d1|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # (\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\d1|Div0|auto_generated|divider|divider|op_6~21_sumout )) ) )

	.dataa(!\d1|random_cnt [3]),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[31]~15 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[31]~15 .lut_mask = 64'h03CF03CF22EE22EE;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[31]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N30
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( \d1|random_cnt[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \d1|Div0|auto_generated|divider|divider|op_8~22  = CARRY(( \d1|random_cnt[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Div0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N33
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\d1|Div0|auto_generated|divider|divider|op_7~21_sumout ))) # (\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\d1|random_cnt [2])) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_8~22  ))
// \d1|Div0|auto_generated|divider|divider|op_8~18  = CARRY(( (!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\d1|Div0|auto_generated|divider|divider|op_7~21_sumout ))) # (\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\d1|random_cnt 
// [2])) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\d1|random_cnt [2]),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF000005F5;
defparam \d1|Div0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N36
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( \d1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout  ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_8~18  ))
// \d1|Div0|auto_generated|divider|divider|op_8~14  = CARRY(( \d1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout  ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Div0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N39
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_7~13_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Div0|auto_generated|divider|divider|StageOut[26]~14_combout )) # (\d1|Div0|auto_generated|divider|divider|StageOut[26]~13_combout ))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_8~14  ))
// \d1|Div0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_7~13_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Div0|auto_generated|divider|divider|StageOut[26]~14_combout )) # (\d1|Div0|auto_generated|divider|divider|StageOut[26]~13_combout ))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\d1|Div0|auto_generated|divider|divider|StageOut[26]~13_combout ),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|StageOut[26]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\d1|Div0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF0000353F;
defparam \d1|Div0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N42
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\d1|Div0|auto_generated|divider|divider|op_7~9_sumout )) # (\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ) # (\d1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout )))) ) + ( VCC ) + ( \d1|Div0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\d1|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\d1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000004777;
defparam \d1|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N45
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N0
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_4~13_sumout  = SUM(( \d1|random_cnt [4] ) + ( VCC ) + ( !VCC ))
// \d1|Div2|auto_generated|divider|divider|op_4~14  = CARRY(( \d1|random_cnt [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Div2|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N3
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_4~9_sumout  = SUM(( \d1|random_cnt [5] ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_4~14  ))
// \d1|Div2|auto_generated|divider|divider|op_4~10  = CARRY(( \d1|random_cnt [5] ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|random_cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Div2|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N6
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_4~17_sumout  = SUM(( \d1|random_cnt [6] ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_4~10  ))
// \d1|Div2|auto_generated|divider|divider|op_4~18  = CARRY(( \d1|random_cnt [6] ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|random_cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Div2|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N9
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_4~5_sumout  = SUM(( \d1|random_cnt [7] ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_4~18  ))
// \d1|Div2|auto_generated|divider|divider|op_4~6  = CARRY(( \d1|random_cnt [7] ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Div2|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N12
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div2|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N21
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[17]~7 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[17]~7_combout  = ( \d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & ( \d1|random_cnt [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[17]~7 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[17]~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N18
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[17]~8 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[17]~8_combout  = ( \d1|Div2|auto_generated|divider|divider|op_4~17_sumout  & ( !\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[17]~8 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[17]~8 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N30
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_5~21_sumout  = SUM(( \d1|random_cnt [3] ) + ( VCC ) + ( !VCC ))
// \d1|Div2|auto_generated|divider|divider|op_5~22  = CARRY(( \d1|random_cnt [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Div2|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N33
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Div2|auto_generated|divider|divider|op_4~13_sumout ))) # (\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|random_cnt [4])) ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_5~22  ))
// \d1|Div2|auto_generated|divider|divider|op_5~14  = CARRY(( (!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Div2|auto_generated|divider|divider|op_4~13_sumout ))) # (\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\d1|random_cnt 
// [4])) ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\d1|random_cnt [4]),
	.datab(gnd),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\d1|Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000FFFF000005F5;
defparam \d1|Div2|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N36
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Div2|auto_generated|divider|divider|op_4~9_sumout ))) # (\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|random_cnt [5])) ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_5~14  ))
// \d1|Div2|auto_generated|divider|divider|op_5~10  = CARRY(( (!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Div2|auto_generated|divider|divider|op_4~9_sumout ))) # (\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\d1|random_cnt 
// [5])) ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\d1|random_cnt [5]),
	.datad(!\d1|Div2|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \d1|Div2|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N39
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (\d1|Div2|auto_generated|divider|divider|StageOut[17]~7_combout ) # (\d1|Div2|auto_generated|divider|divider|StageOut[17]~8_combout ) ) + ( GND ) + ( 
// \d1|Div2|auto_generated|divider|divider|op_5~10  ))
// \d1|Div2|auto_generated|divider|divider|op_5~18  = CARRY(( (\d1|Div2|auto_generated|divider|divider|StageOut[17]~7_combout ) # (\d1|Div2|auto_generated|divider|divider|StageOut[17]~8_combout ) ) + ( GND ) + ( 
// \d1|Div2|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\d1|Div2|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Div2|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000055FF;
defparam \d1|Div2|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N42
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Div2|auto_generated|divider|divider|op_4~5_sumout ))) # (\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|random_cnt [7])) ) + ( \d1|Div2|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\d1|random_cnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div2|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000FC300000FFFF;
defparam \d1|Div2|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N45
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div2|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N24
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[16]~1 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[16]~1_combout  = (!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & \d1|Div2|auto_generated|divider|divider|op_4~9_sumout )

	.dataa(gnd),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[16]~1 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[16]~1 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N27
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[16]~2 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[16]~2_combout  = (\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & \d1|random_cnt [5])

	.dataa(gnd),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\d1|random_cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[16]~2 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[16]~2 .lut_mask = 64'h0033003300330033;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N48
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[21]~5 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[21]~5_combout  = ( \d1|Div2|auto_generated|divider|divider|op_5~13_sumout  & ( (!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout ) # ((!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|Div2|auto_generated|divider|divider|op_4~13_sumout )) # (\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|random_cnt [4])))) ) ) # ( !\d1|Div2|auto_generated|divider|divider|op_5~13_sumout  & ( 
// (\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & (\d1|Div2|auto_generated|divider|divider|op_4~13_sumout )) # (\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|random_cnt 
// [4]))))) ) )

	.dataa(!\d1|Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\d1|random_cnt [4]),
	.datad(!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[21]~5 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[21]~5 .lut_mask = 64'h00470047FF47FF47;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[21]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N0
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_6~21_sumout  = SUM(( \d1|random_cnt [2] ) + ( VCC ) + ( !VCC ))
// \d1|Div2|auto_generated|divider|divider|op_6~22  = CARRY(( \d1|random_cnt [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Div2|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N3
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Div2|auto_generated|divider|divider|op_5~21_sumout ))) # (\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\d1|random_cnt [3])) ) + ( \d1|Div2|auto_generated|divider|divider|op_6~22  ))
// \d1|Div2|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Div2|auto_generated|divider|divider|op_5~21_sumout ))) # (\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (\d1|random_cnt [3])) ) + ( \d1|Div2|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\d1|random_cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FA5000000000;
defparam \d1|Div2|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N6
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_6~13_sumout  = SUM(( \d1|Div2|auto_generated|divider|divider|StageOut[21]~5_combout  ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_6~18  ))
// \d1|Div2|auto_generated|divider|divider|op_6~14  = CARRY(( \d1|Div2|auto_generated|divider|divider|StageOut[21]~5_combout  ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Div2|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Div2|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N9
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\d1|Div2|auto_generated|divider|divider|op_5~9_sumout )) # (\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Div2|auto_generated|divider|divider|StageOut[16]~2_combout ) # (\d1|Div2|auto_generated|divider|divider|StageOut[16]~1_combout )))) ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_6~14  ))
// \d1|Div2|auto_generated|divider|divider|op_6~10  = CARRY(( (!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\d1|Div2|auto_generated|divider|divider|op_5~9_sumout )) # (\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Div2|auto_generated|divider|divider|StageOut[16]~2_combout ) # (\d1|Div2|auto_generated|divider|divider|StageOut[16]~1_combout )))) ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_5~9_sumout ),
	.datac(!\d1|Div2|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datad(!\d1|Div2|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF00002777;
defparam \d1|Div2|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N12
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Div2|auto_generated|divider|divider|op_5~17_sumout )))) # (\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Div2|auto_generated|divider|divider|StageOut[17]~8_combout )) # (\d1|Div2|auto_generated|divider|divider|StageOut[17]~7_combout ))) ) + ( \d1|Div2|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\d1|Div2|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.datab(!\d1|Div2|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div2|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000F8080000FFFF;
defparam \d1|Div2|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N15
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div2|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N48
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[27]~4 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[27]~4_combout  = ( \d1|Div2|auto_generated|divider|divider|op_6~13_sumout  & ( !\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[27]~4 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[27]~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N54
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[21]~9 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[21]~9_combout  = ( \d1|Div2|auto_generated|divider|divider|op_5~13_sumout  & ( !\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[21]~9 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[21]~9 .lut_mask = 64'h00000000FF00FF00;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y50_N51
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[21]~10_combout  = ( \d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & ( (\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & \d1|random_cnt [4]) ) ) # ( 
// !\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & ( (\d1|Div2|auto_generated|divider|divider|op_4~13_sumout  & \d1|Div2|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(!\d1|Div2|auto_generated|divider|divider|op_4~13_sumout ),
	.datab(gnd),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\d1|random_cnt [4]),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[21]~10 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = 64'h05050505000F000F;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N24
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[26]~11 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[26]~11_combout  = ( \d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( (!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Div2|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & (\d1|random_cnt [3])) ) ) # ( !\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \d1|Div2|auto_generated|divider|divider|op_6~17_sumout  ) )

	.dataa(!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\d1|random_cnt [3]),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(!\d1|Div2|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[26]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[26]~11 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[26]~11 .lut_mask = 64'h00FF00FF1B1B1B1B;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[26]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N30
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_7~21_sumout  = SUM(( \d1|random_cnt[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \d1|Div2|auto_generated|divider|divider|op_7~22  = CARRY(( \d1|random_cnt[1]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Div2|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N33
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Div2|auto_generated|divider|divider|op_6~21_sumout ))) # (\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (\d1|random_cnt [2])) ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_7~22  ))
// \d1|Div2|auto_generated|divider|divider|op_7~18  = CARRY(( (!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Div2|auto_generated|divider|divider|op_6~21_sumout ))) # (\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & (\d1|random_cnt 
// [2])) ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\d1|random_cnt [2]),
	.datab(gnd),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\d1|Div2|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF000005F5;
defparam \d1|Div2|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N36
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_7~13_sumout  = SUM(( \d1|Div2|auto_generated|divider|divider|StageOut[26]~11_combout  ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_7~18  ))
// \d1|Div2|auto_generated|divider|divider|op_7~14  = CARRY(( \d1|Div2|auto_generated|divider|divider|StageOut[26]~11_combout  ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div2|auto_generated|divider|divider|StageOut[26]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Div2|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N39
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\d1|Div2|auto_generated|divider|divider|op_6~13_sumout )))) # (\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Div2|auto_generated|divider|divider|StageOut[21]~10_combout )) # (\d1|Div2|auto_generated|divider|divider|StageOut[21]~9_combout ))) ) + ( \d1|Div2|auto_generated|divider|divider|op_7~14  ))
// \d1|Div2|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\d1|Div2|auto_generated|divider|divider|op_6~13_sumout )))) # (\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Div2|auto_generated|divider|divider|StageOut[21]~10_combout )) # (\d1|Div2|auto_generated|divider|divider|StageOut[21]~9_combout ))) ) + ( \d1|Div2|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\d1|Div2|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_6~13_sumout ),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\d1|Div2|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000CAC000000000;
defparam \d1|Div2|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N21
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[22]~0 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[22]~0_combout  = ( !\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & ( \d1|Div2|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[22]~0 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[22]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[22]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N18
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[22]~3 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[22]~3_combout  = ( \d1|Div2|auto_generated|divider|divider|StageOut[16]~1_combout  & ( \d1|Div2|auto_generated|divider|divider|op_5~1_sumout  ) ) # ( 
// !\d1|Div2|auto_generated|divider|divider|StageOut[16]~1_combout  & ( (\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & \d1|Div2|auto_generated|divider|divider|StageOut[16]~2_combout ) ) )

	.dataa(!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\d1|Div2|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|StageOut[16]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[22]~3 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[22]~3 .lut_mask = 64'h0505050555555555;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[22]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N42
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & (((\d1|Div2|auto_generated|divider|divider|op_6~9_sumout )))) # (\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Div2|auto_generated|divider|divider|StageOut[22]~3_combout )) # (\d1|Div2|auto_generated|divider|divider|StageOut[22]~0_combout ))) ) + ( \d1|Div2|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\d1|Div2|auto_generated|divider|divider|StageOut[22]~0_combout ),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|StageOut[22]~3_combout ),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div2|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000E2C00000FFFF;
defparam \d1|Div2|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N45
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div2|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N51
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[27]~6 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[27]~6_combout  = (\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & \d1|Div2|auto_generated|divider|divider|StageOut[21]~5_combout )

	.dataa(gnd),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\d1|Div2|auto_generated|divider|divider|StageOut[21]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[27]~6 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[27]~6 .lut_mask = 64'h0303030303030303;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[27]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N27
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[32]~12 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[32]~12_combout  = ( \d1|Div2|auto_generated|divider|divider|StageOut[26]~11_combout  & ( (\d1|Div2|auto_generated|divider|divider|op_7~13_sumout ) # (\d1|Div2|auto_generated|divider|divider|op_7~1_sumout ) 
// ) ) # ( !\d1|Div2|auto_generated|divider|divider|StageOut[26]~11_combout  & ( (!\d1|Div2|auto_generated|divider|divider|op_7~1_sumout  & \d1|Div2|auto_generated|divider|divider|op_7~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Div2|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|StageOut[26]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[32]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[32]~12 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[32]~12 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[32]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N54
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[25]~13 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[25]~13_combout  = ( !\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \d1|Div2|auto_generated|divider|divider|op_6~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[25]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[25]~13 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[25]~13 .lut_mask = 64'h0F0F0F0F00000000;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[25]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y50_N57
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[25]~14 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[25]~14_combout  = ( \d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & ( \d1|random_cnt [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|random_cnt [2]),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[25]~14 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[25]~14 .lut_mask = 64'h0000000000FF00FF;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[25]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y50_N51
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|StageOut[30]~15 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|StageOut[30]~15_combout  = ( \d1|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|random_cnt[1]~DUPLICATE_q  ) ) # ( !\d1|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \d1|Div2|auto_generated|divider|divider|op_7~21_sumout  ) )

	.dataa(!\d1|Div2|auto_generated|divider|divider|op_7~21_sumout ),
	.datab(gnd),
	.datac(!\d1|random_cnt[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div2|auto_generated|divider|divider|StageOut[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|StageOut[30]~15 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|StageOut[30]~15 .lut_mask = 64'h555555550F0F0F0F;
defparam \d1|Div2|auto_generated|divider|divider|StageOut[30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N0
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_8~18_cout  = CARRY(( \d1|Div2|auto_generated|divider|divider|StageOut[30]~15_combout  ) + ( \d1|random_cnt [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt [0]),
	.datad(!\d1|Div2|auto_generated|divider|divider|StageOut[30]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div2|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Div2|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N3
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_8~14_cout  = CARRY(( GND ) + ( (!\d1|Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\d1|Div2|auto_generated|divider|divider|op_7~17_sumout )))) # (\d1|Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Div2|auto_generated|divider|divider|StageOut[25]~14_combout )) # (\d1|Div2|auto_generated|divider|divider|StageOut[25]~13_combout ))) ) + ( \d1|Div2|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(!\d1|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\d1|Div2|auto_generated|divider|divider|StageOut[25]~13_combout ),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div2|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h0000E4A000000000;
defparam \d1|Div2|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N6
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_8~10_cout  = CARRY(( \d1|Div2|auto_generated|divider|divider|StageOut[32]~12_combout  ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div2|auto_generated|divider|divider|StageOut[32]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div2|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Div2|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N9
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\d1|Div2|auto_generated|divider|divider|op_7~1_sumout  & (((\d1|Div2|auto_generated|divider|divider|op_7~9_sumout )))) # (\d1|Div2|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Div2|auto_generated|divider|divider|StageOut[27]~6_combout )) # (\d1|Div2|auto_generated|divider|divider|StageOut[27]~4_combout ))) ) + ( \d1|Div2|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\d1|Div2|auto_generated|divider|divider|StageOut[27]~4_combout ),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_7~9_sumout ),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|StageOut[27]~6_combout ),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div2|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000CAC00000FFFF;
defparam \d1|Div2|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N12
cyclonev_lcell_comb \d1|Div2|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \d1|Div2|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div2|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div2|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div2|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \d1|Div2|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div2|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N51
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[32]~3_combout  = ( !\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|Div0|auto_generated|divider|divider|op_7~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[32]~3 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[32]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N57
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[32]~5 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[32]~5_combout  = ( \d1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout  & ( \d1|Div0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[32]~5 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[32]~5 .lut_mask = 64'h0000000033333333;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[32]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N21
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[37]~16 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[37]~16_combout  = (!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\d1|Div0|auto_generated|divider|divider|op_8~13_sumout ))) # (\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\d1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout ))

	.dataa(!\d1|Div0|auto_generated|divider|divider|StageOut[31]~15_combout ),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[37]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[37]~16 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[37]~16 .lut_mask = 64'h05F505F505F505F5;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[37]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N24
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[30]~19 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout  = ( !\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|Div0|auto_generated|divider|divider|op_7~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[30]~19 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[30]~19 .lut_mask = 64'h0F0F0F0F00000000;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[30]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y50_N54
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[30]~20 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[30]~20_combout  = ( \d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|random_cnt [2] ) )

	.dataa(gnd),
	.datab(!\d1|random_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[30]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[30]~20 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[30]~20 .lut_mask = 64'h0000000033333333;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[30]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N48
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|StageOut[35]~21 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|StageOut[35]~21_combout  = ( \d1|Div0|auto_generated|divider|divider|op_8~21_sumout  & ( (!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout ) # (\d1|random_cnt[1]~DUPLICATE_q ) ) ) # ( 
// !\d1|Div0|auto_generated|divider|divider|op_8~21_sumout  & ( (\d1|random_cnt[1]~DUPLICATE_q  & \d1|Div0|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|random_cnt[1]~DUPLICATE_q ),
	.datad(!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div0|auto_generated|divider|divider|StageOut[35]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|StageOut[35]~21 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|StageOut[35]~21 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \d1|Div0|auto_generated|divider|divider|StageOut[35]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N30
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_9~18_cout  = CARRY(( \d1|Div0|auto_generated|divider|divider|StageOut[35]~21_combout  ) + ( \d1|random_cnt [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Div0|auto_generated|divider|divider|StageOut[35]~21_combout ),
	.datae(gnd),
	.dataf(!\d1|random_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div0|auto_generated|divider|divider|op_9~18_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_9~18 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_9~18 .lut_mask = 64'h0000FF00000000FF;
defparam \d1|Div0|auto_generated|divider|divider|op_9~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N33
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_9~14_cout  = CARRY(( (!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\d1|Div0|auto_generated|divider|divider|op_8~17_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\d1|Div0|auto_generated|divider|divider|StageOut[30]~20_combout )) # (\d1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ))) ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_9~18_cout  ))

	.dataa(!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\d1|Div0|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|StageOut[30]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_9~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div0|auto_generated|divider|divider|op_9~14_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_9~14 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_9~14 .lut_mask = 64'h0000FFFF00001B5F;
defparam \d1|Div0|auto_generated|divider|divider|op_9~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N36
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_9~10_cout  = CARRY(( \d1|Div0|auto_generated|divider|divider|StageOut[37]~16_combout  ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_9~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div0|auto_generated|divider|divider|StageOut[37]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_9~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div0|auto_generated|divider|divider|op_9~10_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_9~10 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_9~10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Div0|auto_generated|divider|divider|op_9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N39
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_9~6_cout  = CARRY(( VCC ) + ( (!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\d1|Div0|auto_generated|divider|divider|op_8~9_sumout )) # (\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\d1|Div0|auto_generated|divider|divider|StageOut[32]~5_combout ) # (\d1|Div0|auto_generated|divider|divider|StageOut[32]~3_combout )))) ) + ( \d1|Div0|auto_generated|divider|divider|op_9~10_cout  ))

	.dataa(!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datac(!\d1|Div0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_9~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div0|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h0000D8880000FFFF;
defparam \d1|Div0|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N42
cyclonev_lcell_comb \d1|Div0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \d1|Div0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div0|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div0|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \d1|Div0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N18
cyclonev_lcell_comb \d1|Add6~0 (
// Equation(s):
// \d1|Add6~0_combout  = ( \d1|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((!\d1|Add3~1_combout  & 
// !\d1|Div2|auto_generated|divider|divider|op_8~1_sumout )) # (\d1|always1~6_combout ))) # (\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((!\d1|Add3~1_combout  & !\d1|Div2|auto_generated|divider|divider|op_8~1_sumout )))) ) ) ) # ( 
// !\d1|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((!\d1|Add3~1_combout  & 
// \d1|Div2|auto_generated|divider|divider|op_8~1_sumout )) # (\d1|always1~6_combout ))) # (\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((!\d1|Add3~1_combout  & \d1|Div2|auto_generated|divider|divider|op_8~1_sumout )))) ) ) ) # ( 
// \d1|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( !\d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((!\d1|Add3~1_combout  & 
// !\d1|Div2|auto_generated|divider|divider|op_8~1_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((!\d1|Add3~1_combout  & !\d1|Div2|auto_generated|divider|divider|op_8~1_sumout )) # (\d1|always1~6_combout ))) ) ) ) # ( 
// !\d1|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( !\d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((!\d1|Add3~1_combout  & 
// \d1|Div2|auto_generated|divider|divider|op_8~1_sumout )))) # (\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & (((!\d1|Add3~1_combout  & \d1|Div2|auto_generated|divider|divider|op_8~1_sumout )) # (\d1|always1~6_combout ))) ) ) )

	.dataa(!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\d1|always1~6_combout ),
	.datac(!\d1|Add3~1_combout ),
	.datad(!\d1|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(!\d1|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add6~0 .extended_lut = "off";
defparam \d1|Add6~0 .lut_mask = 64'h11F1F11122F2F222;
defparam \d1|Add6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N30
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_4~9_sumout  = SUM(( \d1|Add9~17_sumout  ) + ( VCC ) + ( !VCC ))
// \d1|Div1|auto_generated|divider|divider|op_4~10  = CARRY(( \d1|Add9~17_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Add9~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h00000000000000FF;
defparam \d1|Div1|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N33
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_4~13_sumout  = SUM(( \d1|Add9~25_sumout  ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_4~10  ))
// \d1|Div1|auto_generated|divider|divider|op_4~14  = CARRY(( \d1|Add9~25_sumout  ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Div1|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N36
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_4~17_sumout  = SUM(( \d1|Add9~29_sumout  ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_4~14  ))
// \d1|Div1|auto_generated|divider|divider|op_4~18  = CARRY(( \d1|Add9~29_sumout  ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Div1|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N39
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_4~5_sumout  = SUM(( \d1|Add9~33_sumout  ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_4~18  ))
// \d1|Div1|auto_generated|divider|divider|op_4~6  = CARRY(( \d1|Add9~33_sumout  ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Add9~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Div1|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N42
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div1|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N18
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[17]~11 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[17]~11_combout  = ( !\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \d1|Div1|auto_generated|divider|divider|op_4~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_4~17_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[17]~11 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[17]~11 .lut_mask = 64'h00FF00FF00000000;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N27
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[17]~10 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[17]~10_combout  = (\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & \d1|Add9~29_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\d1|Add9~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[17]~10 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[17]~10 .lut_mask = 64'h000F000F000F000F;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[17]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N0
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( \d1|Add9~21_sumout  ) + ( VCC ) + ( !VCC ))
// \d1|Div1|auto_generated|divider|divider|op_5~14  = CARRY(( \d1|Add9~21_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Div1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N3
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\d1|Div1|auto_generated|divider|divider|op_4~9_sumout )) # (\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\d1|Add9~17_sumout ))) ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_5~14  ))
// \d1|Div1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\d1|Div1|auto_generated|divider|divider|op_4~9_sumout )) # (\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\d1|Add9~17_sumout ))) ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\d1|Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\d1|Add9~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF00004747;
defparam \d1|Div1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N6
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Div1|auto_generated|divider|divider|op_4~13_sumout ))) # (\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|Add9~25_sumout )) ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_5~10  ))
// \d1|Div1|auto_generated|divider|divider|op_5~18  = CARRY(( (!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Div1|auto_generated|divider|divider|op_4~13_sumout ))) # (\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// (\d1|Add9~25_sumout )) ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\d1|Add9~25_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \d1|Div1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N9
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (\d1|Div1|auto_generated|divider|divider|StageOut[17]~10_combout ) # (\d1|Div1|auto_generated|divider|divider|StageOut[17]~11_combout ) ) + ( GND ) + ( 
// \d1|Div1|auto_generated|divider|divider|op_5~18  ))
// \d1|Div1|auto_generated|divider|divider|op_5~22  = CARRY(( (\d1|Div1|auto_generated|divider|divider|StageOut[17]~10_combout ) # (\d1|Div1|auto_generated|divider|divider|StageOut[17]~11_combout ) ) + ( GND ) + ( 
// \d1|Div1|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div1|auto_generated|divider|divider|StageOut[17]~11_combout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000FFFF00000FFF;
defparam \d1|Div1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N12
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\d1|Div1|auto_generated|divider|divider|op_4~5_sumout )) # (\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & 
// ((\d1|Add9~33_sumout ))) ) + ( VCC ) + ( \d1|Div1|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\d1|Div1|auto_generated|divider|divider|op_4~5_sumout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\d1|Add9~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div1|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000004747;
defparam \d1|Div1|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N15
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N21
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[16]~7 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[16]~7_combout  = (!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & \d1|Div1|auto_generated|divider|divider|op_4~13_sumout )

	.dataa(gnd),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(gnd),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[16]~7 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[16]~7 .lut_mask = 64'h00CC00CC00CC00CC;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[16]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N21
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[16]~8 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout  = ( \d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & ( \d1|Add9~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[16]~8 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[16]~8 .lut_mask = 64'h000000000F0F0F0F;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N18
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[21]~1 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[21]~1_combout  = ( \d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\d1|Div1|auto_generated|divider|divider|op_4~9_sumout )) # 
// (\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Add9~17_sumout ))) ) ) # ( !\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \d1|Div1|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(!\d1|Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datac(!\d1|Add9~17_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[21]~1 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[21]~1 .lut_mask = 64'h00FF00FF47474747;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N30
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_6~21_sumout  = SUM(( \d1|Add9~13_sumout  ) + ( VCC ) + ( !VCC ))
// \d1|Div1|auto_generated|divider|divider|op_6~22  = CARRY(( \d1|Add9~13_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Div1|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N33
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Div1|auto_generated|divider|divider|op_5~13_sumout ))) # (\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\d1|Add9~21_sumout )) ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_6~22  ))
// \d1|Div1|auto_generated|divider|divider|op_6~14  = CARRY(( (!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Div1|auto_generated|divider|divider|op_5~13_sumout ))) # (\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\d1|Add9~21_sumout )) ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\d1|Add9~21_sumout ),
	.datab(gnd),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FFFF000005F5;
defparam \d1|Div1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N36
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( \d1|Div1|auto_generated|divider|divider|StageOut[21]~1_combout  ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_6~14  ))
// \d1|Div1|auto_generated|divider|divider|op_6~10  = CARRY(( \d1|Div1|auto_generated|divider|divider|StageOut[21]~1_combout  ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div1|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Div1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N39
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Div1|auto_generated|divider|divider|op_5~17_sumout )))) # (\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout )) # (\d1|Div1|auto_generated|divider|divider|StageOut[16]~7_combout ))) ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_6~10  ))
// \d1|Div1|auto_generated|divider|divider|op_6~18  = CARRY(( (!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Div1|auto_generated|divider|divider|op_5~17_sumout )))) # (\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout )) # (\d1|Div1|auto_generated|divider|divider|StageOut[16]~7_combout ))) ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\d1|Div1|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00001D3F;
defparam \d1|Div1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N42
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & (((\d1|Div1|auto_generated|divider|divider|op_5~21_sumout )))) # (\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\d1|Div1|auto_generated|divider|divider|StageOut[17]~10_combout )) # (\d1|Div1|auto_generated|divider|divider|StageOut[17]~11_combout ))) ) + ( VCC ) + ( \d1|Div1|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\d1|Div1|auto_generated|divider|divider|StageOut[17]~11_combout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div1|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h00000000000013DF;
defparam \d1|Div1|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N45
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N21
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[26]~14 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[26]~14_combout  = ( \d1|Div1|auto_generated|divider|divider|op_6~13_sumout  & ( !\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[26]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[26]~14 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[26]~14 .lut_mask = 64'h00000000AAAAAAAA;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[26]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N48
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[26]~4 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[26]~4_combout  = ( \d1|Div1|auto_generated|divider|divider|op_6~13_sumout  & ( (!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ) # ((!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\d1|Div1|auto_generated|divider|divider|op_5~13_sumout ))) # (\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\d1|Add9~21_sumout ))) ) ) # ( !\d1|Div1|auto_generated|divider|divider|op_6~13_sumout  & ( 
// (\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Div1|auto_generated|divider|divider|op_5~13_sumout ))) # (\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\d1|Add9~21_sumout )))) ) )

	.dataa(!\d1|Add9~21_sumout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[26]~4 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[26]~4 .lut_mask = 64'h001D001DFF1DFF1D;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[26]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N30
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_7~21_sumout  = SUM(( \d1|Add9~9_sumout  ) + ( VCC ) + ( !VCC ))
// \d1|Div1|auto_generated|divider|divider|op_7~22  = CARRY(( \d1|Add9~9_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Div1|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N33
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_7~17_sumout  = SUM(( GND ) + ( (!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Div1|auto_generated|divider|divider|op_6~21_sumout ))) # (\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\d1|Add9~13_sumout )) ) + ( \d1|Div1|auto_generated|divider|divider|op_7~22  ))
// \d1|Div1|auto_generated|divider|divider|op_7~18  = CARRY(( GND ) + ( (!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Div1|auto_generated|divider|divider|op_6~21_sumout ))) # (\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\d1|Add9~13_sumout )) ) + ( \d1|Div1|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\d1|Add9~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FA5000000000;
defparam \d1|Div1|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N36
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_7~13_sumout  = SUM(( \d1|Div1|auto_generated|divider|divider|StageOut[26]~4_combout  ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_7~18  ))
// \d1|Div1|auto_generated|divider|divider|op_7~14  = CARRY(( \d1|Div1|auto_generated|divider|divider|StageOut[26]~4_combout  ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Div1|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Div1|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N51
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[22]~6_combout  = ( \d1|Div1|auto_generated|divider|divider|op_5~17_sumout  & ( !\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[22]~6 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N24
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[22]~9 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[22]~9_combout  = ( \d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (\d1|Div1|auto_generated|divider|divider|StageOut[16]~7_combout ) # 
// (\d1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div1|auto_generated|divider|divider|StageOut[16]~8_combout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[22]~9 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[22]~9 .lut_mask = 64'h000000000FFF0FFF;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[22]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N57
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[21]~12 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[21]~12_combout  = ( !\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( \d1|Div1|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[21]~12 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[21]~12 .lut_mask = 64'h00FF00FF00000000;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N54
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[21]~13 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[21]~13_combout  = ( \d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & ((\d1|Div1|auto_generated|divider|divider|op_4~9_sumout ))) # 
// (\d1|Div1|auto_generated|divider|divider|op_4~1_sumout  & (\d1|Add9~17_sumout )) ) )

	.dataa(gnd),
	.datab(!\d1|Add9~17_sumout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[21]~13 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[21]~13 .lut_mask = 64'h000000000F330F33;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[21]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N39
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\d1|Div1|auto_generated|divider|divider|op_6~9_sumout )))) # (\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Div1|auto_generated|divider|divider|StageOut[21]~13_combout )) # (\d1|Div1|auto_generated|divider|divider|StageOut[21]~12_combout ))) ) + ( \d1|Div1|auto_generated|divider|divider|op_7~14  ))
// \d1|Div1|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & (((\d1|Div1|auto_generated|divider|divider|op_6~9_sumout )))) # (\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Div1|auto_generated|divider|divider|StageOut[21]~13_combout )) # (\d1|Div1|auto_generated|divider|divider|StageOut[21]~12_combout ))) ) + ( \d1|Div1|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|StageOut[21]~12_combout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|StageOut[21]~13_combout ),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000E4A000000000;
defparam \d1|Div1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N42
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\d1|Div1|auto_generated|divider|divider|op_6~17_sumout )) # (\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\d1|Div1|auto_generated|divider|divider|StageOut[22]~9_combout ) # (\d1|Div1|auto_generated|divider|divider|StageOut[22]~6_combout )))) ) + ( \d1|Div1|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\d1|Div1|auto_generated|divider|divider|op_6~17_sumout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|StageOut[22]~9_combout ),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div1|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000ACA00000FFFF;
defparam \d1|Div1|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N45
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y52_N24
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[26]~15 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[26]~15_combout  = ( \d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( (!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & (\d1|Div1|auto_generated|divider|divider|op_5~13_sumout )) # 
// (\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\d1|Add9~21_sumout ))) ) )

	.dataa(gnd),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datac(!\d1|Add9~21_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[26]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[26]~15 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[26]~15 .lut_mask = 64'h00000000330F330F;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[26]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N18
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[31]~16 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[31]~16_combout  = ( \d1|Div1|auto_generated|divider|divider|op_7~17_sumout  & ( (!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ) # ((!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\d1|Div1|auto_generated|divider|divider|op_6~21_sumout ))) # (\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & (\d1|Add9~13_sumout ))) ) ) # ( !\d1|Div1|auto_generated|divider|divider|op_7~17_sumout  & ( 
// (\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & ((\d1|Div1|auto_generated|divider|divider|op_6~21_sumout ))) # (\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\d1|Add9~13_sumout )))) ) )

	.dataa(!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\d1|Add9~13_sumout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[31]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[31]~16 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[31]~16 .lut_mask = 64'h001B001BFF1BFF1B;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[31]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N0
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_8~21_sumout  = SUM(( \d1|Add9~5_sumout  ) + ( VCC ) + ( !VCC ))
// \d1|Div1|auto_generated|divider|divider|op_8~22  = CARRY(( \d1|Add9~5_sumout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h0000000000000F0F;
defparam \d1|Div1|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N3
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\d1|Div1|auto_generated|divider|divider|op_7~21_sumout ))) # (\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\d1|Add9~9_sumout )) ) + ( \d1|Div1|auto_generated|divider|divider|op_8~22  ))
// \d1|Div1|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & ((\d1|Div1|auto_generated|divider|divider|op_7~21_sumout ))) # (\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\d1|Add9~9_sumout )) ) + ( \d1|Div1|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\d1|Add9~9_sumout ),
	.datab(gnd),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FA0A00000000;
defparam \d1|Div1|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N6
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( \d1|Div1|auto_generated|divider|divider|StageOut[31]~16_combout  ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_8~18  ))
// \d1|Div1|auto_generated|divider|divider|op_8~14  = CARRY(( \d1|Div1|auto_generated|divider|divider|StageOut[31]~16_combout  ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div1|auto_generated|divider|divider|StageOut[31]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Div1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N9
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\d1|Div1|auto_generated|divider|divider|op_7~13_sumout )))) # (\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Div1|auto_generated|divider|divider|StageOut[26]~15_combout )) # (\d1|Div1|auto_generated|divider|divider|StageOut[26]~14_combout ))) ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_8~14  ))
// \d1|Div1|auto_generated|divider|divider|op_8~10  = CARRY(( (!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\d1|Div1|auto_generated|divider|divider|op_7~13_sumout )))) # (\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Div1|auto_generated|divider|divider|StageOut[26]~15_combout )) # (\d1|Div1|auto_generated|divider|divider|StageOut[26]~14_combout ))) ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\d1|Div1|auto_generated|divider|divider|StageOut[26]~14_combout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|StageOut[26]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\d1|Div1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF0000353F;
defparam \d1|Div1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N51
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[32]~3_combout  = (!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & \d1|Div1|auto_generated|divider|divider|op_7~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[32]~3 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 64'h00F000F000F000F0;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[32]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N54
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[27]~0_combout  = ( !\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \d1|Div1|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[27]~0 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N48
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[27]~2 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[27]~2_combout  = ( \d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( \d1|Div1|auto_generated|divider|divider|StageOut[21]~1_combout  ) )

	.dataa(gnd),
	.datab(!\d1|Div1|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[27]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[27]~2 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[27]~2 .lut_mask = 64'h0000000033333333;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[27]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N12
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & (((\d1|Div1|auto_generated|divider|divider|op_7~9_sumout )))) # (\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\d1|Div1|auto_generated|divider|divider|StageOut[27]~2_combout )) # (\d1|Div1|auto_generated|divider|divider|StageOut[27]~0_combout ))) ) + ( VCC ) + ( \d1|Div1|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\d1|Div1|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_7~9_sumout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|StageOut[27]~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div1|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h000000000000353F;
defparam \d1|Div1|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N15
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N27
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[32]~5 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[32]~5_combout  = (\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & \d1|Div1|auto_generated|divider|divider|StageOut[26]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[32]~5 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[32]~5 .lut_mask = 64'h000F000F000F000F;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[32]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N51
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[37]~17 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[37]~17_combout  = ( \d1|Div1|auto_generated|divider|divider|StageOut[31]~16_combout  & ( (\d1|Div1|auto_generated|divider|divider|op_8~1_sumout ) # (\d1|Div1|auto_generated|divider|divider|op_8~13_sumout ) 
// ) ) # ( !\d1|Div1|auto_generated|divider|divider|StageOut[31]~16_combout  & ( (\d1|Div1|auto_generated|divider|divider|op_8~13_sumout  & !\d1|Div1|auto_generated|divider|divider|op_8~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|StageOut[31]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[37]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[37]~17 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[37]~17 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[37]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N57
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[30]~18 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[30]~18_combout  = ( \d1|Div1|auto_generated|divider|divider|op_7~21_sumout  & ( !\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[30]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[30]~18 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[30]~18 .lut_mask = 64'h00000000FF00FF00;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[30]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N18
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[30]~19 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[30]~19_combout  = ( \d1|Add9~9_sumout  & ( \d1|Div1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Add9~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[30]~19 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[30]~19 .lut_mask = 64'h0000000033333333;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[30]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N24
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|StageOut[35]~20 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|StageOut[35]~20_combout  = ( \d1|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( \d1|Add9~5_sumout  ) ) # ( !\d1|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( 
// \d1|Div1|auto_generated|divider|divider|op_8~21_sumout  ) )

	.dataa(!\d1|Add9~5_sumout ),
	.datab(gnd),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_8~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Div1|auto_generated|divider|divider|StageOut[35]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|StageOut[35]~20 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|StageOut[35]~20 .lut_mask = 64'h0F0F0F0F55555555;
defparam \d1|Div1|auto_generated|divider|divider|StageOut[35]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N0
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_9~18_cout  = CARRY(( \d1|Div1|auto_generated|divider|divider|StageOut[35]~20_combout  ) + ( \d1|Add9~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Add9~1_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|StageOut[35]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div1|auto_generated|divider|divider|op_9~18_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_9~18 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_9~18 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Div1|auto_generated|divider|divider|op_9~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N3
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_9~14_cout  = CARRY(( GND ) + ( (!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout  & (\d1|Div1|auto_generated|divider|divider|op_8~17_sumout )) # (\d1|Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\d1|Div1|auto_generated|divider|divider|StageOut[30]~19_combout ) # (\d1|Div1|auto_generated|divider|divider|StageOut[30]~18_combout )))) ) + ( \d1|Div1|auto_generated|divider|divider|op_9~18_cout  ))

	.dataa(!\d1|Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|StageOut[30]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_9~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div1|auto_generated|divider|divider|op_9~14_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_9~14 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_9~14 .lut_mask = 64'h0000B88800000000;
defparam \d1|Div1|auto_generated|divider|divider|op_9~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N6
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_9~10_cout  = CARRY(( \d1|Div1|auto_generated|divider|divider|StageOut[37]~17_combout  ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_9~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Div1|auto_generated|divider|divider|StageOut[37]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_9~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div1|auto_generated|divider|divider|op_9~10_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_9~10 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_9~10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Div1|auto_generated|divider|divider|op_9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N9
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_9~6_cout  = CARRY(( (!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout  & (\d1|Div1|auto_generated|divider|divider|op_8~9_sumout )) # (\d1|Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\d1|Div1|auto_generated|divider|divider|StageOut[32]~5_combout ) # (\d1|Div1|auto_generated|divider|divider|StageOut[32]~3_combout )))) ) + ( VCC ) + ( \d1|Div1|auto_generated|divider|divider|op_9~10_cout  ))

	.dataa(!\d1|Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|StageOut[32]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_9~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\d1|Div1|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h000000000000535F;
defparam \d1|Div1|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N12
cyclonev_lcell_comb \d1|Div1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \d1|Div1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \d1|Div1|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Div1|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Div1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \d1|Div1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \d1|Div1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N12
cyclonev_lcell_comb \d1|bean_y~0 (
// Equation(s):
// \d1|bean_y~0_combout  = ( \d1|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Add6~0_combout  & (!\d1|LessThan1~0_combout  & ((!\d1|Add3~0_combout ) # (\d1|Div1|auto_generated|divider|divider|op_9~1_sumout )))) ) ) # ( 
// !\d1|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Add6~0_combout  & (!\d1|LessThan1~0_combout  & ((!\d1|Add3~0_combout ) # (!\d1|Div1|auto_generated|divider|divider|op_9~1_sumout )))) ) )

	.dataa(!\d1|Add6~0_combout ),
	.datab(!\d1|Add3~0_combout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\d1|LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|bean_y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|bean_y~0 .extended_lut = "off";
defparam \d1|bean_y~0 .lut_mask = 64'hA800A8008A008A00;
defparam \d1|bean_y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N14
dffeas \d1|bean_y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|bean_y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bean_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bean_y[3] .is_wysiwyg = "true";
defparam \d1|bean_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N54
cyclonev_lcell_comb \d1|Mod1|auto_generated|divider|divider|StageOut[43]~4 (
// Equation(s):
// \d1|Mod1|auto_generated|divider|divider|StageOut[43]~4_combout  = ( \d1|Mod1|auto_generated|divider|divider|op_9~17_sumout  & ( (!\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout ) # ((!\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\d1|Mod1|auto_generated|divider|divider|op_8~13_sumout )) # (\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\d1|Mod1|auto_generated|divider|divider|StageOut[31]~3_combout )))) ) ) # ( !\d1|Mod1|auto_generated|divider|divider|op_9~17_sumout  & 
// ( (\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((!\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\d1|Mod1|auto_generated|divider|divider|op_8~13_sumout )) # (\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\d1|Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ))))) ) )

	.dataa(!\d1|Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.datab(!\d1|Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod1|auto_generated|divider|divider|StageOut[43]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[43]~4 .extended_lut = "off";
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[43]~4 .lut_mask = 64'h00470047FF47FF47;
defparam \d1|Mod1|auto_generated|divider|divider|StageOut[43]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N24
cyclonev_lcell_comb \d1|Mod2|auto_generated|divider|divider|StageOut[38]~3 (
// Equation(s):
// \d1|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  = ( \d1|Mod2|auto_generated|divider|divider|op_8~17_sumout  & ( (!\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout ) # ((!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\d1|Mod2|auto_generated|divider|divider|op_7~13_sumout ))) # (\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & (\d1|Mod2|auto_generated|divider|divider|StageOut[26]~2_combout ))) ) ) # ( !\d1|Mod2|auto_generated|divider|divider|op_8~17_sumout  & 
// ( (\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ((!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & ((\d1|Mod2|auto_generated|divider|divider|op_7~13_sumout ))) # (\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout  & 
// (\d1|Mod2|auto_generated|divider|divider|StageOut[26]~2_combout )))) ) )

	.dataa(!\d1|Mod2|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\d1|Mod2|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[38]~3 .extended_lut = "off";
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[38]~3 .lut_mask = 64'h001D001DFF1DFF1D;
defparam \d1|Mod2|auto_generated|divider|divider|StageOut[38]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N42
cyclonev_lcell_comb \d1|Add3~12 (
// Equation(s):
// \d1|Add3~12_combout  = ( \d1|Add12~1_combout  & ( \d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Add3~1_combout  & (\d1|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  & 
// \d1|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout )) ) ) ) # ( \d1|Add12~1_combout  & ( !\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Add3~1_combout  & (\d1|Mod2|auto_generated|divider|divider|op_8~13_sumout  & 
// \d1|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout )) ) ) )

	.dataa(!\d1|Add3~1_combout ),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_8~13_sumout ),
	.datac(!\d1|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datae(!\d1|Add12~1_combout ),
	.dataf(!\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~12 .extended_lut = "off";
defparam \d1|Add3~12 .lut_mask = 64'h000002020000000A;
defparam \d1|Add3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N18
cyclonev_lcell_comb \d1|Mod0|auto_generated|divider|divider|StageOut[43]~4 (
// Equation(s):
// \d1|Mod0|auto_generated|divider|divider|StageOut[43]~4_combout  = ( \d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\d1|Mod0|auto_generated|divider|divider|op_9~17_sumout ))) # 
// (\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\d1|Mod0|auto_generated|divider|divider|StageOut[31]~3_combout )) ) ) # ( !\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout  & 
// ((\d1|Mod0|auto_generated|divider|divider|op_9~17_sumout ))) # (\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\d1|Mod0|auto_generated|divider|divider|op_8~13_sumout )) ) )

	.dataa(!\d1|Mod0|auto_generated|divider|divider|StageOut[31]~3_combout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datac(!\d1|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|op_9~17_sumout ),
	.datae(gnd),
	.dataf(!\d1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Mod0|auto_generated|divider|divider|StageOut[43]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[43]~4 .extended_lut = "off";
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[43]~4 .lut_mask = 64'h03CF03CF11DD11DD;
defparam \d1|Mod0|auto_generated|divider|divider|StageOut[43]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y56_N54
cyclonev_lcell_comb \d1|Add3~13 (
// Equation(s):
// \d1|Add3~13_combout  = ( \d1|Add2~1_combout  & ( (!\d1|Add3~12_combout  & ((!\d1|always1~6_combout ) # ((!\d1|Mod0|auto_generated|divider|divider|StageOut[43]~4_combout ) # (!\d1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout )))) ) ) # ( 
// !\d1|Add2~1_combout  & ( !\d1|Add3~12_combout  ) )

	.dataa(!\d1|always1~6_combout ),
	.datab(!\d1|Add3~12_combout ),
	.datac(!\d1|Mod0|auto_generated|divider|divider|StageOut[43]~4_combout ),
	.datad(!\d1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout ),
	.datae(gnd),
	.dataf(!\d1|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~13 .extended_lut = "off";
defparam \d1|Add3~13 .lut_mask = 64'hCCCCCCCCCCC8CCC8;
defparam \d1|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N6
cyclonev_lcell_comb \d1|Add3~14 (
// Equation(s):
// \d1|Add3~14_combout  = ( \d1|Add3~13_combout  & ( (!\d1|Add7~1_combout ) # ((!\d1|Add3~0_combout ) # ((!\d1|Mod1|auto_generated|divider|divider|StageOut[43]~4_combout ) # (!\d1|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout ))) ) )

	.dataa(!\d1|Add7~1_combout ),
	.datab(!\d1|Add3~0_combout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|StageOut[43]~4_combout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout ),
	.datae(gnd),
	.dataf(!\d1|Add3~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~14 .extended_lut = "off";
defparam \d1|Add3~14 .lut_mask = 64'h00000000FFFEFFFE;
defparam \d1|Add3~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y54_N3
cyclonev_lcell_comb \d1|Add3~9 (
// Equation(s):
// \d1|Add3~9_combout  = ( \d1|Add7~1_combout  & ( \d1|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout  & ( (!\d1|Add3~7_combout  & !\d1|Add3~6_combout ) ) ) ) # ( !\d1|Add7~1_combout  & ( 
// \d1|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout  & ( (!\d1|Add3~7_combout  & (!\d1|Add3~0_combout  & !\d1|Add3~6_combout )) ) ) ) # ( \d1|Add7~1_combout  & ( !\d1|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout  & ( 
// (!\d1|Add3~7_combout  & (!\d1|Add3~0_combout  & !\d1|Add3~6_combout )) ) ) ) # ( !\d1|Add7~1_combout  & ( !\d1|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout  & ( (!\d1|Add3~7_combout  & !\d1|Add3~6_combout ) ) ) )

	.dataa(!\d1|Add3~7_combout ),
	.datab(!\d1|Add3~0_combout ),
	.datac(!\d1|Add3~6_combout ),
	.datad(gnd),
	.datae(!\d1|Add7~1_combout ),
	.dataf(!\d1|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~9 .extended_lut = "off";
defparam \d1|Add3~9 .lut_mask = 64'hA0A080808080A0A0;
defparam \d1|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N18
cyclonev_lcell_comb \d1|Add12~2 (
// Equation(s):
// \d1|Add12~2_combout  = ( \d1|Add12~1_combout  & ( !\d1|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  $ (((!\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & ((!\d1|Mod2|auto_generated|divider|divider|op_8~13_sumout ))) # 
// (\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout  & (!\d1|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout )))) ) ) # ( !\d1|Add12~1_combout  & ( \d1|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout  ) )

	.dataa(!\d1|Mod2|auto_generated|divider|divider|StageOut[38]~3_combout ),
	.datab(!\d1|Mod2|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\d1|Mod2|auto_generated|divider|divider|StageOut[31]~1_combout ),
	.datad(!\d1|Mod2|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(!\d1|Add12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add12~2 .extended_lut = "off";
defparam \d1|Add12~2 .lut_mask = 64'h55555555569A569A;
defparam \d1|Add12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N24
cyclonev_lcell_comb \d1|Add3~10 (
// Equation(s):
// \d1|Add3~10_combout  = ( \d1|Mod0|auto_generated|divider|divider|StageOut[43]~4_combout  & ( \d1|Add2~1_combout  & ( (!\d1|always1~6_combout  & (((\d1|Add12~2_combout  & !\d1|Add3~1_combout )))) # (\d1|always1~6_combout  & 
// ((!\d1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout ) # ((\d1|Add12~2_combout  & !\d1|Add3~1_combout )))) ) ) ) # ( !\d1|Mod0|auto_generated|divider|divider|StageOut[43]~4_combout  & ( \d1|Add2~1_combout  & ( (!\d1|always1~6_combout  & 
// (((\d1|Add12~2_combout  & !\d1|Add3~1_combout )))) # (\d1|always1~6_combout  & (((\d1|Add12~2_combout  & !\d1|Add3~1_combout )) # (\d1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout ))) ) ) ) # ( 
// \d1|Mod0|auto_generated|divider|divider|StageOut[43]~4_combout  & ( !\d1|Add2~1_combout  & ( ((\d1|Add12~2_combout  & !\d1|Add3~1_combout )) # (\d1|always1~6_combout ) ) ) ) # ( !\d1|Mod0|auto_generated|divider|divider|StageOut[43]~4_combout  & ( 
// !\d1|Add2~1_combout  & ( (\d1|Add12~2_combout  & !\d1|Add3~1_combout ) ) ) )

	.dataa(!\d1|always1~6_combout ),
	.datab(!\d1|Mod0|auto_generated|divider|divider|StageOut[42]~2_combout ),
	.datac(!\d1|Add12~2_combout ),
	.datad(!\d1|Add3~1_combout ),
	.datae(!\d1|Mod0|auto_generated|divider|divider|StageOut[43]~4_combout ),
	.dataf(!\d1|Add2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~10 .extended_lut = "off";
defparam \d1|Add3~10 .lut_mask = 64'h0F005F551F114F44;
defparam \d1|Add3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N9
cyclonev_lcell_comb \d1|Add3~11 (
// Equation(s):
// \d1|Add3~11_combout  = ( !\d1|Add3~10_combout  & ( (!\d1|Add3~0_combout ) # (!\d1|Mod1|auto_generated|divider|divider|StageOut[43]~4_combout  $ (((\d1|Add7~1_combout  & \d1|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout )))) ) )

	.dataa(!\d1|Add7~1_combout ),
	.datab(!\d1|Add3~0_combout ),
	.datac(!\d1|Mod1|auto_generated|divider|divider|StageOut[42]~2_combout ),
	.datad(!\d1|Mod1|auto_generated|divider|divider|StageOut[43]~4_combout ),
	.datae(gnd),
	.dataf(!\d1|Add3~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~11 .extended_lut = "off";
defparam \d1|Add3~11 .lut_mask = 64'hFECDFECD00000000;
defparam \d1|Add3~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N12
cyclonev_lcell_comb \d1|Add3~16 (
// Equation(s):
// \d1|Add3~16_combout  = ( \d1|Add3~11_combout  & ( !\d1|Add3~14_combout  ) ) # ( !\d1|Add3~11_combout  & ( (!\d1|Add3~14_combout  & (!\d1|Add3~5_combout  & ((\d1|Add3~9_combout )))) # (\d1|Add3~14_combout  & (!\d1|Add3~9_combout  & ((\d1|Add3~4_combout ) # 
// (\d1|Add3~5_combout )))) ) )

	.dataa(!\d1|Add3~5_combout ),
	.datab(!\d1|Add3~14_combout ),
	.datac(!\d1|Add3~4_combout ),
	.datad(!\d1|Add3~9_combout ),
	.datae(gnd),
	.dataf(!\d1|Add3~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~16 .extended_lut = "off";
defparam \d1|Add3~16 .lut_mask = 64'h13881388CCCCCCCC;
defparam \d1|Add3~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N14
dffeas \d1|bean_x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add3~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan1~0_combout ),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bean_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bean_x[8] .is_wysiwyg = "true";
defparam \d1|bean_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N21
cyclonev_lcell_comb \d1|Add6~2 (
// Equation(s):
// \d1|Add6~2_combout  = ( \d1|Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (((\d1|Div2|auto_generated|divider|divider|op_8~1_sumout  & !\d1|Add3~1_combout )) # (\d1|always1~6_combout )) # 
// (\d1|Add3~0_combout ) ) ) ) # ( !\d1|Div1|auto_generated|divider|divider|op_9~1_sumout  & ( \d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( ((\d1|Div2|auto_generated|divider|divider|op_8~1_sumout  & !\d1|Add3~1_combout )) # 
// (\d1|always1~6_combout ) ) ) ) # ( \d1|Div1|auto_generated|divider|divider|op_9~1_sumout  & ( !\d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( ((\d1|Div2|auto_generated|divider|divider|op_8~1_sumout  & !\d1|Add3~1_combout )) # 
// (\d1|Add3~0_combout ) ) ) ) # ( !\d1|Div1|auto_generated|divider|divider|op_9~1_sumout  & ( !\d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (\d1|Div2|auto_generated|divider|divider|op_8~1_sumout  & !\d1|Add3~1_combout ) ) ) )

	.dataa(!\d1|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\d1|Add3~1_combout ),
	.datac(!\d1|Add3~0_combout ),
	.datad(!\d1|always1~6_combout ),
	.datae(!\d1|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add6~2 .extended_lut = "off";
defparam \d1|Add6~2 .lut_mask = 64'h44444F4F44FF4FFF;
defparam \d1|Add6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N20
dffeas \d1|bean_y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Add6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan1~0_combout ),
	.sload(vcc),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bean_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bean_y[2] .is_wysiwyg = "true";
defparam \d1|bean_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N12
cyclonev_lcell_comb \d1|always1~2 (
// Equation(s):
// \d1|always1~2_combout  = ( \d1|man_x [8] & ( \d1|bean_y [2] & ( (\d1|bean_x [8] & (!\d1|man_y [2] & (!\d1|bean_y [3] $ (!\d1|man_y [3])))) ) ) ) # ( !\d1|man_x [8] & ( \d1|bean_y [2] & ( (!\d1|bean_x [8] & (!\d1|man_y [2] & (!\d1|bean_y [3] $ (!\d1|man_y 
// [3])))) ) ) ) # ( \d1|man_x [8] & ( !\d1|bean_y [2] & ( (\d1|bean_x [8] & (\d1|man_y [2] & (!\d1|bean_y [3] $ (!\d1|man_y [3])))) ) ) ) # ( !\d1|man_x [8] & ( !\d1|bean_y [2] & ( (!\d1|bean_x [8] & (\d1|man_y [2] & (!\d1|bean_y [3] $ (!\d1|man_y [3])))) ) 
// ) )

	.dataa(!\d1|bean_y [3]),
	.datab(!\d1|bean_x [8]),
	.datac(!\d1|man_y [3]),
	.datad(!\d1|man_y [2]),
	.datae(!\d1|man_x [8]),
	.dataf(!\d1|bean_y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always1~2 .extended_lut = "off";
defparam \d1|always1~2 .lut_mask = 64'h0048001248001200;
defparam \d1|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N51
cyclonev_lcell_comb \d1|Add6~3 (
// Equation(s):
// \d1|Add6~3_combout  = ( \d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & \d1|always1~6_combout ) ) ) # ( !\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// (\d1|always1~6_combout  & (!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  $ (!\d1|Div0|auto_generated|divider|divider|op_9~1_sumout ))) ) )

	.dataa(gnd),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\d1|always1~6_combout ),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add6~3 .extended_lut = "off";
defparam \d1|Add6~3 .lut_mask = 64'h003C003C00CC00CC;
defparam \d1|Add6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N48
cyclonev_lcell_comb \d1|Add6~4 (
// Equation(s):
// \d1|Add6~4_combout  = ( \d1|Div2|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Add3~1_combout  & !\d1|Div2|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( !\d1|Div2|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Add3~1_combout  & 
// (!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  $ (!\d1|Div2|auto_generated|divider|divider|op_7~1_sumout ))) ) )

	.dataa(!\d1|Add3~1_combout ),
	.datab(gnd),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\d1|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add6~4 .extended_lut = "off";
defparam \d1|Add6~4 .lut_mask = 64'h0AA00AA0A0A0A0A0;
defparam \d1|Add6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N54
cyclonev_lcell_comb \d1|Add6~5 (
// Equation(s):
// \d1|Add6~5_combout  = ( !\d1|Add6~4_combout  & ( \d1|Div1|auto_generated|divider|divider|op_9~1_sumout  & ( (!\d1|Add6~3_combout  & ((!\d1|Add3~0_combout ) # (\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ))) ) ) ) # ( !\d1|Add6~4_combout  & ( 
// !\d1|Div1|auto_generated|divider|divider|op_9~1_sumout  & ( (!\d1|Add6~3_combout  & ((!\d1|Add3~0_combout ) # (!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout  $ (\d1|Div1|auto_generated|divider|divider|op_7~1_sumout )))) ) ) )

	.dataa(!\d1|Add6~3_combout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\d1|Add3~0_combout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(!\d1|Add6~4_combout ),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add6~5 .extended_lut = "off";
defparam \d1|Add6~5 .lut_mask = 64'hA8A20000A0AA0000;
defparam \d1|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N15
cyclonev_lcell_comb \d1|Add6~1 (
// Equation(s):
// \d1|Add6~1_combout  = ( \d1|Div1|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Add6~0_combout  & ((!\d1|Add3~0_combout ) # (\d1|Div1|auto_generated|divider|divider|op_9~1_sumout ))) ) ) # ( !\d1|Div1|auto_generated|divider|divider|op_8~1_sumout  
// & ( (!\d1|Add6~0_combout  & ((!\d1|Add3~0_combout ) # (!\d1|Div1|auto_generated|divider|divider|op_9~1_sumout ))) ) )

	.dataa(!\d1|Add6~0_combout ),
	.datab(gnd),
	.datac(!\d1|Add3~0_combout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add6~1 .extended_lut = "off";
defparam \d1|Add6~1 .lut_mask = 64'hAAA0AAA0A0AAA0AA;
defparam \d1|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N24
cyclonev_lcell_comb \d1|Add6~6 (
// Equation(s):
// \d1|Add6~6_combout  = ( \d1|Div2|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & !\d1|Add3~1_combout ) ) ) # ( !\d1|Div2|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Add3~1_combout  & 
// (!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  $ (((!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & !\d1|Div2|auto_generated|divider|divider|op_7~1_sumout ))))) ) )

	.dataa(!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Add3~1_combout ),
	.datad(!\d1|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add6~6 .extended_lut = "off";
defparam \d1|Add6~6 .lut_mask = 64'h60C060C0C0C0C0C0;
defparam \d1|Add6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N36
cyclonev_lcell_comb \d1|Add6~7 (
// Equation(s):
// \d1|Add6~7_combout  = ( \d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\d1|Add6~6_combout  & ((!\d1|always1~6_combout ) # (\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ))) ) 
// ) ) # ( !\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\d1|Add6~6_combout  & ((!\d1|always1~6_combout ) # (\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ))) ) ) ) # ( 
// \d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( !\d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\d1|Add6~6_combout  & ((!\d1|always1~6_combout ) # (\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ))) ) ) ) # ( 
// !\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( !\d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( (!\d1|Add6~6_combout  & ((!\d1|always1~6_combout ) # (!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  $ 
// (\d1|Div0|auto_generated|divider|divider|op_6~1_sumout )))) ) ) )

	.dataa(!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\d1|Add6~6_combout ),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\d1|always1~6_combout ),
	.datae(!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add6~7 .extended_lut = "off";
defparam \d1|Add6~7 .lut_mask = 64'hCC84CC0CCC0CCC0C;
defparam \d1|Add6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N42
cyclonev_lcell_comb \d1|Add6~8 (
// Equation(s):
// \d1|Add6~8_combout  = ( \d1|Add6~7_combout  & ( \d1|Div1|auto_generated|divider|divider|op_9~1_sumout  & ( (!\d1|Add3~0_combout ) # (\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ) ) ) ) # ( \d1|Add6~7_combout  & ( 
// !\d1|Div1|auto_generated|divider|divider|op_9~1_sumout  & ( (!\d1|Add3~0_combout ) # (!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  $ (((\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ) # 
// (\d1|Div1|auto_generated|divider|divider|op_8~1_sumout )))) ) ) )

	.dataa(!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\d1|Add3~0_combout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(!\d1|Add6~7_combout ),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add6~8 .extended_lut = "off";
defparam \d1|Add6~8 .lut_mask = 64'h0000F9F50000F5F5;
defparam \d1|Add6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N27
cyclonev_lcell_comb \d1|Add14~0 (
// Equation(s):
// \d1|Add14~0_combout  = ( \d1|Div2|auto_generated|divider|divider|op_8~1_sumout  & ( !\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  ) ) # ( !\d1|Div2|auto_generated|divider|divider|op_8~1_sumout  & ( 
// !\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  $ (((!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & (!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & !\d1|Div2|auto_generated|divider|divider|op_7~1_sumout )))) ) )

	.dataa(!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add14~0 .extended_lut = "off";
defparam \d1|Add14~0 .lut_mask = 64'h7F807F80FF00FF00;
defparam \d1|Add14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N21
cyclonev_lcell_comb \d1|Add10~0 (
// Equation(s):
// \d1|Add10~0_combout  = ( \d1|Div1|auto_generated|divider|divider|op_9~1_sumout  & ( !\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  ) ) # ( !\d1|Div1|auto_generated|divider|divider|op_9~1_sumout  & ( 
// !\d1|Div1|auto_generated|divider|divider|op_5~1_sumout  $ (((!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & (!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & !\d1|Div1|auto_generated|divider|divider|op_8~1_sumout )))) ) )

	.dataa(!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add10~0 .extended_lut = "off";
defparam \d1|Add10~0 .lut_mask = 64'h7F807F80FF00FF00;
defparam \d1|Add10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N48
cyclonev_lcell_comb \d1|Add5~0 (
// Equation(s):
// \d1|Add5~0_combout  = ( \d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( !\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) # ( !\d1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// !\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  $ (((!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & !\d1|Div0|auto_generated|divider|divider|op_9~1_sumout )))) ) )

	.dataa(!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add5~0 .extended_lut = "off";
defparam \d1|Add5~0 .lut_mask = 64'h6CCC6CCCCCCCCCCC;
defparam \d1|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N24
cyclonev_lcell_comb \d1|Add6~9 (
// Equation(s):
// \d1|Add6~9_combout  = ( \d1|Add10~0_combout  & ( \d1|Add5~0_combout  & ( (!\d1|Add3~0_combout  & (!\d1|always1~6_combout  & ((!\d1|Add14~0_combout ) # (\d1|Add3~1_combout )))) ) ) ) # ( !\d1|Add10~0_combout  & ( \d1|Add5~0_combout  & ( 
// (!\d1|always1~6_combout  & ((!\d1|Add14~0_combout ) # (\d1|Add3~1_combout ))) ) ) ) # ( \d1|Add10~0_combout  & ( !\d1|Add5~0_combout  & ( (!\d1|Add3~0_combout  & ((!\d1|Add14~0_combout ) # (\d1|Add3~1_combout ))) ) ) ) # ( !\d1|Add10~0_combout  & ( 
// !\d1|Add5~0_combout  & ( (!\d1|Add14~0_combout ) # (\d1|Add3~1_combout ) ) ) )

	.dataa(!\d1|Add14~0_combout ),
	.datab(!\d1|Add3~1_combout ),
	.datac(!\d1|Add3~0_combout ),
	.datad(!\d1|always1~6_combout ),
	.datae(!\d1|Add10~0_combout ),
	.dataf(!\d1|Add5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add6~9 .extended_lut = "off";
defparam \d1|Add6~9 .lut_mask = 64'hBBBBB0B0BB00B000;
defparam \d1|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N24
cyclonev_lcell_comb \d1|bean_y~3 (
// Equation(s):
// \d1|bean_y~3_combout  = ( \d1|Add6~8_combout  & ( \d1|Add6~9_combout  & ( (!\d1|LessThan1~0_combout  & (((\d1|Add6~2_combout  & !\d1|Add6~1_combout )) # (\d1|Add6~5_combout ))) ) ) ) # ( !\d1|Add6~8_combout  & ( \d1|Add6~9_combout  & ( 
// (!\d1|LessThan1~0_combout  & ((!\d1|Add6~5_combout  & ((!\d1|Add6~1_combout ) # (\d1|Add6~2_combout ))) # (\d1|Add6~5_combout  & ((\d1|Add6~1_combout ))))) ) ) ) # ( \d1|Add6~8_combout  & ( !\d1|Add6~9_combout  & ( (!\d1|Add6~5_combout  & 
// (!\d1|LessThan1~0_combout  & ((!\d1|Add6~2_combout ) # (\d1|Add6~1_combout )))) ) ) ) # ( !\d1|Add6~8_combout  & ( !\d1|Add6~9_combout  & ( (!\d1|LessThan1~0_combout  & ((!\d1|Add6~5_combout  & (!\d1|Add6~2_combout  & \d1|Add6~1_combout )) # 
// (\d1|Add6~5_combout  & ((!\d1|Add6~1_combout ))))) ) ) )

	.dataa(!\d1|Add6~5_combout ),
	.datab(!\d1|LessThan1~0_combout ),
	.datac(!\d1|Add6~2_combout ),
	.datad(!\d1|Add6~1_combout ),
	.datae(!\d1|Add6~8_combout ),
	.dataf(!\d1|Add6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|bean_y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|bean_y~3 .extended_lut = "off";
defparam \d1|bean_y~3 .lut_mask = 64'h44808088884C4C44;
defparam \d1|bean_y~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N26
dffeas \d1|bean_y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|bean_y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bean_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bean_y[6] .is_wysiwyg = "true";
defparam \d1|bean_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N6
cyclonev_lcell_comb \d1|bean_y~2 (
// Equation(s):
// \d1|bean_y~2_combout  = ( \d1|Add6~1_combout  & ( (!\d1|LessThan1~0_combout  & (!\d1|Add6~8_combout  $ (((!\d1|Add6~2_combout ) # (\d1|Add6~5_combout ))))) ) ) # ( !\d1|Add6~1_combout  & ( (!\d1|LessThan1~0_combout  & (!\d1|Add6~8_combout  $ 
// (((\d1|Add6~2_combout  & !\d1|Add6~5_combout ))))) ) )

	.dataa(!\d1|Add6~2_combout ),
	.datab(!\d1|LessThan1~0_combout ),
	.datac(!\d1|Add6~5_combout ),
	.datad(!\d1|Add6~8_combout ),
	.datae(gnd),
	.dataf(!\d1|Add6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|bean_y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|bean_y~2 .extended_lut = "off";
defparam \d1|bean_y~2 .lut_mask = 64'h8C408C40408C408C;
defparam \d1|bean_y~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N8
dffeas \d1|bean_y[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|bean_y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bean_y[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bean_y[5]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|bean_y[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N30
cyclonev_lcell_comb \d1|Add6~13 (
// Equation(s):
// \d1|Add6~13_combout  = ( \d1|Div1|auto_generated|divider|divider|op_9~1_sumout  & ( (!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & \d1|Add3~0_combout ) ) ) # ( !\d1|Div1|auto_generated|divider|divider|op_9~1_sumout  & ( (\d1|Add3~0_combout  & 
// (!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout  $ (!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ))) ) )

	.dataa(!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\d1|Add3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add6~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add6~13 .extended_lut = "off";
defparam \d1|Add6~13 .lut_mask = 64'h060606060C0C0C0C;
defparam \d1|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N9
cyclonev_lcell_comb \d1|bean_y~1 (
// Equation(s):
// \d1|bean_y~1_combout  = ( \d1|Add6~13_combout  & ( (\d1|Add6~2_combout  & !\d1|LessThan1~0_combout ) ) ) # ( !\d1|Add6~13_combout  & ( (!\d1|LessThan1~0_combout  & (!\d1|Add6~2_combout  $ (((\d1|Add6~3_combout ) # (\d1|Add6~4_combout ))))) ) )

	.dataa(!\d1|Add6~2_combout ),
	.datab(!\d1|LessThan1~0_combout ),
	.datac(!\d1|Add6~4_combout ),
	.datad(!\d1|Add6~3_combout ),
	.datae(gnd),
	.dataf(!\d1|Add6~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|bean_y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|bean_y~1 .extended_lut = "off";
defparam \d1|bean_y~1 .lut_mask = 64'h8444844444444444;
defparam \d1|bean_y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N11
dffeas \d1|bean_y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|bean_y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bean_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bean_y[4] .is_wysiwyg = "true";
defparam \d1|bean_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N54
cyclonev_lcell_comb \d1|always1~3 (
// Equation(s):
// \d1|always1~3_combout  = ( \d1|bean_y[5]~DUPLICATE_q  & ( \d1|bean_y [4] & ( (\d1|man_y [4] & (\d1|man_y [5] & (!\d1|bean_y [6] $ (!\d1|man_y [6])))) ) ) ) # ( !\d1|bean_y[5]~DUPLICATE_q  & ( \d1|bean_y [4] & ( (\d1|man_y [4] & (!\d1|man_y [5] & 
// (!\d1|bean_y [6] $ (!\d1|man_y [6])))) ) ) ) # ( \d1|bean_y[5]~DUPLICATE_q  & ( !\d1|bean_y [4] & ( (!\d1|man_y [4] & (\d1|man_y [5] & (!\d1|bean_y [6] $ (!\d1|man_y [6])))) ) ) ) # ( !\d1|bean_y[5]~DUPLICATE_q  & ( !\d1|bean_y [4] & ( (!\d1|man_y [4] & 
// (!\d1|man_y [5] & (!\d1|bean_y [6] $ (!\d1|man_y [6])))) ) ) )

	.dataa(!\d1|bean_y [6]),
	.datab(!\d1|man_y [6]),
	.datac(!\d1|man_y [4]),
	.datad(!\d1|man_y [5]),
	.datae(!\d1|bean_y[5]~DUPLICATE_q ),
	.dataf(!\d1|bean_y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always1~3 .extended_lut = "off";
defparam \d1|always1~3 .lut_mask = 64'h6000006006000006;
defparam \d1|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N54
cyclonev_lcell_comb \d1|Add6~10 (
// Equation(s):
// \d1|Add6~10_combout  = ( !\d1|Div2|auto_generated|divider|divider|op_7~1_sumout  & ( !\d1|Div2|auto_generated|divider|divider|op_8~1_sumout  & ( (!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout  & 
// (!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout  & (!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout  & !\d1|Add3~1_combout ))) ) ) )

	.dataa(!\d1|Div2|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\d1|Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\d1|Div2|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\d1|Add3~1_combout ),
	.datae(!\d1|Div2|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\d1|Div2|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add6~10 .extended_lut = "off";
defparam \d1|Add6~10 .lut_mask = 64'h8000000000000000;
defparam \d1|Add6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N33
cyclonev_lcell_comb \d1|Add10~1 (
// Equation(s):
// \d1|Add10~1_combout  = ( !\d1|Div1|auto_generated|divider|divider|op_6~1_sumout  & ( (!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout  & (!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout  & 
// (!\d1|Div1|auto_generated|divider|divider|op_9~1_sumout  & !\d1|Div1|auto_generated|divider|divider|op_5~1_sumout ))) ) )

	.dataa(!\d1|Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\d1|Div1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\d1|Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\d1|Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add10~1 .extended_lut = "off";
defparam \d1|Add10~1 .lut_mask = 64'h8000800000000000;
defparam \d1|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N39
cyclonev_lcell_comb \d1|Add5~1 (
// Equation(s):
// \d1|Add5~1_combout  = ( \d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( !\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  ) ) ) # ( 
// !\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( !\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  ) ) ) # ( \d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( 
// !\d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( !\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  ) ) ) # ( !\d1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( !\d1|Div0|auto_generated|divider|divider|op_9~1_sumout  & ( 
// !\d1|Div0|auto_generated|divider|divider|op_4~1_sumout  $ (((!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout  & !\d1|Div0|auto_generated|divider|divider|op_8~1_sumout )))) ) ) )

	.dataa(!\d1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\d1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\d1|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\d1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(!\d1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\d1|Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add5~1 .extended_lut = "off";
defparam \d1|Add5~1 .lut_mask = 64'h78F0F0F0F0F0F0F0;
defparam \d1|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N54
cyclonev_lcell_comb \d1|Add6~11 (
// Equation(s):
// \d1|Add6~11_combout  = ( \d1|Add10~1_combout  & ( \d1|Add5~1_combout  & ( (!\d1|always1~6_combout  & (!\d1|Add6~10_combout  & ((!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout ) # (!\d1|Add3~0_combout )))) ) ) ) # ( !\d1|Add10~1_combout  & ( 
// \d1|Add5~1_combout  & ( (!\d1|always1~6_combout  & (!\d1|Add6~10_combout  & ((!\d1|Add3~0_combout ) # (\d1|Div1|auto_generated|divider|divider|op_4~1_sumout )))) ) ) ) # ( \d1|Add10~1_combout  & ( !\d1|Add5~1_combout  & ( (!\d1|Add6~10_combout  & 
// ((!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout ) # (!\d1|Add3~0_combout ))) ) ) ) # ( !\d1|Add10~1_combout  & ( !\d1|Add5~1_combout  & ( (!\d1|Add6~10_combout  & ((!\d1|Add3~0_combout ) # (\d1|Div1|auto_generated|divider|divider|op_4~1_sumout 
// ))) ) ) )

	.dataa(!\d1|always1~6_combout ),
	.datab(!\d1|Add6~10_combout ),
	.datac(!\d1|Div1|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\d1|Add3~0_combout ),
	.datae(!\d1|Add10~1_combout ),
	.dataf(!\d1|Add5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add6~11 .extended_lut = "off";
defparam \d1|Add6~11 .lut_mask = 64'hCC0CCCC088088880;
defparam \d1|Add6~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N0
cyclonev_lcell_comb \d1|Add6~12 (
// Equation(s):
// \d1|Add6~12_combout  = ( \d1|Add6~11_combout  & ( \d1|Add6~1_combout  & ( (!\d1|Add6~5_combout  & ((!\d1|Add6~8_combout  & (!\d1|Add6~2_combout  & \d1|Add6~9_combout )) # (\d1|Add6~8_combout  & ((!\d1|Add6~9_combout ))))) # (\d1|Add6~5_combout  & 
// (!\d1|Add6~8_combout )) ) ) ) # ( !\d1|Add6~11_combout  & ( \d1|Add6~1_combout  & ( (!\d1|Add6~5_combout  & ((!\d1|Add6~8_combout  & ((!\d1|Add6~9_combout ) # (\d1|Add6~2_combout ))) # (\d1|Add6~8_combout  & ((\d1|Add6~9_combout ))))) # 
// (\d1|Add6~5_combout  & (\d1|Add6~8_combout )) ) ) ) # ( \d1|Add6~11_combout  & ( !\d1|Add6~1_combout  & ( (!\d1|Add6~5_combout  & (\d1|Add6~8_combout  & ((!\d1|Add6~9_combout ) # (\d1|Add6~2_combout )))) # (\d1|Add6~5_combout  & (!\d1|Add6~8_combout  & 
// ((\d1|Add6~9_combout )))) ) ) ) # ( !\d1|Add6~11_combout  & ( !\d1|Add6~1_combout  & ( (!\d1|Add6~5_combout  & ((!\d1|Add6~8_combout ) # ((!\d1|Add6~2_combout  & \d1|Add6~9_combout )))) # (\d1|Add6~5_combout  & (((!\d1|Add6~9_combout )) # 
// (\d1|Add6~8_combout ))) ) ) )

	.dataa(!\d1|Add6~5_combout ),
	.datab(!\d1|Add6~8_combout ),
	.datac(!\d1|Add6~2_combout ),
	.datad(!\d1|Add6~9_combout ),
	.datae(!\d1|Add6~11_combout ),
	.dataf(!\d1|Add6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add6~12 .extended_lut = "off";
defparam \d1|Add6~12 .lut_mask = 64'hDDB92246993B66C4;
defparam \d1|Add6~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N2
dffeas \d1|bean_y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add6~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan1~0_combout ),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bean_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bean_y[7] .is_wysiwyg = "true";
defparam \d1|bean_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N54
cyclonev_lcell_comb \d1|bean_x~1 (
// Equation(s):
// \d1|bean_x~1_combout  = ( \d1|Add3~9_combout  & ( \d1|Add3~14_combout  & ( (!\d1|LessThan1~0_combout  & \d1|Add3~11_combout ) ) ) ) # ( !\d1|Add3~9_combout  & ( \d1|Add3~14_combout  & ( (!\d1|LessThan1~0_combout  & ((!\d1|Add3~5_combout  & 
// ((\d1|Add3~11_combout ) # (\d1|Add3~4_combout ))) # (\d1|Add3~5_combout  & ((!\d1|Add3~4_combout ) # (!\d1|Add3~11_combout ))))) ) ) ) # ( \d1|Add3~9_combout  & ( !\d1|Add3~14_combout  & ( (!\d1|LessThan1~0_combout  & ((\d1|Add3~11_combout ) # 
// (\d1|Add3~5_combout ))) ) ) ) # ( !\d1|Add3~9_combout  & ( !\d1|Add3~14_combout  & ( (!\d1|LessThan1~0_combout  & !\d1|Add3~11_combout ) ) ) )

	.dataa(!\d1|Add3~5_combout ),
	.datab(!\d1|LessThan1~0_combout ),
	.datac(!\d1|Add3~4_combout ),
	.datad(!\d1|Add3~11_combout ),
	.datae(!\d1|Add3~9_combout ),
	.dataf(!\d1|Add3~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|bean_x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|bean_x~1 .extended_lut = "off";
defparam \d1|bean_x~1 .lut_mask = 64'hCC0044CC4CC800CC;
defparam \d1|bean_x~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N56
dffeas \d1|bean_x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|bean_x~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bean_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bean_x[7] .is_wysiwyg = "true";
defparam \d1|bean_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N18
cyclonev_lcell_comb \d1|bean_x~0 (
// Equation(s):
// \d1|bean_x~0_combout  = ( !\d1|LessThan1~0_combout  & ( !\d1|Add3~11_combout  $ (!\d1|Add3~5_combout  $ (((\d1|Add3~4_combout  & !\d1|Add3~9_combout )))) ) )

	.dataa(!\d1|Add3~4_combout ),
	.datab(!\d1|Add3~11_combout ),
	.datac(!\d1|Add3~5_combout ),
	.datad(!\d1|Add3~9_combout ),
	.datae(gnd),
	.dataf(!\d1|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|bean_x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|bean_x~0 .extended_lut = "off";
defparam \d1|bean_x~0 .lut_mask = 64'h693C693C00000000;
defparam \d1|bean_x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N20
dffeas \d1|bean_x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|bean_x~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bean_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bean_x[5] .is_wysiwyg = "true";
defparam \d1|bean_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N21
cyclonev_lcell_comb \d1|Add3~15 (
// Equation(s):
// \d1|Add3~15_combout  = ( \d1|Add3~14_combout  & ( (!\d1|Add3~11_combout  & ((!\d1|Add3~9_combout  & (!\d1|Add3~4_combout  & !\d1|Add3~5_combout )) # (\d1|Add3~9_combout  & ((\d1|Add3~5_combout ))))) # (\d1|Add3~11_combout  & (!\d1|Add3~9_combout  & 
// ((!\d1|Add3~4_combout ) # (!\d1|Add3~5_combout )))) ) ) # ( !\d1|Add3~14_combout  & ( (!\d1|Add3~11_combout  & ((!\d1|Add3~9_combout  & ((\d1|Add3~5_combout ) # (\d1|Add3~4_combout ))) # (\d1|Add3~9_combout  & ((!\d1|Add3~5_combout ))))) # 
// (\d1|Add3~11_combout  & (((\d1|Add3~4_combout  & \d1|Add3~5_combout )) # (\d1|Add3~9_combout ))) ) )

	.dataa(!\d1|Add3~4_combout ),
	.datab(!\d1|Add3~11_combout ),
	.datac(!\d1|Add3~9_combout ),
	.datad(!\d1|Add3~5_combout ),
	.datae(gnd),
	.dataf(!\d1|Add3~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add3~15 .extended_lut = "off";
defparam \d1|Add3~15 .lut_mask = 64'h4FD34FD3B02CB02C;
defparam \d1|Add3~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N23
dffeas \d1|bean_x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add3~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan1~0_combout ),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bean_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bean_x[6] .is_wysiwyg = "true";
defparam \d1|bean_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N6
cyclonev_lcell_comb \d1|always1~1 (
// Equation(s):
// \d1|always1~1_combout  = ( \d1|bean_x [6] & ( \d1|man_x [7] & ( (\d1|bean_x [7] & (\d1|man_x [6] & (!\d1|bean_x [5] $ (\d1|man_x [5])))) ) ) ) # ( !\d1|bean_x [6] & ( \d1|man_x [7] & ( (\d1|bean_x [7] & (!\d1|man_x [6] & (!\d1|bean_x [5] $ (\d1|man_x 
// [5])))) ) ) ) # ( \d1|bean_x [6] & ( !\d1|man_x [7] & ( (!\d1|bean_x [7] & (\d1|man_x [6] & (!\d1|bean_x [5] $ (\d1|man_x [5])))) ) ) ) # ( !\d1|bean_x [6] & ( !\d1|man_x [7] & ( (!\d1|bean_x [7] & (!\d1|man_x [6] & (!\d1|bean_x [5] $ (\d1|man_x [5])))) ) 
// ) )

	.dataa(!\d1|bean_x [7]),
	.datab(!\d1|bean_x [5]),
	.datac(!\d1|man_x [6]),
	.datad(!\d1|man_x [5]),
	.datae(!\d1|bean_x [6]),
	.dataf(!\d1|man_x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always1~1 .extended_lut = "off";
defparam \d1|always1~1 .lut_mask = 64'h8020080240100401;
defparam \d1|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N0
cyclonev_lcell_comb \d1|always1~4 (
// Equation(s):
// \d1|always1~4_combout  = ( \d1|man_y [7] & ( \d1|always1~1_combout  & ( (\d1|always1~0_combout  & (\d1|always1~2_combout  & (\d1|always1~3_combout  & !\d1|bean_y [7]))) ) ) ) # ( !\d1|man_y [7] & ( \d1|always1~1_combout  & ( (\d1|always1~0_combout  & 
// (\d1|always1~2_combout  & (\d1|always1~3_combout  & \d1|bean_y [7]))) ) ) )

	.dataa(!\d1|always1~0_combout ),
	.datab(!\d1|always1~2_combout ),
	.datac(!\d1|always1~3_combout ),
	.datad(!\d1|bean_y [7]),
	.datae(!\d1|man_y [7]),
	.dataf(!\d1|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always1~4 .extended_lut = "off";
defparam \d1|always1~4 .lut_mask = 64'h0000000000010100;
defparam \d1|always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N50
dffeas \d1|score[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan1~0_combout ),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|score [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|score[2] .is_wysiwyg = "true";
defparam \d1|score[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N21
cyclonev_lcell_comb \d1|Add1~2 (
// Equation(s):
// \d1|Add1~2_combout  = ( \d1|score [3] & ( \d1|score [2] & ( (!\d1|score [1]) # (!\d1|score [0]) ) ) ) # ( !\d1|score [3] & ( \d1|score [2] & ( (\d1|score [1] & \d1|score [0]) ) ) ) # ( \d1|score [3] & ( !\d1|score [2] ) )

	.dataa(gnd),
	.datab(!\d1|score [1]),
	.datac(!\d1|score [0]),
	.datad(gnd),
	.datae(!\d1|score [3]),
	.dataf(!\d1|score [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~2 .extended_lut = "off";
defparam \d1|Add1~2 .lut_mask = 64'h0000FFFF0303FCFC;
defparam \d1|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N23
dffeas \d1|score[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan1~0_combout ),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|score [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|score[3] .is_wysiwyg = "true";
defparam \d1|score[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N42
cyclonev_lcell_comb \d1|LessThan1~0 (
// Equation(s):
// \d1|LessThan1~0_combout  = ( \d1|score [3] & ( \d1|score [0] ) ) # ( \d1|score [3] & ( !\d1|score [0] & ( (\d1|score [2]) # (\d1|score [1]) ) ) )

	.dataa(!\d1|score [1]),
	.datab(gnd),
	.datac(!\d1|score [2]),
	.datad(gnd),
	.datae(!\d1|score [3]),
	.dataf(!\d1|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan1~0 .extended_lut = "off";
defparam \d1|LessThan1~0 .lut_mask = 64'h00005F5F0000FFFF;
defparam \d1|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N28
dffeas \d1|score[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|score[0]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan1~0_combout ),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|score [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|score[0] .is_wysiwyg = "true";
defparam \d1|score[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N30
cyclonev_lcell_comb \d1|Add1~0 (
// Equation(s):
// \d1|Add1~0_combout  = ( !\d1|score [1] & ( \d1|score [0] ) ) # ( \d1|score [1] & ( !\d1|score [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\d1|score [1]),
	.dataf(!\d1|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add1~0 .extended_lut = "off";
defparam \d1|Add1~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \d1|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y13_N32
dffeas \d1|score[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan1~0_combout ),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|score [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|score[1] .is_wysiwyg = "true";
defparam \d1|score[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N15
cyclonev_lcell_comb \d1|WideOr6~0 (
// Equation(s):
// \d1|WideOr6~0_combout  = ( \d1|score [3] & ( \d1|score [0] & ( !\d1|score [1] $ (!\d1|score [2]) ) ) ) # ( !\d1|score [3] & ( \d1|score [0] & ( (!\d1|score [1] & !\d1|score [2]) ) ) ) # ( !\d1|score [3] & ( !\d1|score [0] & ( (!\d1|score [1] & \d1|score 
// [2]) ) ) )

	.dataa(!\d1|score [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|score [2]),
	.datae(!\d1|score [3]),
	.dataf(!\d1|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|WideOr6~0 .extended_lut = "off";
defparam \d1|WideOr6~0 .lut_mask = 64'h00AA0000AA0055AA;
defparam \d1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N6
cyclonev_lcell_comb \d1|WideOr5~0 (
// Equation(s):
// \d1|WideOr5~0_combout  = ( \d1|score [3] & ( \d1|score [0] & ( \d1|score [1] ) ) ) # ( !\d1|score [3] & ( \d1|score [0] & ( (!\d1|score [1] & \d1|score [2]) ) ) ) # ( \d1|score [3] & ( !\d1|score [0] & ( \d1|score [2] ) ) ) # ( !\d1|score [3] & ( 
// !\d1|score [0] & ( (\d1|score [1] & \d1|score [2]) ) ) )

	.dataa(!\d1|score [1]),
	.datab(gnd),
	.datac(!\d1|score [2]),
	.datad(gnd),
	.datae(!\d1|score [3]),
	.dataf(!\d1|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|WideOr5~0 .extended_lut = "off";
defparam \d1|WideOr5~0 .lut_mask = 64'h05050F0F0A0A5555;
defparam \d1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N39
cyclonev_lcell_comb \d1|WideOr4~0 (
// Equation(s):
// \d1|WideOr4~0_combout  = ( \d1|score [3] & ( \d1|score [0] & ( (\d1|score [1] & \d1|score [2]) ) ) ) # ( \d1|score [3] & ( !\d1|score [0] & ( \d1|score [2] ) ) ) # ( !\d1|score [3] & ( !\d1|score [0] & ( (\d1|score [1] & !\d1|score [2]) ) ) )

	.dataa(!\d1|score [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|score [2]),
	.datae(!\d1|score [3]),
	.dataf(!\d1|score [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|WideOr4~0 .extended_lut = "off";
defparam \d1|WideOr4~0 .lut_mask = 64'h550000FF00000055;
defparam \d1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N54
cyclonev_lcell_comb \d1|WideOr3~0 (
// Equation(s):
// \d1|WideOr3~0_combout  = ( \d1|score [2] & ( (!\d1|score [0] & (!\d1|score [1] & !\d1|score [3])) # (\d1|score [0] & (\d1|score [1])) ) ) # ( !\d1|score [2] & ( (!\d1|score [0] & (\d1|score [1] & \d1|score [3])) # (\d1|score [0] & (!\d1|score [1])) ) )

	.dataa(gnd),
	.datab(!\d1|score [0]),
	.datac(!\d1|score [1]),
	.datad(!\d1|score [3]),
	.datae(gnd),
	.dataf(!\d1|score [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|WideOr3~0 .extended_lut = "off";
defparam \d1|WideOr3~0 .lut_mask = 64'h303C303CC303C303;
defparam \d1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N0
cyclonev_lcell_comb \d1|WideOr2~0 (
// Equation(s):
// \d1|WideOr2~0_combout  = ( \d1|score [2] & ( (!\d1|score [3] & ((!\d1|score [1]) # (\d1|score [0]))) ) ) # ( !\d1|score [2] & ( (\d1|score [0] & ((!\d1|score [1]) # (!\d1|score [3]))) ) )

	.dataa(!\d1|score [1]),
	.datab(!\d1|score [0]),
	.datac(!\d1|score [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|score [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|WideOr2~0 .extended_lut = "off";
defparam \d1|WideOr2~0 .lut_mask = 64'h32323232B0B0B0B0;
defparam \d1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N3
cyclonev_lcell_comb \d1|WideOr1~0 (
// Equation(s):
// \d1|WideOr1~0_combout  = ( \d1|score [2] & ( (\d1|score [0] & (!\d1|score [1] $ (!\d1|score [3]))) ) ) # ( !\d1|score [2] & ( (!\d1|score [3] & ((\d1|score [0]) # (\d1|score [1]))) ) )

	.dataa(!\d1|score [1]),
	.datab(!\d1|score [0]),
	.datac(gnd),
	.datad(!\d1|score [3]),
	.datae(gnd),
	.dataf(!\d1|score [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|WideOr1~0 .extended_lut = "off";
defparam \d1|WideOr1~0 .lut_mask = 64'h7700770011221122;
defparam \d1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y13_N57
cyclonev_lcell_comb \d1|WideOr0~0 (
// Equation(s):
// \d1|WideOr0~0_combout  = ( \d1|score [2] & ( (!\d1|score [1] & ((!\d1|score [3]) # (\d1|score [0]))) # (\d1|score [1] & ((!\d1|score [0]) # (\d1|score [3]))) ) ) # ( !\d1|score [2] & ( (\d1|score [3]) # (\d1|score [1]) ) )

	.dataa(!\d1|score [1]),
	.datab(!\d1|score [0]),
	.datac(gnd),
	.datad(!\d1|score [3]),
	.datae(gnd),
	.dataf(!\d1|score [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|WideOr0~0 .extended_lut = "off";
defparam \d1|WideOr0~0 .lut_mask = 64'h55FF55FFEE77EE77;
defparam \d1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\u1|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\u1|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\u1|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\u1|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \u1|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\u1|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N0
cyclonev_lcell_comb \u1|controller|Add1~37 (
// Equation(s):
// \u1|controller|Add1~37_sumout  = SUM(( \u1|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \u1|controller|Add1~38  = CARRY(( \u1|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add1~37_sumout ),
	.cout(\u1|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add1~37 .extended_lut = "off";
defparam \u1|controller|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \u1|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N0
cyclonev_lcell_comb \u1|controller|Add0~25 (
// Equation(s):
// \u1|controller|Add0~25_sumout  = SUM(( \u1|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \u1|controller|Add0~26  = CARRY(( \u1|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add0~25_sumout ),
	.cout(\u1|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add0~25 .extended_lut = "off";
defparam \u1|controller|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \u1|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y59_N2
dffeas \u1|controller|xCounter[0] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[0] .is_wysiwyg = "true";
defparam \u1|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N3
cyclonev_lcell_comb \u1|controller|Add0~1 (
// Equation(s):
// \u1|controller|Add0~1_sumout  = SUM(( \u1|controller|xCounter [1] ) + ( GND ) + ( \u1|controller|Add0~26  ))
// \u1|controller|Add0~2  = CARRY(( \u1|controller|xCounter [1] ) + ( GND ) + ( \u1|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add0~1_sumout ),
	.cout(\u1|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add0~1 .extended_lut = "off";
defparam \u1|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y59_N5
dffeas \u1|controller|xCounter[1] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[1] .is_wysiwyg = "true";
defparam \u1|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N6
cyclonev_lcell_comb \u1|controller|Add0~5 (
// Equation(s):
// \u1|controller|Add0~5_sumout  = SUM(( \u1|controller|xCounter [2] ) + ( GND ) + ( \u1|controller|Add0~2  ))
// \u1|controller|Add0~6  = CARRY(( \u1|controller|xCounter [2] ) + ( GND ) + ( \u1|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add0~5_sumout ),
	.cout(\u1|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add0~5 .extended_lut = "off";
defparam \u1|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y59_N7
dffeas \u1|controller|xCounter[2] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[2] .is_wysiwyg = "true";
defparam \u1|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N9
cyclonev_lcell_comb \u1|controller|Add0~9 (
// Equation(s):
// \u1|controller|Add0~9_sumout  = SUM(( \u1|controller|xCounter [3] ) + ( GND ) + ( \u1|controller|Add0~6  ))
// \u1|controller|Add0~10  = CARRY(( \u1|controller|xCounter [3] ) + ( GND ) + ( \u1|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add0~9_sumout ),
	.cout(\u1|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add0~9 .extended_lut = "off";
defparam \u1|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y59_N11
dffeas \u1|controller|xCounter[3] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[3] .is_wysiwyg = "true";
defparam \u1|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N12
cyclonev_lcell_comb \u1|controller|Add0~13 (
// Equation(s):
// \u1|controller|Add0~13_sumout  = SUM(( \u1|controller|xCounter [4] ) + ( GND ) + ( \u1|controller|Add0~10  ))
// \u1|controller|Add0~14  = CARRY(( \u1|controller|xCounter [4] ) + ( GND ) + ( \u1|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add0~13_sumout ),
	.cout(\u1|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add0~13 .extended_lut = "off";
defparam \u1|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y59_N13
dffeas \u1|controller|xCounter[4] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[4] .is_wysiwyg = "true";
defparam \u1|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N15
cyclonev_lcell_comb \u1|controller|Add0~17 (
// Equation(s):
// \u1|controller|Add0~17_sumout  = SUM(( \u1|controller|xCounter [5] ) + ( GND ) + ( \u1|controller|Add0~14  ))
// \u1|controller|Add0~18  = CARRY(( \u1|controller|xCounter [5] ) + ( GND ) + ( \u1|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add0~17_sumout ),
	.cout(\u1|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add0~17 .extended_lut = "off";
defparam \u1|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y59_N17
dffeas \u1|controller|xCounter[5] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[5] .is_wysiwyg = "true";
defparam \u1|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N18
cyclonev_lcell_comb \u1|controller|Add0~21 (
// Equation(s):
// \u1|controller|Add0~21_sumout  = SUM(( \u1|controller|xCounter [6] ) + ( GND ) + ( \u1|controller|Add0~18  ))
// \u1|controller|Add0~22  = CARRY(( \u1|controller|xCounter [6] ) + ( GND ) + ( \u1|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add0~21_sumout ),
	.cout(\u1|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add0~21 .extended_lut = "off";
defparam \u1|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y59_N20
dffeas \u1|controller|xCounter[6] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[6] .is_wysiwyg = "true";
defparam \u1|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N51
cyclonev_lcell_comb \u1|controller|Equal0~1 (
// Equation(s):
// \u1|controller|Equal0~1_combout  = ( \u1|controller|xCounter [0] & ( !\u1|controller|xCounter [6] & ( (\u1|controller|xCounter [1] & !\u1|controller|xCounter [5]) ) ) )

	.dataa(!\u1|controller|xCounter [1]),
	.datab(gnd),
	.datac(!\u1|controller|xCounter [5]),
	.datad(gnd),
	.datae(!\u1|controller|xCounter [0]),
	.dataf(!\u1|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Equal0~1 .extended_lut = "off";
defparam \u1|controller|Equal0~1 .lut_mask = 64'h0000505000000000;
defparam \u1|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N21
cyclonev_lcell_comb \u1|controller|Add0~37 (
// Equation(s):
// \u1|controller|Add0~37_sumout  = SUM(( \u1|controller|xCounter [7] ) + ( GND ) + ( \u1|controller|Add0~22  ))
// \u1|controller|Add0~38  = CARRY(( \u1|controller|xCounter [7] ) + ( GND ) + ( \u1|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add0~37_sumout ),
	.cout(\u1|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add0~37 .extended_lut = "off";
defparam \u1|controller|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y59_N23
dffeas \u1|controller|xCounter[7] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[7] .is_wysiwyg = "true";
defparam \u1|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N24
cyclonev_lcell_comb \u1|controller|Add0~33 (
// Equation(s):
// \u1|controller|Add0~33_sumout  = SUM(( \u1|controller|xCounter [8] ) + ( GND ) + ( \u1|controller|Add0~38  ))
// \u1|controller|Add0~34  = CARRY(( \u1|controller|xCounter [8] ) + ( GND ) + ( \u1|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add0~33_sumout ),
	.cout(\u1|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add0~33 .extended_lut = "off";
defparam \u1|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y59_N25
dffeas \u1|controller|xCounter[8] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[8] .is_wysiwyg = "true";
defparam \u1|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N27
cyclonev_lcell_comb \u1|controller|Add0~29 (
// Equation(s):
// \u1|controller|Add0~29_sumout  = SUM(( \u1|controller|xCounter [9] ) + ( GND ) + ( \u1|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add0~29 .extended_lut = "off";
defparam \u1|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y59_N29
dffeas \u1|controller|xCounter[9] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[9] .is_wysiwyg = "true";
defparam \u1|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N57
cyclonev_lcell_comb \u1|controller|Equal0~0 (
// Equation(s):
// \u1|controller|Equal0~0_combout  = ( !\u1|controller|xCounter [7] & ( \u1|controller|xCounter [3] & ( (\u1|controller|xCounter [2] & (\u1|controller|xCounter [8] & \u1|controller|xCounter [9])) ) ) )

	.dataa(!\u1|controller|xCounter [2]),
	.datab(!\u1|controller|xCounter [8]),
	.datac(gnd),
	.datad(!\u1|controller|xCounter [9]),
	.datae(!\u1|controller|xCounter [7]),
	.dataf(!\u1|controller|xCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Equal0~0 .extended_lut = "off";
defparam \u1|controller|Equal0~0 .lut_mask = 64'h0000000000110000;
defparam \u1|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N45
cyclonev_lcell_comb \u1|controller|Equal0~2 (
// Equation(s):
// \u1|controller|Equal0~2_combout  = ( \u1|controller|Equal0~0_combout  & ( (\u1|controller|xCounter [4] & \u1|controller|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|controller|xCounter [4]),
	.datad(!\u1|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\u1|controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Equal0~2 .extended_lut = "off";
defparam \u1|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \u1|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y59_N2
dffeas \u1|controller|yCounter[0] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|yCounter[0] .is_wysiwyg = "true";
defparam \u1|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N3
cyclonev_lcell_comb \u1|controller|Add1~13 (
// Equation(s):
// \u1|controller|Add1~13_sumout  = SUM(( \u1|controller|yCounter [1] ) + ( GND ) + ( \u1|controller|Add1~38  ))
// \u1|controller|Add1~14  = CARRY(( \u1|controller|yCounter [1] ) + ( GND ) + ( \u1|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add1~13_sumout ),
	.cout(\u1|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add1~13 .extended_lut = "off";
defparam \u1|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y59_N4
dffeas \u1|controller|yCounter[1] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|yCounter[1] .is_wysiwyg = "true";
defparam \u1|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N6
cyclonev_lcell_comb \u1|controller|Add1~17 (
// Equation(s):
// \u1|controller|Add1~17_sumout  = SUM(( \u1|controller|yCounter [2] ) + ( GND ) + ( \u1|controller|Add1~14  ))
// \u1|controller|Add1~18  = CARRY(( \u1|controller|yCounter [2] ) + ( GND ) + ( \u1|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add1~17_sumout ),
	.cout(\u1|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add1~17 .extended_lut = "off";
defparam \u1|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y59_N7
dffeas \u1|controller|yCounter[2] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|yCounter[2] .is_wysiwyg = "true";
defparam \u1|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N9
cyclonev_lcell_comb \u1|controller|Add1~21 (
// Equation(s):
// \u1|controller|Add1~21_sumout  = SUM(( \u1|controller|yCounter [3] ) + ( GND ) + ( \u1|controller|Add1~18  ))
// \u1|controller|Add1~22  = CARRY(( \u1|controller|yCounter [3] ) + ( GND ) + ( \u1|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add1~21_sumout ),
	.cout(\u1|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add1~21 .extended_lut = "off";
defparam \u1|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y59_N11
dffeas \u1|controller|yCounter[3] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|yCounter[3] .is_wysiwyg = "true";
defparam \u1|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N12
cyclonev_lcell_comb \u1|controller|Add1~25 (
// Equation(s):
// \u1|controller|Add1~25_sumout  = SUM(( \u1|controller|yCounter [4] ) + ( GND ) + ( \u1|controller|Add1~22  ))
// \u1|controller|Add1~26  = CARRY(( \u1|controller|yCounter [4] ) + ( GND ) + ( \u1|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add1~25_sumout ),
	.cout(\u1|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add1~25 .extended_lut = "off";
defparam \u1|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y59_N13
dffeas \u1|controller|yCounter[4] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|yCounter[4] .is_wysiwyg = "true";
defparam \u1|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N36
cyclonev_lcell_comb \u1|controller|always1~2 (
// Equation(s):
// \u1|controller|always1~2_combout  = ( !\u1|controller|yCounter [0] & ( \u1|controller|yCounter [3] & ( (!\u1|controller|yCounter [1] & (!\u1|controller|yCounter [4] & \u1|controller|yCounter [2])) ) ) )

	.dataa(!\u1|controller|yCounter [1]),
	.datab(!\u1|controller|yCounter [4]),
	.datac(!\u1|controller|yCounter [2]),
	.datad(gnd),
	.datae(!\u1|controller|yCounter [0]),
	.dataf(!\u1|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|always1~2 .extended_lut = "off";
defparam \u1|controller|always1~2 .lut_mask = 64'h0000000008080000;
defparam \u1|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N15
cyclonev_lcell_comb \u1|controller|Add1~29 (
// Equation(s):
// \u1|controller|Add1~29_sumout  = SUM(( \u1|controller|yCounter [5] ) + ( GND ) + ( \u1|controller|Add1~26  ))
// \u1|controller|Add1~30  = CARRY(( \u1|controller|yCounter [5] ) + ( GND ) + ( \u1|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add1~29_sumout ),
	.cout(\u1|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add1~29 .extended_lut = "off";
defparam \u1|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y59_N17
dffeas \u1|controller|yCounter[5] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|yCounter[5] .is_wysiwyg = "true";
defparam \u1|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N18
cyclonev_lcell_comb \u1|controller|Add1~1 (
// Equation(s):
// \u1|controller|Add1~1_sumout  = SUM(( \u1|controller|yCounter [6] ) + ( GND ) + ( \u1|controller|Add1~30  ))
// \u1|controller|Add1~2  = CARRY(( \u1|controller|yCounter [6] ) + ( GND ) + ( \u1|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add1~1_sumout ),
	.cout(\u1|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add1~1 .extended_lut = "off";
defparam \u1|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y59_N19
dffeas \u1|controller|yCounter[6] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|yCounter[6] .is_wysiwyg = "true";
defparam \u1|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N21
cyclonev_lcell_comb \u1|controller|Add1~9 (
// Equation(s):
// \u1|controller|Add1~9_sumout  = SUM(( \u1|controller|yCounter [7] ) + ( GND ) + ( \u1|controller|Add1~2  ))
// \u1|controller|Add1~10  = CARRY(( \u1|controller|yCounter [7] ) + ( GND ) + ( \u1|controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add1~9_sumout ),
	.cout(\u1|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add1~9 .extended_lut = "off";
defparam \u1|controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y59_N23
dffeas \u1|controller|yCounter[7] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|yCounter[7] .is_wysiwyg = "true";
defparam \u1|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N24
cyclonev_lcell_comb \u1|controller|Add1~5 (
// Equation(s):
// \u1|controller|Add1~5_sumout  = SUM(( \u1|controller|yCounter [8] ) + ( GND ) + ( \u1|controller|Add1~10  ))
// \u1|controller|Add1~6  = CARRY(( \u1|controller|yCounter [8] ) + ( GND ) + ( \u1|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add1~5_sumout ),
	.cout(\u1|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add1~5 .extended_lut = "off";
defparam \u1|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N27
cyclonev_lcell_comb \u1|controller|Add1~33 (
// Equation(s):
// \u1|controller|Add1~33_sumout  = SUM(( \u1|controller|yCounter [9] ) + ( GND ) + ( \u1|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|Add1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|Add1~33 .extended_lut = "off";
defparam \u1|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u1|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y59_N28
dffeas \u1|controller|yCounter[9] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|yCounter[9] .is_wysiwyg = "true";
defparam \u1|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N42
cyclonev_lcell_comb \u1|controller|always1~1 (
// Equation(s):
// \u1|controller|always1~1_combout  = ( !\u1|controller|yCounter [5] & ( (!\u1|controller|yCounter [8] & (!\u1|controller|yCounter [6] & (\u1|controller|yCounter [9] & !\u1|controller|yCounter [7]))) ) )

	.dataa(!\u1|controller|yCounter [8]),
	.datab(!\u1|controller|yCounter [6]),
	.datac(!\u1|controller|yCounter [9]),
	.datad(!\u1|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\u1|controller|yCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|always1~1 .extended_lut = "off";
defparam \u1|controller|always1~1 .lut_mask = 64'h0800080000000000;
defparam \u1|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N30
cyclonev_lcell_comb \u1|controller|always1~3 (
// Equation(s):
// \u1|controller|always1~3_combout  = ( \u1|controller|Equal0~1_combout  & ( \u1|controller|always1~1_combout  & ( (\u1|controller|always1~2_combout  & (\u1|controller|xCounter [4] & \u1|controller|Equal0~0_combout )) ) ) )

	.dataa(!\u1|controller|always1~2_combout ),
	.datab(!\u1|controller|xCounter [4]),
	.datac(!\u1|controller|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\u1|controller|Equal0~1_combout ),
	.dataf(!\u1|controller|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|always1~3 .extended_lut = "off";
defparam \u1|controller|always1~3 .lut_mask = 64'h0000000000000101;
defparam \u1|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y59_N26
dffeas \u1|controller|yCounter[8] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|yCounter[8] .is_wysiwyg = "true";
defparam \u1|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y59_N25
dffeas \u1|controller|yCounter[8]~DUPLICATE (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|yCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|yCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|controller|yCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y59_N16
dffeas \u1|controller|yCounter[5]~DUPLICATE (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|yCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|yCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|controller|yCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y59_N22
dffeas \u1|controller|yCounter[7]~DUPLICATE (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u1|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y59_N28
dffeas \u1|controller|xCounter[9]~DUPLICATE (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|controller|xCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y59_N22
dffeas \u1|controller|xCounter[7]~DUPLICATE (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|controller|xCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y59_N0
cyclonev_lcell_comb \u1|controller|controller_translator|Add1~17 (
// Equation(s):
// \u1|controller|controller_translator|Add1~17_sumout  = SUM(( !\u1|controller|yCounter [1] $ (!\u1|controller|xCounter[7]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \u1|controller|controller_translator|Add1~18  = CARRY(( !\u1|controller|yCounter [1] $ (!\u1|controller|xCounter[7]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \u1|controller|controller_translator|Add1~19  = SHARE((\u1|controller|yCounter [1] & \u1|controller|xCounter[7]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\u1|controller|yCounter [1]),
	.datac(!\u1|controller|xCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|controller|controller_translator|Add1~17_sumout ),
	.cout(\u1|controller|controller_translator|Add1~18 ),
	.shareout(\u1|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \u1|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \u1|controller|controller_translator|Add1~17 .lut_mask = 64'h0000030300003C3C;
defparam \u1|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y59_N3
cyclonev_lcell_comb \u1|controller|controller_translator|Add1~21 (
// Equation(s):
// \u1|controller|controller_translator|Add1~21_sumout  = SUM(( !\u1|controller|yCounter [2] $ (!\u1|controller|xCounter [8]) ) + ( \u1|controller|controller_translator|Add1~19  ) + ( \u1|controller|controller_translator|Add1~18  ))
// \u1|controller|controller_translator|Add1~22  = CARRY(( !\u1|controller|yCounter [2] $ (!\u1|controller|xCounter [8]) ) + ( \u1|controller|controller_translator|Add1~19  ) + ( \u1|controller|controller_translator|Add1~18  ))
// \u1|controller|controller_translator|Add1~23  = SHARE((\u1|controller|yCounter [2] & \u1|controller|xCounter [8]))

	.dataa(!\u1|controller|yCounter [2]),
	.datab(gnd),
	.datac(!\u1|controller|xCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|controller_translator|Add1~18 ),
	.sharein(\u1|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\u1|controller|controller_translator|Add1~21_sumout ),
	.cout(\u1|controller|controller_translator|Add1~22 ),
	.shareout(\u1|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \u1|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \u1|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \u1|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y59_N6
cyclonev_lcell_comb \u1|controller|controller_translator|Add1~25 (
// Equation(s):
// \u1|controller|controller_translator|Add1~25_sumout  = SUM(( !\u1|controller|yCounter [1] $ (!\u1|controller|yCounter [3] $ (\u1|controller|xCounter[9]~DUPLICATE_q )) ) + ( \u1|controller|controller_translator|Add1~23  ) + ( 
// \u1|controller|controller_translator|Add1~22  ))
// \u1|controller|controller_translator|Add1~26  = CARRY(( !\u1|controller|yCounter [1] $ (!\u1|controller|yCounter [3] $ (\u1|controller|xCounter[9]~DUPLICATE_q )) ) + ( \u1|controller|controller_translator|Add1~23  ) + ( 
// \u1|controller|controller_translator|Add1~22  ))
// \u1|controller|controller_translator|Add1~27  = SHARE((!\u1|controller|yCounter [1] & (\u1|controller|yCounter [3] & \u1|controller|xCounter[9]~DUPLICATE_q )) # (\u1|controller|yCounter [1] & ((\u1|controller|xCounter[9]~DUPLICATE_q ) # 
// (\u1|controller|yCounter [3]))))

	.dataa(gnd),
	.datab(!\u1|controller|yCounter [1]),
	.datac(!\u1|controller|yCounter [3]),
	.datad(!\u1|controller|xCounter[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|controller_translator|Add1~22 ),
	.sharein(\u1|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\u1|controller|controller_translator|Add1~25_sumout ),
	.cout(\u1|controller|controller_translator|Add1~26 ),
	.shareout(\u1|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \u1|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \u1|controller|controller_translator|Add1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \u1|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y59_N9
cyclonev_lcell_comb \u1|controller|controller_translator|Add1~29 (
// Equation(s):
// \u1|controller|controller_translator|Add1~29_sumout  = SUM(( !\u1|controller|yCounter [4] $ (!\u1|controller|yCounter [2]) ) + ( \u1|controller|controller_translator|Add1~27  ) + ( \u1|controller|controller_translator|Add1~26  ))
// \u1|controller|controller_translator|Add1~30  = CARRY(( !\u1|controller|yCounter [4] $ (!\u1|controller|yCounter [2]) ) + ( \u1|controller|controller_translator|Add1~27  ) + ( \u1|controller|controller_translator|Add1~26  ))
// \u1|controller|controller_translator|Add1~31  = SHARE((\u1|controller|yCounter [4] & \u1|controller|yCounter [2]))

	.dataa(!\u1|controller|yCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u1|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|controller_translator|Add1~26 ),
	.sharein(\u1|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\u1|controller|controller_translator|Add1~29_sumout ),
	.cout(\u1|controller|controller_translator|Add1~30 ),
	.shareout(\u1|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \u1|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \u1|controller|controller_translator|Add1~29 .lut_mask = 64'h00000055000055AA;
defparam \u1|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y59_N12
cyclonev_lcell_comb \u1|controller|controller_translator|Add1~33 (
// Equation(s):
// \u1|controller|controller_translator|Add1~33_sumout  = SUM(( !\u1|controller|yCounter[5]~DUPLICATE_q  $ (!\u1|controller|yCounter [3]) ) + ( \u1|controller|controller_translator|Add1~31  ) + ( \u1|controller|controller_translator|Add1~30  ))
// \u1|controller|controller_translator|Add1~34  = CARRY(( !\u1|controller|yCounter[5]~DUPLICATE_q  $ (!\u1|controller|yCounter [3]) ) + ( \u1|controller|controller_translator|Add1~31  ) + ( \u1|controller|controller_translator|Add1~30  ))
// \u1|controller|controller_translator|Add1~35  = SHARE((\u1|controller|yCounter[5]~DUPLICATE_q  & \u1|controller|yCounter [3]))

	.dataa(gnd),
	.datab(!\u1|controller|yCounter[5]~DUPLICATE_q ),
	.datac(!\u1|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|controller_translator|Add1~30 ),
	.sharein(\u1|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\u1|controller|controller_translator|Add1~33_sumout ),
	.cout(\u1|controller|controller_translator|Add1~34 ),
	.shareout(\u1|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \u1|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \u1|controller|controller_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \u1|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y59_N15
cyclonev_lcell_comb \u1|controller|controller_translator|Add1~37 (
// Equation(s):
// \u1|controller|controller_translator|Add1~37_sumout  = SUM(( !\u1|controller|yCounter [4] $ (!\u1|controller|yCounter [6]) ) + ( \u1|controller|controller_translator|Add1~35  ) + ( \u1|controller|controller_translator|Add1~34  ))
// \u1|controller|controller_translator|Add1~38  = CARRY(( !\u1|controller|yCounter [4] $ (!\u1|controller|yCounter [6]) ) + ( \u1|controller|controller_translator|Add1~35  ) + ( \u1|controller|controller_translator|Add1~34  ))
// \u1|controller|controller_translator|Add1~39  = SHARE((\u1|controller|yCounter [4] & \u1|controller|yCounter [6]))

	.dataa(!\u1|controller|yCounter [4]),
	.datab(gnd),
	.datac(!\u1|controller|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|controller_translator|Add1~34 ),
	.sharein(\u1|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\u1|controller|controller_translator|Add1~37_sumout ),
	.cout(\u1|controller|controller_translator|Add1~38 ),
	.shareout(\u1|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \u1|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \u1|controller|controller_translator|Add1~37 .lut_mask = 64'h0000050500005A5A;
defparam \u1|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y59_N18
cyclonev_lcell_comb \u1|controller|controller_translator|Add1~41 (
// Equation(s):
// \u1|controller|controller_translator|Add1~41_sumout  = SUM(( !\u1|controller|yCounter[5]~DUPLICATE_q  $ (!\u1|controller|yCounter[7]~DUPLICATE_q ) ) + ( \u1|controller|controller_translator|Add1~39  ) + ( \u1|controller|controller_translator|Add1~38  ))
// \u1|controller|controller_translator|Add1~42  = CARRY(( !\u1|controller|yCounter[5]~DUPLICATE_q  $ (!\u1|controller|yCounter[7]~DUPLICATE_q ) ) + ( \u1|controller|controller_translator|Add1~39  ) + ( \u1|controller|controller_translator|Add1~38  ))
// \u1|controller|controller_translator|Add1~43  = SHARE((\u1|controller|yCounter[5]~DUPLICATE_q  & \u1|controller|yCounter[7]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\u1|controller|yCounter[5]~DUPLICATE_q ),
	.datac(!\u1|controller|yCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|controller_translator|Add1~38 ),
	.sharein(\u1|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\u1|controller|controller_translator|Add1~41_sumout ),
	.cout(\u1|controller|controller_translator|Add1~42 ),
	.shareout(\u1|controller|controller_translator|Add1~43 ));
// synopsys translate_off
defparam \u1|controller|controller_translator|Add1~41 .extended_lut = "off";
defparam \u1|controller|controller_translator|Add1~41 .lut_mask = 64'h0000030300003C3C;
defparam \u1|controller|controller_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y59_N21
cyclonev_lcell_comb \u1|controller|controller_translator|Add1~1 (
// Equation(s):
// \u1|controller|controller_translator|Add1~1_sumout  = SUM(( !\u1|controller|yCounter[8]~DUPLICATE_q  $ (!\u1|controller|yCounter [6]) ) + ( \u1|controller|controller_translator|Add1~43  ) + ( \u1|controller|controller_translator|Add1~42  ))
// \u1|controller|controller_translator|Add1~2  = CARRY(( !\u1|controller|yCounter[8]~DUPLICATE_q  $ (!\u1|controller|yCounter [6]) ) + ( \u1|controller|controller_translator|Add1~43  ) + ( \u1|controller|controller_translator|Add1~42  ))
// \u1|controller|controller_translator|Add1~3  = SHARE((\u1|controller|yCounter[8]~DUPLICATE_q  & \u1|controller|yCounter [6]))

	.dataa(!\u1|controller|yCounter[8]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\u1|controller|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|controller_translator|Add1~42 ),
	.sharein(\u1|controller|controller_translator|Add1~43 ),
	.combout(),
	.sumout(\u1|controller|controller_translator|Add1~1_sumout ),
	.cout(\u1|controller|controller_translator|Add1~2 ),
	.shareout(\u1|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \u1|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \u1|controller|controller_translator|Add1~1 .lut_mask = 64'h0000050500005A5A;
defparam \u1|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X34_Y59_N49
dffeas \u1|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \u1|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y59_N26
dffeas \u1|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \u1|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N0
cyclonev_lcell_comb \d1|Add30~13 (
// Equation(s):
// \d1|Add30~13_sumout  = SUM(( \d1|x [0] ) + ( VCC ) + ( !VCC ))
// \d1|Add30~14  = CARRY(( \d1|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|x [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add30~13_sumout ),
	.cout(\d1|Add30~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add30~13 .extended_lut = "off";
defparam \d1|Add30~13 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add30~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y55_N1
dffeas \d1|x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add30~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan10~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|x[0] .is_wysiwyg = "true";
defparam \d1|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N3
cyclonev_lcell_comb \d1|Add30~17 (
// Equation(s):
// \d1|Add30~17_sumout  = SUM(( \d1|x [1] ) + ( GND ) + ( \d1|Add30~14  ))
// \d1|Add30~18  = CARRY(( \d1|x [1] ) + ( GND ) + ( \d1|Add30~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add30~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add30~17_sumout ),
	.cout(\d1|Add30~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add30~17 .extended_lut = "off";
defparam \d1|Add30~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add30~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y55_N5
dffeas \d1|x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add30~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan10~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|x[1] .is_wysiwyg = "true";
defparam \d1|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N6
cyclonev_lcell_comb \d1|Add30~21 (
// Equation(s):
// \d1|Add30~21_sumout  = SUM(( \d1|x [2] ) + ( GND ) + ( \d1|Add30~18  ))
// \d1|Add30~22  = CARRY(( \d1|x [2] ) + ( GND ) + ( \d1|Add30~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add30~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add30~21_sumout ),
	.cout(\d1|Add30~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add30~21 .extended_lut = "off";
defparam \d1|Add30~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add30~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y55_N7
dffeas \d1|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add30~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan10~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|x[2] .is_wysiwyg = "true";
defparam \d1|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N9
cyclonev_lcell_comb \d1|Add30~25 (
// Equation(s):
// \d1|Add30~25_sumout  = SUM(( \d1|x [3] ) + ( GND ) + ( \d1|Add30~22  ))
// \d1|Add30~26  = CARRY(( \d1|x [3] ) + ( GND ) + ( \d1|Add30~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add30~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add30~25_sumout ),
	.cout(\d1|Add30~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add30~25 .extended_lut = "off";
defparam \d1|Add30~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add30~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y55_N11
dffeas \d1|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add30~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan10~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|x[3] .is_wysiwyg = "true";
defparam \d1|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N12
cyclonev_lcell_comb \d1|Add30~29 (
// Equation(s):
// \d1|Add30~29_sumout  = SUM(( \d1|x [4] ) + ( GND ) + ( \d1|Add30~26  ))
// \d1|Add30~30  = CARRY(( \d1|x [4] ) + ( GND ) + ( \d1|Add30~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add30~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add30~29_sumout ),
	.cout(\d1|Add30~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add30~29 .extended_lut = "off";
defparam \d1|Add30~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add30~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y55_N10
dffeas \d1|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Add30~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan10~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|x[4] .is_wysiwyg = "true";
defparam \d1|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N15
cyclonev_lcell_comb \d1|Add30~33 (
// Equation(s):
// \d1|Add30~33_sumout  = SUM(( \d1|x [5] ) + ( GND ) + ( \d1|Add30~30  ))
// \d1|Add30~34  = CARRY(( \d1|x [5] ) + ( GND ) + ( \d1|Add30~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add30~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add30~33_sumout ),
	.cout(\d1|Add30~34 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add30~33 .extended_lut = "off";
defparam \d1|Add30~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add30~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y55_N47
dffeas \d1|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Add30~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan10~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|x[5] .is_wysiwyg = "true";
defparam \d1|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N18
cyclonev_lcell_comb \d1|Add30~9 (
// Equation(s):
// \d1|Add30~9_sumout  = SUM(( \d1|x [6] ) + ( GND ) + ( \d1|Add30~34  ))
// \d1|Add30~10  = CARRY(( \d1|x [6] ) + ( GND ) + ( \d1|Add30~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add30~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add30~9_sumout ),
	.cout(\d1|Add30~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add30~9 .extended_lut = "off";
defparam \d1|Add30~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add30~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N21
cyclonev_lcell_comb \d1|Add30~5 (
// Equation(s):
// \d1|Add30~5_sumout  = SUM(( \d1|x [7] ) + ( GND ) + ( \d1|Add30~10  ))
// \d1|Add30~6  = CARRY(( \d1|x [7] ) + ( GND ) + ( \d1|Add30~10  ))

	.dataa(!\d1|x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add30~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add30~5_sumout ),
	.cout(\d1|Add30~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add30~5 .extended_lut = "off";
defparam \d1|Add30~5 .lut_mask = 64'h0000FFFF00005555;
defparam \d1|Add30~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y55_N1
dffeas \d1|x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d1|Add30~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan10~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|x[7] .is_wysiwyg = "true";
defparam \d1|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N24
cyclonev_lcell_comb \d1|Add30~1 (
// Equation(s):
// \d1|Add30~1_sumout  = SUM(( \d1|x [8] ) + ( GND ) + ( \d1|Add30~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add30~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add30~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add30~1 .extended_lut = "off";
defparam \d1|Add30~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y55_N25
dffeas \d1|x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add30~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan10~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|x[8] .is_wysiwyg = "true";
defparam \d1|x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y55_N10
dffeas \d1|x[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add30~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan10~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|x[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|x[3]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|x[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N24
cyclonev_lcell_comb \d1|LessThan15~0 (
// Equation(s):
// \d1|LessThan15~0_combout  = ( \d1|x [1] & ( \d1|x[3]~DUPLICATE_q  & ( (\d1|x [4] & (\d1|x [2] & (\d1|x [0] & \d1|x [5]))) ) ) )

	.dataa(!\d1|x [4]),
	.datab(!\d1|x [2]),
	.datac(!\d1|x [0]),
	.datad(!\d1|x [5]),
	.datae(!\d1|x [1]),
	.dataf(!\d1|x[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan15~0 .extended_lut = "off";
defparam \d1|LessThan15~0 .lut_mask = 64'h0000000000000001;
defparam \d1|LessThan15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N33
cyclonev_lcell_comb \d1|LessThan10~0 (
// Equation(s):
// \d1|LessThan10~0_combout  = ( \d1|LessThan15~0_combout  & ( \d1|x [8] ) ) # ( !\d1|LessThan15~0_combout  & ( (\d1|x [8] & ((\d1|x[6]~DUPLICATE_q ) # (\d1|x [7]))) ) )

	.dataa(!\d1|x [8]),
	.datab(gnd),
	.datac(!\d1|x [7]),
	.datad(!\d1|x[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\d1|LessThan15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan10~0 .extended_lut = "off";
defparam \d1|LessThan10~0 .lut_mask = 64'h0555055555555555;
defparam \d1|LessThan10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y55_N20
dffeas \d1|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add30~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan10~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|x[6] .is_wysiwyg = "true";
defparam \d1|x[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y55_N19
dffeas \d1|x[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add30~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan10~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|x[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|x[6]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|x[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N0
cyclonev_lcell_comb \d1|Add31~29 (
// Equation(s):
// \d1|Add31~29_sumout  = SUM(( \d1|y [0] ) + ( VCC ) + ( !VCC ))
// \d1|Add31~30  = CARRY(( \d1|y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add31~29_sumout ),
	.cout(\d1|Add31~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add31~29 .extended_lut = "off";
defparam \d1|Add31~29 .lut_mask = 64'h00000000000000FF;
defparam \d1|Add31~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N18
cyclonev_lcell_comb \d1|Add31~13 (
// Equation(s):
// \d1|Add31~13_sumout  = SUM(( \d1|y [6] ) + ( GND ) + ( \d1|Add31~2  ))
// \d1|Add31~14  = CARRY(( \d1|y [6] ) + ( GND ) + ( \d1|Add31~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add31~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add31~13_sumout ),
	.cout(\d1|Add31~14 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add31~13 .extended_lut = "off";
defparam \d1|Add31~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add31~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N21
cyclonev_lcell_comb \d1|Add31~5 (
// Equation(s):
// \d1|Add31~5_sumout  = SUM(( \d1|y [7] ) + ( GND ) + ( \d1|Add31~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add31~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add31~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add31~5 .extended_lut = "off";
defparam \d1|Add31~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add31~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N22
dffeas \d1|y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add31~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan11~1_combout ),
	.sload(gnd),
	.ena(\d1|LessThan10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|y[7] .is_wysiwyg = "true";
defparam \d1|y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y51_N11
dffeas \d1|y[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add31~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan11~1_combout ),
	.sload(gnd),
	.ena(\d1|LessThan10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|y[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|y[3]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|y[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N18
cyclonev_lcell_comb \d1|LessThan11~0 (
// Equation(s):
// \d1|LessThan11~0_combout  = ( \d1|y [2] & ( (\d1|y [0] & (\d1|y [1] & \d1|y[3]~DUPLICATE_q )) ) )

	.dataa(!\d1|y [0]),
	.datab(!\d1|y [1]),
	.datac(!\d1|y[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan11~0 .extended_lut = "off";
defparam \d1|LessThan11~0 .lut_mask = 64'h0000000001010101;
defparam \d1|LessThan11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N3
cyclonev_lcell_comb \d1|LessThan11~1 (
// Equation(s):
// \d1|LessThan11~1_combout  = ( \d1|LessThan11~0_combout  & ( (\d1|y [6] & (\d1|y [7] & \d1|y [5])) ) ) # ( !\d1|LessThan11~0_combout  & ( (\d1|y [6] & (\d1|y [7] & (\d1|y [4] & \d1|y [5]))) ) )

	.dataa(!\d1|y [6]),
	.datab(!\d1|y [7]),
	.datac(!\d1|y [4]),
	.datad(!\d1|y [5]),
	.datae(gnd),
	.dataf(!\d1|LessThan11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan11~1 .extended_lut = "off";
defparam \d1|LessThan11~1 .lut_mask = 64'h0001000100110011;
defparam \d1|LessThan11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N1
dffeas \d1|y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add31~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan11~1_combout ),
	.sload(gnd),
	.ena(\d1|LessThan10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|y[0] .is_wysiwyg = "true";
defparam \d1|y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N3
cyclonev_lcell_comb \d1|Add31~25 (
// Equation(s):
// \d1|Add31~25_sumout  = SUM(( \d1|y [1] ) + ( GND ) + ( \d1|Add31~30  ))
// \d1|Add31~26  = CARRY(( \d1|y [1] ) + ( GND ) + ( \d1|Add31~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add31~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add31~25_sumout ),
	.cout(\d1|Add31~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add31~25 .extended_lut = "off";
defparam \d1|Add31~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add31~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N4
dffeas \d1|y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add31~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan11~1_combout ),
	.sload(gnd),
	.ena(\d1|LessThan10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|y[1] .is_wysiwyg = "true";
defparam \d1|y[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N6
cyclonev_lcell_comb \d1|Add31~21 (
// Equation(s):
// \d1|Add31~21_sumout  = SUM(( \d1|y [2] ) + ( GND ) + ( \d1|Add31~26  ))
// \d1|Add31~22  = CARRY(( \d1|y [2] ) + ( GND ) + ( \d1|Add31~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add31~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add31~21_sumout ),
	.cout(\d1|Add31~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add31~21 .extended_lut = "off";
defparam \d1|Add31~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add31~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N7
dffeas \d1|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add31~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan11~1_combout ),
	.sload(gnd),
	.ena(\d1|LessThan10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|y[2] .is_wysiwyg = "true";
defparam \d1|y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N9
cyclonev_lcell_comb \d1|Add31~17 (
// Equation(s):
// \d1|Add31~17_sumout  = SUM(( \d1|y [3] ) + ( GND ) + ( \d1|Add31~22  ))
// \d1|Add31~18  = CARRY(( \d1|y [3] ) + ( GND ) + ( \d1|Add31~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add31~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add31~17_sumout ),
	.cout(\d1|Add31~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add31~17 .extended_lut = "off";
defparam \d1|Add31~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add31~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N10
dffeas \d1|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add31~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan11~1_combout ),
	.sload(gnd),
	.ena(\d1|LessThan10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|y[3] .is_wysiwyg = "true";
defparam \d1|y[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N12
cyclonev_lcell_comb \d1|Add31~9 (
// Equation(s):
// \d1|Add31~9_sumout  = SUM(( \d1|y [4] ) + ( GND ) + ( \d1|Add31~18  ))
// \d1|Add31~10  = CARRY(( \d1|y [4] ) + ( GND ) + ( \d1|Add31~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|y [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add31~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add31~9_sumout ),
	.cout(\d1|Add31~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add31~9 .extended_lut = "off";
defparam \d1|Add31~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add31~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N13
dffeas \d1|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add31~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan11~1_combout ),
	.sload(gnd),
	.ena(\d1|LessThan10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|y[4] .is_wysiwyg = "true";
defparam \d1|y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N15
cyclonev_lcell_comb \d1|Add31~1 (
// Equation(s):
// \d1|Add31~1_sumout  = SUM(( \d1|y [5] ) + ( GND ) + ( \d1|Add31~10  ))
// \d1|Add31~2  = CARRY(( \d1|y [5] ) + ( GND ) + ( \d1|Add31~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add31~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add31~1_sumout ),
	.cout(\d1|Add31~2 ),
	.shareout());
// synopsys translate_off
defparam \d1|Add31~1 .extended_lut = "off";
defparam \d1|Add31~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \d1|Add31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N16
dffeas \d1|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add31~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan11~1_combout ),
	.sload(gnd),
	.ena(\d1|LessThan10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|y[5] .is_wysiwyg = "true";
defparam \d1|y[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y51_N19
dffeas \d1|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add31~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan11~1_combout ),
	.sload(gnd),
	.ena(\d1|LessThan10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|y[6] .is_wysiwyg = "true";
defparam \d1|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N0
cyclonev_lcell_comb \u1|LessThan3~0 (
// Equation(s):
// \u1|LessThan3~0_combout  = ( \d1|y [4] & ( (\d1|y [6] & (\d1|y [7] & \d1|y [5])) ) )

	.dataa(!\d1|y [6]),
	.datab(!\d1|y [7]),
	.datac(gnd),
	.datad(!\d1|y [5]),
	.datae(gnd),
	.dataf(!\d1|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|LessThan3~0 .extended_lut = "off";
defparam \u1|LessThan3~0 .lut_mask = 64'h0000000000110011;
defparam \u1|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N18
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 (
// Equation(s):
// \u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  = ( \d1|x [7] & ( (!\u1|LessThan3~0_combout  & !\d1|x [8]) ) ) # ( !\d1|x [7] & ( (!\u1|LessThan3~0_combout  & ((!\d1|x[6]~DUPLICATE_q ) # (!\d1|x [8]))) ) )

	.dataa(!\d1|x[6]~DUPLICATE_q ),
	.datab(!\u1|LessThan3~0_combout ),
	.datac(!\d1|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 .lut_mask = 64'hC8C8C8C8C0C0C0C0;
defparam \u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y54_N0
cyclonev_lcell_comb \u1|user_input_translator|Add1~17 (
// Equation(s):
// \u1|user_input_translator|Add1~17_sumout  = SUM(( !\d1|y [0] $ (!\d1|x[6]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \u1|user_input_translator|Add1~18  = CARRY(( !\d1|y [0] $ (!\d1|x[6]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \u1|user_input_translator|Add1~19  = SHARE((\d1|y [0] & \d1|x[6]~DUPLICATE_q ))

	.dataa(!\d1|y [0]),
	.datab(gnd),
	.datac(!\d1|x[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u1|user_input_translator|Add1~17_sumout ),
	.cout(\u1|user_input_translator|Add1~18 ),
	.shareout(\u1|user_input_translator|Add1~19 ));
// synopsys translate_off
defparam \u1|user_input_translator|Add1~17 .extended_lut = "off";
defparam \u1|user_input_translator|Add1~17 .lut_mask = 64'h0000050500005A5A;
defparam \u1|user_input_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y54_N3
cyclonev_lcell_comb \u1|user_input_translator|Add1~21 (
// Equation(s):
// \u1|user_input_translator|Add1~21_sumout  = SUM(( !\d1|x [7] $ (!\d1|y [1]) ) + ( \u1|user_input_translator|Add1~19  ) + ( \u1|user_input_translator|Add1~18  ))
// \u1|user_input_translator|Add1~22  = CARRY(( !\d1|x [7] $ (!\d1|y [1]) ) + ( \u1|user_input_translator|Add1~19  ) + ( \u1|user_input_translator|Add1~18  ))
// \u1|user_input_translator|Add1~23  = SHARE((\d1|x [7] & \d1|y [1]))

	.dataa(gnd),
	.datab(!\d1|x [7]),
	.datac(!\d1|y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|user_input_translator|Add1~18 ),
	.sharein(\u1|user_input_translator|Add1~19 ),
	.combout(),
	.sumout(\u1|user_input_translator|Add1~21_sumout ),
	.cout(\u1|user_input_translator|Add1~22 ),
	.shareout(\u1|user_input_translator|Add1~23 ));
// synopsys translate_off
defparam \u1|user_input_translator|Add1~21 .extended_lut = "off";
defparam \u1|user_input_translator|Add1~21 .lut_mask = 64'h0000030300003C3C;
defparam \u1|user_input_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y54_N6
cyclonev_lcell_comb \u1|user_input_translator|Add1~25 (
// Equation(s):
// \u1|user_input_translator|Add1~25_sumout  = SUM(( !\d1|x [8] $ (!\d1|y [0] $ (\d1|y [2])) ) + ( \u1|user_input_translator|Add1~23  ) + ( \u1|user_input_translator|Add1~22  ))
// \u1|user_input_translator|Add1~26  = CARRY(( !\d1|x [8] $ (!\d1|y [0] $ (\d1|y [2])) ) + ( \u1|user_input_translator|Add1~23  ) + ( \u1|user_input_translator|Add1~22  ))
// \u1|user_input_translator|Add1~27  = SHARE((!\d1|x [8] & (\d1|y [0] & \d1|y [2])) # (\d1|x [8] & ((\d1|y [2]) # (\d1|y [0]))))

	.dataa(!\d1|x [8]),
	.datab(gnd),
	.datac(!\d1|y [0]),
	.datad(!\d1|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|user_input_translator|Add1~22 ),
	.sharein(\u1|user_input_translator|Add1~23 ),
	.combout(),
	.sumout(\u1|user_input_translator|Add1~25_sumout ),
	.cout(\u1|user_input_translator|Add1~26 ),
	.shareout(\u1|user_input_translator|Add1~27 ));
// synopsys translate_off
defparam \u1|user_input_translator|Add1~25 .extended_lut = "off";
defparam \u1|user_input_translator|Add1~25 .lut_mask = 64'h0000055F00005AA5;
defparam \u1|user_input_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y54_N9
cyclonev_lcell_comb \u1|user_input_translator|Add1~29 (
// Equation(s):
// \u1|user_input_translator|Add1~29_sumout  = SUM(( !\d1|y [3] $ (!\d1|y [1]) ) + ( \u1|user_input_translator|Add1~27  ) + ( \u1|user_input_translator|Add1~26  ))
// \u1|user_input_translator|Add1~30  = CARRY(( !\d1|y [3] $ (!\d1|y [1]) ) + ( \u1|user_input_translator|Add1~27  ) + ( \u1|user_input_translator|Add1~26  ))
// \u1|user_input_translator|Add1~31  = SHARE((\d1|y [3] & \d1|y [1]))

	.dataa(gnd),
	.datab(!\d1|y [3]),
	.datac(!\d1|y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|user_input_translator|Add1~26 ),
	.sharein(\u1|user_input_translator|Add1~27 ),
	.combout(),
	.sumout(\u1|user_input_translator|Add1~29_sumout ),
	.cout(\u1|user_input_translator|Add1~30 ),
	.shareout(\u1|user_input_translator|Add1~31 ));
// synopsys translate_off
defparam \u1|user_input_translator|Add1~29 .extended_lut = "off";
defparam \u1|user_input_translator|Add1~29 .lut_mask = 64'h0000030300003C3C;
defparam \u1|user_input_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y54_N12
cyclonev_lcell_comb \u1|user_input_translator|Add1~33 (
// Equation(s):
// \u1|user_input_translator|Add1~33_sumout  = SUM(( !\d1|y [2] $ (!\d1|y [4]) ) + ( \u1|user_input_translator|Add1~31  ) + ( \u1|user_input_translator|Add1~30  ))
// \u1|user_input_translator|Add1~34  = CARRY(( !\d1|y [2] $ (!\d1|y [4]) ) + ( \u1|user_input_translator|Add1~31  ) + ( \u1|user_input_translator|Add1~30  ))
// \u1|user_input_translator|Add1~35  = SHARE((\d1|y [2] & \d1|y [4]))

	.dataa(gnd),
	.datab(!\d1|y [2]),
	.datac(!\d1|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|user_input_translator|Add1~30 ),
	.sharein(\u1|user_input_translator|Add1~31 ),
	.combout(),
	.sumout(\u1|user_input_translator|Add1~33_sumout ),
	.cout(\u1|user_input_translator|Add1~34 ),
	.shareout(\u1|user_input_translator|Add1~35 ));
// synopsys translate_off
defparam \u1|user_input_translator|Add1~33 .extended_lut = "off";
defparam \u1|user_input_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \u1|user_input_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y54_N15
cyclonev_lcell_comb \u1|user_input_translator|Add1~37 (
// Equation(s):
// \u1|user_input_translator|Add1~37_sumout  = SUM(( !\d1|y [5] $ (!\d1|y [3]) ) + ( \u1|user_input_translator|Add1~35  ) + ( \u1|user_input_translator|Add1~34  ))
// \u1|user_input_translator|Add1~38  = CARRY(( !\d1|y [5] $ (!\d1|y [3]) ) + ( \u1|user_input_translator|Add1~35  ) + ( \u1|user_input_translator|Add1~34  ))
// \u1|user_input_translator|Add1~39  = SHARE((\d1|y [5] & \d1|y [3]))

	.dataa(!\d1|y [5]),
	.datab(gnd),
	.datac(!\d1|y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|user_input_translator|Add1~34 ),
	.sharein(\u1|user_input_translator|Add1~35 ),
	.combout(),
	.sumout(\u1|user_input_translator|Add1~37_sumout ),
	.cout(\u1|user_input_translator|Add1~38 ),
	.shareout(\u1|user_input_translator|Add1~39 ));
// synopsys translate_off
defparam \u1|user_input_translator|Add1~37 .extended_lut = "off";
defparam \u1|user_input_translator|Add1~37 .lut_mask = 64'h0000050500005A5A;
defparam \u1|user_input_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y54_N18
cyclonev_lcell_comb \u1|user_input_translator|Add1~41 (
// Equation(s):
// \u1|user_input_translator|Add1~41_sumout  = SUM(( !\d1|y [6] $ (!\d1|y [4]) ) + ( \u1|user_input_translator|Add1~39  ) + ( \u1|user_input_translator|Add1~38  ))
// \u1|user_input_translator|Add1~42  = CARRY(( !\d1|y [6] $ (!\d1|y [4]) ) + ( \u1|user_input_translator|Add1~39  ) + ( \u1|user_input_translator|Add1~38  ))
// \u1|user_input_translator|Add1~43  = SHARE((\d1|y [6] & \d1|y [4]))

	.dataa(gnd),
	.datab(!\d1|y [6]),
	.datac(!\d1|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|user_input_translator|Add1~38 ),
	.sharein(\u1|user_input_translator|Add1~39 ),
	.combout(),
	.sumout(\u1|user_input_translator|Add1~41_sumout ),
	.cout(\u1|user_input_translator|Add1~42 ),
	.shareout(\u1|user_input_translator|Add1~43 ));
// synopsys translate_off
defparam \u1|user_input_translator|Add1~41 .extended_lut = "off";
defparam \u1|user_input_translator|Add1~41 .lut_mask = 64'h0000030300003C3C;
defparam \u1|user_input_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y54_N21
cyclonev_lcell_comb \u1|user_input_translator|Add1~1 (
// Equation(s):
// \u1|user_input_translator|Add1~1_sumout  = SUM(( !\d1|y [7] $ (!\d1|y [5]) ) + ( \u1|user_input_translator|Add1~43  ) + ( \u1|user_input_translator|Add1~42  ))
// \u1|user_input_translator|Add1~2  = CARRY(( !\d1|y [7] $ (!\d1|y [5]) ) + ( \u1|user_input_translator|Add1~43  ) + ( \u1|user_input_translator|Add1~42  ))
// \u1|user_input_translator|Add1~3  = SHARE((\d1|y [7] & \d1|y [5]))

	.dataa(!\d1|y [7]),
	.datab(gnd),
	.datac(!\d1|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|user_input_translator|Add1~42 ),
	.sharein(\u1|user_input_translator|Add1~43 ),
	.combout(),
	.sumout(\u1|user_input_translator|Add1~1_sumout ),
	.cout(\u1|user_input_translator|Add1~2 ),
	.shareout(\u1|user_input_translator|Add1~3 ));
// synopsys translate_off
defparam \u1|user_input_translator|Add1~1 .extended_lut = "off";
defparam \u1|user_input_translator|Add1~1 .lut_mask = 64'h0000050500005A5A;
defparam \u1|user_input_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y54_N24
cyclonev_lcell_comb \u1|user_input_translator|Add1~9 (
// Equation(s):
// \u1|user_input_translator|Add1~9_sumout  = SUM(( \d1|y [6] ) + ( \u1|user_input_translator|Add1~3  ) + ( \u1|user_input_translator|Add1~2  ))
// \u1|user_input_translator|Add1~10  = CARRY(( \d1|y [6] ) + ( \u1|user_input_translator|Add1~3  ) + ( \u1|user_input_translator|Add1~2  ))
// \u1|user_input_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(!\d1|y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|user_input_translator|Add1~2 ),
	.sharein(\u1|user_input_translator|Add1~3 ),
	.combout(),
	.sumout(\u1|user_input_translator|Add1~9_sumout ),
	.cout(\u1|user_input_translator|Add1~10 ),
	.shareout(\u1|user_input_translator|Add1~11 ));
// synopsys translate_off
defparam \u1|user_input_translator|Add1~9 .extended_lut = "off";
defparam \u1|user_input_translator|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \u1|user_input_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y54_N27
cyclonev_lcell_comb \u1|user_input_translator|Add1~13 (
// Equation(s):
// \u1|user_input_translator|Add1~13_sumout  = SUM(( \d1|y [7] ) + ( \u1|user_input_translator|Add1~11  ) + ( \u1|user_input_translator|Add1~10  ))
// \u1|user_input_translator|Add1~14  = CARRY(( \d1|y [7] ) + ( \u1|user_input_translator|Add1~11  ) + ( \u1|user_input_translator|Add1~10  ))
// \u1|user_input_translator|Add1~15  = SHARE(GND)

	.dataa(!\d1|y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|user_input_translator|Add1~10 ),
	.sharein(\u1|user_input_translator|Add1~11 ),
	.combout(),
	.sumout(\u1|user_input_translator|Add1~13_sumout ),
	.cout(\u1|user_input_translator|Add1~14 ),
	.shareout(\u1|user_input_translator|Add1~15 ));
// synopsys translate_off
defparam \u1|user_input_translator|Add1~13 .extended_lut = "off";
defparam \u1|user_input_translator|Add1~13 .lut_mask = 64'h0000000000005555;
defparam \u1|user_input_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y54_N30
cyclonev_lcell_comb \u1|user_input_translator|Add1~5 (
// Equation(s):
// \u1|user_input_translator|Add1~5_sumout  = SUM(( GND ) + ( \u1|user_input_translator|Add1~15  ) + ( \u1|user_input_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|user_input_translator|Add1~14 ),
	.sharein(\u1|user_input_translator|Add1~15 ),
	.combout(),
	.sumout(\u1|user_input_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|user_input_translator|Add1~5 .extended_lut = "off";
defparam \u1|user_input_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \u1|user_input_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N45
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|decode2|w_anode343w[3] (
// Equation(s):
// \u1|VideoMemory|auto_generated|decode2|w_anode343w [3] = ( \u1|user_input_translator|Add1~1_sumout  & ( (\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & (!\u1|user_input_translator|Add1~9_sumout  & 
// (!\u1|user_input_translator|Add1~5_sumout  & !\u1|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datab(!\u1|user_input_translator|Add1~9_sumout ),
	.datac(!\u1|user_input_translator|Add1~5_sumout ),
	.datad(!\u1|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\u1|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|decode2|w_anode343w[3] .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|decode2|w_anode343w[3] .lut_mask = 64'h0000000040004000;
defparam \u1|VideoMemory|auto_generated|decode2|w_anode343w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y59_N24
cyclonev_lcell_comb \u1|controller|controller_translator|Add1~9 (
// Equation(s):
// \u1|controller|controller_translator|Add1~9_sumout  = SUM(( \u1|controller|yCounter[7]~DUPLICATE_q  ) + ( \u1|controller|controller_translator|Add1~3  ) + ( \u1|controller|controller_translator|Add1~2  ))
// \u1|controller|controller_translator|Add1~10  = CARRY(( \u1|controller|yCounter[7]~DUPLICATE_q  ) + ( \u1|controller|controller_translator|Add1~3  ) + ( \u1|controller|controller_translator|Add1~2  ))
// \u1|controller|controller_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|controller|yCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|controller_translator|Add1~2 ),
	.sharein(\u1|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\u1|controller|controller_translator|Add1~9_sumout ),
	.cout(\u1|controller|controller_translator|Add1~10 ),
	.shareout(\u1|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \u1|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \u1|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \u1|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y59_N27
cyclonev_lcell_comb \u1|controller|controller_translator|Add1~13 (
// Equation(s):
// \u1|controller|controller_translator|Add1~13_sumout  = SUM(( \u1|controller|yCounter[8]~DUPLICATE_q  ) + ( \u1|controller|controller_translator|Add1~11  ) + ( \u1|controller|controller_translator|Add1~10  ))
// \u1|controller|controller_translator|Add1~14  = CARRY(( \u1|controller|yCounter[8]~DUPLICATE_q  ) + ( \u1|controller|controller_translator|Add1~11  ) + ( \u1|controller|controller_translator|Add1~10  ))
// \u1|controller|controller_translator|Add1~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|controller|yCounter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|controller_translator|Add1~10 ),
	.sharein(\u1|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\u1|controller|controller_translator|Add1~13_sumout ),
	.cout(\u1|controller|controller_translator|Add1~14 ),
	.shareout(\u1|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \u1|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \u1|controller|controller_translator|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \u1|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X34_Y59_N30
cyclonev_lcell_comb \u1|controller|controller_translator|Add1~5 (
// Equation(s):
// \u1|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \u1|controller|controller_translator|Add1~15  ) + ( \u1|controller|controller_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u1|controller|controller_translator|Add1~14 ),
	.sharein(\u1|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\u1|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \u1|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \u1|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N18
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 (
// Equation(s):
// \u1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout  = ( !\u1|controller|controller_translator|Add1~9_sumout  & ( !\u1|controller|controller_translator|Add1~5_sumout  & ( (!\u1|controller|controller_translator|Add1~13_sumout  & 
// \u1|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\u1|controller|controller_translator|Add1~13_sumout ),
	.datac(!\u1|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\u1|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\u1|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .lut_mask = 64'h0C0C000000000000;
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y55_N26
dffeas \d1|x[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add30~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan10~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|x[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|x[8]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|x[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y55_N2
dffeas \d1|x[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add30~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan10~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|x[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|x[0]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|x[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N30
cyclonev_lcell_comb \d1|Add32~5 (
// Equation(s):
// \d1|Add32~5_sumout  = SUM(( \d1|x[0]~DUPLICATE_q  ) + ( !VCC ) + ( !VCC ))
// \d1|Add32~6  = CARRY(( \d1|x[0]~DUPLICATE_q  ) + ( !VCC ) + ( !VCC ))
// \d1|Add32~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|x[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add32~5_sumout ),
	.cout(\d1|Add32~6 ),
	.shareout(\d1|Add32~7 ));
// synopsys translate_off
defparam \d1|Add32~5 .extended_lut = "off";
defparam \d1|Add32~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add32~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N33
cyclonev_lcell_comb \d1|Add32~9 (
// Equation(s):
// \d1|Add32~9_sumout  = SUM(( !\d1|x [1] ) + ( \d1|Add32~7  ) + ( \d1|Add32~6  ))
// \d1|Add32~10  = CARRY(( !\d1|x [1] ) + ( \d1|Add32~7  ) + ( \d1|Add32~6  ))
// \d1|Add32~11  = SHARE(\d1|x [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|x [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add32~6 ),
	.sharein(\d1|Add32~7 ),
	.combout(),
	.sumout(\d1|Add32~9_sumout ),
	.cout(\d1|Add32~10 ),
	.shareout(\d1|Add32~11 ));
// synopsys translate_off
defparam \d1|Add32~9 .extended_lut = "off";
defparam \d1|Add32~9 .lut_mask = 64'h000000FF0000FF00;
defparam \d1|Add32~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N36
cyclonev_lcell_comb \d1|Add32~13 (
// Equation(s):
// \d1|Add32~13_sumout  = SUM(( !\d1|man_x [2] $ (\d1|x [2]) ) + ( \d1|Add32~11  ) + ( \d1|Add32~10  ))
// \d1|Add32~14  = CARRY(( !\d1|man_x [2] $ (\d1|x [2]) ) + ( \d1|Add32~11  ) + ( \d1|Add32~10  ))
// \d1|Add32~15  = SHARE((!\d1|man_x [2] & \d1|x [2]))

	.dataa(gnd),
	.datab(!\d1|man_x [2]),
	.datac(!\d1|x [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add32~10 ),
	.sharein(\d1|Add32~11 ),
	.combout(),
	.sumout(\d1|Add32~13_sumout ),
	.cout(\d1|Add32~14 ),
	.shareout(\d1|Add32~15 ));
// synopsys translate_off
defparam \d1|Add32~13 .extended_lut = "off";
defparam \d1|Add32~13 .lut_mask = 64'h00000C0C0000C3C3;
defparam \d1|Add32~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N39
cyclonev_lcell_comb \d1|Add32~17 (
// Equation(s):
// \d1|Add32~17_sumout  = SUM(( !\d1|man_x [3] $ (\d1|x [3]) ) + ( \d1|Add32~15  ) + ( \d1|Add32~14  ))
// \d1|Add32~18  = CARRY(( !\d1|man_x [3] $ (\d1|x [3]) ) + ( \d1|Add32~15  ) + ( \d1|Add32~14  ))
// \d1|Add32~19  = SHARE((!\d1|man_x [3] & \d1|x [3]))

	.dataa(!\d1|man_x [3]),
	.datab(gnd),
	.datac(!\d1|x [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add32~14 ),
	.sharein(\d1|Add32~15 ),
	.combout(),
	.sumout(\d1|Add32~17_sumout ),
	.cout(\d1|Add32~18 ),
	.shareout(\d1|Add32~19 ));
// synopsys translate_off
defparam \d1|Add32~17 .extended_lut = "off";
defparam \d1|Add32~17 .lut_mask = 64'h00000A0A0000A5A5;
defparam \d1|Add32~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N42
cyclonev_lcell_comb \d1|Add32~21 (
// Equation(s):
// \d1|Add32~21_sumout  = SUM(( !\d1|man_x [4] $ (\d1|x [4]) ) + ( \d1|Add32~19  ) + ( \d1|Add32~18  ))
// \d1|Add32~22  = CARRY(( !\d1|man_x [4] $ (\d1|x [4]) ) + ( \d1|Add32~19  ) + ( \d1|Add32~18  ))
// \d1|Add32~23  = SHARE((!\d1|man_x [4] & \d1|x [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|man_x [4]),
	.datad(!\d1|x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add32~18 ),
	.sharein(\d1|Add32~19 ),
	.combout(),
	.sumout(\d1|Add32~21_sumout ),
	.cout(\d1|Add32~22 ),
	.shareout(\d1|Add32~23 ));
// synopsys translate_off
defparam \d1|Add32~21 .extended_lut = "off";
defparam \d1|Add32~21 .lut_mask = 64'h000000F00000F00F;
defparam \d1|Add32~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N45
cyclonev_lcell_comb \d1|Add32~25 (
// Equation(s):
// \d1|Add32~25_sumout  = SUM(( !\d1|man_x [5] $ (!\d1|x [5]) ) + ( \d1|Add32~23  ) + ( \d1|Add32~22  ))
// \d1|Add32~26  = CARRY(( !\d1|man_x [5] $ (!\d1|x [5]) ) + ( \d1|Add32~23  ) + ( \d1|Add32~22  ))
// \d1|Add32~27  = SHARE((\d1|man_x [5] & \d1|x [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|man_x [5]),
	.datad(!\d1|x [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add32~22 ),
	.sharein(\d1|Add32~23 ),
	.combout(),
	.sumout(\d1|Add32~25_sumout ),
	.cout(\d1|Add32~26 ),
	.shareout(\d1|Add32~27 ));
// synopsys translate_off
defparam \d1|Add32~25 .extended_lut = "off";
defparam \d1|Add32~25 .lut_mask = 64'h0000000F00000FF0;
defparam \d1|Add32~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N48
cyclonev_lcell_comb \d1|Add32~29 (
// Equation(s):
// \d1|Add32~29_sumout  = SUM(( !\d1|man_x [6] $ (\d1|x [6]) ) + ( \d1|Add32~27  ) + ( \d1|Add32~26  ))
// \d1|Add32~30  = CARRY(( !\d1|man_x [6] $ (\d1|x [6]) ) + ( \d1|Add32~27  ) + ( \d1|Add32~26  ))
// \d1|Add32~31  = SHARE((!\d1|man_x [6] & \d1|x [6]))

	.dataa(gnd),
	.datab(!\d1|man_x [6]),
	.datac(!\d1|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add32~26 ),
	.sharein(\d1|Add32~27 ),
	.combout(),
	.sumout(\d1|Add32~29_sumout ),
	.cout(\d1|Add32~30 ),
	.shareout(\d1|Add32~31 ));
// synopsys translate_off
defparam \d1|Add32~29 .extended_lut = "off";
defparam \d1|Add32~29 .lut_mask = 64'h00000C0C0000C3C3;
defparam \d1|Add32~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N51
cyclonev_lcell_comb \d1|Add32~33 (
// Equation(s):
// \d1|Add32~33_sumout  = SUM(( !\d1|x [7] $ (!\d1|man_x [7]) ) + ( \d1|Add32~31  ) + ( \d1|Add32~30  ))
// \d1|Add32~34  = CARRY(( !\d1|x [7] $ (!\d1|man_x [7]) ) + ( \d1|Add32~31  ) + ( \d1|Add32~30  ))
// \d1|Add32~35  = SHARE((\d1|x [7] & \d1|man_x [7]))

	.dataa(!\d1|x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|man_x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add32~30 ),
	.sharein(\d1|Add32~31 ),
	.combout(),
	.sumout(\d1|Add32~33_sumout ),
	.cout(\d1|Add32~34 ),
	.shareout(\d1|Add32~35 ));
// synopsys translate_off
defparam \d1|Add32~33 .extended_lut = "off";
defparam \d1|Add32~33 .lut_mask = 64'h00000055000055AA;
defparam \d1|Add32~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N54
cyclonev_lcell_comb \d1|Add32~37 (
// Equation(s):
// \d1|Add32~37_sumout  = SUM(( !\d1|man_x [8] $ (\d1|x[8]~DUPLICATE_q ) ) + ( \d1|Add32~35  ) + ( \d1|Add32~34  ))
// \d1|Add32~38  = CARRY(( !\d1|man_x [8] $ (\d1|x[8]~DUPLICATE_q ) ) + ( \d1|Add32~35  ) + ( \d1|Add32~34  ))
// \d1|Add32~39  = SHARE((!\d1|man_x [8] & \d1|x[8]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\d1|man_x [8]),
	.datac(!\d1|x[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add32~34 ),
	.sharein(\d1|Add32~35 ),
	.combout(),
	.sumout(\d1|Add32~37_sumout ),
	.cout(\d1|Add32~38 ),
	.shareout(\d1|Add32~39 ));
// synopsys translate_off
defparam \d1|Add32~37 .extended_lut = "off";
defparam \d1|Add32~37 .lut_mask = 64'h00000C0C0000C3C3;
defparam \d1|Add32~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y55_N57
cyclonev_lcell_comb \d1|Add32~1 (
// Equation(s):
// \d1|Add32~1_sumout  = SUM(( VCC ) + ( \d1|Add32~39  ) + ( \d1|Add32~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add32~38 ),
	.sharein(\d1|Add32~39 ),
	.combout(),
	.sumout(\d1|Add32~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add32~1 .extended_lut = "off";
defparam \d1|Add32~1 .lut_mask = 64'h000000000000FFFF;
defparam \d1|Add32~1 .shared_arith = "on";
// synopsys translate_on

// Location: DSP_X20_Y57_N0
cyclonev_mac \d1|Mult0~136 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,
\d1|Add32~1_sumout }),
	.ay({\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~37_sumout ,\d1|Add32~33_sumout ,\d1|Add32~29_sumout ,\d1|Add32~25_sumout ,
\d1|Add32~21_sumout ,\d1|Add32~17_sumout ,\d1|Add32~13_sumout ,\d1|Add32~9_sumout ,\d1|Add32~5_sumout }),
	.az(26'b00000000000000000000000000),
	.bx({\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,
\d1|Add32~1_sumout }),
	.by({\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~37_sumout ,\d1|Add32~33_sumout ,\d1|Add32~29_sumout ,\d1|Add32~25_sumout ,
\d1|Add32~21_sumout ,\d1|Add32~17_sumout ,\d1|Add32~13_sumout ,\d1|Add32~9_sumout ,\d1|Add32~5_sumout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\d1|Mult0~136_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \d1|Mult0~136 .accumulate_clock = "none";
defparam \d1|Mult0~136 .ax_clock = "none";
defparam \d1|Mult0~136 .ax_width = 14;
defparam \d1|Mult0~136 .ay_scan_in_clock = "none";
defparam \d1|Mult0~136 .ay_scan_in_width = 18;
defparam \d1|Mult0~136 .ay_use_scan_in = "false";
defparam \d1|Mult0~136 .az_clock = "none";
defparam \d1|Mult0~136 .bx_clock = "none";
defparam \d1|Mult0~136 .bx_width = 14;
defparam \d1|Mult0~136 .by_clock = "none";
defparam \d1|Mult0~136 .by_use_scan_in = "false";
defparam \d1|Mult0~136 .by_width = 18;
defparam \d1|Mult0~136 .bz_clock = "none";
defparam \d1|Mult0~136 .coef_a_0 = 0;
defparam \d1|Mult0~136 .coef_a_1 = 0;
defparam \d1|Mult0~136 .coef_a_2 = 0;
defparam \d1|Mult0~136 .coef_a_3 = 0;
defparam \d1|Mult0~136 .coef_a_4 = 0;
defparam \d1|Mult0~136 .coef_a_5 = 0;
defparam \d1|Mult0~136 .coef_a_6 = 0;
defparam \d1|Mult0~136 .coef_a_7 = 0;
defparam \d1|Mult0~136 .coef_b_0 = 0;
defparam \d1|Mult0~136 .coef_b_1 = 0;
defparam \d1|Mult0~136 .coef_b_2 = 0;
defparam \d1|Mult0~136 .coef_b_3 = 0;
defparam \d1|Mult0~136 .coef_b_4 = 0;
defparam \d1|Mult0~136 .coef_b_5 = 0;
defparam \d1|Mult0~136 .coef_b_6 = 0;
defparam \d1|Mult0~136 .coef_b_7 = 0;
defparam \d1|Mult0~136 .coef_sel_a_clock = "none";
defparam \d1|Mult0~136 .coef_sel_b_clock = "none";
defparam \d1|Mult0~136 .delay_scan_out_ay = "false";
defparam \d1|Mult0~136 .delay_scan_out_by = "false";
defparam \d1|Mult0~136 .enable_double_accum = "false";
defparam \d1|Mult0~136 .load_const_clock = "none";
defparam \d1|Mult0~136 .load_const_value = 0;
defparam \d1|Mult0~136 .mode_sub_location = 0;
defparam \d1|Mult0~136 .negate_clock = "none";
defparam \d1|Mult0~136 .operand_source_max = "input";
defparam \d1|Mult0~136 .operand_source_may = "input";
defparam \d1|Mult0~136 .operand_source_mbx = "input";
defparam \d1|Mult0~136 .operand_source_mby = "input";
defparam \d1|Mult0~136 .operation_mode = "m18x18_sumof2";
defparam \d1|Mult0~136 .output_clock = "none";
defparam \d1|Mult0~136 .preadder_subtract_a = "false";
defparam \d1|Mult0~136 .preadder_subtract_b = "false";
defparam \d1|Mult0~136 .result_a_width = 64;
defparam \d1|Mult0~136 .signed_max = "false";
defparam \d1|Mult0~136 .signed_may = "false";
defparam \d1|Mult0~136 .signed_mbx = "false";
defparam \d1|Mult0~136 .signed_mby = "false";
defparam \d1|Mult0~136 .sub_clock = "none";
defparam \d1|Mult0~136 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N30
cyclonev_lcell_comb \d1|Add33~1 (
// Equation(s):
// \d1|Add33~1_sumout  = SUM(( \d1|y [0] ) + ( !VCC ) + ( !VCC ))
// \d1|Add33~2  = CARRY(( \d1|y [0] ) + ( !VCC ) + ( !VCC ))
// \d1|Add33~3  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add33~1_sumout ),
	.cout(\d1|Add33~2 ),
	.shareout(\d1|Add33~3 ));
// synopsys translate_off
defparam \d1|Add33~1 .extended_lut = "off";
defparam \d1|Add33~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \d1|Add33~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y51_N5
dffeas \d1|y[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add31~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan11~1_combout ),
	.sload(gnd),
	.ena(\d1|LessThan10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|y[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|y[1]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|y[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N33
cyclonev_lcell_comb \d1|Add33~5 (
// Equation(s):
// \d1|Add33~5_sumout  = SUM(( !\d1|y[1]~DUPLICATE_q  ) + ( \d1|Add33~3  ) + ( \d1|Add33~2  ))
// \d1|Add33~6  = CARRY(( !\d1|y[1]~DUPLICATE_q  ) + ( \d1|Add33~3  ) + ( \d1|Add33~2  ))
// \d1|Add33~7  = SHARE(\d1|y[1]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|y[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add33~2 ),
	.sharein(\d1|Add33~3 ),
	.combout(),
	.sumout(\d1|Add33~5_sumout ),
	.cout(\d1|Add33~6 ),
	.shareout(\d1|Add33~7 ));
// synopsys translate_off
defparam \d1|Add33~5 .extended_lut = "off";
defparam \d1|Add33~5 .lut_mask = 64'h000000FF0000FF00;
defparam \d1|Add33~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N36
cyclonev_lcell_comb \d1|Add33~9 (
// Equation(s):
// \d1|Add33~9_sumout  = SUM(( !\d1|man_y [2] $ (!\d1|y [2]) ) + ( \d1|Add33~7  ) + ( \d1|Add33~6  ))
// \d1|Add33~10  = CARRY(( !\d1|man_y [2] $ (!\d1|y [2]) ) + ( \d1|Add33~7  ) + ( \d1|Add33~6  ))
// \d1|Add33~11  = SHARE((\d1|man_y [2] & \d1|y [2]))

	.dataa(gnd),
	.datab(!\d1|man_y [2]),
	.datac(!\d1|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add33~6 ),
	.sharein(\d1|Add33~7 ),
	.combout(),
	.sumout(\d1|Add33~9_sumout ),
	.cout(\d1|Add33~10 ),
	.shareout(\d1|Add33~11 ));
// synopsys translate_off
defparam \d1|Add33~9 .extended_lut = "off";
defparam \d1|Add33~9 .lut_mask = 64'h0000030300003C3C;
defparam \d1|Add33~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N39
cyclonev_lcell_comb \d1|Add33~13 (
// Equation(s):
// \d1|Add33~13_sumout  = SUM(( !\d1|y[3]~DUPLICATE_q  $ (\d1|man_y [3]) ) + ( \d1|Add33~11  ) + ( \d1|Add33~10  ))
// \d1|Add33~14  = CARRY(( !\d1|y[3]~DUPLICATE_q  $ (\d1|man_y [3]) ) + ( \d1|Add33~11  ) + ( \d1|Add33~10  ))
// \d1|Add33~15  = SHARE((\d1|y[3]~DUPLICATE_q  & !\d1|man_y [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|y[3]~DUPLICATE_q ),
	.datad(!\d1|man_y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add33~10 ),
	.sharein(\d1|Add33~11 ),
	.combout(),
	.sumout(\d1|Add33~13_sumout ),
	.cout(\d1|Add33~14 ),
	.shareout(\d1|Add33~15 ));
// synopsys translate_off
defparam \d1|Add33~13 .extended_lut = "off";
defparam \d1|Add33~13 .lut_mask = 64'h00000F000000F00F;
defparam \d1|Add33~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N42
cyclonev_lcell_comb \d1|Add33~17 (
// Equation(s):
// \d1|Add33~17_sumout  = SUM(( !\d1|y [4] $ (!\d1|man_y [4]) ) + ( \d1|Add33~15  ) + ( \d1|Add33~14  ))
// \d1|Add33~18  = CARRY(( !\d1|y [4] $ (!\d1|man_y [4]) ) + ( \d1|Add33~15  ) + ( \d1|Add33~14  ))
// \d1|Add33~19  = SHARE((\d1|y [4] & \d1|man_y [4]))

	.dataa(gnd),
	.datab(!\d1|y [4]),
	.datac(!\d1|man_y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add33~14 ),
	.sharein(\d1|Add33~15 ),
	.combout(),
	.sumout(\d1|Add33~17_sumout ),
	.cout(\d1|Add33~18 ),
	.shareout(\d1|Add33~19 ));
// synopsys translate_off
defparam \d1|Add33~17 .extended_lut = "off";
defparam \d1|Add33~17 .lut_mask = 64'h0000030300003C3C;
defparam \d1|Add33~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N45
cyclonev_lcell_comb \d1|Add33~21 (
// Equation(s):
// \d1|Add33~21_sumout  = SUM(( !\d1|man_y [5] $ (!\d1|y [5]) ) + ( \d1|Add33~19  ) + ( \d1|Add33~18  ))
// \d1|Add33~22  = CARRY(( !\d1|man_y [5] $ (!\d1|y [5]) ) + ( \d1|Add33~19  ) + ( \d1|Add33~18  ))
// \d1|Add33~23  = SHARE((\d1|man_y [5] & \d1|y [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|man_y [5]),
	.datad(!\d1|y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add33~18 ),
	.sharein(\d1|Add33~19 ),
	.combout(),
	.sumout(\d1|Add33~21_sumout ),
	.cout(\d1|Add33~22 ),
	.shareout(\d1|Add33~23 ));
// synopsys translate_off
defparam \d1|Add33~21 .extended_lut = "off";
defparam \d1|Add33~21 .lut_mask = 64'h0000000F00000FF0;
defparam \d1|Add33~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y51_N20
dffeas \d1|y[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|Add31~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\d1|LessThan11~1_combout ),
	.sload(gnd),
	.ena(\d1|LessThan10~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|y[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \d1|y[6]~DUPLICATE .is_wysiwyg = "true";
defparam \d1|y[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N48
cyclonev_lcell_comb \d1|Add33~25 (
// Equation(s):
// \d1|Add33~25_sumout  = SUM(( !\d1|y[6]~DUPLICATE_q  $ (\d1|man_y [6]) ) + ( \d1|Add33~23  ) + ( \d1|Add33~22  ))
// \d1|Add33~26  = CARRY(( !\d1|y[6]~DUPLICATE_q  $ (\d1|man_y [6]) ) + ( \d1|Add33~23  ) + ( \d1|Add33~22  ))
// \d1|Add33~27  = SHARE((\d1|y[6]~DUPLICATE_q  & !\d1|man_y [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|y[6]~DUPLICATE_q ),
	.datad(!\d1|man_y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add33~22 ),
	.sharein(\d1|Add33~23 ),
	.combout(),
	.sumout(\d1|Add33~25_sumout ),
	.cout(\d1|Add33~26 ),
	.shareout(\d1|Add33~27 ));
// synopsys translate_off
defparam \d1|Add33~25 .extended_lut = "off";
defparam \d1|Add33~25 .lut_mask = 64'h00000F000000F00F;
defparam \d1|Add33~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N51
cyclonev_lcell_comb \d1|Add33~29 (
// Equation(s):
// \d1|Add33~29_sumout  = SUM(( !\d1|man_y [7] $ (!\d1|y [7]) ) + ( \d1|Add33~27  ) + ( \d1|Add33~26  ))
// \d1|Add33~30  = CARRY(( !\d1|man_y [7] $ (!\d1|y [7]) ) + ( \d1|Add33~27  ) + ( \d1|Add33~26  ))
// \d1|Add33~31  = SHARE((\d1|man_y [7] & \d1|y [7]))

	.dataa(gnd),
	.datab(!\d1|man_y [7]),
	.datac(!\d1|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add33~26 ),
	.sharein(\d1|Add33~27 ),
	.combout(),
	.sumout(\d1|Add33~29_sumout ),
	.cout(\d1|Add33~30 ),
	.shareout(\d1|Add33~31 ));
// synopsys translate_off
defparam \d1|Add33~29 .extended_lut = "off";
defparam \d1|Add33~29 .lut_mask = 64'h0000030300003C3C;
defparam \d1|Add33~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N54
cyclonev_lcell_comb \d1|Add33~33 (
// Equation(s):
// \d1|Add33~33_sumout  = SUM(( VCC ) + ( \d1|Add33~31  ) + ( \d1|Add33~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add33~30 ),
	.sharein(\d1|Add33~31 ),
	.combout(),
	.sumout(\d1|Add33~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add33~33 .extended_lut = "off";
defparam \d1|Add33~33 .lut_mask = 64'h000000000000FFFF;
defparam \d1|Add33~33 .shared_arith = "on";
// synopsys translate_on

// Location: DSP_X20_Y53_N0
cyclonev_mac \d1|Mult1~44 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~29_sumout ,\d1|Add33~25_sumout ,
\d1|Add33~21_sumout ,\d1|Add33~17_sumout ,\d1|Add33~13_sumout ,\d1|Add33~9_sumout ,\d1|Add33~5_sumout ,\d1|Add33~1_sumout }),
	.ay({\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~29_sumout ,\d1|Add33~25_sumout ,
\d1|Add33~21_sumout ,\d1|Add33~17_sumout ,\d1|Add33~13_sumout ,\d1|Add33~9_sumout ,\d1|Add33~5_sumout ,\d1|Add33~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\d1|Mult1~44_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \d1|Mult1~44 .accumulate_clock = "none";
defparam \d1|Mult1~44 .ax_clock = "none";
defparam \d1|Mult1~44 .ax_width = 18;
defparam \d1|Mult1~44 .ay_scan_in_clock = "none";
defparam \d1|Mult1~44 .ay_scan_in_width = 18;
defparam \d1|Mult1~44 .ay_use_scan_in = "false";
defparam \d1|Mult1~44 .az_clock = "none";
defparam \d1|Mult1~44 .bx_clock = "none";
defparam \d1|Mult1~44 .by_clock = "none";
defparam \d1|Mult1~44 .by_use_scan_in = "false";
defparam \d1|Mult1~44 .bz_clock = "none";
defparam \d1|Mult1~44 .coef_a_0 = 0;
defparam \d1|Mult1~44 .coef_a_1 = 0;
defparam \d1|Mult1~44 .coef_a_2 = 0;
defparam \d1|Mult1~44 .coef_a_3 = 0;
defparam \d1|Mult1~44 .coef_a_4 = 0;
defparam \d1|Mult1~44 .coef_a_5 = 0;
defparam \d1|Mult1~44 .coef_a_6 = 0;
defparam \d1|Mult1~44 .coef_a_7 = 0;
defparam \d1|Mult1~44 .coef_b_0 = 0;
defparam \d1|Mult1~44 .coef_b_1 = 0;
defparam \d1|Mult1~44 .coef_b_2 = 0;
defparam \d1|Mult1~44 .coef_b_3 = 0;
defparam \d1|Mult1~44 .coef_b_4 = 0;
defparam \d1|Mult1~44 .coef_b_5 = 0;
defparam \d1|Mult1~44 .coef_b_6 = 0;
defparam \d1|Mult1~44 .coef_b_7 = 0;
defparam \d1|Mult1~44 .coef_sel_a_clock = "none";
defparam \d1|Mult1~44 .coef_sel_b_clock = "none";
defparam \d1|Mult1~44 .delay_scan_out_ay = "false";
defparam \d1|Mult1~44 .delay_scan_out_by = "false";
defparam \d1|Mult1~44 .enable_double_accum = "false";
defparam \d1|Mult1~44 .load_const_clock = "none";
defparam \d1|Mult1~44 .load_const_value = 0;
defparam \d1|Mult1~44 .mode_sub_location = 0;
defparam \d1|Mult1~44 .negate_clock = "none";
defparam \d1|Mult1~44 .operand_source_max = "input";
defparam \d1|Mult1~44 .operand_source_may = "input";
defparam \d1|Mult1~44 .operand_source_mbx = "input";
defparam \d1|Mult1~44 .operand_source_mby = "input";
defparam \d1|Mult1~44 .operation_mode = "m18x18_full";
defparam \d1|Mult1~44 .output_clock = "none";
defparam \d1|Mult1~44 .preadder_subtract_a = "false";
defparam \d1|Mult1~44 .preadder_subtract_b = "false";
defparam \d1|Mult1~44 .result_a_width = 64;
defparam \d1|Mult1~44 .signed_max = "false";
defparam \d1|Mult1~44 .signed_may = "false";
defparam \d1|Mult1~44 .signed_mbx = "false";
defparam \d1|Mult1~44 .signed_mby = "false";
defparam \d1|Mult1~44 .sub_clock = "none";
defparam \d1|Mult1~44 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y51_N0
cyclonev_mac \d1|Mult1~405 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,
\d1|Add33~33_sumout ,\d1|Add33~33_sumout }),
	.ay({\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~29_sumout ,\d1|Add33~25_sumout ,
\d1|Add33~21_sumout ,\d1|Add33~17_sumout ,\d1|Add33~13_sumout ,\d1|Add33~9_sumout ,\d1|Add33~5_sumout ,\d1|Add33~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx({\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,
\d1|Add33~33_sumout ,\d1|Add33~33_sumout }),
	.by({\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~33_sumout ,\d1|Add33~29_sumout ,\d1|Add33~25_sumout ,
\d1|Add33~21_sumout ,\d1|Add33~17_sumout ,\d1|Add33~13_sumout ,\d1|Add33~9_sumout ,\d1|Add33~5_sumout ,\d1|Add33~1_sumout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\d1|Mult1~405_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \d1|Mult1~405 .accumulate_clock = "none";
defparam \d1|Mult1~405 .ax_clock = "none";
defparam \d1|Mult1~405 .ax_width = 14;
defparam \d1|Mult1~405 .ay_scan_in_clock = "none";
defparam \d1|Mult1~405 .ay_scan_in_width = 18;
defparam \d1|Mult1~405 .ay_use_scan_in = "false";
defparam \d1|Mult1~405 .az_clock = "none";
defparam \d1|Mult1~405 .bx_clock = "none";
defparam \d1|Mult1~405 .bx_width = 14;
defparam \d1|Mult1~405 .by_clock = "none";
defparam \d1|Mult1~405 .by_use_scan_in = "false";
defparam \d1|Mult1~405 .by_width = 18;
defparam \d1|Mult1~405 .bz_clock = "none";
defparam \d1|Mult1~405 .coef_a_0 = 0;
defparam \d1|Mult1~405 .coef_a_1 = 0;
defparam \d1|Mult1~405 .coef_a_2 = 0;
defparam \d1|Mult1~405 .coef_a_3 = 0;
defparam \d1|Mult1~405 .coef_a_4 = 0;
defparam \d1|Mult1~405 .coef_a_5 = 0;
defparam \d1|Mult1~405 .coef_a_6 = 0;
defparam \d1|Mult1~405 .coef_a_7 = 0;
defparam \d1|Mult1~405 .coef_b_0 = 0;
defparam \d1|Mult1~405 .coef_b_1 = 0;
defparam \d1|Mult1~405 .coef_b_2 = 0;
defparam \d1|Mult1~405 .coef_b_3 = 0;
defparam \d1|Mult1~405 .coef_b_4 = 0;
defparam \d1|Mult1~405 .coef_b_5 = 0;
defparam \d1|Mult1~405 .coef_b_6 = 0;
defparam \d1|Mult1~405 .coef_b_7 = 0;
defparam \d1|Mult1~405 .coef_sel_a_clock = "none";
defparam \d1|Mult1~405 .coef_sel_b_clock = "none";
defparam \d1|Mult1~405 .delay_scan_out_ay = "false";
defparam \d1|Mult1~405 .delay_scan_out_by = "false";
defparam \d1|Mult1~405 .enable_double_accum = "false";
defparam \d1|Mult1~405 .load_const_clock = "none";
defparam \d1|Mult1~405 .load_const_value = 0;
defparam \d1|Mult1~405 .mode_sub_location = 0;
defparam \d1|Mult1~405 .negate_clock = "none";
defparam \d1|Mult1~405 .operand_source_max = "input";
defparam \d1|Mult1~405 .operand_source_may = "input";
defparam \d1|Mult1~405 .operand_source_mbx = "input";
defparam \d1|Mult1~405 .operand_source_mby = "input";
defparam \d1|Mult1~405 .operation_mode = "m18x18_sumof2";
defparam \d1|Mult1~405 .output_clock = "none";
defparam \d1|Mult1~405 .preadder_subtract_a = "false";
defparam \d1|Mult1~405 .preadder_subtract_b = "false";
defparam \d1|Mult1~405 .result_a_width = 64;
defparam \d1|Mult1~405 .signed_max = "false";
defparam \d1|Mult1~405 .signed_may = "false";
defparam \d1|Mult1~405 .signed_mbx = "false";
defparam \d1|Mult1~405 .signed_mby = "false";
defparam \d1|Mult1~405 .sub_clock = "none";
defparam \d1|Mult1~405 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X20_Y55_N0
cyclonev_mac \d1|Mult0~477 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~37_sumout ,\d1|Add32~33_sumout ,\d1|Add32~29_sumout ,\d1|Add32~25_sumout ,
\d1|Add32~21_sumout ,\d1|Add32~17_sumout ,\d1|Add32~13_sumout ,\d1|Add32~9_sumout ,\d1|Add32~5_sumout }),
	.ay({\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~1_sumout ,\d1|Add32~37_sumout ,\d1|Add32~33_sumout ,\d1|Add32~29_sumout ,\d1|Add32~25_sumout ,
\d1|Add32~21_sumout ,\d1|Add32~17_sumout ,\d1|Add32~13_sumout ,\d1|Add32~9_sumout ,\d1|Add32~5_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\d1|Mult0~477_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \d1|Mult0~477 .accumulate_clock = "none";
defparam \d1|Mult0~477 .ax_clock = "none";
defparam \d1|Mult0~477 .ax_width = 18;
defparam \d1|Mult0~477 .ay_scan_in_clock = "none";
defparam \d1|Mult0~477 .ay_scan_in_width = 18;
defparam \d1|Mult0~477 .ay_use_scan_in = "false";
defparam \d1|Mult0~477 .az_clock = "none";
defparam \d1|Mult0~477 .bx_clock = "none";
defparam \d1|Mult0~477 .by_clock = "none";
defparam \d1|Mult0~477 .by_use_scan_in = "false";
defparam \d1|Mult0~477 .bz_clock = "none";
defparam \d1|Mult0~477 .coef_a_0 = 0;
defparam \d1|Mult0~477 .coef_a_1 = 0;
defparam \d1|Mult0~477 .coef_a_2 = 0;
defparam \d1|Mult0~477 .coef_a_3 = 0;
defparam \d1|Mult0~477 .coef_a_4 = 0;
defparam \d1|Mult0~477 .coef_a_5 = 0;
defparam \d1|Mult0~477 .coef_a_6 = 0;
defparam \d1|Mult0~477 .coef_a_7 = 0;
defparam \d1|Mult0~477 .coef_b_0 = 0;
defparam \d1|Mult0~477 .coef_b_1 = 0;
defparam \d1|Mult0~477 .coef_b_2 = 0;
defparam \d1|Mult0~477 .coef_b_3 = 0;
defparam \d1|Mult0~477 .coef_b_4 = 0;
defparam \d1|Mult0~477 .coef_b_5 = 0;
defparam \d1|Mult0~477 .coef_b_6 = 0;
defparam \d1|Mult0~477 .coef_b_7 = 0;
defparam \d1|Mult0~477 .coef_sel_a_clock = "none";
defparam \d1|Mult0~477 .coef_sel_b_clock = "none";
defparam \d1|Mult0~477 .delay_scan_out_ay = "false";
defparam \d1|Mult0~477 .delay_scan_out_by = "false";
defparam \d1|Mult0~477 .enable_double_accum = "false";
defparam \d1|Mult0~477 .load_const_clock = "none";
defparam \d1|Mult0~477 .load_const_value = 0;
defparam \d1|Mult0~477 .mode_sub_location = 0;
defparam \d1|Mult0~477 .negate_clock = "none";
defparam \d1|Mult0~477 .operand_source_max = "input";
defparam \d1|Mult0~477 .operand_source_may = "input";
defparam \d1|Mult0~477 .operand_source_mbx = "input";
defparam \d1|Mult0~477 .operand_source_mby = "input";
defparam \d1|Mult0~477 .operation_mode = "m18x18_full";
defparam \d1|Mult0~477 .output_clock = "none";
defparam \d1|Mult0~477 .preadder_subtract_a = "false";
defparam \d1|Mult0~477 .preadder_subtract_b = "false";
defparam \d1|Mult0~477 .result_a_width = 64;
defparam \d1|Mult0~477 .signed_max = "false";
defparam \d1|Mult0~477 .signed_may = "false";
defparam \d1|Mult0~477 .signed_mbx = "false";
defparam \d1|Mult0~477 .signed_mby = "false";
defparam \d1|Mult0~477 .sub_clock = "none";
defparam \d1|Mult0~477 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N0
cyclonev_lcell_comb \d1|Mult1~378 (
// Equation(s):
// \d1|Mult1~378_sumout  = SUM(( !\d1|Mult1~405_resulta  $ (!\d1|Mult1~62  $ (\d1|Mult0~495 )) ) + ( !VCC ) + ( !VCC ))
// \d1|Mult1~379  = CARRY(( !\d1|Mult1~405_resulta  $ (!\d1|Mult1~62  $ (\d1|Mult0~495 )) ) + ( !VCC ) + ( !VCC ))
// \d1|Mult1~380  = SHARE((!\d1|Mult1~405_resulta  & (\d1|Mult1~62  & \d1|Mult0~495 )) # (\d1|Mult1~405_resulta  & ((\d1|Mult0~495 ) # (\d1|Mult1~62 ))))

	.dataa(!\d1|Mult1~405_resulta ),
	.datab(gnd),
	.datac(!\d1|Mult1~62 ),
	.datad(!\d1|Mult0~495 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult1~378_sumout ),
	.cout(\d1|Mult1~379 ),
	.shareout(\d1|Mult1~380 ));
// synopsys translate_off
defparam \d1|Mult1~378 .extended_lut = "off";
defparam \d1|Mult1~378 .lut_mask = 64'h0000055F00005AA5;
defparam \d1|Mult1~378 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N3
cyclonev_lcell_comb \d1|Mult1~382 (
// Equation(s):
// \d1|Mult1~382_sumout  = SUM(( !\d1|Mult1~406  $ (!\d1|Mult0~496  $ (\d1|Mult1~63 )) ) + ( \d1|Mult1~380  ) + ( \d1|Mult1~379  ))
// \d1|Mult1~383  = CARRY(( !\d1|Mult1~406  $ (!\d1|Mult0~496  $ (\d1|Mult1~63 )) ) + ( \d1|Mult1~380  ) + ( \d1|Mult1~379  ))
// \d1|Mult1~384  = SHARE((!\d1|Mult1~406  & (\d1|Mult0~496  & \d1|Mult1~63 )) # (\d1|Mult1~406  & ((\d1|Mult1~63 ) # (\d1|Mult0~496 ))))

	.dataa(gnd),
	.datab(!\d1|Mult1~406 ),
	.datac(!\d1|Mult0~496 ),
	.datad(!\d1|Mult1~63 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult1~379 ),
	.sharein(\d1|Mult1~380 ),
	.combout(),
	.sumout(\d1|Mult1~382_sumout ),
	.cout(\d1|Mult1~383 ),
	.shareout(\d1|Mult1~384 ));
// synopsys translate_off
defparam \d1|Mult1~382 .extended_lut = "off";
defparam \d1|Mult1~382 .lut_mask = 64'h0000033F00003CC3;
defparam \d1|Mult1~382 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N6
cyclonev_lcell_comb \d1|Mult1~386 (
// Equation(s):
// \d1|Mult1~386_sumout  = SUM(( !\d1|Mult1~407  $ (!\d1|Mult1~64  $ (\d1|Mult0~497 )) ) + ( \d1|Mult1~384  ) + ( \d1|Mult1~383  ))
// \d1|Mult1~387  = CARRY(( !\d1|Mult1~407  $ (!\d1|Mult1~64  $ (\d1|Mult0~497 )) ) + ( \d1|Mult1~384  ) + ( \d1|Mult1~383  ))
// \d1|Mult1~388  = SHARE((!\d1|Mult1~407  & (\d1|Mult1~64  & \d1|Mult0~497 )) # (\d1|Mult1~407  & ((\d1|Mult0~497 ) # (\d1|Mult1~64 ))))

	.dataa(!\d1|Mult1~407 ),
	.datab(gnd),
	.datac(!\d1|Mult1~64 ),
	.datad(!\d1|Mult0~497 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult1~383 ),
	.sharein(\d1|Mult1~384 ),
	.combout(),
	.sumout(\d1|Mult1~386_sumout ),
	.cout(\d1|Mult1~387 ),
	.shareout(\d1|Mult1~388 ));
// synopsys translate_off
defparam \d1|Mult1~386 .extended_lut = "off";
defparam \d1|Mult1~386 .lut_mask = 64'h0000055F00005AA5;
defparam \d1|Mult1~386 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N9
cyclonev_lcell_comb \d1|Mult1~390 (
// Equation(s):
// \d1|Mult1~390_sumout  = SUM(( !\d1|Mult1~408  $ (!\d1|Mult0~498  $ (\d1|Mult1~65 )) ) + ( \d1|Mult1~388  ) + ( \d1|Mult1~387  ))
// \d1|Mult1~391  = CARRY(( !\d1|Mult1~408  $ (!\d1|Mult0~498  $ (\d1|Mult1~65 )) ) + ( \d1|Mult1~388  ) + ( \d1|Mult1~387  ))
// \d1|Mult1~392  = SHARE((!\d1|Mult1~408  & (\d1|Mult0~498  & \d1|Mult1~65 )) # (\d1|Mult1~408  & ((\d1|Mult1~65 ) # (\d1|Mult0~498 ))))

	.dataa(gnd),
	.datab(!\d1|Mult1~408 ),
	.datac(!\d1|Mult0~498 ),
	.datad(!\d1|Mult1~65 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult1~387 ),
	.sharein(\d1|Mult1~388 ),
	.combout(),
	.sumout(\d1|Mult1~390_sumout ),
	.cout(\d1|Mult1~391 ),
	.shareout(\d1|Mult1~392 ));
// synopsys translate_off
defparam \d1|Mult1~390 .extended_lut = "off";
defparam \d1|Mult1~390 .lut_mask = 64'h0000033F00003CC3;
defparam \d1|Mult1~390 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N12
cyclonev_lcell_comb \d1|Mult1~17 (
// Equation(s):
// \d1|Mult1~17_sumout  = SUM(( !\d1|Mult1~66  $ (!\d1|Mult0~499  $ (\d1|Mult1~409 )) ) + ( \d1|Mult1~392  ) + ( \d1|Mult1~391  ))
// \d1|Mult1~18  = CARRY(( !\d1|Mult1~66  $ (!\d1|Mult0~499  $ (\d1|Mult1~409 )) ) + ( \d1|Mult1~392  ) + ( \d1|Mult1~391  ))
// \d1|Mult1~19  = SHARE((!\d1|Mult1~66  & (\d1|Mult0~499  & \d1|Mult1~409 )) # (\d1|Mult1~66  & ((\d1|Mult1~409 ) # (\d1|Mult0~499 ))))

	.dataa(gnd),
	.datab(!\d1|Mult1~66 ),
	.datac(!\d1|Mult0~499 ),
	.datad(!\d1|Mult1~409 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult1~391 ),
	.sharein(\d1|Mult1~392 ),
	.combout(),
	.sumout(\d1|Mult1~17_sumout ),
	.cout(\d1|Mult1~18 ),
	.shareout(\d1|Mult1~19 ));
// synopsys translate_off
defparam \d1|Mult1~17 .extended_lut = "off";
defparam \d1|Mult1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \d1|Mult1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N15
cyclonev_lcell_comb \d1|Mult1~21 (
// Equation(s):
// \d1|Mult1~21_sumout  = SUM(( !\d1|Mult1~67  $ (!\d1|Mult0~500  $ (\d1|Mult1~410 )) ) + ( \d1|Mult1~19  ) + ( \d1|Mult1~18  ))
// \d1|Mult1~22  = CARRY(( !\d1|Mult1~67  $ (!\d1|Mult0~500  $ (\d1|Mult1~410 )) ) + ( \d1|Mult1~19  ) + ( \d1|Mult1~18  ))
// \d1|Mult1~23  = SHARE((!\d1|Mult1~67  & (\d1|Mult0~500  & \d1|Mult1~410 )) # (\d1|Mult1~67  & ((\d1|Mult1~410 ) # (\d1|Mult0~500 ))))

	.dataa(!\d1|Mult1~67 ),
	.datab(gnd),
	.datac(!\d1|Mult0~500 ),
	.datad(!\d1|Mult1~410 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult1~18 ),
	.sharein(\d1|Mult1~19 ),
	.combout(),
	.sumout(\d1|Mult1~21_sumout ),
	.cout(\d1|Mult1~22 ),
	.shareout(\d1|Mult1~23 ));
// synopsys translate_off
defparam \d1|Mult1~21 .extended_lut = "off";
defparam \d1|Mult1~21 .lut_mask = 64'h0000055F00005AA5;
defparam \d1|Mult1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N18
cyclonev_lcell_comb \d1|Mult1~25 (
// Equation(s):
// \d1|Mult1~25_sumout  = SUM(( !\d1|Mult1~68  $ (!\d1|Mult0~501  $ (\d1|Mult1~411 )) ) + ( \d1|Mult1~23  ) + ( \d1|Mult1~22  ))
// \d1|Mult1~26  = CARRY(( !\d1|Mult1~68  $ (!\d1|Mult0~501  $ (\d1|Mult1~411 )) ) + ( \d1|Mult1~23  ) + ( \d1|Mult1~22  ))
// \d1|Mult1~27  = SHARE((!\d1|Mult1~68  & (\d1|Mult0~501  & \d1|Mult1~411 )) # (\d1|Mult1~68  & ((\d1|Mult1~411 ) # (\d1|Mult0~501 ))))

	.dataa(!\d1|Mult1~68 ),
	.datab(gnd),
	.datac(!\d1|Mult0~501 ),
	.datad(!\d1|Mult1~411 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult1~22 ),
	.sharein(\d1|Mult1~23 ),
	.combout(),
	.sumout(\d1|Mult1~25_sumout ),
	.cout(\d1|Mult1~26 ),
	.shareout(\d1|Mult1~27 ));
// synopsys translate_off
defparam \d1|Mult1~25 .extended_lut = "off";
defparam \d1|Mult1~25 .lut_mask = 64'h0000055F00005AA5;
defparam \d1|Mult1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N21
cyclonev_lcell_comb \d1|Mult1~29 (
// Equation(s):
// \d1|Mult1~29_sumout  = SUM(( !\d1|Mult1~69  $ (!\d1|Mult1~412  $ (\d1|Mult0~502 )) ) + ( \d1|Mult1~27  ) + ( \d1|Mult1~26  ))
// \d1|Mult1~30  = CARRY(( !\d1|Mult1~69  $ (!\d1|Mult1~412  $ (\d1|Mult0~502 )) ) + ( \d1|Mult1~27  ) + ( \d1|Mult1~26  ))
// \d1|Mult1~31  = SHARE((!\d1|Mult1~69  & (\d1|Mult1~412  & \d1|Mult0~502 )) # (\d1|Mult1~69  & ((\d1|Mult0~502 ) # (\d1|Mult1~412 ))))

	.dataa(gnd),
	.datab(!\d1|Mult1~69 ),
	.datac(!\d1|Mult1~412 ),
	.datad(!\d1|Mult0~502 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult1~26 ),
	.sharein(\d1|Mult1~27 ),
	.combout(),
	.sumout(\d1|Mult1~29_sumout ),
	.cout(\d1|Mult1~30 ),
	.shareout(\d1|Mult1~31 ));
// synopsys translate_off
defparam \d1|Mult1~29 .extended_lut = "off";
defparam \d1|Mult1~29 .lut_mask = 64'h0000033F00003CC3;
defparam \d1|Mult1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N24
cyclonev_lcell_comb \d1|Mult1~33 (
// Equation(s):
// \d1|Mult1~33_sumout  = SUM(( !\d1|Mult0~503  $ (!\d1|Mult1~70  $ (\d1|Mult1~413 )) ) + ( \d1|Mult1~31  ) + ( \d1|Mult1~30  ))
// \d1|Mult1~34  = CARRY(( !\d1|Mult0~503  $ (!\d1|Mult1~70  $ (\d1|Mult1~413 )) ) + ( \d1|Mult1~31  ) + ( \d1|Mult1~30  ))
// \d1|Mult1~35  = SHARE((!\d1|Mult0~503  & (\d1|Mult1~70  & \d1|Mult1~413 )) # (\d1|Mult0~503  & ((\d1|Mult1~413 ) # (\d1|Mult1~70 ))))

	.dataa(gnd),
	.datab(!\d1|Mult0~503 ),
	.datac(!\d1|Mult1~70 ),
	.datad(!\d1|Mult1~413 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult1~30 ),
	.sharein(\d1|Mult1~31 ),
	.combout(),
	.sumout(\d1|Mult1~33_sumout ),
	.cout(\d1|Mult1~34 ),
	.shareout(\d1|Mult1~35 ));
// synopsys translate_off
defparam \d1|Mult1~33 .extended_lut = "off";
defparam \d1|Mult1~33 .lut_mask = 64'h0000033F00003CC3;
defparam \d1|Mult1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N27
cyclonev_lcell_comb \d1|Mult1~394 (
// Equation(s):
// \d1|Mult1~394_sumout  = SUM(( !\d1|Mult0~504  $ (!\d1|Mult1~71  $ (\d1|Mult1~414 )) ) + ( \d1|Mult1~35  ) + ( \d1|Mult1~34  ))
// \d1|Mult1~395  = CARRY(( !\d1|Mult0~504  $ (!\d1|Mult1~71  $ (\d1|Mult1~414 )) ) + ( \d1|Mult1~35  ) + ( \d1|Mult1~34  ))
// \d1|Mult1~396  = SHARE((!\d1|Mult0~504  & (\d1|Mult1~71  & \d1|Mult1~414 )) # (\d1|Mult0~504  & ((\d1|Mult1~414 ) # (\d1|Mult1~71 ))))

	.dataa(!\d1|Mult0~504 ),
	.datab(gnd),
	.datac(!\d1|Mult1~71 ),
	.datad(!\d1|Mult1~414 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult1~34 ),
	.sharein(\d1|Mult1~35 ),
	.combout(),
	.sumout(\d1|Mult1~394_sumout ),
	.cout(\d1|Mult1~395 ),
	.shareout(\d1|Mult1~396 ));
// synopsys translate_off
defparam \d1|Mult1~394 .extended_lut = "off";
defparam \d1|Mult1~394 .lut_mask = 64'h0000055F00005AA5;
defparam \d1|Mult1~394 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N30
cyclonev_lcell_comb \d1|Mult1~1 (
// Equation(s):
// \d1|Mult1~1_sumout  = SUM(( !\d1|Mult1~72  $ (!\d1|Mult1~415  $ (\d1|Mult0~505 )) ) + ( \d1|Mult1~396  ) + ( \d1|Mult1~395  ))
// \d1|Mult1~2  = CARRY(( !\d1|Mult1~72  $ (!\d1|Mult1~415  $ (\d1|Mult0~505 )) ) + ( \d1|Mult1~396  ) + ( \d1|Mult1~395  ))
// \d1|Mult1~3  = SHARE((!\d1|Mult1~72  & (\d1|Mult1~415  & \d1|Mult0~505 )) # (\d1|Mult1~72  & ((\d1|Mult0~505 ) # (\d1|Mult1~415 ))))

	.dataa(gnd),
	.datab(!\d1|Mult1~72 ),
	.datac(!\d1|Mult1~415 ),
	.datad(!\d1|Mult0~505 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult1~395 ),
	.sharein(\d1|Mult1~396 ),
	.combout(),
	.sumout(\d1|Mult1~1_sumout ),
	.cout(\d1|Mult1~2 ),
	.shareout(\d1|Mult1~3 ));
// synopsys translate_off
defparam \d1|Mult1~1 .extended_lut = "off";
defparam \d1|Mult1~1 .lut_mask = 64'h0000033F00003CC3;
defparam \d1|Mult1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N33
cyclonev_lcell_comb \d1|Mult1~5 (
// Equation(s):
// \d1|Mult1~5_sumout  = SUM(( !\d1|Mult1~73  $ (!\d1|Mult1~416  $ (\d1|Mult0~506 )) ) + ( \d1|Mult1~3  ) + ( \d1|Mult1~2  ))
// \d1|Mult1~6  = CARRY(( !\d1|Mult1~73  $ (!\d1|Mult1~416  $ (\d1|Mult0~506 )) ) + ( \d1|Mult1~3  ) + ( \d1|Mult1~2  ))
// \d1|Mult1~7  = SHARE((!\d1|Mult1~73  & (\d1|Mult1~416  & \d1|Mult0~506 )) # (\d1|Mult1~73  & ((\d1|Mult0~506 ) # (\d1|Mult1~416 ))))

	.dataa(!\d1|Mult1~73 ),
	.datab(gnd),
	.datac(!\d1|Mult1~416 ),
	.datad(!\d1|Mult0~506 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult1~2 ),
	.sharein(\d1|Mult1~3 ),
	.combout(),
	.sumout(\d1|Mult1~5_sumout ),
	.cout(\d1|Mult1~6 ),
	.shareout(\d1|Mult1~7 ));
// synopsys translate_off
defparam \d1|Mult1~5 .extended_lut = "off";
defparam \d1|Mult1~5 .lut_mask = 64'h0000055F00005AA5;
defparam \d1|Mult1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N36
cyclonev_lcell_comb \d1|Mult1~9 (
// Equation(s):
// \d1|Mult1~9_sumout  = SUM(( !\d1|Mult1~74  $ (!\d1|Mult0~507  $ (\d1|Mult1~417 )) ) + ( \d1|Mult1~7  ) + ( \d1|Mult1~6  ))
// \d1|Mult1~10  = CARRY(( !\d1|Mult1~74  $ (!\d1|Mult0~507  $ (\d1|Mult1~417 )) ) + ( \d1|Mult1~7  ) + ( \d1|Mult1~6  ))
// \d1|Mult1~11  = SHARE((!\d1|Mult1~74  & (\d1|Mult0~507  & \d1|Mult1~417 )) # (\d1|Mult1~74  & ((\d1|Mult1~417 ) # (\d1|Mult0~507 ))))

	.dataa(!\d1|Mult1~74 ),
	.datab(gnd),
	.datac(!\d1|Mult0~507 ),
	.datad(!\d1|Mult1~417 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult1~6 ),
	.sharein(\d1|Mult1~7 ),
	.combout(),
	.sumout(\d1|Mult1~9_sumout ),
	.cout(\d1|Mult1~10 ),
	.shareout(\d1|Mult1~11 ));
// synopsys translate_off
defparam \d1|Mult1~9 .extended_lut = "off";
defparam \d1|Mult1~9 .lut_mask = 64'h0000055F00005AA5;
defparam \d1|Mult1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X21_Y54_N39
cyclonev_lcell_comb \d1|Mult1~13 (
// Equation(s):
// \d1|Mult1~13_sumout  = SUM(( !\d1|Mult1~75  $ (!\d1|Mult1~418  $ (\d1|Mult0~508 )) ) + ( \d1|Mult1~11  ) + ( \d1|Mult1~10  ))

	.dataa(gnd),
	.datab(!\d1|Mult1~75 ),
	.datac(!\d1|Mult1~418 ),
	.datad(!\d1|Mult0~508 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult1~10 ),
	.sharein(\d1|Mult1~11 ),
	.combout(),
	.sumout(\d1|Mult1~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mult1~13 .extended_lut = "off";
defparam \d1|Mult1~13 .lut_mask = 64'h0000000000003CC3;
defparam \d1|Mult1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N0
cyclonev_lcell_comb \d1|Mult0~73 (
// Equation(s):
// \d1|Mult0~73_sumout  = SUM(( \d1|Mult0~477_resulta  ) + ( \d1|Mult1~44_resulta  ) + ( !VCC ))
// \d1|Mult0~74  = CARRY(( \d1|Mult0~477_resulta  ) + ( \d1|Mult1~44_resulta  ) + ( !VCC ))

	.dataa(!\d1|Mult0~477_resulta ),
	.datab(gnd),
	.datac(!\d1|Mult1~44_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~73_sumout ),
	.cout(\d1|Mult0~74 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~73 .extended_lut = "off";
defparam \d1|Mult0~73 .lut_mask = 64'h0000F0F000005555;
defparam \d1|Mult0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N3
cyclonev_lcell_comb \d1|Mult0~77 (
// Equation(s):
// \d1|Mult0~77_sumout  = SUM(( \d1|Mult0~478  ) + ( \d1|Mult1~45  ) + ( \d1|Mult0~74  ))
// \d1|Mult0~78  = CARRY(( \d1|Mult0~478  ) + ( \d1|Mult1~45  ) + ( \d1|Mult0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult1~45 ),
	.datad(!\d1|Mult0~478 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~77_sumout ),
	.cout(\d1|Mult0~78 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~77 .extended_lut = "off";
defparam \d1|Mult0~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N6
cyclonev_lcell_comb \d1|Mult0~57 (
// Equation(s):
// \d1|Mult0~57_sumout  = SUM(( \d1|Mult1~46  ) + ( \d1|Mult0~479  ) + ( \d1|Mult0~78  ))
// \d1|Mult0~58  = CARRY(( \d1|Mult1~46  ) + ( \d1|Mult0~479  ) + ( \d1|Mult0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult0~479 ),
	.datad(!\d1|Mult1~46 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~57_sumout ),
	.cout(\d1|Mult0~58 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~57 .extended_lut = "off";
defparam \d1|Mult0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N9
cyclonev_lcell_comb \d1|Mult0~61 (
// Equation(s):
// \d1|Mult0~61_sumout  = SUM(( \d1|Mult1~47  ) + ( \d1|Mult0~480  ) + ( \d1|Mult0~58  ))
// \d1|Mult0~62  = CARRY(( \d1|Mult1~47  ) + ( \d1|Mult0~480  ) + ( \d1|Mult0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult0~480 ),
	.datad(!\d1|Mult1~47 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~61_sumout ),
	.cout(\d1|Mult0~62 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~61 .extended_lut = "off";
defparam \d1|Mult0~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N12
cyclonev_lcell_comb \d1|Mult0~65 (
// Equation(s):
// \d1|Mult0~65_sumout  = SUM(( \d1|Mult0~481  ) + ( \d1|Mult1~48  ) + ( \d1|Mult0~62  ))
// \d1|Mult0~66  = CARRY(( \d1|Mult0~481  ) + ( \d1|Mult1~48  ) + ( \d1|Mult0~62  ))

	.dataa(gnd),
	.datab(!\d1|Mult1~48 ),
	.datac(!\d1|Mult0~481 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~65_sumout ),
	.cout(\d1|Mult0~66 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~65 .extended_lut = "off";
defparam \d1|Mult0~65 .lut_mask = 64'h0000CCCC00000F0F;
defparam \d1|Mult0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N15
cyclonev_lcell_comb \d1|Mult0~69 (
// Equation(s):
// \d1|Mult0~69_sumout  = SUM(( \d1|Mult0~482  ) + ( \d1|Mult1~49  ) + ( \d1|Mult0~66  ))
// \d1|Mult0~70  = CARRY(( \d1|Mult0~482  ) + ( \d1|Mult1~49  ) + ( \d1|Mult0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult1~49 ),
	.datad(!\d1|Mult0~482 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~69_sumout ),
	.cout(\d1|Mult0~70 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~69 .extended_lut = "off";
defparam \d1|Mult0~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N18
cyclonev_lcell_comb \d1|Mult0~121 (
// Equation(s):
// \d1|Mult0~121_sumout  = SUM(( \d1|Mult1~50  ) + ( \d1|Mult0~483  ) + ( \d1|Mult0~70  ))
// \d1|Mult0~122  = CARRY(( \d1|Mult1~50  ) + ( \d1|Mult0~483  ) + ( \d1|Mult0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult0~483 ),
	.datad(!\d1|Mult1~50 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~121_sumout ),
	.cout(\d1|Mult0~122 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~121 .extended_lut = "off";
defparam \d1|Mult0~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N21
cyclonev_lcell_comb \d1|Mult0~125 (
// Equation(s):
// \d1|Mult0~125_sumout  = SUM(( \d1|Mult0~484  ) + ( \d1|Mult1~51  ) + ( \d1|Mult0~122  ))
// \d1|Mult0~126  = CARRY(( \d1|Mult0~484  ) + ( \d1|Mult1~51  ) + ( \d1|Mult0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult1~51 ),
	.datad(!\d1|Mult0~484 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~125_sumout ),
	.cout(\d1|Mult0~126 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~125 .extended_lut = "off";
defparam \d1|Mult0~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N24
cyclonev_lcell_comb \d1|Mult0~101 (
// Equation(s):
// \d1|Mult0~101_sumout  = SUM(( \d1|Mult1~52  ) + ( \d1|Mult0~485  ) + ( \d1|Mult0~126  ))
// \d1|Mult0~102  = CARRY(( \d1|Mult1~52  ) + ( \d1|Mult0~485  ) + ( \d1|Mult0~126  ))

	.dataa(gnd),
	.datab(!\d1|Mult0~485 ),
	.datac(gnd),
	.datad(!\d1|Mult1~52 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~101_sumout ),
	.cout(\d1|Mult0~102 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~101 .extended_lut = "off";
defparam \d1|Mult0~101 .lut_mask = 64'h0000CCCC000000FF;
defparam \d1|Mult0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N27
cyclonev_lcell_comb \d1|Mult0~105 (
// Equation(s):
// \d1|Mult0~105_sumout  = SUM(( \d1|Mult0~486  ) + ( \d1|Mult1~53  ) + ( \d1|Mult0~102  ))
// \d1|Mult0~106  = CARRY(( \d1|Mult0~486  ) + ( \d1|Mult1~53  ) + ( \d1|Mult0~102  ))

	.dataa(!\d1|Mult1~53 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Mult0~486 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~105_sumout ),
	.cout(\d1|Mult0~106 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~105 .extended_lut = "off";
defparam \d1|Mult0~105 .lut_mask = 64'h0000AAAA000000FF;
defparam \d1|Mult0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N30
cyclonev_lcell_comb \d1|Mult0~109 (
// Equation(s):
// \d1|Mult0~109_sumout  = SUM(( \d1|Mult0~487  ) + ( \d1|Mult1~54  ) + ( \d1|Mult0~106  ))
// \d1|Mult0~110  = CARRY(( \d1|Mult0~487  ) + ( \d1|Mult1~54  ) + ( \d1|Mult0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult1~54 ),
	.datad(!\d1|Mult0~487 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~109_sumout ),
	.cout(\d1|Mult0~110 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~109 .extended_lut = "off";
defparam \d1|Mult0~109 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N33
cyclonev_lcell_comb \d1|Mult0~113 (
// Equation(s):
// \d1|Mult0~113_sumout  = SUM(( \d1|Mult0~488  ) + ( \d1|Mult1~55  ) + ( \d1|Mult0~110  ))
// \d1|Mult0~114  = CARRY(( \d1|Mult0~488  ) + ( \d1|Mult1~55  ) + ( \d1|Mult0~110  ))

	.dataa(!\d1|Mult1~55 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Mult0~488 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~113_sumout ),
	.cout(\d1|Mult0~114 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~113 .extended_lut = "off";
defparam \d1|Mult0~113 .lut_mask = 64'h0000AAAA000000FF;
defparam \d1|Mult0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N36
cyclonev_lcell_comb \d1|Mult0~37 (
// Equation(s):
// \d1|Mult0~37_sumout  = SUM(( \d1|Mult0~489  ) + ( \d1|Mult1~56  ) + ( \d1|Mult0~114  ))
// \d1|Mult0~38  = CARRY(( \d1|Mult0~489  ) + ( \d1|Mult1~56  ) + ( \d1|Mult0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult1~56 ),
	.datad(!\d1|Mult0~489 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~37_sumout ),
	.cout(\d1|Mult0~38 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~37 .extended_lut = "off";
defparam \d1|Mult0~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N39
cyclonev_lcell_comb \d1|Mult0~41 (
// Equation(s):
// \d1|Mult0~41_sumout  = SUM(( \d1|Mult0~490  ) + ( \d1|Mult1~57  ) + ( \d1|Mult0~38  ))
// \d1|Mult0~42  = CARRY(( \d1|Mult0~490  ) + ( \d1|Mult1~57  ) + ( \d1|Mult0~38  ))

	.dataa(gnd),
	.datab(!\d1|Mult1~57 ),
	.datac(gnd),
	.datad(!\d1|Mult0~490 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~41_sumout ),
	.cout(\d1|Mult0~42 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~41 .extended_lut = "off";
defparam \d1|Mult0~41 .lut_mask = 64'h0000CCCC000000FF;
defparam \d1|Mult0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N42
cyclonev_lcell_comb \d1|Mult0~45 (
// Equation(s):
// \d1|Mult0~45_sumout  = SUM(( \d1|Mult1~58  ) + ( \d1|Mult0~491  ) + ( \d1|Mult0~42  ))
// \d1|Mult0~46  = CARRY(( \d1|Mult1~58  ) + ( \d1|Mult0~491  ) + ( \d1|Mult0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult0~491 ),
	.datad(!\d1|Mult1~58 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~45_sumout ),
	.cout(\d1|Mult0~46 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~45 .extended_lut = "off";
defparam \d1|Mult0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N45
cyclonev_lcell_comb \d1|Mult0~49 (
// Equation(s):
// \d1|Mult0~49_sumout  = SUM(( \d1|Mult0~492  ) + ( \d1|Mult1~59  ) + ( \d1|Mult0~46  ))
// \d1|Mult0~50  = CARRY(( \d1|Mult0~492  ) + ( \d1|Mult1~59  ) + ( \d1|Mult0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult1~59 ),
	.datad(!\d1|Mult0~492 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~49_sumout ),
	.cout(\d1|Mult0~50 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~49 .extended_lut = "off";
defparam \d1|Mult0~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N48
cyclonev_lcell_comb \d1|Mult0~53 (
// Equation(s):
// \d1|Mult0~53_sumout  = SUM(( \d1|Mult1~60  ) + ( \d1|Mult0~493  ) + ( \d1|Mult0~50  ))
// \d1|Mult0~54  = CARRY(( \d1|Mult1~60  ) + ( \d1|Mult0~493  ) + ( \d1|Mult0~50  ))

	.dataa(gnd),
	.datab(!\d1|Mult0~493 ),
	.datac(gnd),
	.datad(!\d1|Mult1~60 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~53_sumout ),
	.cout(\d1|Mult0~54 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~53 .extended_lut = "off";
defparam \d1|Mult0~53 .lut_mask = 64'h0000CCCC000000FF;
defparam \d1|Mult0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N51
cyclonev_lcell_comb \d1|Mult0~117 (
// Equation(s):
// \d1|Mult0~117_sumout  = SUM(( \d1|Mult0~494  ) + ( \d1|Mult1~61  ) + ( \d1|Mult0~54  ))
// \d1|Mult0~118  = CARRY(( \d1|Mult0~494  ) + ( \d1|Mult1~61  ) + ( \d1|Mult0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult1~61 ),
	.datad(!\d1|Mult0~494 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~117_sumout ),
	.cout(\d1|Mult0~118 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~117 .extended_lut = "off";
defparam \d1|Mult0~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N54
cyclonev_lcell_comb \d1|Mult0~81 (
// Equation(s):
// \d1|Mult0~81_sumout  = SUM(( \d1|Mult1~378_sumout  ) + ( \d1|Mult0~136_resulta  ) + ( \d1|Mult0~118  ))
// \d1|Mult0~82  = CARRY(( \d1|Mult1~378_sumout  ) + ( \d1|Mult0~136_resulta  ) + ( \d1|Mult0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult0~136_resulta ),
	.datad(!\d1|Mult1~378_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~81_sumout ),
	.cout(\d1|Mult0~82 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~81 .extended_lut = "off";
defparam \d1|Mult0~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y55_N57
cyclonev_lcell_comb \d1|Mult0~85 (
// Equation(s):
// \d1|Mult0~85_sumout  = SUM(( \d1|Mult1~382_sumout  ) + ( \d1|Mult0~137  ) + ( \d1|Mult0~82  ))
// \d1|Mult0~86  = CARRY(( \d1|Mult1~382_sumout  ) + ( \d1|Mult0~137  ) + ( \d1|Mult0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult0~137 ),
	.datad(!\d1|Mult1~382_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~85_sumout ),
	.cout(\d1|Mult0~86 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~85 .extended_lut = "off";
defparam \d1|Mult0~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N0
cyclonev_lcell_comb \d1|Mult0~89 (
// Equation(s):
// \d1|Mult0~89_sumout  = SUM(( \d1|Mult1~386_sumout  ) + ( \d1|Mult0~138  ) + ( \d1|Mult0~86  ))
// \d1|Mult0~90  = CARRY(( \d1|Mult1~386_sumout  ) + ( \d1|Mult0~138  ) + ( \d1|Mult0~86  ))

	.dataa(gnd),
	.datab(!\d1|Mult0~138 ),
	.datac(!\d1|Mult1~386_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~89_sumout ),
	.cout(\d1|Mult0~90 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~89 .extended_lut = "off";
defparam \d1|Mult0~89 .lut_mask = 64'h0000CCCC00000F0F;
defparam \d1|Mult0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N3
cyclonev_lcell_comb \d1|Mult0~93 (
// Equation(s):
// \d1|Mult0~93_sumout  = SUM(( \d1|Mult1~390_sumout  ) + ( \d1|Mult0~139  ) + ( \d1|Mult0~90  ))
// \d1|Mult0~94  = CARRY(( \d1|Mult1~390_sumout  ) + ( \d1|Mult0~139  ) + ( \d1|Mult0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult0~139 ),
	.datad(!\d1|Mult1~390_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~93_sumout ),
	.cout(\d1|Mult0~94 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~93 .extended_lut = "off";
defparam \d1|Mult0~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N6
cyclonev_lcell_comb \d1|Mult0~17 (
// Equation(s):
// \d1|Mult0~17_sumout  = SUM(( \d1|Mult1~17_sumout  ) + ( \d1|Mult0~140  ) + ( \d1|Mult0~94  ))
// \d1|Mult0~18  = CARRY(( \d1|Mult1~17_sumout  ) + ( \d1|Mult0~140  ) + ( \d1|Mult0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult0~140 ),
	.datad(!\d1|Mult1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~17_sumout ),
	.cout(\d1|Mult0~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~17 .extended_lut = "off";
defparam \d1|Mult0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N9
cyclonev_lcell_comb \d1|Mult0~21 (
// Equation(s):
// \d1|Mult0~21_sumout  = SUM(( \d1|Mult1~21_sumout  ) + ( \d1|Mult0~141  ) + ( \d1|Mult0~18  ))
// \d1|Mult0~22  = CARRY(( \d1|Mult1~21_sumout  ) + ( \d1|Mult0~141  ) + ( \d1|Mult0~18  ))

	.dataa(!\d1|Mult0~141 ),
	.datab(gnd),
	.datac(!\d1|Mult1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~21_sumout ),
	.cout(\d1|Mult0~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~21 .extended_lut = "off";
defparam \d1|Mult0~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \d1|Mult0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N12
cyclonev_lcell_comb \d1|Mult0~25 (
// Equation(s):
// \d1|Mult0~25_sumout  = SUM(( \d1|Mult1~25_sumout  ) + ( \d1|Mult0~142  ) + ( \d1|Mult0~22  ))
// \d1|Mult0~26  = CARRY(( \d1|Mult1~25_sumout  ) + ( \d1|Mult0~142  ) + ( \d1|Mult0~22  ))

	.dataa(gnd),
	.datab(!\d1|Mult1~25_sumout ),
	.datac(!\d1|Mult0~142 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~25_sumout ),
	.cout(\d1|Mult0~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~25 .extended_lut = "off";
defparam \d1|Mult0~25 .lut_mask = 64'h0000F0F000003333;
defparam \d1|Mult0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N15
cyclonev_lcell_comb \d1|Mult0~29 (
// Equation(s):
// \d1|Mult0~29_sumout  = SUM(( \d1|Mult1~29_sumout  ) + ( \d1|Mult0~143  ) + ( \d1|Mult0~26  ))
// \d1|Mult0~30  = CARRY(( \d1|Mult1~29_sumout  ) + ( \d1|Mult0~143  ) + ( \d1|Mult0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult0~143 ),
	.datad(!\d1|Mult1~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~29_sumout ),
	.cout(\d1|Mult0~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~29 .extended_lut = "off";
defparam \d1|Mult0~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N18
cyclonev_lcell_comb \d1|Mult0~33 (
// Equation(s):
// \d1|Mult0~33_sumout  = SUM(( \d1|Mult1~33_sumout  ) + ( \d1|Mult0~144  ) + ( \d1|Mult0~30  ))
// \d1|Mult0~34  = CARRY(( \d1|Mult1~33_sumout  ) + ( \d1|Mult0~144  ) + ( \d1|Mult0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult0~144 ),
	.datad(!\d1|Mult1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~33_sumout ),
	.cout(\d1|Mult0~34 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~33 .extended_lut = "off";
defparam \d1|Mult0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N21
cyclonev_lcell_comb \d1|Mult0~97 (
// Equation(s):
// \d1|Mult0~97_sumout  = SUM(( \d1|Mult1~394_sumout  ) + ( \d1|Mult0~145  ) + ( \d1|Mult0~34  ))
// \d1|Mult0~98  = CARRY(( \d1|Mult1~394_sumout  ) + ( \d1|Mult0~145  ) + ( \d1|Mult0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult0~145 ),
	.datad(!\d1|Mult1~394_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~97_sumout ),
	.cout(\d1|Mult0~98 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~97 .extended_lut = "off";
defparam \d1|Mult0~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N24
cyclonev_lcell_comb \d1|Mult0~1 (
// Equation(s):
// \d1|Mult0~1_sumout  = SUM(( \d1|Mult1~1_sumout  ) + ( \d1|Mult0~146  ) + ( \d1|Mult0~98  ))
// \d1|Mult0~2  = CARRY(( \d1|Mult1~1_sumout  ) + ( \d1|Mult0~146  ) + ( \d1|Mult0~98  ))

	.dataa(gnd),
	.datab(!\d1|Mult0~146 ),
	.datac(gnd),
	.datad(!\d1|Mult1~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~1_sumout ),
	.cout(\d1|Mult0~2 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~1 .extended_lut = "off";
defparam \d1|Mult0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \d1|Mult0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N27
cyclonev_lcell_comb \d1|Mult0~5 (
// Equation(s):
// \d1|Mult0~5_sumout  = SUM(( \d1|Mult1~5_sumout  ) + ( \d1|Mult0~147  ) + ( \d1|Mult0~2  ))
// \d1|Mult0~6  = CARRY(( \d1|Mult1~5_sumout  ) + ( \d1|Mult0~147  ) + ( \d1|Mult0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult0~147 ),
	.datad(!\d1|Mult1~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~5_sumout ),
	.cout(\d1|Mult0~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~5 .extended_lut = "off";
defparam \d1|Mult0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N30
cyclonev_lcell_comb \d1|Mult0~9 (
// Equation(s):
// \d1|Mult0~9_sumout  = SUM(( \d1|Mult1~9_sumout  ) + ( \d1|Mult0~148  ) + ( \d1|Mult0~6  ))
// \d1|Mult0~10  = CARRY(( \d1|Mult1~9_sumout  ) + ( \d1|Mult0~148  ) + ( \d1|Mult0~6  ))

	.dataa(!\d1|Mult0~148 ),
	.datab(gnd),
	.datac(!\d1|Mult1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~9_sumout ),
	.cout(\d1|Mult0~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~9 .extended_lut = "off";
defparam \d1|Mult0~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \d1|Mult0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N33
cyclonev_lcell_comb \d1|Mult0~13 (
// Equation(s):
// \d1|Mult0~13_sumout  = SUM(( \d1|Mult1~13_sumout  ) + ( \d1|Mult0~149  ) + ( \d1|Mult0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult0~149 ),
	.datad(!\d1|Mult1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mult0~13 .extended_lut = "off";
defparam \d1|Mult0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N24
cyclonev_lcell_comb \d1|LessThan12~3 (
// Equation(s):
// \d1|LessThan12~3_combout  = ( !\d1|Mult0~125_sumout  & ( !\d1|Mult0~121_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\d1|Mult0~125_sumout ),
	.dataf(!\d1|Mult0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan12~3 .extended_lut = "off";
defparam \d1|LessThan12~3 .lut_mask = 64'hFFFF000000000000;
defparam \d1|LessThan12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y54_N45
cyclonev_lcell_comb \d1|LessThan12~4 (
// Equation(s):
// \d1|LessThan12~4_combout  = ( !\d1|Mult0~109_sumout  & ( !\d1|Mult0~113_sumout  & ( (\d1|LessThan12~3_combout  & (!\d1|Mult0~105_sumout  & (!\d1|Mult0~101_sumout  & !\d1|Mult0~117_sumout ))) ) ) )

	.dataa(!\d1|LessThan12~3_combout ),
	.datab(!\d1|Mult0~105_sumout ),
	.datac(!\d1|Mult0~101_sumout ),
	.datad(!\d1|Mult0~117_sumout ),
	.datae(!\d1|Mult0~109_sumout ),
	.dataf(!\d1|Mult0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan12~4 .extended_lut = "off";
defparam \d1|LessThan12~4 .lut_mask = 64'h4000000000000000;
defparam \d1|LessThan12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N48
cyclonev_lcell_comb \d1|LessThan12~5 (
// Equation(s):
// \d1|LessThan12~5_combout  = ( !\d1|Mult0~89_sumout  & ( \d1|LessThan12~4_combout  & ( (!\d1|Mult0~93_sumout  & (!\d1|Mult0~81_sumout  & (!\d1|Mult0~97_sumout  & !\d1|Mult0~85_sumout ))) ) ) )

	.dataa(!\d1|Mult0~93_sumout ),
	.datab(!\d1|Mult0~81_sumout ),
	.datac(!\d1|Mult0~97_sumout ),
	.datad(!\d1|Mult0~85_sumout ),
	.datae(!\d1|Mult0~89_sumout ),
	.dataf(!\d1|LessThan12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan12~5 .extended_lut = "off";
defparam \d1|LessThan12~5 .lut_mask = 64'h0000000080000000;
defparam \d1|LessThan12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N24
cyclonev_lcell_comb \d1|LessThan12~0 (
// Equation(s):
// \d1|LessThan12~0_combout  = ( \d1|Mult0~73_sumout  & ( \d1|Mult0~65_sumout  & ( (\d1|Mult0~57_sumout  & (\d1|Mult0~61_sumout  & \d1|Mult0~69_sumout )) ) ) ) # ( !\d1|Mult0~73_sumout  & ( \d1|Mult0~65_sumout  & ( (\d1|Mult0~57_sumout  & 
// (\d1|Mult0~77_sumout  & (\d1|Mult0~61_sumout  & \d1|Mult0~69_sumout ))) ) ) )

	.dataa(!\d1|Mult0~57_sumout ),
	.datab(!\d1|Mult0~77_sumout ),
	.datac(!\d1|Mult0~61_sumout ),
	.datad(!\d1|Mult0~69_sumout ),
	.datae(!\d1|Mult0~73_sumout ),
	.dataf(!\d1|Mult0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan12~0 .extended_lut = "off";
defparam \d1|LessThan12~0 .lut_mask = 64'h0000000000010005;
defparam \d1|LessThan12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N54
cyclonev_lcell_comb \d1|LessThan12~1 (
// Equation(s):
// \d1|LessThan12~1_combout  = ( !\d1|Mult0~41_sumout  & ( !\d1|LessThan12~0_combout  & ( (!\d1|Mult0~53_sumout  & (!\d1|Mult0~45_sumout  & (!\d1|Mult0~49_sumout  & !\d1|Mult0~37_sumout ))) ) ) )

	.dataa(!\d1|Mult0~53_sumout ),
	.datab(!\d1|Mult0~45_sumout ),
	.datac(!\d1|Mult0~49_sumout ),
	.datad(!\d1|Mult0~37_sumout ),
	.datae(!\d1|Mult0~41_sumout ),
	.dataf(!\d1|LessThan12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan12~1 .extended_lut = "off";
defparam \d1|LessThan12~1 .lut_mask = 64'h8000000000000000;
defparam \d1|LessThan12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N54
cyclonev_lcell_comb \d1|LessThan12~2 (
// Equation(s):
// \d1|LessThan12~2_combout  = ( \d1|LessThan12~1_combout  & ( !\d1|Mult0~29_sumout  & ( (!\d1|Mult0~21_sumout  & (!\d1|Mult0~25_sumout  & (!\d1|Mult0~33_sumout  & !\d1|Mult0~17_sumout ))) ) ) )

	.dataa(!\d1|Mult0~21_sumout ),
	.datab(!\d1|Mult0~25_sumout ),
	.datac(!\d1|Mult0~33_sumout ),
	.datad(!\d1|Mult0~17_sumout ),
	.datae(!\d1|LessThan12~1_combout ),
	.dataf(!\d1|Mult0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan12~2 .extended_lut = "off";
defparam \d1|LessThan12~2 .lut_mask = 64'h0000800000000000;
defparam \d1|LessThan12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N42
cyclonev_lcell_comb \d1|LessThan12~6 (
// Equation(s):
// \d1|LessThan12~6_combout  = ( \d1|LessThan12~2_combout  & ( !\d1|Mult0~1_sumout  & ( (!\d1|Mult0~13_sumout  & (!\d1|Mult0~9_sumout  & (!\d1|Mult0~5_sumout  & \d1|LessThan12~5_combout ))) ) ) )

	.dataa(!\d1|Mult0~13_sumout ),
	.datab(!\d1|Mult0~9_sumout ),
	.datac(!\d1|Mult0~5_sumout ),
	.datad(!\d1|LessThan12~5_combout ),
	.datae(!\d1|LessThan12~2_combout ),
	.dataf(!\d1|Mult0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan12~6 .extended_lut = "off";
defparam \d1|LessThan12~6 .lut_mask = 64'h0000008000000000;
defparam \d1|LessThan12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N51
cyclonev_lcell_comb \d1|colour~0 (
// Equation(s):
// \d1|colour~0_combout  = ( !\d1|y [6] & ( \d1|y[3]~DUPLICATE_q  & ( (!\d1|y [2] & (!\d1|y [7] & !\d1|y [5])) ) ) ) # ( \d1|y [6] & ( !\d1|y[3]~DUPLICATE_q  & ( (\d1|y [2] & (\d1|y [7] & \d1|y [5])) ) ) )

	.dataa(!\d1|y [2]),
	.datab(!\d1|y [7]),
	.datac(!\d1|y [5]),
	.datad(gnd),
	.datae(!\d1|y [6]),
	.dataf(!\d1|y[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|colour~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|colour~0 .extended_lut = "off";
defparam \d1|colour~0 .lut_mask = 64'h0000010180800000;
defparam \d1|colour~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N21
cyclonev_lcell_comb \d1|colour~1 (
// Equation(s):
// \d1|colour~1_combout  = ( \d1|colour~0_combout  & ( (!\d1|y [0] & (\d1|y [1] & !\d1|y [4])) ) )

	.dataa(!\d1|y [0]),
	.datab(!\d1|y [1]),
	.datac(!\d1|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|colour~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|colour~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|colour~1 .extended_lut = "off";
defparam \d1|colour~1 .lut_mask = 64'h0000000020202020;
defparam \d1|colour~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N42
cyclonev_lcell_comb \d1|always4~3 (
// Equation(s):
// \d1|always4~3_combout  = ( \d1|y[3]~DUPLICATE_q  & ( \d1|y [1] & ( (!\d1|y [4] & (((!\d1|y [6])))) # (\d1|y [4] & (\d1|y [6] & ((\d1|y [2]) # (\d1|y [0])))) ) ) ) # ( !\d1|y[3]~DUPLICATE_q  & ( \d1|y [1] & ( (!\d1|y [4] & !\d1|y [6]) ) ) ) # ( 
// \d1|y[3]~DUPLICATE_q  & ( !\d1|y [1] & ( (!\d1|y [4] & (!\d1|y [6])) # (\d1|y [4] & (\d1|y [6] & \d1|y [2])) ) ) ) # ( !\d1|y[3]~DUPLICATE_q  & ( !\d1|y [1] & ( (!\d1|y [6] & ((!\d1|y [4]) # (!\d1|y [2]))) ) ) )

	.dataa(!\d1|y [0]),
	.datab(!\d1|y [4]),
	.datac(!\d1|y [6]),
	.datad(!\d1|y [2]),
	.datae(!\d1|y[3]~DUPLICATE_q ),
	.dataf(!\d1|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always4~3 .extended_lut = "off";
defparam \d1|always4~3 .lut_mask = 64'hF0C0C0C3C0C0C1C3;
defparam \d1|always4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N36
cyclonev_lcell_comb \d1|always4~5 (
// Equation(s):
// \d1|always4~5_combout  = ( !\d1|x [7] & ( (!\d1|x [4] & ((!\d1|x [2]) # ((!\d1|x [1]) # (!\d1|x[3]~DUPLICATE_q )))) ) )

	.dataa(!\d1|x [4]),
	.datab(!\d1|x [2]),
	.datac(!\d1|x [1]),
	.datad(!\d1|x[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\d1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always4~5 .extended_lut = "off";
defparam \d1|always4~5 .lut_mask = 64'hAAA8AAA800000000;
defparam \d1|always4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N48
cyclonev_lcell_comb \d1|always4~4 (
// Equation(s):
// \d1|always4~4_combout  = ( !\d1|y [7] & ( (!\d1|x [8] & ((!\d1|x[6]~DUPLICATE_q  & (\d1|x [7])) # (\d1|x[6]~DUPLICATE_q  & (!\d1|x [7] & \d1|x [5])))) ) )

	.dataa(!\d1|x[6]~DUPLICATE_q ),
	.datab(!\d1|x [7]),
	.datac(!\d1|x [8]),
	.datad(!\d1|x [5]),
	.datae(gnd),
	.dataf(!\d1|y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always4~4 .extended_lut = "off";
defparam \d1|always4~4 .lut_mask = 64'h2060206000000000;
defparam \d1|always4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N12
cyclonev_lcell_comb \d1|always4~6 (
// Equation(s):
// \d1|always4~6_combout  = ( \d1|always4~4_combout  & ( (!\d1|always4~3_combout  & (!\d1|always4~5_combout  & (!\d1|y [5] $ (!\d1|y [6])))) ) )

	.dataa(!\d1|y [5]),
	.datab(!\d1|always4~3_combout ),
	.datac(!\d1|y [6]),
	.datad(!\d1|always4~5_combout ),
	.datae(gnd),
	.dataf(!\d1|always4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always4~6 .extended_lut = "off";
defparam \d1|always4~6 .lut_mask = 64'h0000000048004800;
defparam \d1|always4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N33
cyclonev_lcell_comb \d1|always4~0 (
// Equation(s):
// \d1|always4~0_combout  = ( \d1|y[3]~DUPLICATE_q  & ( (\d1|y [2]) # (\d1|y [1]) ) )

	.dataa(gnd),
	.datab(!\d1|y [1]),
	.datac(!\d1|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|y[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always4~0 .extended_lut = "off";
defparam \d1|always4~0 .lut_mask = 64'h000000003F3F3F3F;
defparam \d1|always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N30
cyclonev_lcell_comb \d1|always4~1 (
// Equation(s):
// \d1|always4~1_combout  = ( !\d1|y [4] & ( (!\d1|y[3]~DUPLICATE_q  & ((!\d1|y [2]) # ((!\d1|y [1]) # (!\d1|y [0])))) ) )

	.dataa(!\d1|y [2]),
	.datab(!\d1|y [1]),
	.datac(!\d1|y [0]),
	.datad(!\d1|y[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\d1|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always4~1 .extended_lut = "off";
defparam \d1|always4~1 .lut_mask = 64'hFE00FE0000000000;
defparam \d1|always4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y54_N36
cyclonev_lcell_comb \d1|always4~2 (
// Equation(s):
// \d1|always4~2_combout  = ( \d1|y [5] & ( \d1|y [7] & ( (!\d1|always4~1_combout  & \d1|y [6]) ) ) ) # ( !\d1|y [5] & ( !\d1|y [7] & ( (!\d1|always4~0_combout  & (!\d1|y [6] & !\d1|y [4])) ) ) )

	.dataa(!\d1|always4~0_combout ),
	.datab(!\d1|always4~1_combout ),
	.datac(!\d1|y [6]),
	.datad(!\d1|y [4]),
	.datae(!\d1|y [5]),
	.dataf(!\d1|y [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|always4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|always4~2 .extended_lut = "off";
defparam \d1|always4~2 .lut_mask = 64'hA000000000000C0C;
defparam \d1|always4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N39
cyclonev_lcell_comb \d1|colour~2 (
// Equation(s):
// \d1|colour~2_combout  = ( \d1|x[3]~DUPLICATE_q  & ( (!\d1|x [4] & (!\d1|x [2] & (!\d1|x [8] & !\d1|x [5]))) ) ) # ( !\d1|x[3]~DUPLICATE_q  & ( (\d1|x [4] & (\d1|x [2] & (\d1|x [8] & \d1|x [5]))) ) )

	.dataa(!\d1|x [4]),
	.datab(!\d1|x [2]),
	.datac(!\d1|x [8]),
	.datad(!\d1|x [5]),
	.datae(gnd),
	.dataf(!\d1|x[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|colour~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|colour~2 .extended_lut = "off";
defparam \d1|colour~2 .lut_mask = 64'h0001000180008000;
defparam \d1|colour~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N57
cyclonev_lcell_comb \d1|colour~3 (
// Equation(s):
// \d1|colour~3_combout  = ( !\d1|x [0] & ( (\d1|x [1] & (!\d1|x [7] & (\d1|colour~2_combout  & !\d1|x[6]~DUPLICATE_q ))) ) )

	.dataa(!\d1|x [1]),
	.datab(!\d1|x [7]),
	.datac(!\d1|colour~2_combout ),
	.datad(!\d1|x[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\d1|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|colour~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|colour~3 .extended_lut = "off";
defparam \d1|colour~3 .lut_mask = 64'h0400040000000000;
defparam \d1|colour~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N6
cyclonev_lcell_comb \d1|colour~4 (
// Equation(s):
// \d1|colour~4_combout  = ( \d1|colour~3_combout  & ( \d1|x [7] & ( (!\d1|always4~2_combout ) # ((!\d1|LessThan15~0_combout  & \d1|always4~6_combout )) ) ) ) # ( !\d1|colour~3_combout  & ( \d1|x [7] & ( (!\d1|LessThan15~0_combout  & \d1|always4~6_combout ) 
// ) ) ) # ( \d1|colour~3_combout  & ( !\d1|x [7] & ( (!\d1|always4~2_combout ) # (\d1|always4~6_combout ) ) ) ) # ( !\d1|colour~3_combout  & ( !\d1|x [7] & ( \d1|always4~6_combout  ) ) )

	.dataa(!\d1|LessThan15~0_combout ),
	.datab(!\d1|always4~6_combout ),
	.datac(!\d1|always4~2_combout ),
	.datad(gnd),
	.datae(!\d1|colour~3_combout ),
	.dataf(!\d1|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|colour~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|colour~4 .extended_lut = "off";
defparam \d1|colour~4 .lut_mask = 64'h3333F3F32222F2F2;
defparam \d1|colour~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N30
cyclonev_lcell_comb \d1|LessThan19~0 (
// Equation(s):
// \d1|LessThan19~0_combout  = ( \d1|x [0] & ( (!\d1|x[3]~DUPLICATE_q  & ((!\d1|x [2]) # (!\d1|x [1]))) ) ) # ( !\d1|x [0] & ( !\d1|x[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\d1|x [2]),
	.datac(!\d1|x[3]~DUPLICATE_q ),
	.datad(!\d1|x [1]),
	.datae(gnd),
	.dataf(!\d1|x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan19~0 .extended_lut = "off";
defparam \d1|LessThan19~0 .lut_mask = 64'hF0F0F0F0F0C0F0C0;
defparam \d1|LessThan19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N51
cyclonev_lcell_comb \d1|LessThan19~1 (
// Equation(s):
// \d1|LessThan19~1_combout  = ( \d1|x [4] & ( (((!\d1|LessThan19~0_combout  & \d1|x [5])) # (\d1|x [7])) # (\d1|x[6]~DUPLICATE_q ) ) ) # ( !\d1|x [4] & ( (\d1|x [7]) # (\d1|x[6]~DUPLICATE_q ) ) )

	.dataa(!\d1|x[6]~DUPLICATE_q ),
	.datab(!\d1|x [7]),
	.datac(!\d1|LessThan19~0_combout ),
	.datad(!\d1|x [5]),
	.datae(gnd),
	.dataf(!\d1|x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan19~1 .extended_lut = "off";
defparam \d1|LessThan19~1 .lut_mask = 64'h7777777777F777F7;
defparam \d1|LessThan19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N54
cyclonev_lcell_comb \d1|LessThan18~0 (
// Equation(s):
// \d1|LessThan18~0_combout  = ( \d1|x [2] & ( (!\d1|x [7] & (!\d1|x[3]~DUPLICATE_q  & !\d1|x[6]~DUPLICATE_q )) ) ) # ( !\d1|x [2] & ( (!\d1|x [7] & (!\d1|x[6]~DUPLICATE_q  & ((!\d1|x [1]) # (!\d1|x[3]~DUPLICATE_q )))) ) )

	.dataa(!\d1|x [1]),
	.datab(!\d1|x [7]),
	.datac(!\d1|x[3]~DUPLICATE_q ),
	.datad(!\d1|x[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\d1|x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan18~0 .extended_lut = "off";
defparam \d1|LessThan18~0 .lut_mask = 64'hC800C800C000C000;
defparam \d1|LessThan18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N0
cyclonev_lcell_comb \d1|colour~9 (
// Equation(s):
// \d1|colour~9_combout  = ( !\d1|x [8] & ( ((\d1|colour~1_combout  & ((!\d1|LessThan18~0_combout ) # ((\d1|x [4]) # (\d1|x [5]))))) # (\d1|colour~4_combout ) ) ) # ( \d1|x [8] & ( ((\d1|colour~1_combout  & (!\d1|LessThan19~1_combout ))) # 
// (\d1|colour~4_combout ) ) )

	.dataa(!\d1|colour~1_combout ),
	.datab(!\d1|colour~4_combout ),
	.datac(!\d1|LessThan19~1_combout ),
	.datad(!\d1|x [5]),
	.datae(!\d1|x [8]),
	.dataf(!\d1|x [4]),
	.datag(!\d1|LessThan18~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|colour~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|colour~9 .extended_lut = "on";
defparam \d1|colour~9 .lut_mask = 64'h7377737377777373;
defparam \d1|colour~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N30
cyclonev_lcell_comb \d1|Add36~1 (
// Equation(s):
// \d1|Add36~1_sumout  = SUM(( !\d1|y [2] $ (!\d1|bean_y [2]) ) + ( !VCC ) + ( !VCC ))
// \d1|Add36~2  = CARRY(( !\d1|y [2] $ (!\d1|bean_y [2]) ) + ( !VCC ) + ( !VCC ))
// \d1|Add36~3  = SHARE((!\d1|bean_y [2]) # (\d1|y [2]))

	.dataa(gnd),
	.datab(!\d1|y [2]),
	.datac(!\d1|bean_y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add36~1_sumout ),
	.cout(\d1|Add36~2 ),
	.shareout(\d1|Add36~3 ));
// synopsys translate_off
defparam \d1|Add36~1 .extended_lut = "off";
defparam \d1|Add36~1 .lut_mask = 64'h0000F3F300003C3C;
defparam \d1|Add36~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N33
cyclonev_lcell_comb \d1|Add36~5 (
// Equation(s):
// \d1|Add36~5_sumout  = SUM(( !\d1|bean_y [3] $ (!\d1|y [3]) ) + ( \d1|Add36~3  ) + ( \d1|Add36~2  ))
// \d1|Add36~6  = CARRY(( !\d1|bean_y [3] $ (!\d1|y [3]) ) + ( \d1|Add36~3  ) + ( \d1|Add36~2  ))
// \d1|Add36~7  = SHARE((\d1|bean_y [3] & \d1|y [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bean_y [3]),
	.datad(!\d1|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add36~2 ),
	.sharein(\d1|Add36~3 ),
	.combout(),
	.sumout(\d1|Add36~5_sumout ),
	.cout(\d1|Add36~6 ),
	.shareout(\d1|Add36~7 ));
// synopsys translate_off
defparam \d1|Add36~5 .extended_lut = "off";
defparam \d1|Add36~5 .lut_mask = 64'h0000000F00000FF0;
defparam \d1|Add36~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N36
cyclonev_lcell_comb \d1|Add36~9 (
// Equation(s):
// \d1|Add36~9_sumout  = SUM(( !\d1|bean_y [4] $ (!\d1|y [4]) ) + ( \d1|Add36~7  ) + ( \d1|Add36~6  ))
// \d1|Add36~10  = CARRY(( !\d1|bean_y [4] $ (!\d1|y [4]) ) + ( \d1|Add36~7  ) + ( \d1|Add36~6  ))
// \d1|Add36~11  = SHARE((\d1|bean_y [4] & \d1|y [4]))

	.dataa(gnd),
	.datab(!\d1|bean_y [4]),
	.datac(!\d1|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add36~6 ),
	.sharein(\d1|Add36~7 ),
	.combout(),
	.sumout(\d1|Add36~9_sumout ),
	.cout(\d1|Add36~10 ),
	.shareout(\d1|Add36~11 ));
// synopsys translate_off
defparam \d1|Add36~9 .extended_lut = "off";
defparam \d1|Add36~9 .lut_mask = 64'h0000030300003C3C;
defparam \d1|Add36~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X31_Y51_N7
dffeas \d1|bean_y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|bean_y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d1|always1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|bean_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|bean_y[5] .is_wysiwyg = "true";
defparam \d1|bean_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N39
cyclonev_lcell_comb \d1|Add36~13 (
// Equation(s):
// \d1|Add36~13_sumout  = SUM(( !\d1|y [5] $ (!\d1|bean_y [5]) ) + ( \d1|Add36~11  ) + ( \d1|Add36~10  ))
// \d1|Add36~14  = CARRY(( !\d1|y [5] $ (!\d1|bean_y [5]) ) + ( \d1|Add36~11  ) + ( \d1|Add36~10  ))
// \d1|Add36~15  = SHARE((\d1|y [5] & \d1|bean_y [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|y [5]),
	.datad(!\d1|bean_y [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add36~10 ),
	.sharein(\d1|Add36~11 ),
	.combout(),
	.sumout(\d1|Add36~13_sumout ),
	.cout(\d1|Add36~14 ),
	.shareout(\d1|Add36~15 ));
// synopsys translate_off
defparam \d1|Add36~13 .extended_lut = "off";
defparam \d1|Add36~13 .lut_mask = 64'h0000000F00000FF0;
defparam \d1|Add36~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N42
cyclonev_lcell_comb \d1|Add36~17 (
// Equation(s):
// \d1|Add36~17_sumout  = SUM(( !\d1|bean_y [6] $ (!\d1|y [6]) ) + ( \d1|Add36~15  ) + ( \d1|Add36~14  ))
// \d1|Add36~18  = CARRY(( !\d1|bean_y [6] $ (!\d1|y [6]) ) + ( \d1|Add36~15  ) + ( \d1|Add36~14  ))
// \d1|Add36~19  = SHARE((\d1|bean_y [6] & \d1|y [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bean_y [6]),
	.datad(!\d1|y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add36~14 ),
	.sharein(\d1|Add36~15 ),
	.combout(),
	.sumout(\d1|Add36~17_sumout ),
	.cout(\d1|Add36~18 ),
	.shareout(\d1|Add36~19 ));
// synopsys translate_off
defparam \d1|Add36~17 .extended_lut = "off";
defparam \d1|Add36~17 .lut_mask = 64'h0000000F00000FF0;
defparam \d1|Add36~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N45
cyclonev_lcell_comb \d1|Add36~21 (
// Equation(s):
// \d1|Add36~21_sumout  = SUM(( !\d1|y [7] $ (\d1|bean_y [7]) ) + ( \d1|Add36~19  ) + ( \d1|Add36~18  ))
// \d1|Add36~22  = CARRY(( !\d1|y [7] $ (\d1|bean_y [7]) ) + ( \d1|Add36~19  ) + ( \d1|Add36~18  ))
// \d1|Add36~23  = SHARE((\d1|y [7] & !\d1|bean_y [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|y [7]),
	.datad(!\d1|bean_y [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add36~18 ),
	.sharein(\d1|Add36~19 ),
	.combout(),
	.sumout(\d1|Add36~21_sumout ),
	.cout(\d1|Add36~22 ),
	.shareout(\d1|Add36~23 ));
// synopsys translate_off
defparam \d1|Add36~21 .extended_lut = "off";
defparam \d1|Add36~21 .lut_mask = 64'h00000F000000F00F;
defparam \d1|Add36~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N48
cyclonev_lcell_comb \d1|Add36~25 (
// Equation(s):
// \d1|Add36~25_sumout  = SUM(( VCC ) + ( \d1|Add36~23  ) + ( \d1|Add36~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add36~22 ),
	.sharein(\d1|Add36~23 ),
	.combout(),
	.sumout(\d1|Add36~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add36~25 .extended_lut = "off";
defparam \d1|Add36~25 .lut_mask = 64'h000000000000FFFF;
defparam \d1|Add36~25 .shared_arith = "on";
// synopsys translate_on

// Location: DSP_X32_Y51_N0
cyclonev_mac \d1|Mult3~44 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~21_sumout ,\d1|Add36~17_sumout ,
\d1|Add36~13_sumout ,\d1|Add36~9_sumout ,\d1|Add36~5_sumout ,\d1|Add36~1_sumout ,\d1|y [1],\d1|y [0]}),
	.ay({\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~21_sumout ,\d1|Add36~17_sumout ,
\d1|Add36~13_sumout ,\d1|Add36~9_sumout ,\d1|Add36~5_sumout ,\d1|Add36~1_sumout ,\d1|y [1],\d1|y [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\d1|Mult3~44_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \d1|Mult3~44 .accumulate_clock = "none";
defparam \d1|Mult3~44 .ax_clock = "none";
defparam \d1|Mult3~44 .ax_width = 18;
defparam \d1|Mult3~44 .ay_scan_in_clock = "none";
defparam \d1|Mult3~44 .ay_scan_in_width = 18;
defparam \d1|Mult3~44 .ay_use_scan_in = "false";
defparam \d1|Mult3~44 .az_clock = "none";
defparam \d1|Mult3~44 .bx_clock = "none";
defparam \d1|Mult3~44 .by_clock = "none";
defparam \d1|Mult3~44 .by_use_scan_in = "false";
defparam \d1|Mult3~44 .bz_clock = "none";
defparam \d1|Mult3~44 .coef_a_0 = 0;
defparam \d1|Mult3~44 .coef_a_1 = 0;
defparam \d1|Mult3~44 .coef_a_2 = 0;
defparam \d1|Mult3~44 .coef_a_3 = 0;
defparam \d1|Mult3~44 .coef_a_4 = 0;
defparam \d1|Mult3~44 .coef_a_5 = 0;
defparam \d1|Mult3~44 .coef_a_6 = 0;
defparam \d1|Mult3~44 .coef_a_7 = 0;
defparam \d1|Mult3~44 .coef_b_0 = 0;
defparam \d1|Mult3~44 .coef_b_1 = 0;
defparam \d1|Mult3~44 .coef_b_2 = 0;
defparam \d1|Mult3~44 .coef_b_3 = 0;
defparam \d1|Mult3~44 .coef_b_4 = 0;
defparam \d1|Mult3~44 .coef_b_5 = 0;
defparam \d1|Mult3~44 .coef_b_6 = 0;
defparam \d1|Mult3~44 .coef_b_7 = 0;
defparam \d1|Mult3~44 .coef_sel_a_clock = "none";
defparam \d1|Mult3~44 .coef_sel_b_clock = "none";
defparam \d1|Mult3~44 .delay_scan_out_ay = "false";
defparam \d1|Mult3~44 .delay_scan_out_by = "false";
defparam \d1|Mult3~44 .enable_double_accum = "false";
defparam \d1|Mult3~44 .load_const_clock = "none";
defparam \d1|Mult3~44 .load_const_value = 0;
defparam \d1|Mult3~44 .mode_sub_location = 0;
defparam \d1|Mult3~44 .negate_clock = "none";
defparam \d1|Mult3~44 .operand_source_max = "input";
defparam \d1|Mult3~44 .operand_source_may = "input";
defparam \d1|Mult3~44 .operand_source_mbx = "input";
defparam \d1|Mult3~44 .operand_source_mby = "input";
defparam \d1|Mult3~44 .operation_mode = "m18x18_full";
defparam \d1|Mult3~44 .output_clock = "none";
defparam \d1|Mult3~44 .preadder_subtract_a = "false";
defparam \d1|Mult3~44 .preadder_subtract_b = "false";
defparam \d1|Mult3~44 .result_a_width = 64;
defparam \d1|Mult3~44 .signed_max = "false";
defparam \d1|Mult3~44 .signed_may = "false";
defparam \d1|Mult3~44 .signed_mbx = "false";
defparam \d1|Mult3~44 .signed_mby = "false";
defparam \d1|Mult3~44 .sub_clock = "none";
defparam \d1|Mult3~44 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N30
cyclonev_lcell_comb \d1|Add35~5 (
// Equation(s):
// \d1|Add35~5_sumout  = SUM(( !\d1|bean_x [2] $ (!\d1|x [2]) ) + ( !VCC ) + ( !VCC ))
// \d1|Add35~6  = CARRY(( !\d1|bean_x [2] $ (!\d1|x [2]) ) + ( !VCC ) + ( !VCC ))
// \d1|Add35~7  = SHARE((!\d1|bean_x [2]) # (\d1|x [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|bean_x [2]),
	.datad(!\d1|x [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Add35~5_sumout ),
	.cout(\d1|Add35~6 ),
	.shareout(\d1|Add35~7 ));
// synopsys translate_off
defparam \d1|Add35~5 .extended_lut = "off";
defparam \d1|Add35~5 .lut_mask = 64'h0000F0FF00000FF0;
defparam \d1|Add35~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N33
cyclonev_lcell_comb \d1|Add35~9 (
// Equation(s):
// \d1|Add35~9_sumout  = SUM(( !\d1|bean_x [3] $ (\d1|x[3]~DUPLICATE_q ) ) + ( \d1|Add35~7  ) + ( \d1|Add35~6  ))
// \d1|Add35~10  = CARRY(( !\d1|bean_x [3] $ (\d1|x[3]~DUPLICATE_q ) ) + ( \d1|Add35~7  ) + ( \d1|Add35~6  ))
// \d1|Add35~11  = SHARE((!\d1|bean_x [3] & \d1|x[3]~DUPLICATE_q ))

	.dataa(!\d1|bean_x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|x[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add35~6 ),
	.sharein(\d1|Add35~7 ),
	.combout(),
	.sumout(\d1|Add35~9_sumout ),
	.cout(\d1|Add35~10 ),
	.shareout(\d1|Add35~11 ));
// synopsys translate_off
defparam \d1|Add35~9 .extended_lut = "off";
defparam \d1|Add35~9 .lut_mask = 64'h000000AA0000AA55;
defparam \d1|Add35~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N36
cyclonev_lcell_comb \d1|Add35~13 (
// Equation(s):
// \d1|Add35~13_sumout  = SUM(( !\d1|x [4] $ (\d1|bean_x [4]) ) + ( \d1|Add35~11  ) + ( \d1|Add35~10  ))
// \d1|Add35~14  = CARRY(( !\d1|x [4] $ (\d1|bean_x [4]) ) + ( \d1|Add35~11  ) + ( \d1|Add35~10  ))
// \d1|Add35~15  = SHARE((\d1|x [4] & !\d1|bean_x [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|x [4]),
	.datad(!\d1|bean_x [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add35~10 ),
	.sharein(\d1|Add35~11 ),
	.combout(),
	.sumout(\d1|Add35~13_sumout ),
	.cout(\d1|Add35~14 ),
	.shareout(\d1|Add35~15 ));
// synopsys translate_off
defparam \d1|Add35~13 .extended_lut = "off";
defparam \d1|Add35~13 .lut_mask = 64'h00000F000000F00F;
defparam \d1|Add35~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N39
cyclonev_lcell_comb \d1|Add35~17 (
// Equation(s):
// \d1|Add35~17_sumout  = SUM(( !\d1|bean_x [5] $ (!\d1|x [5]) ) + ( \d1|Add35~15  ) + ( \d1|Add35~14  ))
// \d1|Add35~18  = CARRY(( !\d1|bean_x [5] $ (!\d1|x [5]) ) + ( \d1|Add35~15  ) + ( \d1|Add35~14  ))
// \d1|Add35~19  = SHARE((\d1|bean_x [5] & \d1|x [5]))

	.dataa(!\d1|bean_x [5]),
	.datab(gnd),
	.datac(!\d1|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add35~14 ),
	.sharein(\d1|Add35~15 ),
	.combout(),
	.sumout(\d1|Add35~17_sumout ),
	.cout(\d1|Add35~18 ),
	.shareout(\d1|Add35~19 ));
// synopsys translate_off
defparam \d1|Add35~17 .extended_lut = "off";
defparam \d1|Add35~17 .lut_mask = 64'h0000050500005A5A;
defparam \d1|Add35~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N42
cyclonev_lcell_comb \d1|Add35~21 (
// Equation(s):
// \d1|Add35~21_sumout  = SUM(( !\d1|x[6]~DUPLICATE_q  $ (\d1|bean_x [6]) ) + ( \d1|Add35~19  ) + ( \d1|Add35~18  ))
// \d1|Add35~22  = CARRY(( !\d1|x[6]~DUPLICATE_q  $ (\d1|bean_x [6]) ) + ( \d1|Add35~19  ) + ( \d1|Add35~18  ))
// \d1|Add35~23  = SHARE((\d1|x[6]~DUPLICATE_q  & !\d1|bean_x [6]))

	.dataa(gnd),
	.datab(!\d1|x[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\d1|bean_x [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add35~18 ),
	.sharein(\d1|Add35~19 ),
	.combout(),
	.sumout(\d1|Add35~21_sumout ),
	.cout(\d1|Add35~22 ),
	.shareout(\d1|Add35~23 ));
// synopsys translate_off
defparam \d1|Add35~21 .extended_lut = "off";
defparam \d1|Add35~21 .lut_mask = 64'h000033000000CC33;
defparam \d1|Add35~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N45
cyclonev_lcell_comb \d1|Add35~25 (
// Equation(s):
// \d1|Add35~25_sumout  = SUM(( !\d1|x [7] $ (!\d1|bean_x [7]) ) + ( \d1|Add35~23  ) + ( \d1|Add35~22  ))
// \d1|Add35~26  = CARRY(( !\d1|x [7] $ (!\d1|bean_x [7]) ) + ( \d1|Add35~23  ) + ( \d1|Add35~22  ))
// \d1|Add35~27  = SHARE((\d1|x [7] & \d1|bean_x [7]))

	.dataa(!\d1|x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|bean_x [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add35~22 ),
	.sharein(\d1|Add35~23 ),
	.combout(),
	.sumout(\d1|Add35~25_sumout ),
	.cout(\d1|Add35~26 ),
	.shareout(\d1|Add35~27 ));
// synopsys translate_off
defparam \d1|Add35~25 .extended_lut = "off";
defparam \d1|Add35~25 .lut_mask = 64'h00000055000055AA;
defparam \d1|Add35~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N48
cyclonev_lcell_comb \d1|Add35~29 (
// Equation(s):
// \d1|Add35~29_sumout  = SUM(( !\d1|bean_x [8] $ (\d1|x [8]) ) + ( \d1|Add35~27  ) + ( \d1|Add35~26  ))
// \d1|Add35~30  = CARRY(( !\d1|bean_x [8] $ (\d1|x [8]) ) + ( \d1|Add35~27  ) + ( \d1|Add35~26  ))
// \d1|Add35~31  = SHARE((!\d1|bean_x [8] & \d1|x [8]))

	.dataa(gnd),
	.datab(!\d1|bean_x [8]),
	.datac(!\d1|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add35~26 ),
	.sharein(\d1|Add35~27 ),
	.combout(),
	.sumout(\d1|Add35~29_sumout ),
	.cout(\d1|Add35~30 ),
	.shareout(\d1|Add35~31 ));
// synopsys translate_off
defparam \d1|Add35~29 .extended_lut = "off";
defparam \d1|Add35~29 .lut_mask = 64'h00000C0C0000C3C3;
defparam \d1|Add35~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N51
cyclonev_lcell_comb \d1|Add35~1 (
// Equation(s):
// \d1|Add35~1_sumout  = SUM(( VCC ) + ( \d1|Add35~31  ) + ( \d1|Add35~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Add35~30 ),
	.sharein(\d1|Add35~31 ),
	.combout(),
	.sumout(\d1|Add35~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Add35~1 .extended_lut = "off";
defparam \d1|Add35~1 .lut_mask = 64'h000000000000FFFF;
defparam \d1|Add35~1 .shared_arith = "on";
// synopsys translate_on

// Location: DSP_X32_Y55_N0
cyclonev_mac \d1|Mult2~477 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~29_sumout ,\d1|Add35~25_sumout ,\d1|Add35~21_sumout ,\d1|Add35~17_sumout ,
\d1|Add35~13_sumout ,\d1|Add35~9_sumout ,\d1|Add35~5_sumout ,\d1|x [1],\d1|x [0]}),
	.ay({\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~29_sumout ,\d1|Add35~25_sumout ,\d1|Add35~21_sumout ,\d1|Add35~17_sumout ,
\d1|Add35~13_sumout ,\d1|Add35~9_sumout ,\d1|Add35~5_sumout ,\d1|x [1],\d1|x [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\d1|Mult2~477_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \d1|Mult2~477 .accumulate_clock = "none";
defparam \d1|Mult2~477 .ax_clock = "none";
defparam \d1|Mult2~477 .ax_width = 18;
defparam \d1|Mult2~477 .ay_scan_in_clock = "none";
defparam \d1|Mult2~477 .ay_scan_in_width = 18;
defparam \d1|Mult2~477 .ay_use_scan_in = "false";
defparam \d1|Mult2~477 .az_clock = "none";
defparam \d1|Mult2~477 .bx_clock = "none";
defparam \d1|Mult2~477 .by_clock = "none";
defparam \d1|Mult2~477 .by_use_scan_in = "false";
defparam \d1|Mult2~477 .bz_clock = "none";
defparam \d1|Mult2~477 .coef_a_0 = 0;
defparam \d1|Mult2~477 .coef_a_1 = 0;
defparam \d1|Mult2~477 .coef_a_2 = 0;
defparam \d1|Mult2~477 .coef_a_3 = 0;
defparam \d1|Mult2~477 .coef_a_4 = 0;
defparam \d1|Mult2~477 .coef_a_5 = 0;
defparam \d1|Mult2~477 .coef_a_6 = 0;
defparam \d1|Mult2~477 .coef_a_7 = 0;
defparam \d1|Mult2~477 .coef_b_0 = 0;
defparam \d1|Mult2~477 .coef_b_1 = 0;
defparam \d1|Mult2~477 .coef_b_2 = 0;
defparam \d1|Mult2~477 .coef_b_3 = 0;
defparam \d1|Mult2~477 .coef_b_4 = 0;
defparam \d1|Mult2~477 .coef_b_5 = 0;
defparam \d1|Mult2~477 .coef_b_6 = 0;
defparam \d1|Mult2~477 .coef_b_7 = 0;
defparam \d1|Mult2~477 .coef_sel_a_clock = "none";
defparam \d1|Mult2~477 .coef_sel_b_clock = "none";
defparam \d1|Mult2~477 .delay_scan_out_ay = "false";
defparam \d1|Mult2~477 .delay_scan_out_by = "false";
defparam \d1|Mult2~477 .enable_double_accum = "false";
defparam \d1|Mult2~477 .load_const_clock = "none";
defparam \d1|Mult2~477 .load_const_value = 0;
defparam \d1|Mult2~477 .mode_sub_location = 0;
defparam \d1|Mult2~477 .negate_clock = "none";
defparam \d1|Mult2~477 .operand_source_max = "input";
defparam \d1|Mult2~477 .operand_source_may = "input";
defparam \d1|Mult2~477 .operand_source_mbx = "input";
defparam \d1|Mult2~477 .operand_source_mby = "input";
defparam \d1|Mult2~477 .operation_mode = "m18x18_full";
defparam \d1|Mult2~477 .output_clock = "none";
defparam \d1|Mult2~477 .preadder_subtract_a = "false";
defparam \d1|Mult2~477 .preadder_subtract_b = "false";
defparam \d1|Mult2~477 .result_a_width = 64;
defparam \d1|Mult2~477 .signed_max = "false";
defparam \d1|Mult2~477 .signed_may = "false";
defparam \d1|Mult2~477 .signed_mbx = "false";
defparam \d1|Mult2~477 .signed_mby = "false";
defparam \d1|Mult2~477 .sub_clock = "none";
defparam \d1|Mult2~477 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y53_N0
cyclonev_mac \d1|Mult3~405 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,
\d1|Add36~25_sumout ,\d1|Add36~25_sumout }),
	.ay({\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~21_sumout ,\d1|Add36~17_sumout ,
\d1|Add36~13_sumout ,\d1|Add36~9_sumout ,\d1|Add36~5_sumout ,\d1|Add36~1_sumout ,\d1|y [1],\d1|y [0]}),
	.az(26'b00000000000000000000000000),
	.bx({\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,
\d1|Add36~25_sumout ,\d1|Add36~25_sumout }),
	.by({\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~25_sumout ,\d1|Add36~21_sumout ,\d1|Add36~17_sumout ,
\d1|Add36~13_sumout ,\d1|Add36~9_sumout ,\d1|Add36~5_sumout ,\d1|Add36~1_sumout ,\d1|y [1],\d1|y [0]}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\d1|Mult3~405_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \d1|Mult3~405 .accumulate_clock = "none";
defparam \d1|Mult3~405 .ax_clock = "none";
defparam \d1|Mult3~405 .ax_width = 14;
defparam \d1|Mult3~405 .ay_scan_in_clock = "none";
defparam \d1|Mult3~405 .ay_scan_in_width = 18;
defparam \d1|Mult3~405 .ay_use_scan_in = "false";
defparam \d1|Mult3~405 .az_clock = "none";
defparam \d1|Mult3~405 .bx_clock = "none";
defparam \d1|Mult3~405 .bx_width = 14;
defparam \d1|Mult3~405 .by_clock = "none";
defparam \d1|Mult3~405 .by_use_scan_in = "false";
defparam \d1|Mult3~405 .by_width = 18;
defparam \d1|Mult3~405 .bz_clock = "none";
defparam \d1|Mult3~405 .coef_a_0 = 0;
defparam \d1|Mult3~405 .coef_a_1 = 0;
defparam \d1|Mult3~405 .coef_a_2 = 0;
defparam \d1|Mult3~405 .coef_a_3 = 0;
defparam \d1|Mult3~405 .coef_a_4 = 0;
defparam \d1|Mult3~405 .coef_a_5 = 0;
defparam \d1|Mult3~405 .coef_a_6 = 0;
defparam \d1|Mult3~405 .coef_a_7 = 0;
defparam \d1|Mult3~405 .coef_b_0 = 0;
defparam \d1|Mult3~405 .coef_b_1 = 0;
defparam \d1|Mult3~405 .coef_b_2 = 0;
defparam \d1|Mult3~405 .coef_b_3 = 0;
defparam \d1|Mult3~405 .coef_b_4 = 0;
defparam \d1|Mult3~405 .coef_b_5 = 0;
defparam \d1|Mult3~405 .coef_b_6 = 0;
defparam \d1|Mult3~405 .coef_b_7 = 0;
defparam \d1|Mult3~405 .coef_sel_a_clock = "none";
defparam \d1|Mult3~405 .coef_sel_b_clock = "none";
defparam \d1|Mult3~405 .delay_scan_out_ay = "false";
defparam \d1|Mult3~405 .delay_scan_out_by = "false";
defparam \d1|Mult3~405 .enable_double_accum = "false";
defparam \d1|Mult3~405 .load_const_clock = "none";
defparam \d1|Mult3~405 .load_const_value = 0;
defparam \d1|Mult3~405 .mode_sub_location = 0;
defparam \d1|Mult3~405 .negate_clock = "none";
defparam \d1|Mult3~405 .operand_source_max = "input";
defparam \d1|Mult3~405 .operand_source_may = "input";
defparam \d1|Mult3~405 .operand_source_mbx = "input";
defparam \d1|Mult3~405 .operand_source_mby = "input";
defparam \d1|Mult3~405 .operation_mode = "m18x18_sumof2";
defparam \d1|Mult3~405 .output_clock = "none";
defparam \d1|Mult3~405 .preadder_subtract_a = "false";
defparam \d1|Mult3~405 .preadder_subtract_b = "false";
defparam \d1|Mult3~405 .result_a_width = 64;
defparam \d1|Mult3~405 .signed_max = "false";
defparam \d1|Mult3~405 .signed_may = "false";
defparam \d1|Mult3~405 .signed_mbx = "false";
defparam \d1|Mult3~405 .signed_mby = "false";
defparam \d1|Mult3~405 .sub_clock = "none";
defparam \d1|Mult3~405 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N0
cyclonev_lcell_comb \d1|Mult3~17 (
// Equation(s):
// \d1|Mult3~17_sumout  = SUM(( !\d1|Mult2~495  $ (!\d1|Mult3~405_resulta  $ (\d1|Mult3~62 )) ) + ( !VCC ) + ( !VCC ))
// \d1|Mult3~18  = CARRY(( !\d1|Mult2~495  $ (!\d1|Mult3~405_resulta  $ (\d1|Mult3~62 )) ) + ( !VCC ) + ( !VCC ))
// \d1|Mult3~19  = SHARE((!\d1|Mult2~495  & (\d1|Mult3~405_resulta  & \d1|Mult3~62 )) # (\d1|Mult2~495  & ((\d1|Mult3~62 ) # (\d1|Mult3~405_resulta ))))

	.dataa(gnd),
	.datab(!\d1|Mult2~495 ),
	.datac(!\d1|Mult3~405_resulta ),
	.datad(!\d1|Mult3~62 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult3~17_sumout ),
	.cout(\d1|Mult3~18 ),
	.shareout(\d1|Mult3~19 ));
// synopsys translate_off
defparam \d1|Mult3~17 .extended_lut = "off";
defparam \d1|Mult3~17 .lut_mask = 64'h0000033F00003CC3;
defparam \d1|Mult3~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N3
cyclonev_lcell_comb \d1|Mult3~21 (
// Equation(s):
// \d1|Mult3~21_sumout  = SUM(( !\d1|Mult3~63  $ (!\d1|Mult2~496  $ (\d1|Mult3~406 )) ) + ( \d1|Mult3~19  ) + ( \d1|Mult3~18  ))
// \d1|Mult3~22  = CARRY(( !\d1|Mult3~63  $ (!\d1|Mult2~496  $ (\d1|Mult3~406 )) ) + ( \d1|Mult3~19  ) + ( \d1|Mult3~18  ))
// \d1|Mult3~23  = SHARE((!\d1|Mult3~63  & (\d1|Mult2~496  & \d1|Mult3~406 )) # (\d1|Mult3~63  & ((\d1|Mult3~406 ) # (\d1|Mult2~496 ))))

	.dataa(!\d1|Mult3~63 ),
	.datab(gnd),
	.datac(!\d1|Mult2~496 ),
	.datad(!\d1|Mult3~406 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult3~18 ),
	.sharein(\d1|Mult3~19 ),
	.combout(),
	.sumout(\d1|Mult3~21_sumout ),
	.cout(\d1|Mult3~22 ),
	.shareout(\d1|Mult3~23 ));
// synopsys translate_off
defparam \d1|Mult3~21 .extended_lut = "off";
defparam \d1|Mult3~21 .lut_mask = 64'h0000055F00005AA5;
defparam \d1|Mult3~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N6
cyclonev_lcell_comb \d1|Mult3~25 (
// Equation(s):
// \d1|Mult3~25_sumout  = SUM(( !\d1|Mult3~64  $ (!\d1|Mult2~497  $ (\d1|Mult3~407 )) ) + ( \d1|Mult3~23  ) + ( \d1|Mult3~22  ))
// \d1|Mult3~26  = CARRY(( !\d1|Mult3~64  $ (!\d1|Mult2~497  $ (\d1|Mult3~407 )) ) + ( \d1|Mult3~23  ) + ( \d1|Mult3~22  ))
// \d1|Mult3~27  = SHARE((!\d1|Mult3~64  & (\d1|Mult2~497  & \d1|Mult3~407 )) # (\d1|Mult3~64  & ((\d1|Mult3~407 ) # (\d1|Mult2~497 ))))

	.dataa(gnd),
	.datab(!\d1|Mult3~64 ),
	.datac(!\d1|Mult2~497 ),
	.datad(!\d1|Mult3~407 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult3~22 ),
	.sharein(\d1|Mult3~23 ),
	.combout(),
	.sumout(\d1|Mult3~25_sumout ),
	.cout(\d1|Mult3~26 ),
	.shareout(\d1|Mult3~27 ));
// synopsys translate_off
defparam \d1|Mult3~25 .extended_lut = "off";
defparam \d1|Mult3~25 .lut_mask = 64'h0000033F00003CC3;
defparam \d1|Mult3~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N9
cyclonev_lcell_comb \d1|Mult3~378 (
// Equation(s):
// \d1|Mult3~378_sumout  = SUM(( !\d1|Mult3~65  $ (!\d1|Mult2~498  $ (\d1|Mult3~408 )) ) + ( \d1|Mult3~27  ) + ( \d1|Mult3~26  ))
// \d1|Mult3~379  = CARRY(( !\d1|Mult3~65  $ (!\d1|Mult2~498  $ (\d1|Mult3~408 )) ) + ( \d1|Mult3~27  ) + ( \d1|Mult3~26  ))
// \d1|Mult3~380  = SHARE((!\d1|Mult3~65  & (\d1|Mult2~498  & \d1|Mult3~408 )) # (\d1|Mult3~65  & ((\d1|Mult3~408 ) # (\d1|Mult2~498 ))))

	.dataa(!\d1|Mult3~65 ),
	.datab(gnd),
	.datac(!\d1|Mult2~498 ),
	.datad(!\d1|Mult3~408 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult3~26 ),
	.sharein(\d1|Mult3~27 ),
	.combout(),
	.sumout(\d1|Mult3~378_sumout ),
	.cout(\d1|Mult3~379 ),
	.shareout(\d1|Mult3~380 ));
// synopsys translate_off
defparam \d1|Mult3~378 .extended_lut = "off";
defparam \d1|Mult3~378 .lut_mask = 64'h0000055F00005AA5;
defparam \d1|Mult3~378 .shared_arith = "on";
// synopsys translate_on

// Location: DSP_X32_Y57_N0
cyclonev_mac \d1|Mult2~136 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,
\d1|Add35~1_sumout }),
	.ay({\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~29_sumout ,\d1|Add35~25_sumout ,\d1|Add35~21_sumout ,\d1|Add35~17_sumout ,
\d1|Add35~13_sumout ,\d1|Add35~9_sumout ,\d1|Add35~5_sumout ,\d1|x [1],\d1|x [0]}),
	.az(26'b00000000000000000000000000),
	.bx({\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,
\d1|Add35~1_sumout }),
	.by({\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~1_sumout ,\d1|Add35~29_sumout ,\d1|Add35~25_sumout ,\d1|Add35~21_sumout ,\d1|Add35~17_sumout ,
\d1|Add35~13_sumout ,\d1|Add35~9_sumout ,\d1|Add35~5_sumout ,\d1|x [1],\d1|x [0]}),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\d1|Mult2~136_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \d1|Mult2~136 .accumulate_clock = "none";
defparam \d1|Mult2~136 .ax_clock = "none";
defparam \d1|Mult2~136 .ax_width = 14;
defparam \d1|Mult2~136 .ay_scan_in_clock = "none";
defparam \d1|Mult2~136 .ay_scan_in_width = 18;
defparam \d1|Mult2~136 .ay_use_scan_in = "false";
defparam \d1|Mult2~136 .az_clock = "none";
defparam \d1|Mult2~136 .bx_clock = "none";
defparam \d1|Mult2~136 .bx_width = 14;
defparam \d1|Mult2~136 .by_clock = "none";
defparam \d1|Mult2~136 .by_use_scan_in = "false";
defparam \d1|Mult2~136 .by_width = 18;
defparam \d1|Mult2~136 .bz_clock = "none";
defparam \d1|Mult2~136 .coef_a_0 = 0;
defparam \d1|Mult2~136 .coef_a_1 = 0;
defparam \d1|Mult2~136 .coef_a_2 = 0;
defparam \d1|Mult2~136 .coef_a_3 = 0;
defparam \d1|Mult2~136 .coef_a_4 = 0;
defparam \d1|Mult2~136 .coef_a_5 = 0;
defparam \d1|Mult2~136 .coef_a_6 = 0;
defparam \d1|Mult2~136 .coef_a_7 = 0;
defparam \d1|Mult2~136 .coef_b_0 = 0;
defparam \d1|Mult2~136 .coef_b_1 = 0;
defparam \d1|Mult2~136 .coef_b_2 = 0;
defparam \d1|Mult2~136 .coef_b_3 = 0;
defparam \d1|Mult2~136 .coef_b_4 = 0;
defparam \d1|Mult2~136 .coef_b_5 = 0;
defparam \d1|Mult2~136 .coef_b_6 = 0;
defparam \d1|Mult2~136 .coef_b_7 = 0;
defparam \d1|Mult2~136 .coef_sel_a_clock = "none";
defparam \d1|Mult2~136 .coef_sel_b_clock = "none";
defparam \d1|Mult2~136 .delay_scan_out_ay = "false";
defparam \d1|Mult2~136 .delay_scan_out_by = "false";
defparam \d1|Mult2~136 .enable_double_accum = "false";
defparam \d1|Mult2~136 .load_const_clock = "none";
defparam \d1|Mult2~136 .load_const_value = 0;
defparam \d1|Mult2~136 .mode_sub_location = 0;
defparam \d1|Mult2~136 .negate_clock = "none";
defparam \d1|Mult2~136 .operand_source_max = "input";
defparam \d1|Mult2~136 .operand_source_may = "input";
defparam \d1|Mult2~136 .operand_source_mbx = "input";
defparam \d1|Mult2~136 .operand_source_mby = "input";
defparam \d1|Mult2~136 .operation_mode = "m18x18_sumof2";
defparam \d1|Mult2~136 .output_clock = "none";
defparam \d1|Mult2~136 .preadder_subtract_a = "false";
defparam \d1|Mult2~136 .preadder_subtract_b = "false";
defparam \d1|Mult2~136 .result_a_width = 64;
defparam \d1|Mult2~136 .signed_max = "false";
defparam \d1|Mult2~136 .signed_may = "false";
defparam \d1|Mult2~136 .signed_mbx = "false";
defparam \d1|Mult2~136 .signed_mby = "false";
defparam \d1|Mult2~136 .sub_clock = "none";
defparam \d1|Mult2~136 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N0
cyclonev_lcell_comb \d1|Mult2~121 (
// Equation(s):
// \d1|Mult2~121_sumout  = SUM(( \d1|Mult2~477_resulta  ) + ( \d1|Mult3~44_resulta  ) + ( !VCC ))
// \d1|Mult2~122  = CARRY(( \d1|Mult2~477_resulta  ) + ( \d1|Mult3~44_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~477_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mult3~44_resulta ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~121_sumout ),
	.cout(\d1|Mult2~122 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~121 .extended_lut = "off";
defparam \d1|Mult2~121 .lut_mask = 64'h0000FF0000000F0F;
defparam \d1|Mult2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N3
cyclonev_lcell_comb \d1|Mult2~125 (
// Equation(s):
// \d1|Mult2~125_sumout  = SUM(( \d1|Mult2~478  ) + ( \d1|Mult3~45  ) + ( \d1|Mult2~122  ))
// \d1|Mult2~126  = CARRY(( \d1|Mult2~478  ) + ( \d1|Mult3~45  ) + ( \d1|Mult2~122  ))

	.dataa(!\d1|Mult2~478 ),
	.datab(gnd),
	.datac(!\d1|Mult3~45 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~125_sumout ),
	.cout(\d1|Mult2~126 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~125 .extended_lut = "off";
defparam \d1|Mult2~125 .lut_mask = 64'h0000F0F000005555;
defparam \d1|Mult2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N6
cyclonev_lcell_comb \d1|Mult2~117 (
// Equation(s):
// \d1|Mult2~117_sumout  = SUM(( \d1|Mult2~479  ) + ( \d1|Mult3~46  ) + ( \d1|Mult2~126  ))
// \d1|Mult2~118  = CARRY(( \d1|Mult2~479  ) + ( \d1|Mult3~46  ) + ( \d1|Mult2~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult3~46 ),
	.datad(!\d1|Mult2~479 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~117_sumout ),
	.cout(\d1|Mult2~118 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~117 .extended_lut = "off";
defparam \d1|Mult2~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N9
cyclonev_lcell_comb \d1|Mult2~113 (
// Equation(s):
// \d1|Mult2~113_sumout  = SUM(( \d1|Mult3~47  ) + ( \d1|Mult2~480  ) + ( \d1|Mult2~118  ))
// \d1|Mult2~114  = CARRY(( \d1|Mult3~47  ) + ( \d1|Mult2~480  ) + ( \d1|Mult2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~480 ),
	.datad(!\d1|Mult3~47 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~113_sumout ),
	.cout(\d1|Mult2~114 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~113 .extended_lut = "off";
defparam \d1|Mult2~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N12
cyclonev_lcell_comb \d1|Mult2~105 (
// Equation(s):
// \d1|Mult2~105_sumout  = SUM(( \d1|Mult2~481  ) + ( \d1|Mult3~48  ) + ( \d1|Mult2~114  ))
// \d1|Mult2~106  = CARRY(( \d1|Mult2~481  ) + ( \d1|Mult3~48  ) + ( \d1|Mult2~114  ))

	.dataa(gnd),
	.datab(!\d1|Mult2~481 ),
	.datac(!\d1|Mult3~48 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~105_sumout ),
	.cout(\d1|Mult2~106 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~105 .extended_lut = "off";
defparam \d1|Mult2~105 .lut_mask = 64'h0000F0F000003333;
defparam \d1|Mult2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N15
cyclonev_lcell_comb \d1|Mult2~109 (
// Equation(s):
// \d1|Mult2~109_sumout  = SUM(( \d1|Mult2~482  ) + ( \d1|Mult3~49  ) + ( \d1|Mult2~106  ))
// \d1|Mult2~110  = CARRY(( \d1|Mult2~482  ) + ( \d1|Mult3~49  ) + ( \d1|Mult2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~482 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mult3~49 ),
	.datag(gnd),
	.cin(\d1|Mult2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~109_sumout ),
	.cout(\d1|Mult2~110 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~109 .extended_lut = "off";
defparam \d1|Mult2~109 .lut_mask = 64'h0000FF0000000F0F;
defparam \d1|Mult2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N18
cyclonev_lcell_comb \d1|Mult2~57 (
// Equation(s):
// \d1|Mult2~57_sumout  = SUM(( \d1|Mult3~50  ) + ( \d1|Mult2~483  ) + ( \d1|Mult2~110  ))
// \d1|Mult2~58  = CARRY(( \d1|Mult3~50  ) + ( \d1|Mult2~483  ) + ( \d1|Mult2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~483 ),
	.datad(!\d1|Mult3~50 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~57_sumout ),
	.cout(\d1|Mult2~58 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~57 .extended_lut = "off";
defparam \d1|Mult2~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N21
cyclonev_lcell_comb \d1|Mult2~61 (
// Equation(s):
// \d1|Mult2~61_sumout  = SUM(( \d1|Mult3~51  ) + ( \d1|Mult2~484  ) + ( \d1|Mult2~58  ))
// \d1|Mult2~62  = CARRY(( \d1|Mult3~51  ) + ( \d1|Mult2~484  ) + ( \d1|Mult2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~484 ),
	.datad(!\d1|Mult3~51 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~61_sumout ),
	.cout(\d1|Mult2~62 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~61 .extended_lut = "off";
defparam \d1|Mult2~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N24
cyclonev_lcell_comb \d1|Mult2~37 (
// Equation(s):
// \d1|Mult2~37_sumout  = SUM(( \d1|Mult2~485  ) + ( \d1|Mult3~52  ) + ( \d1|Mult2~62  ))
// \d1|Mult2~38  = CARRY(( \d1|Mult2~485  ) + ( \d1|Mult3~52  ) + ( \d1|Mult2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult3~52 ),
	.datad(!\d1|Mult2~485 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~37_sumout ),
	.cout(\d1|Mult2~38 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~37 .extended_lut = "off";
defparam \d1|Mult2~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N27
cyclonev_lcell_comb \d1|Mult2~41 (
// Equation(s):
// \d1|Mult2~41_sumout  = SUM(( \d1|Mult3~53  ) + ( \d1|Mult2~486  ) + ( \d1|Mult2~38  ))
// \d1|Mult2~42  = CARRY(( \d1|Mult3~53  ) + ( \d1|Mult2~486  ) + ( \d1|Mult2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~486 ),
	.datad(!\d1|Mult3~53 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~41_sumout ),
	.cout(\d1|Mult2~42 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~41 .extended_lut = "off";
defparam \d1|Mult2~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N30
cyclonev_lcell_comb \d1|Mult2~45 (
// Equation(s):
// \d1|Mult2~45_sumout  = SUM(( \d1|Mult3~54  ) + ( \d1|Mult2~487  ) + ( \d1|Mult2~42  ))
// \d1|Mult2~46  = CARRY(( \d1|Mult3~54  ) + ( \d1|Mult2~487  ) + ( \d1|Mult2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~487 ),
	.datad(!\d1|Mult3~54 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~45_sumout ),
	.cout(\d1|Mult2~46 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~45 .extended_lut = "off";
defparam \d1|Mult2~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N33
cyclonev_lcell_comb \d1|Mult2~85 (
// Equation(s):
// \d1|Mult2~85_sumout  = SUM(( \d1|Mult3~55  ) + ( \d1|Mult2~488  ) + ( \d1|Mult2~46  ))
// \d1|Mult2~86  = CARRY(( \d1|Mult3~55  ) + ( \d1|Mult2~488  ) + ( \d1|Mult2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~488 ),
	.datad(!\d1|Mult3~55 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~85_sumout ),
	.cout(\d1|Mult2~86 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~85 .extended_lut = "off";
defparam \d1|Mult2~85 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N36
cyclonev_lcell_comb \d1|Mult2~89 (
// Equation(s):
// \d1|Mult2~89_sumout  = SUM(( \d1|Mult3~56  ) + ( \d1|Mult2~489  ) + ( \d1|Mult2~86  ))
// \d1|Mult2~90  = CARRY(( \d1|Mult3~56  ) + ( \d1|Mult2~489  ) + ( \d1|Mult2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~489 ),
	.datad(!\d1|Mult3~56 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~89_sumout ),
	.cout(\d1|Mult2~90 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~89 .extended_lut = "off";
defparam \d1|Mult2~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N39
cyclonev_lcell_comb \d1|Mult2~93 (
// Equation(s):
// \d1|Mult2~93_sumout  = SUM(( \d1|Mult2~490  ) + ( \d1|Mult3~57  ) + ( \d1|Mult2~90  ))
// \d1|Mult2~94  = CARRY(( \d1|Mult2~490  ) + ( \d1|Mult3~57  ) + ( \d1|Mult2~90  ))

	.dataa(!\d1|Mult3~57 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d1|Mult2~490 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~93_sumout ),
	.cout(\d1|Mult2~94 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~93 .extended_lut = "off";
defparam \d1|Mult2~93 .lut_mask = 64'h0000AAAA000000FF;
defparam \d1|Mult2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N42
cyclonev_lcell_comb \d1|Mult2~97 (
// Equation(s):
// \d1|Mult2~97_sumout  = SUM(( \d1|Mult3~58  ) + ( \d1|Mult2~491  ) + ( \d1|Mult2~94  ))
// \d1|Mult2~98  = CARRY(( \d1|Mult3~58  ) + ( \d1|Mult2~491  ) + ( \d1|Mult2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~491 ),
	.datad(!\d1|Mult3~58 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~97_sumout ),
	.cout(\d1|Mult2~98 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~97 .extended_lut = "off";
defparam \d1|Mult2~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N45
cyclonev_lcell_comb \d1|Mult2~49 (
// Equation(s):
// \d1|Mult2~49_sumout  = SUM(( \d1|Mult2~492  ) + ( \d1|Mult3~59  ) + ( \d1|Mult2~98  ))
// \d1|Mult2~50  = CARRY(( \d1|Mult2~492  ) + ( \d1|Mult3~59  ) + ( \d1|Mult2~98  ))

	.dataa(gnd),
	.datab(!\d1|Mult3~59 ),
	.datac(!\d1|Mult2~492 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~49_sumout ),
	.cout(\d1|Mult2~50 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~49 .extended_lut = "off";
defparam \d1|Mult2~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \d1|Mult2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N48
cyclonev_lcell_comb \d1|Mult2~101 (
// Equation(s):
// \d1|Mult2~101_sumout  = SUM(( \d1|Mult3~60  ) + ( \d1|Mult2~493  ) + ( \d1|Mult2~50  ))
// \d1|Mult2~102  = CARRY(( \d1|Mult3~60  ) + ( \d1|Mult2~493  ) + ( \d1|Mult2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~493 ),
	.datad(!\d1|Mult3~60 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~101_sumout ),
	.cout(\d1|Mult2~102 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~101 .extended_lut = "off";
defparam \d1|Mult2~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N51
cyclonev_lcell_comb \d1|Mult2~53 (
// Equation(s):
// \d1|Mult2~53_sumout  = SUM(( \d1|Mult2~494  ) + ( \d1|Mult3~61  ) + ( \d1|Mult2~102  ))
// \d1|Mult2~54  = CARRY(( \d1|Mult2~494  ) + ( \d1|Mult3~61  ) + ( \d1|Mult2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult3~61 ),
	.datad(!\d1|Mult2~494 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~53_sumout ),
	.cout(\d1|Mult2~54 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~53 .extended_lut = "off";
defparam \d1|Mult2~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N54
cyclonev_lcell_comb \d1|Mult2~17 (
// Equation(s):
// \d1|Mult2~17_sumout  = SUM(( \d1|Mult2~136_resulta  ) + ( \d1|Mult3~17_sumout  ) + ( \d1|Mult2~54  ))
// \d1|Mult2~18  = CARRY(( \d1|Mult2~136_resulta  ) + ( \d1|Mult3~17_sumout  ) + ( \d1|Mult2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult3~17_sumout ),
	.datad(!\d1|Mult2~136_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~17_sumout ),
	.cout(\d1|Mult2~18 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~17 .extended_lut = "off";
defparam \d1|Mult2~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y55_N57
cyclonev_lcell_comb \d1|Mult2~21 (
// Equation(s):
// \d1|Mult2~21_sumout  = SUM(( \d1|Mult3~21_sumout  ) + ( \d1|Mult2~137  ) + ( \d1|Mult2~18  ))
// \d1|Mult2~22  = CARRY(( \d1|Mult3~21_sumout  ) + ( \d1|Mult2~137  ) + ( \d1|Mult2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~137 ),
	.datad(!\d1|Mult3~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~21_sumout ),
	.cout(\d1|Mult2~22 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~21 .extended_lut = "off";
defparam \d1|Mult2~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N0
cyclonev_lcell_comb \d1|Mult2~25 (
// Equation(s):
// \d1|Mult2~25_sumout  = SUM(( \d1|Mult2~138  ) + ( \d1|Mult3~25_sumout  ) + ( \d1|Mult2~22  ))
// \d1|Mult2~26  = CARRY(( \d1|Mult2~138  ) + ( \d1|Mult3~25_sumout  ) + ( \d1|Mult2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult3~25_sumout ),
	.datad(!\d1|Mult2~138 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~25_sumout ),
	.cout(\d1|Mult2~26 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~25 .extended_lut = "off";
defparam \d1|Mult2~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N3
cyclonev_lcell_comb \d1|Mult2~65 (
// Equation(s):
// \d1|Mult2~65_sumout  = SUM(( \d1|Mult2~139  ) + ( \d1|Mult3~378_sumout  ) + ( \d1|Mult2~26  ))
// \d1|Mult2~66  = CARRY(( \d1|Mult2~139  ) + ( \d1|Mult3~378_sumout  ) + ( \d1|Mult2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult3~378_sumout ),
	.datad(!\d1|Mult2~139 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~65_sumout ),
	.cout(\d1|Mult2~66 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~65 .extended_lut = "off";
defparam \d1|Mult2~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N12
cyclonev_lcell_comb \d1|Mult3~382 (
// Equation(s):
// \d1|Mult3~382_sumout  = SUM(( !\d1|Mult3~409  $ (!\d1|Mult3~66  $ (\d1|Mult2~499 )) ) + ( \d1|Mult3~380  ) + ( \d1|Mult3~379  ))
// \d1|Mult3~383  = CARRY(( !\d1|Mult3~409  $ (!\d1|Mult3~66  $ (\d1|Mult2~499 )) ) + ( \d1|Mult3~380  ) + ( \d1|Mult3~379  ))
// \d1|Mult3~384  = SHARE((!\d1|Mult3~409  & (\d1|Mult3~66  & \d1|Mult2~499 )) # (\d1|Mult3~409  & ((\d1|Mult2~499 ) # (\d1|Mult3~66 ))))

	.dataa(gnd),
	.datab(!\d1|Mult3~409 ),
	.datac(!\d1|Mult3~66 ),
	.datad(!\d1|Mult2~499 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult3~379 ),
	.sharein(\d1|Mult3~380 ),
	.combout(),
	.sumout(\d1|Mult3~382_sumout ),
	.cout(\d1|Mult3~383 ),
	.shareout(\d1|Mult3~384 ));
// synopsys translate_off
defparam \d1|Mult3~382 .extended_lut = "off";
defparam \d1|Mult3~382 .lut_mask = 64'h0000033F00003CC3;
defparam \d1|Mult3~382 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N15
cyclonev_lcell_comb \d1|Mult3~386 (
// Equation(s):
// \d1|Mult3~386_sumout  = SUM(( !\d1|Mult3~67  $ (!\d1|Mult2~500  $ (\d1|Mult3~410 )) ) + ( \d1|Mult3~384  ) + ( \d1|Mult3~383  ))
// \d1|Mult3~387  = CARRY(( !\d1|Mult3~67  $ (!\d1|Mult2~500  $ (\d1|Mult3~410 )) ) + ( \d1|Mult3~384  ) + ( \d1|Mult3~383  ))
// \d1|Mult3~388  = SHARE((!\d1|Mult3~67  & (\d1|Mult2~500  & \d1|Mult3~410 )) # (\d1|Mult3~67  & ((\d1|Mult3~410 ) # (\d1|Mult2~500 ))))

	.dataa(!\d1|Mult3~67 ),
	.datab(gnd),
	.datac(!\d1|Mult2~500 ),
	.datad(!\d1|Mult3~410 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult3~383 ),
	.sharein(\d1|Mult3~384 ),
	.combout(),
	.sumout(\d1|Mult3~386_sumout ),
	.cout(\d1|Mult3~387 ),
	.shareout(\d1|Mult3~388 ));
// synopsys translate_off
defparam \d1|Mult3~386 .extended_lut = "off";
defparam \d1|Mult3~386 .lut_mask = 64'h0000055F00005AA5;
defparam \d1|Mult3~386 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N18
cyclonev_lcell_comb \d1|Mult3~390 (
// Equation(s):
// \d1|Mult3~390_sumout  = SUM(( !\d1|Mult3~411  $ (!\d1|Mult3~68  $ (\d1|Mult2~501 )) ) + ( \d1|Mult3~388  ) + ( \d1|Mult3~387  ))
// \d1|Mult3~391  = CARRY(( !\d1|Mult3~411  $ (!\d1|Mult3~68  $ (\d1|Mult2~501 )) ) + ( \d1|Mult3~388  ) + ( \d1|Mult3~387  ))
// \d1|Mult3~392  = SHARE((!\d1|Mult3~411  & (\d1|Mult3~68  & \d1|Mult2~501 )) # (\d1|Mult3~411  & ((\d1|Mult2~501 ) # (\d1|Mult3~68 ))))

	.dataa(gnd),
	.datab(!\d1|Mult3~411 ),
	.datac(!\d1|Mult3~68 ),
	.datad(!\d1|Mult2~501 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult3~387 ),
	.sharein(\d1|Mult3~388 ),
	.combout(),
	.sumout(\d1|Mult3~390_sumout ),
	.cout(\d1|Mult3~391 ),
	.shareout(\d1|Mult3~392 ));
// synopsys translate_off
defparam \d1|Mult3~390 .extended_lut = "off";
defparam \d1|Mult3~390 .lut_mask = 64'h0000033F00003CC3;
defparam \d1|Mult3~390 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N6
cyclonev_lcell_comb \d1|Mult2~69 (
// Equation(s):
// \d1|Mult2~69_sumout  = SUM(( \d1|Mult3~382_sumout  ) + ( \d1|Mult2~140  ) + ( \d1|Mult2~66  ))
// \d1|Mult2~70  = CARRY(( \d1|Mult3~382_sumout  ) + ( \d1|Mult2~140  ) + ( \d1|Mult2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~140 ),
	.datad(!\d1|Mult3~382_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~69_sumout ),
	.cout(\d1|Mult2~70 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~69 .extended_lut = "off";
defparam \d1|Mult2~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N9
cyclonev_lcell_comb \d1|Mult2~73 (
// Equation(s):
// \d1|Mult2~73_sumout  = SUM(( \d1|Mult2~141  ) + ( \d1|Mult3~386_sumout  ) + ( \d1|Mult2~70  ))
// \d1|Mult2~74  = CARRY(( \d1|Mult2~141  ) + ( \d1|Mult3~386_sumout  ) + ( \d1|Mult2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult3~386_sumout ),
	.datad(!\d1|Mult2~141 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~73_sumout ),
	.cout(\d1|Mult2~74 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~73 .extended_lut = "off";
defparam \d1|Mult2~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N12
cyclonev_lcell_comb \d1|Mult2~77 (
// Equation(s):
// \d1|Mult2~77_sumout  = SUM(( \d1|Mult2~142  ) + ( \d1|Mult3~390_sumout  ) + ( \d1|Mult2~74  ))
// \d1|Mult2~78  = CARRY(( \d1|Mult2~142  ) + ( \d1|Mult3~390_sumout  ) + ( \d1|Mult2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult3~390_sumout ),
	.datad(!\d1|Mult2~142 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~77_sumout ),
	.cout(\d1|Mult2~78 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~77 .extended_lut = "off";
defparam \d1|Mult2~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N21
cyclonev_lcell_comb \d1|Mult3~29 (
// Equation(s):
// \d1|Mult3~29_sumout  = SUM(( !\d1|Mult3~69  $ (!\d1|Mult2~502  $ (\d1|Mult3~412 )) ) + ( \d1|Mult3~392  ) + ( \d1|Mult3~391  ))
// \d1|Mult3~30  = CARRY(( !\d1|Mult3~69  $ (!\d1|Mult2~502  $ (\d1|Mult3~412 )) ) + ( \d1|Mult3~392  ) + ( \d1|Mult3~391  ))
// \d1|Mult3~31  = SHARE((!\d1|Mult3~69  & (\d1|Mult2~502  & \d1|Mult3~412 )) # (\d1|Mult3~69  & ((\d1|Mult3~412 ) # (\d1|Mult2~502 ))))

	.dataa(!\d1|Mult3~69 ),
	.datab(gnd),
	.datac(!\d1|Mult2~502 ),
	.datad(!\d1|Mult3~412 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult3~391 ),
	.sharein(\d1|Mult3~392 ),
	.combout(),
	.sumout(\d1|Mult3~29_sumout ),
	.cout(\d1|Mult3~30 ),
	.shareout(\d1|Mult3~31 ));
// synopsys translate_off
defparam \d1|Mult3~29 .extended_lut = "off";
defparam \d1|Mult3~29 .lut_mask = 64'h0000055F00005AA5;
defparam \d1|Mult3~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N24
cyclonev_lcell_comb \d1|Mult3~394 (
// Equation(s):
// \d1|Mult3~394_sumout  = SUM(( !\d1|Mult3~413  $ (!\d1|Mult3~70  $ (\d1|Mult2~503 )) ) + ( \d1|Mult3~31  ) + ( \d1|Mult3~30  ))
// \d1|Mult3~395  = CARRY(( !\d1|Mult3~413  $ (!\d1|Mult3~70  $ (\d1|Mult2~503 )) ) + ( \d1|Mult3~31  ) + ( \d1|Mult3~30  ))
// \d1|Mult3~396  = SHARE((!\d1|Mult3~413  & (\d1|Mult3~70  & \d1|Mult2~503 )) # (\d1|Mult3~413  & ((\d1|Mult2~503 ) # (\d1|Mult3~70 ))))

	.dataa(gnd),
	.datab(!\d1|Mult3~413 ),
	.datac(!\d1|Mult3~70 ),
	.datad(!\d1|Mult2~503 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult3~30 ),
	.sharein(\d1|Mult3~31 ),
	.combout(),
	.sumout(\d1|Mult3~394_sumout ),
	.cout(\d1|Mult3~395 ),
	.shareout(\d1|Mult3~396 ));
// synopsys translate_off
defparam \d1|Mult3~394 .extended_lut = "off";
defparam \d1|Mult3~394 .lut_mask = 64'h0000033F00003CC3;
defparam \d1|Mult3~394 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N15
cyclonev_lcell_comb \d1|Mult2~29 (
// Equation(s):
// \d1|Mult2~29_sumout  = SUM(( \d1|Mult3~29_sumout  ) + ( \d1|Mult2~143  ) + ( \d1|Mult2~78  ))
// \d1|Mult2~30  = CARRY(( \d1|Mult3~29_sumout  ) + ( \d1|Mult2~143  ) + ( \d1|Mult2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~143 ),
	.datad(!\d1|Mult3~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~29_sumout ),
	.cout(\d1|Mult2~30 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~29 .extended_lut = "off";
defparam \d1|Mult2~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N18
cyclonev_lcell_comb \d1|Mult2~81 (
// Equation(s):
// \d1|Mult2~81_sumout  = SUM(( \d1|Mult2~144  ) + ( \d1|Mult3~394_sumout  ) + ( \d1|Mult2~30  ))
// \d1|Mult2~82  = CARRY(( \d1|Mult2~144  ) + ( \d1|Mult3~394_sumout  ) + ( \d1|Mult2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult3~394_sumout ),
	.datad(!\d1|Mult2~144 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~81_sumout ),
	.cout(\d1|Mult2~82 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~81 .extended_lut = "off";
defparam \d1|Mult2~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N42
cyclonev_lcell_comb \d1|LessThan13~3 (
// Equation(s):
// \d1|LessThan13~3_combout  = ( !\d1|Mult2~105_sumout  & ( \d1|Mult2~113_sumout  & ( (!\d1|Mult2~109_sumout  & (!\d1|Mult2~117_sumout  & ((!\d1|Mult2~125_sumout ) # (!\d1|Mult2~121_sumout )))) ) ) ) # ( !\d1|Mult2~105_sumout  & ( !\d1|Mult2~113_sumout  & ( 
// !\d1|Mult2~109_sumout  ) ) )

	.dataa(!\d1|Mult2~109_sumout ),
	.datab(!\d1|Mult2~125_sumout ),
	.datac(!\d1|Mult2~117_sumout ),
	.datad(!\d1|Mult2~121_sumout ),
	.datae(!\d1|Mult2~105_sumout ),
	.dataf(!\d1|Mult2~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan13~3 .extended_lut = "off";
defparam \d1|LessThan13~3 .lut_mask = 64'hAAAA0000A0800000;
defparam \d1|LessThan13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N48
cyclonev_lcell_comb \d1|LessThan13~4 (
// Equation(s):
// \d1|LessThan13~4_combout  = ( !\d1|Mult2~101_sumout  & ( \d1|LessThan13~3_combout  & ( (!\d1|Mult2~89_sumout  & (!\d1|Mult2~97_sumout  & (!\d1|Mult2~93_sumout  & !\d1|Mult2~85_sumout ))) ) ) )

	.dataa(!\d1|Mult2~89_sumout ),
	.datab(!\d1|Mult2~97_sumout ),
	.datac(!\d1|Mult2~93_sumout ),
	.datad(!\d1|Mult2~85_sumout ),
	.datae(!\d1|Mult2~101_sumout ),
	.dataf(!\d1|LessThan13~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan13~4 .extended_lut = "off";
defparam \d1|LessThan13~4 .lut_mask = 64'h0000000080000000;
defparam \d1|LessThan13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N48
cyclonev_lcell_comb \d1|LessThan13~5 (
// Equation(s):
// \d1|LessThan13~5_combout  = ( \d1|LessThan13~4_combout  & ( !\d1|Mult2~73_sumout  & ( (!\d1|Mult2~65_sumout  & (!\d1|Mult2~77_sumout  & (!\d1|Mult2~81_sumout  & !\d1|Mult2~69_sumout ))) ) ) )

	.dataa(!\d1|Mult2~65_sumout ),
	.datab(!\d1|Mult2~77_sumout ),
	.datac(!\d1|Mult2~81_sumout ),
	.datad(!\d1|Mult2~69_sumout ),
	.datae(!\d1|LessThan13~4_combout ),
	.dataf(!\d1|Mult2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan13~5 .extended_lut = "off";
defparam \d1|LessThan13~5 .lut_mask = 64'h0000800000000000;
defparam \d1|LessThan13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N27
cyclonev_lcell_comb \d1|Mult3~33 (
// Equation(s):
// \d1|Mult3~33_sumout  = SUM(( !\d1|Mult3~414  $ (!\d1|Mult2~504  $ (\d1|Mult3~71 )) ) + ( \d1|Mult3~396  ) + ( \d1|Mult3~395  ))
// \d1|Mult3~34  = CARRY(( !\d1|Mult3~414  $ (!\d1|Mult2~504  $ (\d1|Mult3~71 )) ) + ( \d1|Mult3~396  ) + ( \d1|Mult3~395  ))
// \d1|Mult3~35  = SHARE((!\d1|Mult3~414  & (\d1|Mult2~504  & \d1|Mult3~71 )) # (\d1|Mult3~414  & ((\d1|Mult3~71 ) # (\d1|Mult2~504 ))))

	.dataa(!\d1|Mult3~414 ),
	.datab(gnd),
	.datac(!\d1|Mult2~504 ),
	.datad(!\d1|Mult3~71 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult3~395 ),
	.sharein(\d1|Mult3~396 ),
	.combout(),
	.sumout(\d1|Mult3~33_sumout ),
	.cout(\d1|Mult3~34 ),
	.shareout(\d1|Mult3~35 ));
// synopsys translate_off
defparam \d1|Mult3~33 .extended_lut = "off";
defparam \d1|Mult3~33 .lut_mask = 64'h0000055F00005AA5;
defparam \d1|Mult3~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N30
cyclonev_lcell_comb \d1|Mult3~1 (
// Equation(s):
// \d1|Mult3~1_sumout  = SUM(( !\d1|Mult3~72  $ (!\d1|Mult3~415  $ (\d1|Mult2~505 )) ) + ( \d1|Mult3~35  ) + ( \d1|Mult3~34  ))
// \d1|Mult3~2  = CARRY(( !\d1|Mult3~72  $ (!\d1|Mult3~415  $ (\d1|Mult2~505 )) ) + ( \d1|Mult3~35  ) + ( \d1|Mult3~34  ))
// \d1|Mult3~3  = SHARE((!\d1|Mult3~72  & (\d1|Mult3~415  & \d1|Mult2~505 )) # (\d1|Mult3~72  & ((\d1|Mult2~505 ) # (\d1|Mult3~415 ))))

	.dataa(gnd),
	.datab(!\d1|Mult3~72 ),
	.datac(!\d1|Mult3~415 ),
	.datad(!\d1|Mult2~505 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult3~34 ),
	.sharein(\d1|Mult3~35 ),
	.combout(),
	.sumout(\d1|Mult3~1_sumout ),
	.cout(\d1|Mult3~2 ),
	.shareout(\d1|Mult3~3 ));
// synopsys translate_off
defparam \d1|Mult3~1 .extended_lut = "off";
defparam \d1|Mult3~1 .lut_mask = 64'h0000033F00003CC3;
defparam \d1|Mult3~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N33
cyclonev_lcell_comb \d1|Mult3~5 (
// Equation(s):
// \d1|Mult3~5_sumout  = SUM(( !\d1|Mult2~506  $ (!\d1|Mult3~73  $ (\d1|Mult3~416 )) ) + ( \d1|Mult3~3  ) + ( \d1|Mult3~2  ))
// \d1|Mult3~6  = CARRY(( !\d1|Mult2~506  $ (!\d1|Mult3~73  $ (\d1|Mult3~416 )) ) + ( \d1|Mult3~3  ) + ( \d1|Mult3~2  ))
// \d1|Mult3~7  = SHARE((!\d1|Mult2~506  & (\d1|Mult3~73  & \d1|Mult3~416 )) # (\d1|Mult2~506  & ((\d1|Mult3~416 ) # (\d1|Mult3~73 ))))

	.dataa(!\d1|Mult2~506 ),
	.datab(gnd),
	.datac(!\d1|Mult3~73 ),
	.datad(!\d1|Mult3~416 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult3~2 ),
	.sharein(\d1|Mult3~3 ),
	.combout(),
	.sumout(\d1|Mult3~5_sumout ),
	.cout(\d1|Mult3~6 ),
	.shareout(\d1|Mult3~7 ));
// synopsys translate_off
defparam \d1|Mult3~5 .extended_lut = "off";
defparam \d1|Mult3~5 .lut_mask = 64'h0000055F00005AA5;
defparam \d1|Mult3~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N36
cyclonev_lcell_comb \d1|Mult3~9 (
// Equation(s):
// \d1|Mult3~9_sumout  = SUM(( !\d1|Mult3~74  $ (!\d1|Mult3~417  $ (\d1|Mult2~507 )) ) + ( \d1|Mult3~7  ) + ( \d1|Mult3~6  ))
// \d1|Mult3~10  = CARRY(( !\d1|Mult3~74  $ (!\d1|Mult3~417  $ (\d1|Mult2~507 )) ) + ( \d1|Mult3~7  ) + ( \d1|Mult3~6  ))
// \d1|Mult3~11  = SHARE((!\d1|Mult3~74  & (\d1|Mult3~417  & \d1|Mult2~507 )) # (\d1|Mult3~74  & ((\d1|Mult2~507 ) # (\d1|Mult3~417 ))))

	.dataa(!\d1|Mult3~74 ),
	.datab(gnd),
	.datac(!\d1|Mult3~417 ),
	.datad(!\d1|Mult2~507 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult3~6 ),
	.sharein(\d1|Mult3~7 ),
	.combout(),
	.sumout(\d1|Mult3~9_sumout ),
	.cout(\d1|Mult3~10 ),
	.shareout(\d1|Mult3~11 ));
// synopsys translate_off
defparam \d1|Mult3~9 .extended_lut = "off";
defparam \d1|Mult3~9 .lut_mask = 64'h0000055F00005AA5;
defparam \d1|Mult3~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N21
cyclonev_lcell_comb \d1|Mult2~33 (
// Equation(s):
// \d1|Mult2~33_sumout  = SUM(( \d1|Mult3~33_sumout  ) + ( \d1|Mult2~145  ) + ( \d1|Mult2~82  ))
// \d1|Mult2~34  = CARRY(( \d1|Mult3~33_sumout  ) + ( \d1|Mult2~145  ) + ( \d1|Mult2~82  ))

	.dataa(!\d1|Mult2~145 ),
	.datab(gnd),
	.datac(!\d1|Mult3~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~33_sumout ),
	.cout(\d1|Mult2~34 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~33 .extended_lut = "off";
defparam \d1|Mult2~33 .lut_mask = 64'h0000AAAA00000F0F;
defparam \d1|Mult2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N24
cyclonev_lcell_comb \d1|Mult2~1 (
// Equation(s):
// \d1|Mult2~1_sumout  = SUM(( \d1|Mult2~146  ) + ( \d1|Mult3~1_sumout  ) + ( \d1|Mult2~34  ))
// \d1|Mult2~2  = CARRY(( \d1|Mult2~146  ) + ( \d1|Mult3~1_sumout  ) + ( \d1|Mult2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult3~1_sumout ),
	.datad(!\d1|Mult2~146 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~1_sumout ),
	.cout(\d1|Mult2~2 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~1 .extended_lut = "off";
defparam \d1|Mult2~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N27
cyclonev_lcell_comb \d1|Mult2~5 (
// Equation(s):
// \d1|Mult2~5_sumout  = SUM(( \d1|Mult3~5_sumout  ) + ( \d1|Mult2~147  ) + ( \d1|Mult2~2  ))
// \d1|Mult2~6  = CARRY(( \d1|Mult3~5_sumout  ) + ( \d1|Mult2~147  ) + ( \d1|Mult2~2  ))

	.dataa(!\d1|Mult3~5_sumout ),
	.datab(gnd),
	.datac(!\d1|Mult2~147 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~5_sumout ),
	.cout(\d1|Mult2~6 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~5 .extended_lut = "off";
defparam \d1|Mult2~5 .lut_mask = 64'h0000F0F000005555;
defparam \d1|Mult2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N30
cyclonev_lcell_comb \d1|Mult2~9 (
// Equation(s):
// \d1|Mult2~9_sumout  = SUM(( \d1|Mult3~9_sumout  ) + ( \d1|Mult2~148  ) + ( \d1|Mult2~6  ))
// \d1|Mult2~10  = CARRY(( \d1|Mult3~9_sumout  ) + ( \d1|Mult2~148  ) + ( \d1|Mult2~6  ))

	.dataa(!\d1|Mult2~148 ),
	.datab(gnd),
	.datac(!\d1|Mult3~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~9_sumout ),
	.cout(\d1|Mult2~10 ),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~9 .extended_lut = "off";
defparam \d1|Mult2~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \d1|Mult2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N57
cyclonev_lcell_comb \d1|LessThan13~0 (
// Equation(s):
// \d1|LessThan13~0_combout  = ( !\d1|Mult2~61_sumout  & ( !\d1|Mult2~57_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult2~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|Mult2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan13~0 .extended_lut = "off";
defparam \d1|LessThan13~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \d1|LessThan13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y55_N12
cyclonev_lcell_comb \d1|LessThan13~1 (
// Equation(s):
// \d1|LessThan13~1_combout  = ( !\d1|Mult2~41_sumout  & ( !\d1|Mult2~49_sumout  & ( (!\d1|Mult2~45_sumout  & (!\d1|Mult2~37_sumout  & (!\d1|Mult2~53_sumout  & \d1|LessThan13~0_combout ))) ) ) )

	.dataa(!\d1|Mult2~45_sumout ),
	.datab(!\d1|Mult2~37_sumout ),
	.datac(!\d1|Mult2~53_sumout ),
	.datad(!\d1|LessThan13~0_combout ),
	.datae(!\d1|Mult2~41_sumout ),
	.dataf(!\d1|Mult2~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan13~1 .extended_lut = "off";
defparam \d1|LessThan13~1 .lut_mask = 64'h0080000000000000;
defparam \d1|LessThan13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N54
cyclonev_lcell_comb \d1|LessThan13~2 (
// Equation(s):
// \d1|LessThan13~2_combout  = ( !\d1|Mult2~33_sumout  & ( \d1|LessThan13~1_combout  & ( (!\d1|Mult2~25_sumout  & (!\d1|Mult2~17_sumout  & (!\d1|Mult2~21_sumout  & !\d1|Mult2~29_sumout ))) ) ) )

	.dataa(!\d1|Mult2~25_sumout ),
	.datab(!\d1|Mult2~17_sumout ),
	.datac(!\d1|Mult2~21_sumout ),
	.datad(!\d1|Mult2~29_sumout ),
	.datae(!\d1|Mult2~33_sumout ),
	.dataf(!\d1|LessThan13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan13~2 .extended_lut = "off";
defparam \d1|LessThan13~2 .lut_mask = 64'h0000000080000000;
defparam \d1|LessThan13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y54_N39
cyclonev_lcell_comb \d1|Mult3~13 (
// Equation(s):
// \d1|Mult3~13_sumout  = SUM(( !\d1|Mult2~508  $ (!\d1|Mult3~418  $ (\d1|Mult3~75 )) ) + ( \d1|Mult3~11  ) + ( \d1|Mult3~10  ))

	.dataa(gnd),
	.datab(!\d1|Mult2~508 ),
	.datac(!\d1|Mult3~418 ),
	.datad(!\d1|Mult3~75 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult3~10 ),
	.sharein(\d1|Mult3~11 ),
	.combout(),
	.sumout(\d1|Mult3~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mult3~13 .extended_lut = "off";
defparam \d1|Mult3~13 .lut_mask = 64'h0000000000003CC3;
defparam \d1|Mult3~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N33
cyclonev_lcell_comb \d1|Mult2~13 (
// Equation(s):
// \d1|Mult2~13_sumout  = SUM(( \d1|Mult2~149  ) + ( \d1|Mult3~13_sumout  ) + ( \d1|Mult2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d1|Mult3~13_sumout ),
	.datad(!\d1|Mult2~149 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\d1|Mult2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d1|Mult2~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|Mult2~13 .extended_lut = "off";
defparam \d1|Mult2~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \d1|Mult2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N42
cyclonev_lcell_comb \d1|LessThan13~6 (
// Equation(s):
// \d1|LessThan13~6_combout  = ( \d1|LessThan13~2_combout  & ( !\d1|Mult2~13_sumout  & ( (\d1|LessThan13~5_combout  & (!\d1|Mult2~9_sumout  & (!\d1|Mult2~1_sumout  & !\d1|Mult2~5_sumout ))) ) ) )

	.dataa(!\d1|LessThan13~5_combout ),
	.datab(!\d1|Mult2~9_sumout ),
	.datac(!\d1|Mult2~1_sumout ),
	.datad(!\d1|Mult2~5_sumout ),
	.datae(!\d1|LessThan13~2_combout ),
	.dataf(!\d1|Mult2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|LessThan13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|LessThan13~6 .extended_lut = "off";
defparam \d1|LessThan13~6 .lut_mask = 64'h0000400000000000;
defparam \d1|LessThan13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N36
cyclonev_lcell_comb \d1|colour~5 (
// Equation(s):
// \d1|colour~5_combout  = ( !\d1|LessThan13~6_combout  & ( \d1|colour~9_combout  ) )

	.dataa(!\d1|colour~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|LessThan13~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|colour~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|colour~5 .extended_lut = "off";
defparam \d1|colour~5 .lut_mask = 64'h5555555500000000;
defparam \d1|colour~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N39
cyclonev_lcell_comb \d1|colour~6 (
// Equation(s):
// \d1|colour~6_combout  = ( \d1|colour~5_combout  ) # ( !\d1|colour~5_combout  & ( \d1|LessThan12~6_combout  ) )

	.dataa(gnd),
	.datab(!\d1|LessThan12~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|colour~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|colour~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|colour~6 .extended_lut = "off";
defparam \d1|colour~6 .lut_mask = 64'h33333333FFFFFFFF;
defparam \d1|colour~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y54_N41
dffeas \d1|colour[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|colour~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|colour [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|colour[2] .is_wysiwyg = "true";
defparam \d1|colour[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y59_N4
dffeas \u1|controller|xCounter[1]~DUPLICATE (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|controller|xCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y59_N10
dffeas \u1|controller|xCounter[3]~DUPLICATE (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|controller|xCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y59_N16
dffeas \u1|controller|xCounter[5]~DUPLICATE (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u1|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|xCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|xCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u1|controller|xCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y58_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [2]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N42
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|decode2|w_anode353w[3] (
// Equation(s):
// \u1|VideoMemory|auto_generated|decode2|w_anode353w [3] = ( !\u1|user_input_translator|Add1~1_sumout  & ( (\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & (\u1|user_input_translator|Add1~9_sumout  & 
// (!\u1|user_input_translator|Add1~13_sumout  & !\u1|user_input_translator|Add1~5_sumout ))) ) )

	.dataa(!\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datab(!\u1|user_input_translator|Add1~9_sumout ),
	.datac(!\u1|user_input_translator|Add1~13_sumout ),
	.datad(!\u1|user_input_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\u1|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|decode2|w_anode353w[3] .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|decode2|w_anode353w[3] .lut_mask = 64'h1000100000000000;
defparam \u1|VideoMemory|auto_generated|decode2|w_anode353w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N27
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 (
// Equation(s):
// \u1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout  = ( \u1|controller|controller_translator|Add1~9_sumout  & ( (!\u1|controller|controller_translator|Add1~1_sumout  & (!\u1|controller|controller_translator|Add1~5_sumout  & 
// !\u1|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\u1|controller|controller_translator|Add1~1_sumout ),
	.datab(!\u1|controller|controller_translator|Add1~5_sumout ),
	.datac(!\u1|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\u1|controller|controller_translator|Add1~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .lut_mask = 64'h0000808000008080;
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y60_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [2]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N24
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|decode2|w_anode363w[3] (
// Equation(s):
// \u1|VideoMemory|auto_generated|decode2|w_anode363w [3] = ( !\u1|user_input_translator|Add1~13_sumout  & ( \u1|user_input_translator|Add1~1_sumout  & ( (\u1|user_input_translator|Add1~9_sumout  & (!\u1|user_input_translator|Add1~5_sumout  & 
// \u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout )) ) ) )

	.dataa(!\u1|user_input_translator|Add1~9_sumout ),
	.datab(!\u1|user_input_translator|Add1~5_sumout ),
	.datac(!\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datad(gnd),
	.datae(!\u1|user_input_translator|Add1~13_sumout ),
	.dataf(!\u1|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|decode2|w_anode363w[3] .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|decode2|w_anode363w[3] .lut_mask = 64'h0000000004040000;
defparam \u1|VideoMemory|auto_generated|decode2|w_anode363w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N42
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 (
// Equation(s):
// \u1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout  = ( \u1|controller|controller_translator|Add1~9_sumout  & ( !\u1|controller|controller_translator|Add1~5_sumout  & ( (!\u1|controller|controller_translator|Add1~13_sumout  & 
// \u1|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\u1|controller|controller_translator|Add1~13_sumout ),
	.datac(!\u1|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\u1|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\u1|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .lut_mask = 64'h00000C0C00000000;
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y61_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [2]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X34_Y59_N42
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \u1|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout  = ( \u1|controller|controller_translator|Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|VideoMemory|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y59_N43
dffeas \u1|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \u1|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y59_N10
dffeas \u1|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \u1|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N39
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|decode2|w_anode326w[3] (
// Equation(s):
// \u1|VideoMemory|auto_generated|decode2|w_anode326w [3] = ( !\u1|user_input_translator|Add1~1_sumout  & ( (\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & (!\u1|user_input_translator|Add1~9_sumout  & 
// (!\u1|user_input_translator|Add1~5_sumout  & !\u1|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datab(!\u1|user_input_translator|Add1~9_sumout ),
	.datac(!\u1|user_input_translator|Add1~5_sumout ),
	.datad(!\u1|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\u1|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|decode2|w_anode326w[3] .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|decode2|w_anode326w[3] .lut_mask = 64'h4000400000000000;
defparam \u1|VideoMemory|auto_generated|decode2|w_anode326w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N15
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] (
// Equation(s):
// \u1|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3] = ( !\u1|controller|controller_translator|Add1~9_sumout  & ( (!\u1|controller|controller_translator|Add1~1_sumout  & (!\u1|controller|controller_translator|Add1~5_sumout  & 
// !\u1|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\u1|controller|controller_translator|Add1~1_sumout ),
	.datab(!\u1|controller|controller_translator|Add1~5_sumout ),
	.datac(!\u1|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\u1|controller|controller_translator|Add1~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .lut_mask = 64'h8080000080800000;
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [2]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N0
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( \u1|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\u1|VideoMemory|auto_generated|ram_block1a8~portbdataout )) # (\u1|VideoMemory|auto_generated|out_address_reg_b [0] & ((\u1|VideoMemory|auto_generated|ram_block1a11~portbdataout ))) ) ) ) # ( !\u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \u1|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [0]) # (\u1|VideoMemory|auto_generated|ram_block1a5~portbdataout ) ) ) ) # ( \u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\u1|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [0] & (\u1|VideoMemory|auto_generated|ram_block1a8~portbdataout )) # (\u1|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\u1|VideoMemory|auto_generated|ram_block1a11~portbdataout ))) ) ) ) # ( !\u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\u1|VideoMemory|auto_generated|ram_block1a2~portbdataout  & ( (\u1|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \u1|VideoMemory|auto_generated|ram_block1a5~portbdataout ) ) ) )

	.dataa(!\u1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\u1|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\u1|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.datad(!\u1|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.datae(!\u1|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\u1|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y59_N54
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|address_reg_b[3]~feeder (
// Equation(s):
// \u1|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout  = ( \u1|controller|controller_translator|Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|address_reg_b[3]~feeder .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|address_reg_b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|VideoMemory|auto_generated|address_reg_b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y59_N55
dffeas \u1|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \u1|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y59_N47
dffeas \u1|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \u1|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N18
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|decode2|w_anode403w[3] (
// Equation(s):
// \u1|VideoMemory|auto_generated|decode2|w_anode403w [3] = ( \u1|user_input_translator|Add1~1_sumout  & ( (\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & (!\u1|user_input_translator|Add1~5_sumout  & 
// (\u1|user_input_translator|Add1~13_sumout  & \u1|user_input_translator|Add1~9_sumout ))) ) )

	.dataa(!\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datab(!\u1|user_input_translator|Add1~5_sumout ),
	.datac(!\u1|user_input_translator|Add1~13_sumout ),
	.datad(!\u1|user_input_translator|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\u1|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|decode2|w_anode403w[3] .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|decode2|w_anode403w[3] .lut_mask = 64'h0000000000040004;
defparam \u1|VideoMemory|auto_generated|decode2|w_anode403w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N30
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \u1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = ( \u1|controller|controller_translator|Add1~9_sumout  & ( !\u1|controller|controller_translator|Add1~5_sumout  & ( (\u1|controller|controller_translator|Add1~13_sumout  & 
// \u1|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\u1|controller|controller_translator|Add1~13_sumout ),
	.datac(!\u1|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\u1|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\u1|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 64'h0000030300000000;
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [2]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N48
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|decode2|w_anode393w[3] (
// Equation(s):
// \u1|VideoMemory|auto_generated|decode2|w_anode393w [3] = ( \u1|user_input_translator|Add1~13_sumout  & ( \u1|user_input_translator|Add1~9_sumout  & ( (!\u1|user_input_translator|Add1~1_sumout  & 
// (\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & !\u1|user_input_translator|Add1~5_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\u1|user_input_translator|Add1~1_sumout ),
	.datac(!\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datad(!\u1|user_input_translator|Add1~5_sumout ),
	.datae(!\u1|user_input_translator|Add1~13_sumout ),
	.dataf(!\u1|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|decode2|w_anode393w[3] .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|decode2|w_anode393w[3] .lut_mask = 64'h0000000000000C00;
defparam \u1|VideoMemory|auto_generated|decode2|w_anode393w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N51
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 (
// Equation(s):
// \u1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout  = ( \u1|controller|controller_translator|Add1~9_sumout  & ( (!\u1|controller|controller_translator|Add1~1_sumout  & (!\u1|controller|controller_translator|Add1~5_sumout  & 
// \u1|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\u1|controller|controller_translator|Add1~1_sumout ),
	.datab(!\u1|controller|controller_translator|Add1~5_sumout ),
	.datac(!\u1|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\u1|controller|controller_translator|Add1~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .lut_mask = 64'h0000080800000808;
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [2]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N21
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|decode2|w_anode383w[3] (
// Equation(s):
// \u1|VideoMemory|auto_generated|decode2|w_anode383w [3] = ( \u1|user_input_translator|Add1~1_sumout  & ( (\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & (!\u1|user_input_translator|Add1~5_sumout  & 
// (!\u1|user_input_translator|Add1~9_sumout  & \u1|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datab(!\u1|user_input_translator|Add1~5_sumout ),
	.datac(!\u1|user_input_translator|Add1~9_sumout ),
	.datad(!\u1|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\u1|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|decode2|w_anode383w[3] .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|decode2|w_anode383w[3] .lut_mask = 64'h0000000000400040;
defparam \u1|VideoMemory|auto_generated|decode2|w_anode383w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N54
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 (
// Equation(s):
// \u1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout  = ( !\u1|controller|controller_translator|Add1~9_sumout  & ( !\u1|controller|controller_translator|Add1~5_sumout  & ( (\u1|controller|controller_translator|Add1~13_sumout  & 
// \u1|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\u1|controller|controller_translator|Add1~13_sumout ),
	.datac(!\u1|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\u1|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\u1|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .lut_mask = 64'h0303000000000000;
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [2]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N36
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|decode2|w_anode373w[3] (
// Equation(s):
// \u1|VideoMemory|auto_generated|decode2|w_anode373w [3] = ( !\u1|user_input_translator|Add1~1_sumout  & ( (\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & (!\u1|user_input_translator|Add1~9_sumout  & 
// (\u1|user_input_translator|Add1~13_sumout  & !\u1|user_input_translator|Add1~5_sumout ))) ) )

	.dataa(!\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datab(!\u1|user_input_translator|Add1~9_sumout ),
	.datac(!\u1|user_input_translator|Add1~13_sumout ),
	.datad(!\u1|user_input_translator|Add1~5_sumout ),
	.datae(gnd),
	.dataf(!\u1|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|decode2|w_anode373w[3] .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|decode2|w_anode373w[3] .lut_mask = 64'h0400040000000000;
defparam \u1|VideoMemory|auto_generated|decode2|w_anode373w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N39
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 (
// Equation(s):
// \u1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout  = ( !\u1|controller|controller_translator|Add1~9_sumout  & ( (!\u1|controller|controller_translator|Add1~1_sumout  & (!\u1|controller|controller_translator|Add1~5_sumout  & 
// \u1|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\u1|controller|controller_translator|Add1~1_sumout ),
	.datab(!\u1|controller|controller_translator|Add1~5_sumout ),
	.datac(!\u1|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\u1|controller|controller_translator|Add1~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .lut_mask = 64'h0808000008080000;
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [2]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N30
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( \u1|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\u1|VideoMemory|auto_generated|ram_block1a20~portbdataout ))) # (\u1|VideoMemory|auto_generated|out_address_reg_b [0] & (\u1|VideoMemory|auto_generated|ram_block1a23~portbdataout )) ) ) ) # ( !\u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// \u1|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [0]) # (\u1|VideoMemory|auto_generated|ram_block1a17~portbdataout ) ) ) ) # ( \u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\u1|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [0] & ((\u1|VideoMemory|auto_generated|ram_block1a20~portbdataout ))) # (\u1|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\u1|VideoMemory|auto_generated|ram_block1a23~portbdataout )) ) ) ) # ( !\u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\u1|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (\u1|VideoMemory|auto_generated|out_address_reg_b [0] & 
// \u1|VideoMemory|auto_generated|ram_block1a17~portbdataout ) ) ) )

	.dataa(!\u1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datab(!\u1|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.datac(!\u1|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.datad(!\u1|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datae(!\u1|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\u1|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N12
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|decode2|w_anode433w[3] (
// Equation(s):
// \u1|VideoMemory|auto_generated|decode2|w_anode433w [3] = ( !\u1|user_input_translator|Add1~13_sumout  & ( \u1|user_input_translator|Add1~1_sumout  & ( (!\u1|user_input_translator|Add1~9_sumout  & (\u1|user_input_translator|Add1~5_sumout  & 
// \u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout )) ) ) )

	.dataa(!\u1|user_input_translator|Add1~9_sumout ),
	.datab(!\u1|user_input_translator|Add1~5_sumout ),
	.datac(!\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datad(gnd),
	.datae(!\u1|user_input_translator|Add1~13_sumout ),
	.dataf(!\u1|user_input_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|decode2|w_anode433w[3] .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|decode2|w_anode433w[3] .lut_mask = 64'h0000000002020000;
defparam \u1|VideoMemory|auto_generated|decode2|w_anode433w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N3
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] (
// Equation(s):
// \u1|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3] = ( !\u1|controller|controller_translator|Add1~9_sumout  & ( (\u1|controller|controller_translator|Add1~1_sumout  & (\u1|controller|controller_translator|Add1~5_sumout  & 
// !\u1|controller|controller_translator|Add1~13_sumout )) ) )

	.dataa(!\u1|controller|controller_translator|Add1~1_sumout ),
	.datab(!\u1|controller|controller_translator|Add1~5_sumout ),
	.datac(!\u1|controller|controller_translator|Add1~13_sumout ),
	.datad(gnd),
	.datae(!\u1|controller|controller_translator|Add1~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .lut_mask = 64'h1010000010100000;
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y54_N39
cyclonev_lcell_comb \d1|colour~7 (
// Equation(s):
// \d1|colour~7_combout  = ( !\d1|LessThan12~6_combout  & ( (\d1|LessThan13~6_combout ) # (\d1|colour~9_combout ) ) )

	.dataa(!\d1|colour~9_combout ),
	.datab(!\d1|LessThan13~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|LessThan12~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|colour~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|colour~7 .extended_lut = "off";
defparam \d1|colour~7 .lut_mask = 64'h7777777700000000;
defparam \d1|colour~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y54_N41
dffeas \d1|colour[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|colour~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|colour [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|colour[1] .is_wysiwyg = "true";
defparam \d1|colour[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [2],\d1|colour [1]}),
	.portaaddr({\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],
\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,\u1|controller|controller_translator|Add1~25_sumout ,
\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],
\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y55_N33
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|decode2|w_anode422w[3] (
// Equation(s):
// \u1|VideoMemory|auto_generated|decode2|w_anode422w [3] = ( !\u1|user_input_translator|Add1~13_sumout  & ( !\u1|user_input_translator|Add1~9_sumout  & ( (\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout  & 
// (!\u1|user_input_translator|Add1~1_sumout  & \u1|user_input_translator|Add1~5_sumout )) ) ) )

	.dataa(!\u1|VideoMemory|auto_generated|decode2|w_anode317w[1]~0_combout ),
	.datab(!\u1|user_input_translator|Add1~1_sumout ),
	.datac(!\u1|user_input_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\u1|user_input_translator|Add1~13_sumout ),
	.dataf(!\u1|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|decode2|w_anode422w[3] .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|decode2|w_anode422w[3] .lut_mask = 64'h0404000000000000;
defparam \u1|VideoMemory|auto_generated|decode2|w_anode422w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y58_N6
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] (
// Equation(s):
// \u1|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3] = ( !\u1|controller|controller_translator|Add1~9_sumout  & ( \u1|controller|controller_translator|Add1~5_sumout  & ( (!\u1|controller|controller_translator|Add1~13_sumout  & 
// !\u1|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\u1|controller|controller_translator|Add1~13_sumout ),
	.datac(!\u1|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\u1|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\u1|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .lut_mask = 64'h00000000C0C00000;
defparam \u1|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y56_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [2]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N45
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \u1|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [0]) # (\u1|VideoMemory|auto_generated|ram_block1a29 ) ) ) # ( 
// !\u1|VideoMemory|auto_generated|ram_block1a26~portbdataout  & ( (\u1|VideoMemory|auto_generated|ram_block1a29  & \u1|VideoMemory|auto_generated|out_address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|VideoMemory|auto_generated|ram_block1a29 ),
	.datad(!\u1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(gnd),
	.dataf(!\u1|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y59_N40
dffeas \u1|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|controller|controller_translator|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \u1|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y59_N17
dffeas \u1|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u1|VideoMemory|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \u1|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N27
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  = ( \u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( \u1|VideoMemory|auto_generated|out_address_reg_b [2] & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [3] & 
// \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ) ) ) ) # ( !\u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( \u1|VideoMemory|auto_generated|out_address_reg_b [2] & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [3] & 
// \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ) ) ) ) # ( \u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\u1|VideoMemory|auto_generated|out_address_reg_b [2] & ( 
// (\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & !\u1|VideoMemory|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\u1|VideoMemory|auto_generated|out_address_reg_b [2] & ( 
// (!\u1|VideoMemory|auto_generated|out_address_reg_b [3] & (\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )) # (\u1|VideoMemory|auto_generated|out_address_reg_b [3] & ((\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout 
// ))) ) ) )

	.dataa(!\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datab(!\u1|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(!\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.datad(!\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datae(!\u1|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\u1|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h447744440C0C0C0C;
defparam \u1|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y60_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [1]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y60_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [1]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [1]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y59_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [1]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N36
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \u1|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( \u1|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((!\u1|VideoMemory|auto_generated|out_address_reg_b [0]) # (\u1|VideoMemory|auto_generated|ram_block1a4~portbdataout )))) # (\u1|VideoMemory|auto_generated|out_address_reg_b [1] & (((\u1|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\u1|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) ) ) ) # ( !\u1|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( \u1|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\u1|VideoMemory|auto_generated|out_address_reg_b [0] & \u1|VideoMemory|auto_generated|ram_block1a4~portbdataout )))) # (\u1|VideoMemory|auto_generated|out_address_reg_b [1] & (((\u1|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\u1|VideoMemory|auto_generated|ram_block1a7~portbdataout ))) ) ) ) # ( \u1|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( !\u1|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((!\u1|VideoMemory|auto_generated|out_address_reg_b [0]) # (\u1|VideoMemory|auto_generated|ram_block1a4~portbdataout )))) # (\u1|VideoMemory|auto_generated|out_address_reg_b [1] & (\u1|VideoMemory|auto_generated|ram_block1a7~portbdataout  & 
// (!\u1|VideoMemory|auto_generated|out_address_reg_b [0]))) ) ) ) # ( !\u1|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( !\u1|VideoMemory|auto_generated|ram_block1a10~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\u1|VideoMemory|auto_generated|out_address_reg_b [0] & \u1|VideoMemory|auto_generated|ram_block1a4~portbdataout )))) # (\u1|VideoMemory|auto_generated|out_address_reg_b [1] & (\u1|VideoMemory|auto_generated|ram_block1a7~portbdataout  & 
// (!\u1|VideoMemory|auto_generated|out_address_reg_b [0]))) ) ) )

	.dataa(!\u1|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\u1|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datac(!\u1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\u1|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\u1|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\u1|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [1]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y54_N15
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \u1|VideoMemory|auto_generated|ram_block1a28~portbdataout  & ( (\u1|VideoMemory|auto_generated|out_address_reg_b [0]) # (\u1|VideoMemory|auto_generated|ram_block1a25~portbdataout ) ) 
// ) # ( !\u1|VideoMemory|auto_generated|ram_block1a28~portbdataout  & ( (\u1|VideoMemory|auto_generated|ram_block1a25~portbdataout  & !\u1|VideoMemory|auto_generated|out_address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datad(!\u1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datae(gnd),
	.dataf(!\u1|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [1]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [1]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [1]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y60_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [1]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N18
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( \u1|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\u1|VideoMemory|auto_generated|ram_block1a22~portbdataout ) ) ) ) # ( !\u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( \u1|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\u1|VideoMemory|auto_generated|ram_block1a13~portbdataout )) # (\u1|VideoMemory|auto_generated|out_address_reg_b [0] & ((\u1|VideoMemory|auto_generated|ram_block1a16~portbdataout ))) ) ) ) # ( \u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\u1|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( (\u1|VideoMemory|auto_generated|out_address_reg_b [0] & \u1|VideoMemory|auto_generated|ram_block1a22~portbdataout ) ) ) ) # ( !\u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\u1|VideoMemory|auto_generated|ram_block1a19~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [0] & (\u1|VideoMemory|auto_generated|ram_block1a13~portbdataout )) # (\u1|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\u1|VideoMemory|auto_generated|ram_block1a16~portbdataout ))) ) ) )

	.dataa(!\u1|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datab(!\u1|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.datac(!\u1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(!\u1|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datae(!\u1|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\u1|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h5353000F5353F0FF;
defparam \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N42
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  = ( \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( 
// (!\u1|VideoMemory|auto_generated|out_address_reg_b [3] & (((\u1|VideoMemory|auto_generated|out_address_reg_b [2]) # (\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )))) # (\u1|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (!\u1|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\u1|VideoMemory|auto_generated|out_address_reg_b [2])))) ) ) ) # ( !\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( 
// \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [3] & ((\u1|VideoMemory|auto_generated|out_address_reg_b [2]) # (\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout 
// ))) ) ) ) # ( \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( !\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [2] & 
// ((!\u1|VideoMemory|auto_generated|out_address_reg_b [3] & ((\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ))) # (\u1|VideoMemory|auto_generated|out_address_reg_b [3] & (!\u1|VideoMemory|auto_generated|out_address_reg_b [1])))) ) ) ) # 
// ( !\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( !\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & !\u1|VideoMemory|auto_generated|out_address_reg_b [2])) ) ) )

	.dataa(!\u1|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\u1|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(!\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datad(!\u1|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datae(!\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.dataf(!\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h0C002E000CCC2ECC;
defparam \u1|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y54_N36
cyclonev_lcell_comb \d1|colour~8 (
// Equation(s):
// \d1|colour~8_combout  = ( \d1|colour~5_combout  & ( !\d1|LessThan12~6_combout  ) )

	.dataa(gnd),
	.datab(!\d1|LessThan12~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d1|colour~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d1|colour~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d1|colour~8 .extended_lut = "off";
defparam \d1|colour~8 .lut_mask = 64'h00000000CCCCCCCC;
defparam \d1|colour~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y54_N38
dffeas \d1|colour[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d1|colour~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d1|colour [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d1|colour[0] .is_wysiwyg = "true";
defparam \d1|colour[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y57_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [0]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter [5],\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y59_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [0]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter [5],\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y58_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [0]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y61_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [0]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N54
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( \u1|VideoMemory|auto_generated|out_address_reg_b [0] & ( \u1|VideoMemory|auto_generated|ram_block1a9~portbdataout  ) ) ) # ( 
// !\u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( \u1|VideoMemory|auto_generated|out_address_reg_b [0] & ( \u1|VideoMemory|auto_generated|ram_block1a3~portbdataout  ) ) ) # ( \u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\u1|VideoMemory|auto_generated|out_address_reg_b [0] & ( \u1|VideoMemory|auto_generated|ram_block1a6~portbdataout  ) ) ) # ( !\u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\u1|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \u1|VideoMemory|auto_generated|ram_block1a0~portbdataout  ) ) )

	.dataa(!\u1|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\u1|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\u1|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\u1|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datae(!\u1|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\u1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h55550F0F333300FF;
defparam \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode433w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\d1|colour [0]}),
	.portaaddr({\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],
\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,\u1|controller|controller_translator|Add1~25_sumout ,
\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter [5],\u1|controller|xCounter [4],\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],
\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y56_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode422w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [0]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N48
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \u1|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [0]) # (\u1|VideoMemory|auto_generated|ram_block1a27~portbdataout ) ) 
// ) # ( !\u1|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( (\u1|VideoMemory|auto_generated|ram_block1a27~portbdataout  & \u1|VideoMemory|auto_generated|out_address_reg_b [0]) ) )

	.dataa(gnd),
	.datab(!\u1|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datac(!\u1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [0]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [0]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y59_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [0]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \u1|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\u1|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u1|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\u1|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\d1|colour [0]}),
	.portaaddr({\u1|user_input_translator|Add1~41_sumout ,\u1|user_input_translator|Add1~37_sumout ,\u1|user_input_translator|Add1~33_sumout ,\u1|user_input_translator|Add1~29_sumout ,\u1|user_input_translator|Add1~25_sumout ,\u1|user_input_translator|Add1~21_sumout ,
\u1|user_input_translator|Add1~17_sumout ,\d1|x [5],\d1|x [4],\d1|x[3]~DUPLICATE_q ,\d1|x [2],\d1|x [1],\d1|x [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u1|controller|controller_translator|Add1~41_sumout ,\u1|controller|controller_translator|Add1~37_sumout ,\u1|controller|controller_translator|Add1~33_sumout ,\u1|controller|controller_translator|Add1~29_sumout ,
\u1|controller|controller_translator|Add1~25_sumout ,\u1|controller|controller_translator|Add1~21_sumout ,\u1|controller|controller_translator|Add1~17_sumout ,\u1|controller|xCounter [6],\u1|controller|xCounter[5]~DUPLICATE_q ,\u1|controller|xCounter [4],
\u1|controller|xCounter[3]~DUPLICATE_q ,\u1|controller|xCounter [2],\u1|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:u1|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \u1|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N6
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \u1|VideoMemory|auto_generated|ram_block1a21~portbdataout  & ( \u1|VideoMemory|auto_generated|out_address_reg_b [0] & ( (\u1|VideoMemory|auto_generated|ram_block1a15~portbdataout ) # 
// (\u1|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\u1|VideoMemory|auto_generated|ram_block1a21~portbdataout  & ( \u1|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \u1|VideoMemory|auto_generated|ram_block1a15~portbdataout ) ) ) ) # ( \u1|VideoMemory|auto_generated|ram_block1a21~portbdataout  & ( !\u1|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\u1|VideoMemory|auto_generated|ram_block1a12~portbdataout )) # (\u1|VideoMemory|auto_generated|out_address_reg_b [1] & ((\u1|VideoMemory|auto_generated|ram_block1a18~portbdataout ))) ) ) ) # ( !\u1|VideoMemory|auto_generated|ram_block1a21~portbdataout  & 
// ( !\u1|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [1] & (\u1|VideoMemory|auto_generated|ram_block1a12~portbdataout )) # (\u1|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\u1|VideoMemory|auto_generated|ram_block1a18~portbdataout ))) ) ) )

	.dataa(!\u1|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\u1|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\u1|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datad(!\u1|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datae(!\u1|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.dataf(!\u1|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h227722770A0A5F5F;
defparam \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y59_N12
cyclonev_lcell_comb \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( \u1|VideoMemory|auto_generated|out_address_reg_b [2] & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [3] & 
// \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ) ) ) ) # ( !\u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( \u1|VideoMemory|auto_generated|out_address_reg_b [2] & ( (!\u1|VideoMemory|auto_generated|out_address_reg_b [3] & 
// \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ) ) ) ) # ( \u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\u1|VideoMemory|auto_generated|out_address_reg_b [2] & ( 
// (\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & !\u1|VideoMemory|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\u1|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\u1|VideoMemory|auto_generated|out_address_reg_b [2] & ( 
// (!\u1|VideoMemory|auto_generated|out_address_reg_b [3] & (\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout )) # (\u1|VideoMemory|auto_generated|out_address_reg_b [3] & ((\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout 
// ))) ) ) )

	.dataa(!\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datab(!\u1|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(!\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datad(!\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datae(!\u1|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\u1|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h4747444400CC00CC;
defparam \u1|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N42
cyclonev_lcell_comb \u1|controller|VGA_HS1~0 (
// Equation(s):
// \u1|controller|VGA_HS1~0_combout  = ( \u1|controller|xCounter [0] & ( \u1|controller|xCounter [3] & ( \u1|controller|xCounter [4] ) ) ) # ( !\u1|controller|xCounter [0] & ( \u1|controller|xCounter [3] & ( \u1|controller|xCounter [4] ) ) ) # ( 
// \u1|controller|xCounter [0] & ( !\u1|controller|xCounter [3] & ( (\u1|controller|xCounter [4] & ((\u1|controller|xCounter [1]) # (\u1|controller|xCounter [2]))) ) ) ) # ( !\u1|controller|xCounter [0] & ( !\u1|controller|xCounter [3] & ( 
// (\u1|controller|xCounter [2] & \u1|controller|xCounter [4]) ) ) )

	.dataa(!\u1|controller|xCounter [2]),
	.datab(!\u1|controller|xCounter [4]),
	.datac(!\u1|controller|xCounter [1]),
	.datad(gnd),
	.datae(!\u1|controller|xCounter [0]),
	.dataf(!\u1|controller|xCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|VGA_HS1~0 .extended_lut = "off";
defparam \u1|controller|VGA_HS1~0 .lut_mask = 64'h1111131333333333;
defparam \u1|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N30
cyclonev_lcell_comb \u1|controller|VGA_HS1~1 (
// Equation(s):
// \u1|controller|VGA_HS1~1_combout  = ( \u1|controller|VGA_HS1~0_combout  & ( \u1|controller|xCounter [8] ) ) # ( !\u1|controller|VGA_HS1~0_combout  & ( \u1|controller|xCounter [8] ) ) # ( \u1|controller|VGA_HS1~0_combout  & ( !\u1|controller|xCounter [8] & 
// ( (!\u1|controller|xCounter [9]) # ((!\u1|controller|xCounter[7]~DUPLICATE_q ) # ((\u1|controller|xCounter [6] & \u1|controller|xCounter [5]))) ) ) ) # ( !\u1|controller|VGA_HS1~0_combout  & ( !\u1|controller|xCounter [8] & ( (!\u1|controller|xCounter 
// [9]) # ((!\u1|controller|xCounter[7]~DUPLICATE_q ) # ((!\u1|controller|xCounter [6] & !\u1|controller|xCounter [5]))) ) ) )

	.dataa(!\u1|controller|xCounter [9]),
	.datab(!\u1|controller|xCounter[7]~DUPLICATE_q ),
	.datac(!\u1|controller|xCounter [6]),
	.datad(!\u1|controller|xCounter [5]),
	.datae(!\u1|controller|VGA_HS1~0_combout ),
	.dataf(!\u1|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|VGA_HS1~1 .extended_lut = "off";
defparam \u1|controller|VGA_HS1~1 .lut_mask = 64'hFEEEEEEFFFFFFFFF;
defparam \u1|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y59_N31
dffeas \u1|controller|VGA_HS1 (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \u1|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y67_N36
cyclonev_lcell_comb \u1|controller|VGA_HS~feeder (
// Equation(s):
// \u1|controller|VGA_HS~feeder_combout  = ( \u1|controller|VGA_HS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|controller|VGA_HS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|VGA_HS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|VGA_HS~feeder .extended_lut = "off";
defparam \u1|controller|VGA_HS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|controller|VGA_HS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y67_N37
dffeas \u1|controller|VGA_HS (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|VGA_HS .is_wysiwyg = "true";
defparam \u1|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N51
cyclonev_lcell_comb \u1|controller|VGA_VS1~0 (
// Equation(s):
// \u1|controller|VGA_VS1~0_combout  = ( \u1|controller|yCounter [7] & ( \u1|controller|yCounter [5] & ( (\u1|controller|yCounter[8]~DUPLICATE_q  & \u1|controller|yCounter [6]) ) ) )

	.dataa(gnd),
	.datab(!\u1|controller|yCounter[8]~DUPLICATE_q ),
	.datac(!\u1|controller|yCounter [6]),
	.datad(gnd),
	.datae(!\u1|controller|yCounter [7]),
	.dataf(!\u1|controller|yCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|VGA_VS1~0 .extended_lut = "off";
defparam \u1|controller|VGA_VS1~0 .lut_mask = 64'h0000000000000303;
defparam \u1|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y59_N57
cyclonev_lcell_comb \u1|controller|always1~0 (
// Equation(s):
// \u1|controller|always1~0_combout  = ( \u1|controller|yCounter [2] & ( \u1|controller|yCounter [3] & ( !\u1|controller|yCounter [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u1|controller|yCounter [4]),
	.datad(gnd),
	.datae(!\u1|controller|yCounter [2]),
	.dataf(!\u1|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|always1~0 .extended_lut = "off";
defparam \u1|controller|always1~0 .lut_mask = 64'h000000000000F0F0;
defparam \u1|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y61_N39
cyclonev_lcell_comb \u1|controller|VGA_VS1~1 (
// Equation(s):
// \u1|controller|VGA_VS1~1_combout  = ( \u1|controller|yCounter [0] & ( \u1|controller|yCounter [9] ) ) # ( !\u1|controller|yCounter [0] & ( \u1|controller|yCounter [9] ) ) # ( \u1|controller|yCounter [0] & ( !\u1|controller|yCounter [9] & ( 
// ((!\u1|controller|VGA_VS1~0_combout ) # (!\u1|controller|always1~0_combout )) # (\u1|controller|yCounter [1]) ) ) ) # ( !\u1|controller|yCounter [0] & ( !\u1|controller|yCounter [9] & ( (!\u1|controller|yCounter [1]) # ((!\u1|controller|VGA_VS1~0_combout 
// ) # (!\u1|controller|always1~0_combout )) ) ) )

	.dataa(!\u1|controller|yCounter [1]),
	.datab(!\u1|controller|VGA_VS1~0_combout ),
	.datac(!\u1|controller|always1~0_combout ),
	.datad(gnd),
	.datae(!\u1|controller|yCounter [0]),
	.dataf(!\u1|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|VGA_VS1~1 .extended_lut = "off";
defparam \u1|controller|VGA_VS1~1 .lut_mask = 64'hFEFEFDFDFFFFFFFF;
defparam \u1|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y61_N40
dffeas \u1|controller|VGA_VS1 (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \u1|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N15
cyclonev_lcell_comb \u1|controller|VGA_VS~feeder (
// Equation(s):
// \u1|controller|VGA_VS~feeder_combout  = ( \u1|controller|VGA_VS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|controller|VGA_VS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|VGA_VS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|VGA_VS~feeder .extended_lut = "off";
defparam \u1|controller|VGA_VS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|controller|VGA_VS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y73_N16
dffeas \u1|controller|VGA_VS (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|VGA_VS .is_wysiwyg = "true";
defparam \u1|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y59_N36
cyclonev_lcell_comb \u1|controller|VGA_BLANK1~0 (
// Equation(s):
// \u1|controller|VGA_BLANK1~0_combout  = ( !\u1|controller|VGA_VS1~0_combout  & ( \u1|controller|xCounter [8] & ( (!\u1|controller|xCounter [9] & !\u1|controller|yCounter [9]) ) ) ) # ( !\u1|controller|VGA_VS1~0_combout  & ( !\u1|controller|xCounter [8] & ( 
// (!\u1|controller|yCounter [9] & ((!\u1|controller|xCounter [9]) # (!\u1|controller|xCounter [7]))) ) ) )

	.dataa(!\u1|controller|xCounter [9]),
	.datab(!\u1|controller|yCounter [9]),
	.datac(!\u1|controller|xCounter [7]),
	.datad(gnd),
	.datae(!\u1|controller|VGA_VS1~0_combout ),
	.dataf(!\u1|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \u1|controller|VGA_BLANK1~0 .lut_mask = 64'hC8C8000088880000;
defparam \u1|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y59_N37
dffeas \u1|controller|VGA_BLANK1 (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \u1|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y73_N15
cyclonev_lcell_comb \u1|controller|VGA_BLANK~feeder (
// Equation(s):
// \u1|controller|VGA_BLANK~feeder_combout  = ( \u1|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u1|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u1|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u1|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \u1|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u1|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y73_N16
dffeas \u1|controller|VGA_BLANK (
	.clk(\u1|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u1|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \u1|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y51_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
