0.6
2017.1
Apr 14 2017
19:10:27
D:/verilog/myproject/myproject/myproject.sim/sim_1/impl/timing/cpu_tb_time_impl.v,1503144897,verilog,,,,cpu;glbl,,,,,,,,
D:/verilog/myproject/myproject/myproject.srcs/sim_1/new/cpu_tb.v,1503138946,verilog,,,,cpu_tb,,,,,,,,
