<profile>

<section name = "Vitis HLS Report for 'merge_sort_iterative_Pipeline_merge'" level="0">
<item name = "Date">Sat Jun  8 17:58:16 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">merge_sort_double</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.073 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- merge">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 43, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 184, -</column>
<column name="Register">-, -, 46, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_condition_192">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_300">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op19_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op26_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op45_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op46_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op48_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="tmp_9_nbreadreq_fu_42_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_s_nbreadreq_fu_56_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln20_fu_191_p2">icmp, 0, 0, 15, 8, 8</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln19_fu_179_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_left_empty_1_phi_fu_102_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_left_empty_2_phi_fu_134_p8">14, 3, 1, 3</column>
<column name="ap_phi_mux_left_empty_phi_fu_80_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_right_empty_1_phi_fu_117_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_right_empty_2_phi_fu_154_p8">14, 3, 1, 3</column>
<column name="ap_phi_mux_right_empty_phi_fu_91_p4">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_left_empty_2_reg_129">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_right_empty_2_reg_149">14, 3, 1, 3</column>
<column name="left_empty_1_reg_99">14, 3, 1, 3</column>
<column name="left_stream_blk_n">9, 2, 1, 2</column>
<column name="right_empty_1_reg_114">14, 3, 1, 3</column>
<column name="right_stream_blk_n">9, 2, 1, 2</column>
<column name="temp_stream_blk_n">9, 2, 1, 2</column>
<column name="temp_stream_din">14, 3, 8, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_left_empty_2_reg_129">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_right_empty_2_reg_149">1, 0, 1, 0</column>
<column name="icmp_ln20_reg_231">1, 0, 1, 0</column>
<column name="left_empty_1_reg_99">1, 0, 1, 0</column>
<column name="left_empty_1_reg_99_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="left_val_2_reg_221">8, 0, 8, 0</column>
<column name="left_val_fu_34">8, 0, 8, 0</column>
<column name="or_ln19_reg_217">1, 0, 1, 0</column>
<column name="or_ln19_reg_217_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="right_empty_1_reg_114">1, 0, 1, 0</column>
<column name="right_empty_1_reg_114_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="right_val_2_reg_226">8, 0, 8, 0</column>
<column name="right_val_fu_38">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, merge_sort_iterative_Pipeline_merge, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, merge_sort_iterative_Pipeline_merge, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, merge_sort_iterative_Pipeline_merge, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, merge_sort_iterative_Pipeline_merge, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, merge_sort_iterative_Pipeline_merge, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, merge_sort_iterative_Pipeline_merge, return value</column>
<column name="left_stream_dout">in, 8, ap_fifo, left_stream, pointer</column>
<column name="left_stream_empty_n">in, 1, ap_fifo, left_stream, pointer</column>
<column name="left_stream_read">out, 1, ap_fifo, left_stream, pointer</column>
<column name="right_stream_dout">in, 8, ap_fifo, right_stream, pointer</column>
<column name="right_stream_empty_n">in, 1, ap_fifo, right_stream, pointer</column>
<column name="right_stream_read">out, 1, ap_fifo, right_stream, pointer</column>
<column name="temp_stream_din">out, 8, ap_fifo, temp_stream, pointer</column>
<column name="temp_stream_full_n">in, 1, ap_fifo, temp_stream, pointer</column>
<column name="temp_stream_write">out, 1, ap_fifo, temp_stream, pointer</column>
</table>
</item>
</section>
</profile>
