
<html><head><title>Glossary </title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="pallabi" />
<meta name="CreateDate" content="2020-09-11" />
<meta name="CreateTime" content="1599809754" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to perform power-grid and electromigration analysis using the Virtuoso Power System Product, Power IR/EM." />
<meta name="DocTitle" content="Power IR/EM User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Glossary" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2" />
<meta name="Keyword" content="vpsl" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-11" />
<meta name="ModifiedTime" content="1599809754" />
<meta name="NextFile" content="vpslIX.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Digital IC Design" />
<meta name="PrevFile" content="batchmode.html" />
<meta name="c_product" content="Virtuoso Power System" />
<meta name="Product" content="Virtuoso Power System" />
<meta name="ProductFamily" content="Virtuoso Power System" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Power IR/EM User Guide -- Glossary" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vpslICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vpslTOC.html">Contents</a></li><li><a class="prev" href="batchmode.html" title="Batch Mode Execution">Batch Mode Execution</a></li><li style="float: right;"><a class="viewPrint" href="vpsl.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="vpslIX.html" title="Index">Index</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Power IR/EM User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>
<a id="pgfId-4595"></a><hr />
<a id="44340"></a>Glossary <hr />
</h1>
<p>
<a id="pgfId-11686"></a>This glossary defines the terms and concepts that you need to understand to use Power IR/EM effectively.</p>
<p><strong>
<a id="pgfId-11695"></a><a id="APS"></a>APS</strong></p>

<p class="webflare-indent1">
<a id="pgfId-11705"></a>APS is a next-generation SPICE simulator that provides high-performance, high-capacity circuit simulation with full Spectre accuracy.</p>

<p><strong>
<a id="pgfId-11689"></a><a id="marker-11687"></a>curren<a id="current_density"></a>t density<a id="current_density"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-11690"></a>Current density is the amount of current per area that a material can reliably handle, usually expressed in milliamps per micron.</p>

<p><strong>
<a id="pgfId-11479"></a><a id="marker-11476"></a><a id="28336"></a><a id="marker-11478"></a>D<a id="DCcurrent"></a>C</strong></p>

<p class="webflare-indent1">
<a id="pgfId-11419"></a>DC is an abbreviation for &#8220;direct current,&#8221; which is the current that flows in only one direction. The current in a power grid is generally DC. DC is also a standard representation of a waveform that is typically used as a voltage source in circuit simulation. It displays a flat waveform.</p>

<p><strong>
<a id="pgfId-11462"></a><a id="marker-11570"></a>DC operating-p<a id="dcop"></a>oint (DCOP) simulation<a id="dcop"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-11501"></a>DC simulation is a full vector simulation that calculates only DC operation points.</p>

<p><strong>
<a id="pgfId-10922"></a><strong></strong><a id="marker-6862"></a>dynamic analysis</strong></p>

<p class="webflare-indent1">
<a id="pgfId-11423"></a>Dynamic analysis is a method of analyzing a circuit to obtain operating currents and voltages. It is a time-based analysis of the circuit netlist over a specified period, such as a clock cycle.</p>

<p><strong>
<a id="pgfId-10925"></a>E<a id="marker-6865"></a>lectromigration<a id="electromigration"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-11424"></a>Electromigration is the mass transport of metal atoms resulting from the transfer of momentum between conducting electrons and diffusing metal atoms. It occurs in metal wires that conduct high current densities. Conducting electrons collide with diffusing metal atoms and impel the atoms in the direction of electron flow. This collision produces a mass flux opposite to that of the current. Divergences in this mass flux can result in damage to the conductor in the form of voids or hillocks. This problem can be minimized by limiting the current density in metal conductor lines, vias, and contacts.</p>

<p><strong>
<a id="pgfId-11495"></a><a id="marker-11802"></a>extrac<a id="extracted view"></a>ted view</strong></p>

<p class="webflare-indent1">
<a id="pgfId-11590"></a>An extracted view is a cell view generated by Pegasus that stores layout extraction and connectivity information from the layout.</p>

<p><strong>
<a id="pgfId-10278"></a><a id="marker-11577"></a>IR Drop<a id="irdrop"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-11431"></a>IR Drop is a reduction in voltage that occurs on the VDD network of an integrated circuit because of the current flowing through the resistance of the VDD network itself (V = I x R).</p>

<p><strong>
<a id="pgfId-11641"></a><a id="21553"></a>layout<a id="layout name space"></a> name space</strong></p>

<p class="webflare-indent1">
<a id="pgfId-11642"></a>Defines the net names as those that occur in the layout database as opposed to those in the schematic. The layout name space is generally used when the analysis is performed on the physical layout data rather than the logical schematic data.</p>

<p><strong>
<a id="pgfId-10946"></a><a id="marker-7314"></a>LVS<a id="lvs"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-11433"></a>LVS, or layout as compared to schematic, is a methodology that extracts the connectivity from the layout and compares it to the connectivity of the netlist.</p>

<p><strong>
<a id="pgfId-11650"></a><a id="15879"></a>pre<a id="presistor"></a>sistor</strong></p>

<p class="webflare-indent1">
<a id="pgfId-11651"></a>The parasitic resistor extracted by RCX and added into the extracted view.</p>

<p><strong>
<a id="pgfId-11496"></a><a id="marker-11579"></a>Spectre<a id="spectre"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-11514"></a>Spectre is a SPICE-like network simulator from Cadence.</p>

<p><strong>
<a id="pgfId-10985"></a><strong></strong><a id="marker-7533"></a>static analysis</strong></p>

<p class="webflare-indent1">
<a id="pgfId-11446"></a>Static analysis is a method of analyzing a circuit without using time-based simulation.</p>

<p><strong>
<a id="pgfId-10988"></a><strong></strong><a id="marker-7536"></a>steady-state analysis</strong></p>

<p class="webflare-indent1">
<a id="pgfId-11447"></a>Steady-state analysis is an analysis of a system that assumes that the components have steady-state values.</p>

<p><strong>
<a id="pgfId-11006"></a><strong>t</strong><a id="marker-11587"></a>ransient analysis<a id="transient"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-11453"></a>Transient analysis is a time-based analysis of a system.</p>

<p><strong>
<a id="pgfId-11621"></a><strong>UltraSim</strong><a id="80455"></a><a id="newlink ultraSim"></a></strong></p>

<p class="webflare-indent1">
<a id="pgfId-11622"></a>A fast-MOS based simulator from Cadence.</p>

<p>
<a id="pgfId-10538"></a></p>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="batchmode.html" id="prev" title="Batch Mode Execution">Batch Mode Execution</a></em></b><b><em><a href="vpslIX.html" id="nex" title="Index">Index</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>