[
  "C:\\verilog_lab\\Zynq_axi_sw\\Zynq_axi_plat\\export\\Zynq_axi_plat"
]