#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17ed090 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17e1d40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1821ec0 .functor NOT 1, L_0x18233d0, C4<0>, C4<0>, C4<0>;
L_0x1823130 .functor XOR 1, L_0x1822fd0, L_0x1823090, C4<0>, C4<0>;
L_0x18232c0 .functor XOR 1, L_0x1823130, L_0x18231f0, C4<0>, C4<0>;
v0x18211f0_0 .net *"_ivl_10", 0 0, L_0x18231f0;  1 drivers
v0x18212f0_0 .net *"_ivl_12", 0 0, L_0x18232c0;  1 drivers
v0x18213d0_0 .net *"_ivl_2", 0 0, L_0x1822f10;  1 drivers
v0x18214c0_0 .net *"_ivl_4", 0 0, L_0x1822fd0;  1 drivers
v0x18215a0_0 .net *"_ivl_6", 0 0, L_0x1823090;  1 drivers
v0x18216d0_0 .net *"_ivl_8", 0 0, L_0x1823130;  1 drivers
v0x18217b0_0 .var "clk", 0 0;
v0x1821850_0 .var/2u "stats1", 159 0;
v0x1821910_0 .var/2u "strobe", 0 0;
v0x1821a60_0 .net "tb_match", 0 0, L_0x18233d0;  1 drivers
v0x1821b20_0 .net "tb_mismatch", 0 0, L_0x1821ec0;  1 drivers
v0x1821be0_0 .net "x", 0 0, v0x181eb60_0;  1 drivers
v0x1821c80_0 .net "y", 0 0, v0x181ec20_0;  1 drivers
v0x1821d20_0 .net "z_dut", 0 0, L_0x1822db0;  1 drivers
v0x1821df0_0 .net "z_ref", 0 0, L_0x1822030;  1 drivers
L_0x1822f10 .concat [ 1 0 0 0], L_0x1822030;
L_0x1822fd0 .concat [ 1 0 0 0], L_0x1822030;
L_0x1823090 .concat [ 1 0 0 0], L_0x1822db0;
L_0x18231f0 .concat [ 1 0 0 0], L_0x1822030;
L_0x18233d0 .cmp/eeq 1, L_0x1822f10, L_0x18232c0;
S_0x17f58a0 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x17e1d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1821f90 .functor NOT 1, v0x181ec20_0, C4<0>, C4<0>, C4<0>;
L_0x1822030 .functor OR 1, v0x181eb60_0, L_0x1821f90, C4<0>, C4<0>;
v0x17ee570_0 .net *"_ivl_0", 0 0, L_0x1821f90;  1 drivers
v0x17ee610_0 .net "x", 0 0, v0x181eb60_0;  alias, 1 drivers
v0x181e660_0 .net "y", 0 0, v0x181ec20_0;  alias, 1 drivers
v0x181e700_0 .net "z", 0 0, L_0x1822030;  alias, 1 drivers
S_0x181e840 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x17e1d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x181ea80_0 .net "clk", 0 0, v0x18217b0_0;  1 drivers
v0x181eb60_0 .var "x", 0 0;
v0x181ec20_0 .var "y", 0 0;
E_0x17cb1d0 .event negedge, v0x181ea80_0;
E_0x17cd650/0 .event negedge, v0x181ea80_0;
E_0x17cd650/1 .event posedge, v0x181ea80_0;
E_0x17cd650 .event/or E_0x17cd650/0, E_0x17cd650/1;
S_0x181ecc0 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0x17e1d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1822c90 .functor OR 1, L_0x1822290, L_0x1822530, C4<0>, C4<0>;
L_0x1822d20 .functor AND 1, L_0x18226d0, L_0x1822b80, C4<1>, C4<1>;
L_0x1822db0 .functor XOR 1, L_0x1822c90, L_0x1822d20, C4<0>, C4<0>;
v0x18208b0_0 .net *"_ivl_0", 0 0, L_0x1822c90;  1 drivers
v0x1820990_0 .net *"_ivl_2", 0 0, L_0x1822d20;  1 drivers
v0x1820a70_0 .net "x", 0 0, v0x181eb60_0;  alias, 1 drivers
v0x1820b10_0 .net "y", 0 0, v0x181ec20_0;  alias, 1 drivers
v0x1820bb0_0 .net "z", 0 0, L_0x1822db0;  alias, 1 drivers
v0x1820ca0_0 .net "z_A1", 0 0, L_0x1822290;  1 drivers
v0x1820d40_0 .net "z_A2", 0 0, L_0x18226d0;  1 drivers
v0x1820e10_0 .net "z_B1", 0 0, L_0x1822530;  1 drivers
v0x1820ee0_0 .net "z_B2", 0 0, L_0x1822b80;  1 drivers
S_0x181eea0 .scope module, "A1" "module_A" 4 27, 4 1 0, S_0x181ecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1822200 .functor XOR 1, v0x181eb60_0, v0x181ec20_0, C4<0>, C4<0>;
L_0x1822290 .functor AND 1, L_0x1822200, v0x181eb60_0, C4<1>, C4<1>;
v0x181f110_0 .net *"_ivl_0", 0 0, L_0x1822200;  1 drivers
v0x181f210_0 .net "x", 0 0, v0x181eb60_0;  alias, 1 drivers
v0x181f320_0 .net "y", 0 0, v0x181ec20_0;  alias, 1 drivers
v0x181f410_0 .net "z", 0 0, L_0x1822290;  alias, 1 drivers
S_0x181f510 .scope module, "A2" "module_A" 4 39, 4 1 0, S_0x181ecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1822640 .functor XOR 1, v0x181eb60_0, v0x181ec20_0, C4<0>, C4<0>;
L_0x18226d0 .functor AND 1, L_0x1822640, v0x181eb60_0, C4<1>, C4<1>;
v0x181f760_0 .net *"_ivl_0", 0 0, L_0x1822640;  1 drivers
v0x181f860_0 .net "x", 0 0, v0x181eb60_0;  alias, 1 drivers
v0x181f920_0 .net "y", 0 0, v0x181ec20_0;  alias, 1 drivers
v0x181f9c0_0 .net "z", 0 0, L_0x18226d0;  alias, 1 drivers
S_0x181fac0 .scope module, "B1" "module_B" 4 33, 4 10 0, S_0x181ecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x18223c0 .functor XOR 1, v0x181eb60_0, v0x181ec20_0, C4<0>, C4<0>;
L_0x1822450 .functor AND 1, L_0x18223c0, v0x181eb60_0, C4<1>, C4<1>;
L_0x1822530 .functor NOT 1, L_0x1822450, C4<0>, C4<0>, C4<0>;
v0x181fd40_0 .net *"_ivl_0", 0 0, L_0x18223c0;  1 drivers
v0x181fe20_0 .net *"_ivl_2", 0 0, L_0x1822450;  1 drivers
v0x181ff00_0 .net "x", 0 0, v0x181eb60_0;  alias, 1 drivers
v0x181ffd0_0 .net "y", 0 0, v0x181ec20_0;  alias, 1 drivers
v0x1820100_0 .net "z", 0 0, L_0x1822530;  alias, 1 drivers
S_0x1820220 .scope module, "B2" "module_B" 4 45, 4 10 0, S_0x181ecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1822800 .functor XOR 1, v0x181eb60_0, v0x181ec20_0, C4<0>, C4<0>;
L_0x1822890 .functor AND 1, L_0x1822800, v0x181eb60_0, C4<1>, C4<1>;
L_0x1822b80 .functor NOT 1, L_0x1822890, C4<0>, C4<0>, C4<0>;
v0x1820420_0 .net *"_ivl_0", 0 0, L_0x1822800;  1 drivers
v0x1820520_0 .net *"_ivl_2", 0 0, L_0x1822890;  1 drivers
v0x1820600_0 .net "x", 0 0, v0x181eb60_0;  alias, 1 drivers
v0x18206a0_0 .net "y", 0 0, v0x181ec20_0;  alias, 1 drivers
v0x1820740_0 .net "z", 0 0, L_0x1822b80;  alias, 1 drivers
S_0x1821040 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x17e1d40;
 .timescale -12 -12;
E_0x17cd790 .event anyedge, v0x1821910_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1821910_0;
    %nor/r;
    %assign/vec4 v0x1821910_0, 0;
    %wait E_0x17cd790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x181e840;
T_1 ;
    %wait E_0x17cd650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x181ec20_0, 0;
    %assign/vec4 v0x181eb60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x181e840;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17cb1d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x17e1d40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18217b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1821910_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x17e1d40;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x18217b0_0;
    %inv;
    %store/vec4 v0x18217b0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x17e1d40;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x181ea80_0, v0x1821b20_0, v0x1821be0_0, v0x1821c80_0, v0x1821df0_0, v0x1821d20_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x17e1d40;
T_6 ;
    %load/vec4 v0x1821850_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1821850_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1821850_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1821850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1821850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1821850_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1821850_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x17e1d40;
T_7 ;
    %wait E_0x17cd650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1821850_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1821850_0, 4, 32;
    %load/vec4 v0x1821a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1821850_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1821850_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1821850_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1821850_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1821df0_0;
    %load/vec4 v0x1821df0_0;
    %load/vec4 v0x1821d20_0;
    %xor;
    %load/vec4 v0x1821df0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1821850_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1821850_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1821850_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1821850_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/mt2015_q4/iter0/response24/top_module.sv";
