Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.2 (lin64) Build 2768091 Fri Jan 31 21:52:39 MST 2020
| Date             : Wed Oct 11 12:52:19 2023
| Host             : f3f82623a8e8 running 64-bit unknown
| Command          : report_power -file logicnet_power_routed.rpt -pb logicnet_power_summary_routed.pb -rpx logicnet_power_routed.rpx
| Design           : logicnet
| Device           : xcu280-fsvh2892-2L-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.141        |
|   FPGA Power (W)         | 2.900        |
|   HBM Power (W)          | 0.241        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.012        |
| Device Static (W)        | 3.129        |
| Effective TJA (C/W)      | 0.4          |
| Max Ambient (C)          | 98.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.009 |        3 |       --- |             --- |
| CLB Logic      |     0.002 |      298 |       --- |             --- |
|   LUT as Logic |     0.002 |      121 |   1303680 |           <0.01 |
|   Register     |    <0.001 |      155 |   2607360 |           <0.01 |
|   Others       |     0.000 |        3 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |       10 |   1303680 |           <0.01 |
| Signals        |     0.001 |      156 |       --- |             --- |
| Static Power   |     3.129 |          |           |                 |
| Total          |     3.141 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint     |       0.850 |     1.276 |       0.014 |      1.263 | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.237 |       0.000 |      0.237 | Unspecified | NA         |
| Vccbram    |       0.850 |     0.030 |       0.000 |      0.030 | Unspecified | NA         |
| Vccaux     |       1.800 |     0.822 |       0.000 |      0.822 | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.035 |       0.000 |      0.035 | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccadc     |       1.800 |     0.024 |       0.000 |      0.024 | Unspecified | NA         |
| VCC_IO_HBM |       1.200 |     0.082 |       0.000 |      0.082 | Unspecified | NA         |
| VCC_HBM    |       1.200 |     0.076 |       0.000 |      0.076 | Unspecified | NA         |
| VCCAUX_HBM |       2.500 |     0.022 |       0.000 |      0.022 | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             1.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------+-----------+
| Name         | Power (W) |
+--------------+-----------+
| logicnet     |     0.012 |
|   layer0_reg |     0.008 |
|   layer1_reg |     0.003 |
+--------------+-----------+


