

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_8u_config2_s'
================================================================
* Date:           Wed May 21 19:43:20 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.870 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     9217|    99073|  46.085 us|  0.495 ms|  9217|  99073|       no|
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                |                                                                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                    Instance                                    |                                Module                                |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84  |compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s  |        2|       41|  10.000 ns|  0.205 us|    2|   41|       no|
        +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     9216|    99072|    4 ~ 43|          -|          -|  2304|        no|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      35|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     0|     611|    1471|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      65|    -|
|Register         |        -|     -|      26|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     637|    1571|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1080|  1700|  406256|  203128|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                    Instance                                    |                                Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84  |compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s  |        0|   0|  611|  1471|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                           |                                                                      |        0|   0|  611|  1471|    0|
    +--------------------------------------------------------------------------------+----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_140_p2   |         +|   0|  0|  19|          12|           1|
    |ap_block_state2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln51_fu_134_p2  |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  35|          26|          15|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  20|          4|    1|          4|
    |ap_done                                 |   9|          2|    1|          2|
    |indvar_flatten_fu_74                    |   9|          2|   12|         24|
    |layer2_out_write                        |   9|          2|    1|          2|
    |q_conv2d_batchnorm_5_input_TDATA_blk_n  |   9|          2|    1|          2|
    |real_start                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  65|         14|   17|         36|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                             Name                                            | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                    |   3|   0|    3|          0|
    |ap_done_reg                                                                                  |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_74                                                                         |  12|   0|   12|          0|
    |q_conv2d_batchnorm_5_input_read_reg_161                                                      |   8|   0|    8|          0|
    |start_once_reg                                                                               |   1|   0|    1|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                        |  26|   0|   26|          0|
    +---------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-----------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2>|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2>|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2>|  return value|
|start_full_n                       |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2>|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2>|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2>|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2>|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2>|  return value|
|start_out                          |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2>|  return value|
|start_write                        |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2>|  return value|
|q_conv2d_batchnorm_5_input_TDATA   |   in|    8|        axis|                                            q_conv2d_batchnorm_5_input|       pointer|
|q_conv2d_batchnorm_5_input_TVALID  |   in|    1|        axis|                                            q_conv2d_batchnorm_5_input|       pointer|
|q_conv2d_batchnorm_5_input_TREADY  |  out|    1|        axis|                                            q_conv2d_batchnorm_5_input|       pointer|
|layer2_out_din                     |  out|   64|     ap_fifo|                                                            layer2_out|       pointer|
|layer2_out_num_data_valid          |   in|   13|     ap_fifo|                                                            layer2_out|       pointer|
|layer2_out_fifo_cap                |   in|   13|     ap_fifo|                                                            layer2_out|       pointer|
|layer2_out_full_n                  |   in|    1|     ap_fifo|                                                            layer2_out|       pointer|
|layer2_out_write                   |  out|    1|     ap_fifo|                                                            layer2_out|       pointer|
+-----------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.53>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 4 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer2_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %q_conv2d_batchnorm_5_input, void @empty, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.53ns)   --->   "%store_ln51 = store i12 0, i12 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:51]   --->   Operation 7 'store' 'store_ln51' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.inc.i" [firmware/nnet_utils/nnet_conv2d_stream.h:51]   --->   Operation 8 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:51]   --->   Operation 9 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.93ns)   --->   "%icmp_ln51 = icmp_eq  i12 %indvar_flatten_load, i12 2304" [firmware/nnet_utils/nnet_conv2d_stream.h:51]   --->   Operation 10 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.35ns)   --->   "%add_ln51 = add i12 %indvar_flatten_load, i12 1" [firmware/nnet_utils/nnet_conv2d_stream.h:51]   --->   Operation 11 'add' 'add_ln51' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc13.i, void %_ZN4nnet26conv_2d_buffer_resource_clINS_5arrayI8ap_fixedILi8ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS5_Lj8EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tE.exit" [firmware/nnet_utils/nnet_conv2d_stream.h:51]   --->   Operation 12 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%q_conv2d_batchnorm_5_input_read = read i8 @_ssdm_op_Read.axis.volatile.i8P128A, i8 %q_conv2d_batchnorm_5_input" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 13 'read' 'q_conv2d_batchnorm_5_input_read' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln57 = call void @compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,8u>,config2>, i8 %q_conv2d_batchnorm_5_input_read, i64 %layer2_out, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX_4, i32 %sY_4, i32 %pY_4, i32 %pX_4, i2 %outidx_3, i8 %w2_V" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 14 'call' 'call_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.53ns)   --->   "%store_ln53 = store i12 %add_ln51, i12 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 15 'store' 'store_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.53>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [firmware/nnet_utils/nnet_conv2d_stream.h:79]   --->   Operation 16 'ret' 'ret_ln79' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 17 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2304, i64 2304, i64 2304"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 19 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln57 = call void @compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,8u>,config2>, i8 %q_conv2d_batchnorm_5_input_read, i64 %layer2_out, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13, i8 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1, i8 %void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer, i32 %sX_4, i32 %sY_4, i32 %pY_4, i32 %pX_4, i2 %outidx_3, i8 %w2_V" [firmware/nnet_utils/nnet_conv2d_stream.h:57]   --->   Operation 20 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc.i" [firmware/nnet_utils/nnet_conv2d_stream.h:53]   --->   Operation 21 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ q_conv2d_batchnorm_5_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sY_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ outidx_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten                  (alloca           ) [ 0111]
specinterface_ln0               (specinterface    ) [ 0000]
specinterface_ln0               (specinterface    ) [ 0000]
store_ln51                      (store            ) [ 0000]
br_ln51                         (br               ) [ 0000]
indvar_flatten_load             (load             ) [ 0000]
icmp_ln51                       (icmp             ) [ 0011]
add_ln51                        (add              ) [ 0000]
br_ln51                         (br               ) [ 0000]
q_conv2d_batchnorm_5_input_read (read             ) [ 0001]
store_ln53                      (store            ) [ 0000]
ret_ln79                        (ret              ) [ 0000]
specloopname_ln0                (specloopname     ) [ 0000]
empty                           (speclooptripcount) [ 0000]
specloopname_ln57               (specloopname     ) [ 0000]
call_ln57                       (call             ) [ 0000]
br_ln53                         (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="q_conv2d_batchnorm_5_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_conv2d_batchnorm_5_input"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sX_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sY_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pY_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pX_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outidx_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="w2_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<8,2,5,3,0>,8u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="indvar_flatten_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="q_conv2d_batchnorm_5_input_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="8" slack="0"/>
<pin id="81" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="q_conv2d_batchnorm_5_input_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="64" slack="0"/>
<pin id="88" dir="0" index="3" bw="8" slack="0"/>
<pin id="89" dir="0" index="4" bw="8" slack="0"/>
<pin id="90" dir="0" index="5" bw="8" slack="0"/>
<pin id="91" dir="0" index="6" bw="8" slack="0"/>
<pin id="92" dir="0" index="7" bw="8" slack="0"/>
<pin id="93" dir="0" index="8" bw="8" slack="0"/>
<pin id="94" dir="0" index="9" bw="8" slack="0"/>
<pin id="95" dir="0" index="10" bw="8" slack="0"/>
<pin id="96" dir="0" index="11" bw="8" slack="0"/>
<pin id="97" dir="0" index="12" bw="8" slack="0"/>
<pin id="98" dir="0" index="13" bw="8" slack="0"/>
<pin id="99" dir="0" index="14" bw="32" slack="0"/>
<pin id="100" dir="0" index="15" bw="32" slack="0"/>
<pin id="101" dir="0" index="16" bw="32" slack="0"/>
<pin id="102" dir="0" index="17" bw="32" slack="0"/>
<pin id="103" dir="0" index="18" bw="2" slack="0"/>
<pin id="104" dir="0" index="19" bw="8" slack="0"/>
<pin id="105" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln51_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="indvar_flatten_load_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="1"/>
<pin id="133" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln51_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln51_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln53_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="12" slack="1"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="indvar_flatten_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="12" slack="0"/>
<pin id="153" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="161" class="1005" name="q_conv2d_batchnorm_5_input_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="1"/>
<pin id="163" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="q_conv2d_batchnorm_5_input_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="60" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="106"><net_src comp="62" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="107"><net_src comp="78" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="84" pin=7"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="84" pin=8"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="84" pin=9"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="84" pin=10"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="84" pin=11"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="84" pin=12"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="84" pin=13"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="84" pin=14"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="84" pin=15"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="84" pin=16"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="84" pin=17"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="84" pin=18"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="84" pin=19"/></net>

<net id="130"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="58" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="74" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="164"><net_src comp="78" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: q_conv2d_batchnorm_5_input | {}
	Port: layer2_out | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {2 3 }
	Port: void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {2 3 }
	Port: void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {2 3 }
	Port: void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer | {2 3 }
	Port: sX_4 | {2 3 }
	Port: sY_4 | {2 3 }
	Port: pY_4 | {2 3 }
	Port: pX_4 | {2 3 }
	Port: outidx_3 | {}
	Port: w2_V | {}
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : q_conv2d_batchnorm_5_input | {2 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : sX_4 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : sY_4 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : pY_4 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : pX_4 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : outidx_3 | {2 3 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,8u>,config2> : w2_V | {2 3 }
  - Chain level:
	State 1
		store_ln51 : 1
	State 2
		icmp_ln51 : 1
		add_ln51 : 1
		br_ln51 : 2
		store_ln53 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                 Functional Unit                                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84 |    0    |  1.614  |   502   |   802   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                 add_ln51_fu_140                                |    0    |    0    |    0    |    19   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                icmp_ln51_fu_134                                |    0    |    0    |    0    |    12   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                   q_conv2d_batchnorm_5_input_read_read_fu_78                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                |    0    |  1.614  |   502   |   833   |
|----------|--------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|         indvar_flatten_reg_151        |   12   |
|q_conv2d_batchnorm_5_input_read_reg_161|    8   |
+---------------------------------------+--------+
|                 Total                 |   20   |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Comp                                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_compute_output_buffer_2d_array_array_ap_fixed_8_2_5_3_0_8u_config2_s_fu_84 |  p1  |   2  |   8  |   16   ||    9    |
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Total                                     |      |      |      |   16   ||  0.538  ||    9    |
|--------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    1   |   502  |   833  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   20   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   522  |   842  |
+-----------+--------+--------+--------+--------+
