## Digital-electronics-1

   
This link will redirect you to my Playground.[PLAYGROUND](https://www.edaplayground.com/x/YDCa)

![GitHub Logo](/images/logo.png)
Format: ![Alt Text](url)

```vhdl
architecture dataflow of gates is
begin
    f_o <=((not b_i) and a_i) or ((not c_i) and (not b_i));
end architecture dataflow;
```
