Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc7a100t-1csg324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : BCDtoSSeg

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/media/lexuil/Ubuntu Data/BCDtoSSeg an/BCDtoSSeg.v" into library work
Parsing module <BCDtoSSeg>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <BCDtoSSeg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BCDtoSSeg>.
    Related source file is "/media/lexuil/Ubuntu Data/BCDtoSSeg an/BCDtoSSeg.v".
    Found 16x7-bit Read Only RAM for signal <SSeg>
    Summary:
	inferred   1 RAM(s).
Unit <BCDtoSSeg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCDtoSSeg>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSeg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <inBCD>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SSeg>          |          |
    -----------------------------------------------------------------------
Unit <BCDtoSSeg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <BCDtoSSeg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block BCDtoSSeg, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 9
#      GND                         : 1
#      LUT4                        : 7
#      VCC                         : 1
# IO Buffers                       : 19
#      IBUF                        : 4
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice LUTs:                    7  out of  63400     0%  
    Number used as Logic:                 7  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      7
   Number with an unused Flip Flop:       7  out of      7   100%  
   Number with an unused LUT:             0  out of      7     0%  
   Number of fully used LUT-FF pairs:     0  out of      7     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    210     9%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 1.340ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Delay:               1.340ns (Levels of Logic = 3)
  Source:            inBCD<3> (PAD)
  Destination:       SSeg<6> (PAD)

  Data Path: inBCD<3> to SSeg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.001   0.816  inBCD_3_IBUF (inBCD_3_IBUF)
     LUT4:I0->O            1   0.124   0.399  Mram_SSeg51 (SSeg_5_OBUF)
     OBUF:I->O                 0.000          SSeg_5_OBUF (SSeg<5>)
    ----------------------------------------
    Total                      1.340ns (0.125ns logic, 1.215ns route)
                                       (9.3% logic, 90.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.57 secs
 
--> 


Total memory usage is 500428 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

