# This is a Makefile for a project that compiles and links multiple source files
# and produces a final executable.

# Define variables
CC = gcc
CFLAGS = -Wall -g
OBJECTS = main.o helper.o util.o

# Define phony targets
.PHONY: all clean

# Target for creating executable
all: main

# Target for linking object files to create executable
main: $(OBJECTS)
	$(CC) $(CFLAGS) $(OBJECTS) -o main

# Target for compiling main.c file
main.o: main.c
	$(CC) $(CFLAGS) -c main.c

# Target for compiling helper.c file
helper.o: helper.c
	$(CC) $(CFLAGS) -c helper.c

# Target for compiling util.c file
util.o: util.c
	$(CC) $(CFLAGS) -c util.c

# Target for cleaning up object files and executable
clean:
	rm -rf *.o main