============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.12-s068_1
  Generated on:           Feb 22 2026  11:29:07 pm
  Module:                 async_fifo
  Operating conditions:   ssg0p81v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (715 ps) Late External Delay Assertion at pin p_read_empty
           View: analysis_view_0p81v_125c_capwst_slowest
          Group: read_clk
     Startpoint: (R) r_read_ptr_bin_reg[0]/CP
          Clock: (R) read_clk
       Endpoint: (R) p_read_empty
          Clock: (R) read_clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-    1000                  
     Required Time:=    1000                  
      Launch Clock:-       0                  
         Data Path:-     285                  
             Slack:=     715                  

Exceptions/Constraints:
  output_delay             1000            constraints.sdc_line_33_63_1 

#---------------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge       Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  r_read_ptr_bin_reg[0]/CP -       -      R     (arrival)            22    -     0     0       0    (-,-) 
  r_read_ptr_bin_reg[0]/Q  -       CP->Q  F     DFCNQD1BWP30P140      7  7.1    42    79      79    (-,-) 
  g4154__7410/Z            -       A2->Z  F     XOR2UD1BWP30P140      1  1.7    35    43     121    (-,-) 
  g4148__6161/ZN           -       A4->ZN R     XNR4D1BWP30P140       1  1.3    26    74     196    (-,-) 
  g4147__4733/ZN           -       A2->ZN F     ND4D1BWP30P140        1  1.3    46    35     231    (-,-) 
  g4146__7482/ZN           -       A1->ZN R     NR2D1BWP30P140        3  6.0    67    54     285    (-,-) 
  p_read_empty             <<<     -      R     (port)                -    -     -     0     285    (-,-) 
#---------------------------------------------------------------------------------------------------------


